|  | SPECIALIZED |
| ---: | :--- |
| MEMORIES |  |
| MND |  |
| MODULES |  |
| MOM |  |



Integrated Device Technology, Inc.

## 1992 SPECIALIZED MEMORIES \& MODULES DATA BOOK

# GENERAL INFORMATION 

TEGHNOLOCY AND GAPABUTHES

OUALITY AND RELIABILITY

PACKAGE DIAGRAM OUTLINES

FHO PRODUCTS

SPECIALTY MEMORY PRODUCTS

SUBSVETEMS PRODUCTS

## CONTENTS OVERVIEW

For ease of use for our customers, Integrated Device Technology provides four separate data books - Logic, Specialized Memories and Modules, RISC and RISC SubSystems, and Static RAM.

IDT's 1992 Specialized Memories and Modules Data Book is comprised of new and revised data sheets for the FIFO, Specialty Memory and Subsystem product groups. Also included is a current packaging section for the products included in this book. This section will be updated in each subsequent data book to reflect packages offered for products included in that book.

The 1992 Specialized Memories and Modules Data Book's Table of Contents contains a listing of the products contained in that data book only. In the past we have included products that appeared in other IDT data books. The numbering scheme for the book is consistent with the 1990-91 data books. The number in the bottom center of the page denotes the section number and the sequence of the data sheet within that section, (i.e. 5.5 would be the fifth data sheet in the fifth section). The number in the lower right hand corner is the page number of that particular data sheet.

Integrated Device Technology, a recognized leader in high-speed CMOS technology, produces a broad line of products. This enables us to provide a complete CMOS solution to designers of high-performance digital systems. Not only do our product lines include industry standard devices, they also feature products with faster speed, lower power, and package and/or architectural benefits that allow the designer to achieve significantly improved system performance.

To find ordering information: Ordering Information for all products in this book appears in Section 1, along with the Package Outline Index, Product Selector Guides, and Cross Reference Guides. Reference data on our Technology Capabilities and Quality Commitments is included in separate sections ( 2 and 3 , respectively).

To find product data: Start with the Table of Contents, organized by product line (page 1.2), or with the Numeric Table of Contents (page 1.4). These indexes will direct you to the page on which the complete technical data sheet can be found. Data sheets may be of the following type:

ADVANCE INFORMATION - contain initial descriptions, subject to change, for products that are in development, including features and block diagrams.

PRELIMINARY - contain descriptions for products soon to be, or recently, released to production, including features, pinouts and block diagrams. Timing data are based on simulation or initial characterization and are subject to change upon full characterization.

FINAL - contain minimum and maximum limits specified over the complete supply and temperature range for full production devices.

New products, product performance enhancements, additional package types and new product iamilies are being introduced frequently. Please contact your local IDT sales representative to determine the latest device specifications, package types and product availability.


#### Abstract

ABOUT THE COVER The cover features an IDT7025 wafer shown at approximately $2.5 x$ magnification along with an IDT7MP6086 module shown at $1 \times$ magnification. The IDT7025 is a $30 \mathrm{~ns} 8 \mathrm{~K} \times 16$ dual-port which is the deepest dual-port available in the industry, offering simultaneous access to memory from either port. The IDT7MP6086 is one of IDT's CacheRAM ${ }^{\text {M }}$ modules. Available in a variety of configurations, and using the IDT71589 CacheRAM as a base, these cache modules offer up to 256 KBytes of secondary cache in high-performance 486 microprocessor designs.


## LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustaln life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant Injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the fallure of the life support device or system, or to affect its safety or effectiveness.

Note: Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

The IDT logo is a regísterëd trademark, and BUSMUX, Flexi-pak, BiCEMOS, CacheRAM, CEMOS, FASTX, Flow-thruEDC, IDT/c, IDT/envY, IDT/sae, IDT/ sim, IDT/ux, MacStation, REAL8, RISC SubSystem, RISController, RISCore, SmartLogic, SyncFIFO, TargetSystem, R3051, and R3081 are trademarks of Integrated Device Technology, Inc.
All other trademarks are trademarks of their respective companies.

## 1992 SPECIALIZED MEMORIES \& MODULES DATA BOOK TABLE OF CONTENTS

## GENERAL INFORMATION

Contents Overview ..... 1.1
Table of Contents ..... 1.2
Numeric Table of Contents ..... 1.3
Ordering Information ..... 1.4
IDT Package Marking Description ..... 1.5
FIFO Product Selector Guide ..... 1.6
Specialty Memory Product Selector Guide ..... 1.7
Subsystems Product Selector Guide ..... 1.8
FIFO Cross Reference Guide ..... 1.9
Specialty Memory Cross Reference Guide ..... 1.10
Subsystems Cross Reference Guide ..... 1.11
TECHNOLOGY AND CAPABILITIES
IDT...Leading the CMOS Future ..... 2.1
IDT Military and DESC-SMD Program ..... 2.2
Radiation Hardened Technology ..... 2.3
IDT Leading Edge CEMOS Technology ..... 2.4
Surface Mount Technology ..... 2.5
State-of-the-Art Facilities and Capabilities ..... 2.6
Superior Quality and Reliability ..... 2.7
QUALITY AND RELIABILITY
Quality, Service and Performance ..... 3.1
IDT Quality Conformance Program ..... 3.2
Radiation Tolerant/Enhanced/Hardened Products for Radiation Environments ..... 3.3
PACKAGE DIAGRAM OUTLINES
Thermal Performance Calculations for IDT's Packages ..... 4.1
Package Diagram Outline Index ..... 4.2
Monolithic Package Diagram Outlines ..... 4.3
FIFO PRODUCTS
IDT7200 $256 \times 9$-Bit Parallel FIFO ..... 5.1
IDT7201 $512 \times 9$-Bit Parallel FIFO ..... 5.1
IDT7202 $1024 \times 9$-Bit Parallel FIFO ..... 5.1
IDT7203 $2048 \times 9$-Bit Parallel FIFO ..... 5.2
IDT7204 $4096 \times 9$-Bit Parallel FIFO ..... 5.2
IDT7205 $8192 \times 9$-Bit Parallel FIFO ..... 5.2
IDT7206 $16384 \times 9$-Bit Parallel FIFO ..... 5.2
$256 \times 18$-Bit Parallel First-In/First-Out FIFO ..... 5.3
$512 \times 18$-Bit Parallel First-In/First-Out FIFO ..... 5.3
$1 \mathrm{~K} \times 18$-Bit Parallel First-In/First-Out FIFO ..... 5.3
1K $\times 9$-Bit Parallel Flagged FIFO with OE ..... 5.4
$2 \mathrm{~K} \times 9$-Bit Parallel Flagged FIFO with OE ..... 5.4
$4 \mathrm{~K} \times 9$-Bit Parallel Flagged FIFO with OE ..... 5.4
$2048 \times 9$-Bit ConfigurableParallel/Serial FIFO ..... 5.5
$4096 \times 9$-Bit Configurable Parallel/Serial FIFO ..... 5.5
$256 \times 16$-Bit Parallel-to-Serial FIFO ..... 5.6
$512 \times 16$-Bit Parallel-to-Serial FIFO ..... 5.6
$1024 \times 16$-Bit Parallel-to-Serial FIFO ..... 5.6

## 1992 SPECIALIZED MEMORIES \& MODULES DATA BOOK (CONTINUED)

## FIFO PRODUCTS (CONTINUED)

IDT72131 $2048 \times 9$-Bit Parallel-to-Serial FIFO .......................................................................... 5.7
IDT72141 $4096 \times 9$-Bit Parallel-to-Serial FIFO
5.7

IDT72132
$2048 \times 9$-Bit Parallel/Serial FIFO
5.8

IDT72142
$4096 \times 9$-Bit Parallel/Serial FIFO
5.8

IDT72200
$256 \times 8$-Bit Parallel SyncFIFO™ (Clocked FIFO) ...................................................... 5.9
$512 \times 8$-Bit Parallel SyncFIFO ${ }^{\text {TM }}$ (Clocked FIFO) ...................................................... 5.9
$1024 \times 8$-Bit Parallel SyncFiFO™ (Clocked FIFO) ..................................................... 5.9
$2048 \times 8$-Bit Parallel SyncFIFO™ (Clocked FIFO) ................................................... 5.9
$4096 \times 8$-Bit Parallel SyncFIFO™ (Clocked FIFO) ..................................................... 5.9
$64 \times 8$-Bit Parallel SyncFIFO™ (Clocked FIFO) ........................................................ 5.9
$256 \times 9$-Bit Parallel SyncFIFO ${ }^{\text {¹ }}$ (Clocked FIFO) ...................................................... 5.10
$512 \times 9$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) ...................................................... 5.10
$1024 \times 9$-Bit Parallel SyncFIFO™ (Clocked FIFO) ..................................................... 5.10
$2048 \times 9$-Bit Parallel SyncFIFO™ (Clocked FIFO) ..................................................... 5.10
$4096 \times 9$-Bit Parallel SyncFIFO™ (Clocked FIFO) ..................................................... 5.10
$64 \times 9$-Bit Parallel SyncFIFO™ (Clocked FIFO) ......................................................... 5.10
$512 \times 18$-Bit Parallel Synchronous FIFO .................................................................. 5.11
$1024 \times 18$-Bit Parallel Synchronous FIFO ................................................................. 5.11
$256 \times 18$-Bit Parallel SyncFIFO ${ }^{\text {тм }}$ (Clocked FIFO) .................................................... 5.12
$512 \times 18$-Bit Parallel SyncFIFO™ (Clocked FIFO) ..................................................... 5.12
$1024 \times 18$-Bit Parallel SyncFIFO™ (Clocked FIFO) .................................................. 5.12
$2048 \times 18$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) .................................................. . 5.12
$4096 \times 18$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) .................................................. 5.12
$64 \times 4$-Bit Parallel FIFO ............................................................................................. 5.13
$64 \times 5$-Bit Parallel FIFO ............................................................................................ 5.13
$64 \times 4$-Bit Parallel FIFO (w/Output Enable) ............................................................... 5.13
$64 \times 5$-Bit Parallel FIFO (w/Output Enable) ............................................................... 5.13
$64 \times 5$-Bit Parallel FIFO with Flags ........................................................................... 5.14
$512 \times 18$-Bit — $1 \mathrm{~K} \times 9$-Bit Bus Matching Bidirectional FIFO ...................................... 5.15
$512 \times 18$-Bit — $1 \mathrm{~K} \times 9$-Bit Bus Matching Bidirectional FIFO..................................... 5.15
$1024 \times 18-$ Bit — $1 \mathrm{~K} \times 9$-Bit Bus Matching Bidirectional FIFO .................................... 5.15
$1024 \times 18$-Bit — 1 K x 9-Bit Bus Matching Bidirectional FIFO .................................... 5.15
$512 \times 18$-Bit Parallel Bidirectional FIFO ..................................................................... 5.16
$1024 \times$ 18-Bit Parallel Bidirectional FIFO .................................................................. 5.16
$256 \times 18$-Bit Parallel Sync BiFIFO ${ }^{\text {M }}$ (Clocked Bidirectional FIFO) ........................... 5.17
$512 \times 18$-Bit Parallel Sync BiFIFO ${ }^{\text {M }}$ (Clocked Bidirectional FIFO) ........................... 5.17
$512 \times 9$-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO .......................... 5.18
$1024 \times 9$-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO ........................ 5.18
$2048 \times 9$-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO ........................ 5.18

## FIFO MODULES

Please refer to Subsystems Products listing for FIFO Modules.

## SPECIALTY MEMORY PRODUCTS

| IDT7130SA/LA | 8 K (1K $\times 8$ ) Dual-Port RAM (Master) | 6. |
| :---: | :---: | :---: |
| IDT7140SA/LA | 8K ( $1 \mathrm{~K} \times 8$ ) Dual-Port RAM (Slave) | 6.1 |
| IDT7030SA/LA | $8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ Dual-Port RAM (Master) | 6.2 |
| IDT7040SA/LA | 8 K (1Kx 8) Dual-Port RAM (Slave) | 6.2 |
| IDT7132SA/LA | 16K (2K x 8) Dual-Port RAM (Master) | 6.3 |
| IDT7142SA/LA | 16K (2K $\times 8$ ) Dual-Port RAM (Slave) | 6.3 |
| IDT7032SA/LA | 16K (2K $\times 8$ ) Dual-Port RAM (Master) | 6.4 |
| IDT7042SA/LA | 16K (2K $\times 8$ ) Dual-Port RAM (Slave) | 6.4 |
| IDT71321SA/LA | 16 K (2K $\times 8$ ) Dual-Port RAM (Master with Interrupts) | 6.5 |
| IDT71421SA/LA | $16 \mathrm{~K}(2 \mathrm{~K} \times 8)$ Dual-Port RAM (Slave with Interrupts) | 6.5 |

1992 SPECIALIZED MEMORIES \& MODULES DATA BOOK (CONTINUED) ..... PAGE
SPECIALTY MEMORY PRODUCTS (CONTINUED)
IDT7012 18K (2K x 9) Dual-Port RAM ..... 6.6
IDT70121S/L $18 \mathrm{~K}(2 \mathrm{~K} \times 9$ ) Dual-Port RAM (Master with Busy and Interrupt) ..... 6.7
IDT70125S/L $18 K(2 K \times 9)$ Dual-Port RAM (Slave with Busy and Interrupt) ..... 6.7
IDT7133SA/LA 32K (2K x 16) Dual-Port RAM (Master) ..... 6.8
IDT7143SA/LA 32K (2K x 16) Dual-Port RAM (Slave) ..... 6.8
IDT7134SA/LA
IDT71342SA/LA
32K (4K x 8) Dual-Port RAM ..... 6.9
32K (4K x 8) Dual-Port RAM (with Semaphore) ..... 6.10
IDT7014S 36K (4K $\times 9$-Bit) Dual-Port RAM ..... 6.11
IDT7099S
36K (4K $\times 9$ ) Synchronous Dual-Port RAM ..... 6.12
IDT7005S/L 64K (8K x 8) Dual-Port RAM ..... 6.13
64K (4K x 16) Dual-Port RAM ..... 6.14
IDT7024S/L
128K (16K x 8) Dual-Port RAM
128K (16K x 8) Dual-Port RAM ..... 6.15 ..... 6.15
IDT7006S/L
IDT7006S/L
128K ( $8 \mathrm{~K} \times 16$ ) Dual-Port RAM
128K ( $8 \mathrm{~K} \times 16$ ) Dual-Port RAM ..... 6.16 ..... 6.16
IDT7025S/L
IDT7025S/L
$8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ FourPort ${ }^{\text {m }}$ Static RAM
$8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ FourPort ${ }^{\text {m }}$ Static RAM ..... 6.17 ..... 6.17
IDT7050S/L
IDT7050S/L
$16 \mathrm{~K}(2 \mathrm{~K} \times 8)$ FourPort ${ }^{\text {TM }}$ Static RAM ..... 6.18
MULTI-PORT MODULES
Please refer to Subsystems Products listing for Multi-Port Modules
SUBSYSTEMS PRODUCTS
CUSTOM MODULES
Subsystem Custom Module Capabilities ..... 7.1
MULTI-PORT MODULES
IDT70M74 $4 \mathrm{~K} \times 16$ FourPort $^{\text {TM }}$ Static RAM Multichip Module ..... 7.2
IDT7M1002 $16 \mathrm{~K} \times 32$ Dual-Port Static RAM Module ..... 7.3
IDT7M1014 $4 \mathrm{~K} \times 36$ BiCMOS Dual-Port Static RAM Module ..... 7.4
IDT7M1024 $4 \mathrm{~K} \times 36$ Synchronous Dual-Port Static RAM Module ..... 7.5
IDT7M1012 $2 \mathrm{~K} \times 36$ Dual-Port Static RAM Module ..... 7.6
IDT7MB6036
$128 \mathrm{~K} \times 16$ Dual-Port RAM (Shared Memory Module) ..... 7.7
IDT7MB6046 $64 \mathrm{~K} \times 16$ Dual-Port RAM (Shared Memory Module) ..... 7.7
$64 \mathrm{~K} \times 16$ Dual-Port Static RAM Module ..... 7.8
IDT7MB1006
$32 \mathrm{~K} \times 16$ Dual-Port RAM (Shared Memory Module) ..... 7.8
$32 \mathrm{~K} \times 16$ Dual-Port Static RAM Module ..... 7.8
$16 \mathrm{~K} \times 9$ Dual-Port Static RAM Module ..... 7.9
$8 \mathrm{~K} \times 9$ Dual-Port Static RAM Module ..... 7.9
$128 \mathrm{~K} \times 8$ Dual-Port Static RAM Module ..... 7.10
128K $\times 8$ Dual-Port Static RAM Module ..... 7.11
$64 \mathrm{~K} \times 8$ Dual-Port Static RAM Module ..... 7.10
$64 \mathrm{~K} \times 8$ Dual-Port Static RAM Module ..... 7.11
FIFO MODULES
IDT7MP2009 32K x 18 CMOS Parallel In-Out FIFO Module ..... 7.12
IDT7MP2010 $16 \mathrm{~K} \times 18$ CMOS Parallel In-Out FIFO Module ..... 7.12
IDT7M208 $64 \mathrm{~K} \times 9$ Parallel In-Out FIFO Module ..... 7.13
IDT7M207 $32 \mathrm{~K} \times 9$ Parallel In-Out FIFO Module ..... 7.13
SRAM MODULES
IDT7MP4104IDT7M4077IDT7MB4067
$1 \mathrm{M} \times 32$ BiCMOS/CMOS Static RAM Module ..... 7.14
$256 \mathrm{~K} \times 32$ BiCMOS/CMOS Static RAM Module ..... 7.15
$256 \mathrm{~K} \times 32$ Static RAM Module ..... 7.16
IDT7MP4045 $256 \mathrm{~K} \times 32$ BiCMOS/CMOS Static RAM Module ..... 7.17
IDT7M4013
IDT7MP4036
$128 \mathrm{~K} \times 32$ Static RAM Module ..... 7.187.19

## 1992 SPECIALIZED MEMORIES \& MODULES DATA BOOK (CONTINUED)

## SRAM MODULES (CONTINUED)

IDT7M4003
$32 \mathrm{~K} \times 32$ Static RAM Module
7.18

IDT7MP4031
$16 \mathrm{~K} \times 32$ BiCMOS/CMOS Static RAM Module
7.20

IDT7MB4065
$256 \mathrm{~K} \times 20$ BiCMOS/CMOS Static RAM Module
7.21

IDT7MP4047
$512 \mathrm{~K} \times 16$ Static RAM Module
7.22

IDT7MB4066
$256 \mathrm{~K} \times 16$ BiCMOS/CMOS Static RAM Module
7.21

IDT7MP4046
$256 \mathrm{~K} \times 16$ Static RAM Module
7.22

IDT7MP4027
$64 \mathrm{~K} \times 16$ BiCMOS/CMOS Static RAM Module 7.23

IDT7MB4040
IDT7MB4084
$256 \mathrm{~K} \times 9$ Static RAM Module
7.24

IDT7MP4059
$2 \mathrm{M} \times 8$ Static RAM Module
7.25
$2 M \times 8$ Static RAM Module ......................................................................................... 7.26
512K x 8 Commercial BiCMOS/CMOS Static RAM Module ....................................... 7.27
$512 \mathrm{~K} \times 8$ Commercial BiCMOS/CMOS Static RAM Module ....................................... 7.27
512 K x 8 Military Static RAM Module ......................................................................... 7.28
$512 \mathrm{~K} \times 8$ Static RAM Module .................................................................................... 7.29
256K x 8 Commercial BiCMOS/CMOS Static RAM Module ....................................... 7.30
256K x 8 Commercial BiCMOS/CMOS Static RAM Module ....................................... 7.30
256K x 8 Military Static RAM Module ......................................................................... 7.31
256K x 8 Static RAM Module .................................................................................... 7.32

SRAM MONOLITHICS
IDT71M024 128K x 8 Static RAM Monolithic ................................................................................. 7.33
IDT71M025 128K x 8 Static RAM Monolithic ................................................................................. 7.33

## CACHE MODULES

IDT7MP6094
IDT7MP6084
4MB IDT79R4000 Secondary Cache Module Block Family
7.34

IDT7MP6074
1MB IDT79R4000 Secondary Cache Module Block Family
7.34

IDT7MP6087
256K IDT79R4000 Secondary Cache Module Block Family 7.34

IDT7MP6085
256K Byte Secondary Cache Module for the Intel ${ }^{\text {TM }}$ i486 ${ }^{\text {™ }}$
7.35

128K Byte Secondary Cache Module for the Intel ${ }^{\text {¹ }}$ i486™ ....................................... 7.35
128K Byte Secondary Cache Module for the Intel™ ${\text { i } 486^{\text {™ }}}^{\text {...................................... } 7.36}$
128K Byte Secondary Cache Module for the Intel ${ }^{\text {m }}$ i486™ ....................................... 7.37

IDT79R4000 FLEXI-CACHE ${ }^{\text {тм }}$ Development Tool.................................................... 7.39
IDT79R4000 FLEXI-CACHE ${ }^{\text {TM }}$ Development Tool..................................................... 7.39
OTHER MODULES
Flexi-Pak Family
Modules with Various Combinations of SRAMs, EPROMs and EEPROMs
7.40

IDT7M7004 32K x 32 EEPROM Module ....................................................................................... 7.41
IDT7M7005 32K $\times 16$ Static RAM/EEPROM Module
7.42

IDT7MP9244T/AT/CTZ Fast CMOS 32-Bit Buffer/Line Driver Module............................................................ 7.43
IDT7MP9245T/AT/CTZ Fast CMOS 32-Bit Bidirectional Transceiver Module ................................................. 7.43

## IDT SALES OFFICE, REPRESENTATIVE AND DISTRIBUTOR LOCATIONS

## NUMERICAL TABLE OF CONTENTS

PART NO. PAGEIDT7005S/LIDT7006S/LIDT7012IDT70121S/LIDT70125S/LIDT7014SIDT7024S/LIDT7025S/L
IDT7030SA/LAIDT7032SA/LAIDT7040SALLAIDT7042SA/LAIDT7050S/LIDT7052S/L
IDT7099S
IDT70M74IDT7130SALA
IDT71321SA/LAIDT7132SA/LAIDT7133SA/LA
IDT71342SA/LAIDT7134SALLAIDT7140SA/LA
IDT71421SA/LA
IDT7142SA/LA
IDT7143SA/LA
IDT71M024IDT71M025IDT72005IDT7200S/L
IDT72015
IDT7201SA/LA
IDT72021IDT72025IDT7202SALAIDT7203
IDT72031
IDT7204
IDT72041
IDT7205IDT7206
IDT72103
IDT72104
IDT72105
IDT72115IDT72125
IDT72131
IDT72132
IDT72141
IDT72142
IDT72200IDT72201
IDT72205LBIDT72210
64K ( $8 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... 6.13
128K ( $16 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... 6.15
18K (2K x 9) Dual-Port RAM ..... 6.6
18K (2K x 9) Dual-Port RAM (Master with Busy and Interrupt) ..... 6.7
18K (2K x 9) Dual-Port RAM (Slave with Busy and Interrupt) ..... 6.7
36K (4K x 9-Bit) Dual-Port RAM ..... 6.11
64K (4K x 16) Dual-Port RAM ..... 6.14
128K (8K x 16) Dual-Port RAM ..... 6.16
8K ( $1 \mathrm{~K} \times 8$ ) Dual-Port RAM (Master) ..... 6.2
16K ( $2 \mathrm{~K} \times 8$ ) Dual-Port RAM (Master) ..... 6.4
8 K ( $1 \mathrm{~K} \times 8$ ) Dual-Port RAM (Slave) ..... 6.2
16K (2K x 8) Dual-Port RAM (Slave) ..... 6.4
$8 \mathrm{~K}\left(1 \mathrm{~K} \times 8\right.$ ) FourPort ${ }^{\text {TM }}$ Static RAM ..... 6.17
16K ( $2 \mathrm{~K} \times 8$ ) FourPort ${ }^{\text {TM }}$ Static RAM ..... 6.18
36K (4K x 9) Synchronous Dual-Port RAM ..... 6.12
$4 \mathrm{~K} \times 16$ FourPort $^{\text {TM }}$ Static RAM Multichip Module ..... 7.2
8K (1K x 8) Dual-Port RAM (Master) ..... 6.1
16K (2K x 8) Dual-Port RAM (Master with Interrupts) ..... 6.5
16K (2K x 8) Dual-Port RAM (Master) ..... 6:3
32K (2K x 16) Dual-Port RAM (Master) ..... 6.8
32K ( $4 \mathrm{~K} \times 8$ ) Dual-Port RAM (with Semaphore) ..... 6.10
$32 \mathrm{~K}(4 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... 6.9
8 K ( $1 \mathrm{~K} \times 8$ ) Dual-Port RAM (Slave) ..... 6.1
16 K (2K x 8) Dual-Port RAM (Slave with Interrupts) ..... 6.5
16K (2K x 8) Dual-Port RAM (Slave) ..... 6.3
32K (2K x 16) Dual-Port RAM (Slave) ..... 6.8
$128 \mathrm{~K} \times 8$ Static RAM Module ..... 7.33
$128 \mathrm{~K} \times 8$ Static RAM Module ..... 7.33
$256 \times 18$-Bit Parallel First-In/First-Out FIFO ..... 5.3
$256 \times 18$-Bit Parallel First-In/First-Out FIFO ..... 5.1
$512 \times 18$-Bit Parallel First-In/First-Out FIFO ..... 5.3
$512 \times 18$-Bit Parallel First-In/First-Out FIFO ..... 5.1
$1 \mathrm{~K} \times 9$-Bit Parallel Flagged FIFO with OE ..... 5.4
$1 \mathrm{~K} \times 18$-Bit Parallel First-In/First-Out FIFO ..... 5.3
$1 \mathrm{~K} \times 18$-Bit Parallel First-In/First-Out FIFO ..... 5.1
$2048 \times 9$-Bit Parallel First-In/FirstOut FIFO ..... 5.2
$2 \mathrm{~K} \times 9$-Bit Parallel Flagged FIFO with OE ..... 5.4
$4096 \times 9$-Bit Parallel First-in/FirstOut FIFO ..... 5.2
$4 \mathrm{~K} \times 9$-Bit Parallel Flagged FIFO with OE ..... $5: 4$
$8192 \times 9$-Bit Parallel First-In/FirstOut FIFO ..... 5.2
$16384 \times 9$-Bit Parallel First-In/FirstOut FIFO ..... 5.2
$2048 \times 9$-Bit ConfigurableParallel/Serial FIFO ..... 5.5
$4096 \times 9$-Bit Contigurable Parallel/Serial FIFO ..... 5.5
$256 \times 16$-Bit Parallel-to-Serial FIFO ..... 5.6
$512 \times 16$-Bit Parallel-to-Serial FIFO ..... 5.6
$1024 \times 16$-Bit Parallel-to-Serial FIFO ..... 5.6
$2048 \times 9$-Bit Parallel-to-Serial FIFO ..... 5.7
$2048 \times 9$-Bit Parallel/Serial FIFO ..... 5.8
$4096 \times 9$-Bit Parallel-to-Serial FIFO ..... 5.7
$4096 \times 9$-Bit Parallel/Serial FIFO ..... 5.8
$256 \times 8$-Bit Parallel SyncFIFOTM (Clocked FIFO) ..... 5.9
$256 \times 9$-Bit Parallel SyncFIFOTM (Clocked FIFO) ..... 5.10
$256 \times 18$-Bit Parallel SyncFIFO™ (Clocked FIFO) ..... 5.12
$512 \times 8$-Bit Parallel SyncFIFOTM (Clocked FIFO) ..... 5.9

## NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO. ..... PAGE
IDT72211 $512 \times 9$-Bit Parallel SyncFIFO ${ }^{\text {mM }}$ (Clocked FIFO) ..... 5.10IDT72215IDT72215LBIDT72220IDT72221
IDT72225IDT72225LB
IDT72230IDT72231IDT72235LB
IDT72240
IDT72241
IDT72245LB
IDT72401
IDT72402IDT72403
IDT72404
IDT72413
IDT72420
IDT72421IDT7251IDT72510
IDT72511
IDT7252
IDT72520
IDT72521
IDT72605IDT72615
IDT7271
IDT7272
IDT7273
IDT7M1001
IDT7M1002
IDT7M1003
IDT7M1004
IDT7M1005
IDT7M1012
IDT7M1014
IDT7M1024IDT7M207
IDT7M208
IDT7M4003
IDT7M4013
IDT7M4048
IDT7M4048
IDT7M4068
IDT7M4068
IDT7M4077
IDT7M7004
IDT7M7005
IDT7MB1006
IDT7MB1008
IDT7MB4040
IDT7MB4048
$512 \times 18$-Bit Parallel Synchronous FIFO ..... 5.11
$512 \times 18$-Bit Parallel SyncFIFO™ (Clocked FIFO) ..... 5.12
$1024 \times 8$-Bit Parallel SyncFIFO™ (Clocked FIFO) ..... 5.9
$1024 \times 9$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) ..... 5.10
$1024 \times 18$-Bit Parallel Synchronous FIFO ..... 5.11
$1024 \times 18$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) ..... 5.12
$2048 \times 8$-Bit Parallel SyncFIFOm (Clocked FIFO) ..... 5.9
$2048 \times 9$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) ..... 5.10
$2048 \times 18$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) ..... 5.12
$4096 \times 8$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) ..... 5.9
$4096 \times 9$-Bit Parallel SyncFIFO ${ }^{\text {T }}$ (Clocked FIFO) ..... 5.10
$4096 \times 18$-Bit Parallel SyncFIFO ${ }^{\text {¹ }}$ (Clocked FIFO) ..... 5.12
$64 \times 4$-Bit Parallel FIFO ..... 5.13
$64 \times 5$-Bit Parallel FIFO ..... 5.13
$64 \times 4$-Bit Parallel FIFO (w/Output Enable) ..... 5.13
$64 \times 5$-Bit Parallel FIFO (w/Output Enable) ..... 5.13
$64 \times 5$-Bit Parallel FIFO with Flags ..... 5.14
$64 \times 8$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) ..... 5.9
$64 \times 9$-Bit Parallel SyncFIFO ${ }^{\text {¹ }}$ (Clocked FIFO) ..... 5.10
$512 \times 18$-Bit - $1 \mathrm{~K} \times 9$-Bit Bus Matching Bidirectional FIFO ..... 5.15
$512 \times 18$-Bit - $1 \mathrm{~K} \times 9$-Bit Bus Matching Bidirectional FIFO ..... 5.15
$512 \times 18$-Bit Parallel Bidirectional FIFO ..... 5.16
$1024 \times 18$-Bit $-1 \mathrm{~K} \times 9$-Bit Bus Matching Bidirectional FIFO ..... 5.15
$1024 \times 18$-Bit - $1 \mathrm{~K} \times 9$-Bit Bus Matching Bidirectional FIFO ..... 5.15
$1024 \times 18$-Bit Parallel Bidirectional FIFO ..... 5.16
$256 \times 18$-Bit Parallel Sync BiFIFO ${ }^{\text {M }}$ (Clocked Bidirectional FIFO) ..... 5.17
$512 \times 18$-Bit Parallel Sync BiFIFO ${ }^{\text {¹ }}$ (Clocked Bidirectional FIFO) ..... 5.17
$512 \times 9$-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO ..... 5.18
$1024 \times 9$-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO ..... 5.18
$2048 \times 9$-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO ..... 5.18
128K $\times 8$ Dual-Port Static RAM Module ..... 7.10
$16 \mathrm{~K} \times 32$ Dual-Port Static RAM Module ..... 7.3
$64 \mathrm{~K} \times 8$ Dual-Port Static RAM Module ..... 7.10
8K $\times 9$ Dual-Port Static RAM Module ..... 7.9
$16 \mathrm{~K} \times 9$ Dual-Port Static RAM Module ..... 7.9
$2 \mathrm{~K} \times 36$ Dual-Port Static RAM Module ..... 7.6
$4 \mathrm{~K} \times 36$ BiCMOS Dual-Port Static RAM Module ..... 7.4
4K $\times 36$ Synchronous Dual-Port Static RAM Module ..... 7.5
32K x 9 Parallel In-Out FIFO Module ..... 7.13
$64 \mathrm{~K} \times 9$ Parallel In-Out FIFO Module ..... 7.13
$32 \mathrm{~K} \times 32$ Static RAM Module ..... 7.18
$128 \mathrm{~K} \times 32$ Static RAM Module ..... 7.18
512K x 8 Commercial BiCMOS/CMOS Static RAM Module ..... 7.27
512K x 8 Military Static RAM Module ..... 7.28
256K x 8 Commercial BiCMOS/CMOS Static RAM Module ..... 7.30
256K x 8 Military Static RAM Module ..... 7.31
256K x 32 BiCMOS/CMOS Static RAM Module ..... 7.15
$32 \mathrm{~K} \times 32$ EEPROM Module ..... 7.42
32K $\times 16$ Static RAM/EEPROM Module ..... 7.43
$64 \mathrm{~K} \times 16$ Dual-Port Static RAM Module ..... 7.8
32K x 16 Dual-Port Static RAM Module ..... 7.8
$256 \mathrm{~K} \times 9$ Static RAM Module ..... 7.24
$512 \mathrm{~K} \times 8$ Commercial BiCMOS/CMOS Static RAM Module ..... 7.27

## NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO. PAGE
IDT7MB4065$256 \mathrm{~K} \times 20$ BiCMOS/CMOS Static RAM Module7.21
IDT7MB4066 $256 \mathrm{~K} \times 16$ BiCMOS/CMOS Static RAM Module ..... 7.21
IDT7MB4067 $256 \mathrm{~K} \times 32$ Static RAM Module ..... 7.16
IDT7MB4068 256K x 8 Commercial BiCMOS/CMOS Static RAM Module ..... 7.30
IDT7MB4084 $2 \mathrm{M} \times 8$ Static RAM Module ..... 7.25
128K x 16 Dual-Port RAM (Shared Memory Module) ..... 7.7
$64 \mathrm{~K} \times 16$ Dual-Port RAM (Shared Memory Module) ..... 7.7
32K x 16 Dual-Port RAM (Shared Memory Module) ..... 7.8
128K Byte Secondary Cache Module for the Intel ${ }^{\mathrm{TM}} \mathbf{i 4 8 6}{ }^{\mathrm{TM}}$ ..... 7.36
128K Byte Secondary Cache Module for the Intel ${ }^{\mathrm{TM}} \mathbf{i 4 8 6}{ }^{\mathrm{TM}}$ ..... 7.37
Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU ..... 7.39
$128 \mathrm{~K} \times 8$ Dual-Port Static RAM Module ..... 7.11
$64 \mathrm{~K} \times 8$ Dual-Port Static RAM Module ..... 7.11
$32 \mathrm{~K} \times 18$ CMOS Parallel In-Out FIFO Module ..... 7.12
$16 \mathrm{~K} \times 18$ CMOS Parallel In-Out FIFO Module ..... 7.12
$64 \mathrm{~K} \times 16$ BiCMOS/CMOS Static RAM Module ..... 7.23
$16 \mathrm{~K} \times 32$ BiCMOS/CMOS Static RAM Module ..... 7.20
$256 \mathrm{~K} \times 8$ Static RAM Module ..... 7.32
$64 \mathrm{~K} \times 32$ BiCMOS/CMOS Static RAM Module ..... 7.19
$256 \mathrm{~K} \times 32$ BiCMOS/CMOS Static RAM Module ..... 7.17
$256 \mathrm{~K} \times 16$ Static RAM Module ..... 7.22
$512 \mathrm{~K} \times 16$ Static RAM Module ..... 7.22
$512 \mathrm{~K} \times 8$ Static RAM Module ..... 7.29
$2 \mathrm{M} \times 8$ Static RAM Module ..... 7.26
$1 \mathrm{M} \times 32$ BiCMOS/CMOS Static RAM Module ..... 7.14
IDT79R4000 FLEXI-CACHE ${ }^{\text {M }}$ Development Tool ..... 7.40
IDT79R4000 FLEXI-CACHE ${ }^{\text {TM }}$ Development Tool ..... 7.40
256K IDT79R4000 Secondary Cache Module Block Family ..... 7.34
1 MB IDT79R4000 Secondary Cache Module Block Family ..... 7.34
128K Byte Secondary Cache Module for the Intel ${ }^{\mathrm{TM}}$ i486™ ..... 7.35
128K Byte Secondary Cache Module for the Intel ${ }^{\text {TM }}$ i486 ${ }^{\text {TM }}$ ..... 7.38
256K Byte Secondary Cache Module for the Intel ${ }^{\mathrm{TM}} \mathrm{i}_{486{ }^{\mathrm{TM}} .}$ ..... 7.35
4MB IDT79R4000 Secondary Cache Module Block Family ..... 7.34
IDT7MP9244T/AT/CTZ Fast CMOS 32-Bit Buffer/Line Driver Module ..... 7.44
7.44
7.44
IDT7MP9245T/AT/CTZ Fast CMOS
Subsystem Custom Module Capabilities ..... 7.1
Flexi-Pak ${ }^{\text {™ }}$ Family Modules with Various Combinations of SRAMs, EPROMs and EEPROMs. ..... 7.41

## ORDERING INFORMATION

When ordering by TWX or Telex, the following format must be used:
A. Complete Bill To.
B. Complete Ship To.
C. Purchase Order Number.
D. Certificate of Conformance. Y or N .
E. Customer Source Inspection. Y or N.
F. Government Source Inspection. Y or N
G. Government Contract Number and Rating,
H. Requested Routing.
I. ${ }^{\text {. }}$ IDT Part Number -

Each item ordered must use the complete part number exactly as listed in the price book.

## AC (ACTIVITY CODE)

F = Consult Factory
$\mathrm{N}=$ New Part
$\mathrm{O}=$ Obsolete Part
$\mathrm{D}=$ Decrease in Price
$\mathrm{I}=$ Increase in Price
W = Non Returnable

* = Leadership Product
$\%=5 \%$ Program (for
North American Distributors Only)
J. SCD Number - Specification Control Document (Internal Traveller).
K. Customer Part Number/Drawing Number/Revision Level - ,

Specify whether part number is for reference only, mark only, or if extended processing to customer specification is required.
L. Customer General Specification Numbers/Other Referenced Drawing Numbers/Revision Levels.
M. Request Date. With Exact Quantity.
N. Unit Price.
O. Special Instructions, Including Q.A. Clauses, Special Processing.

Federal Supply Code Number/Cage Number - 61772
Dun \& Bradstreet Number -03-814-2600
Federal Tax I.D. - 94-2669985
TLX\# - 887766
FAX\# - 408-727-3468

## PART NUMBER DESCRIPTION

IDT $\begin{aligned} & A=\text { Alpha Character } \quad N=\text { Numeric Characte } \\ & \frac{X X X X X}{\text { DEVICE TYPE POWER }} \frac{X}{\text { REVISION }} \frac{999}{\text { SPED }}\end{aligned}$
$\frac{A}{\text { PACKAGE }} \frac{A}{\text { PROCESS } /} \frac{A}{\text { SPECIAL }}$


PACKAGE DESCRIPTION TABLE


[^0]
## MODULE ORDERING INFORMATION



| Code | Substrate and Pin Type | Component Type |
| :---: | :---: | :---: |
| P | FR-4 DIP (Dual In-Line Package) | Plastic |
| C | CERAMIC DIP (Dual In-Line Package) | Ceramic |
| N | CERAMIC DIP (Dual In-Line Package) | Plastic |
| K | FR-4 QIP (Quad In-Line Package) | Plastic |
| CK | CERAMIC QIP (Quad In-Line Package) | Ceramic |
| H | FR-4 HIP (Hex In-Line Package) | Plastic |
| CH | CERAMIC QIP (Quad In-Line Package) | Ceramic |
| NH | CERAMIC QIP (Quad In-Line Package) | Plastic |
| G | CERAMIC PGA (Pin Grid Array) | Ceramic |
| S | FR-4 SIP (Single In-Line Package) | Plastic |
| CS | CERAMIC SIP (Single In-Line Package) | Ceramic |
| V | FR-4 DSIP (Dual Single In-Line Package) | Plastic |
| CV | CERAMIC DSIP (Dual Single In-Line Package) | Ceramic |
| $Z$ | FR-4 ZIP (Zip-zap In-Line Package) | Plastic |
| M | FR-4 SIMM (Single In-Line Memory Module) | Plastic |

## NOTES:

1. FR-4 is a multi-layered, glass filled epoxy laminate substrate.
2. Ceramic is a multi-layered, co-fired ceramic substrate.
3. Plastic refers to all surface mount devices available in various non-hermetically sealed packages (i.e. SOIC, SOJ, Flat Packs, etc.).
4. Ceramic refers to all surface mount devices available in various hermetically sealed packages (i.e. LCC, ceramic Flat Packs, etc.).

## IDT PACKAGE MARKING DESCRIPTION

## PART NUMBER DESCRIPTION

IDT's part number identifies the basic product, speed, power, package(s) available, operating temperature and processinggrade. Each data sheet has a detailed description, using the part number, for ordering the proper product for the user's application. The part number is comprised of a series of alpha-numeric characters:

1. An "IDT" corporate identifier for Integrated Device Technology, Inc.
2. A basic device part number composed of alpha-numeric characters.
3. A device power identifier, composed of one or two alpha characters, is used to identify the power options. In most cases, the following alpha characters are used:
"S" or "SA" is used for the standard product's power.
" $L$ " or " $L A$ " is used for lower power than the standard product.
4. A device speed identifier, when applicable, is either alpha characters, such as " $A$ " or " $B$ ", or numbers, such as 20 or 45. The speed units, depending on the product, are in nanoseconds or megahertz.
5. A package identifier, composed of one or two characters. The data sheet should be consulted to determine the packages available and the package identifiers for that particular product.
6. A temperature/process identifier. The product is available in either the commercial or military temperature range, processed to a commercial specification, or the product is available in the military temperature range with full compliance to MIL-STD-883. Many of IDT's products have burn-in included as part of the standard commercial process flow.
7. Aspecial process identifier, composed of alphacharacters, is used for products which require radiation enhancement (RE) or radiation tolerance (RT).

Example for Monolithic Devices:


* Field Identifier Applicable To All Products

2507 drw 01

## ASSEMBLY LOCATION DESIGNATOR

IDT uses various locations for assembly. These are identified by an alpha character in the last letter of the date code marked on the package. Presently, the assembly location alpha character is as follows:

$$
\begin{aligned}
& A=\text { Anam, Korea } \\
& I=\text { USA } \\
& P=\text { Penang, Malaysia }
\end{aligned}
$$

## MIL-STD-883C COMPLIANT DESIGNATOR

IDT ships military products which are compliant to the latest revision of MIL-STD-883C. Such products are identified by a "C" designation on the package. The location of this designator is specified by internal documentation at IDT.

## EXAMPLE FOR SUBSYSTEM MODULES <br> See Ordering Information (section 1.4), page 2.

## High-Speed CMOS FIFOs

- Broadest range of FIFOs in the industry
- Highest performance FIFO products
- Most innovative FIFO products
- MLL-STD-883 compliant


## CLOCKED FIFOs

- Ultra-high performance - Com'l. -67 MHz and Mil. -50 MHz
- 8-, 9- and 18 -bit wide buses for today's processors
- Separate clock and enable signals for read and write
- Read and write clocks can be asynchronous or coincident
- Programmable depths for Almost-Empty and Almost-Full flags
- Simple depth and width expansion
- Various densities - 64 to 4 K


## BIDIRECTIONAL FIFOs

- Bus-matching BiFIFOs for 18 -to-9 bit, 36-to-9 bit or 36 -to-18 bit connections
- Parallel BiFIFOs for 9-to-9 bit or 18-to-18 bit connections
- Bypass path for direct status/command interchange
- Programmable depths for Almost-Empty and Almost-Full flags
- Built-in DMA handshake signals

CLOCKED BIDIRECTIONAL FIFOs

- Ultra-high performance -40 MHz
- 18 -bit wide buses
- Read and write clocks can by asynchronous or coincident
- Separate clock and enable for each bus
- Programmable depths for Almost-Empty and Almost-Full flags


## PARALLEL FIFOs

- Extremely high performance - 15ns
- High density - up to $16 \mathrm{~K} \times 9$
- Asynchronous or simultaneous reads and writes
- Simple width and depth expansion
- Space-efficient packaging
- Multiple flags -Full, Empty and Halt-Full


## FLAGGED FIFOs

- Output enable for direct bus connections
- Multiple flags - Full, Empty, Almost-Empty and Almost-Full

PARALLEL/SERIAL FIFOs

- Dedicated P/S and S/P architectures in space-efficient packages
- Configurable architecture - P/S, S/P, P/P, S/S for design flexibility
- FLEXISHIFTTM allows easy serial word width selection
- Multiple flags - Full, Full-1, Almost-Full, Half-Full, Almost Empty, Empty+1, Empty

| Part Number | Description | Max. Mil. | ed (ns) Com'l. | Max. <br> Power <br> (mW) | Avail. | Data <br> Book <br> Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCKED FIFOt |  |  |  |  |  |  |
| IDT72420 | $64 \times 8$ | 20 | 15 | 770 | NOW | E 5.8 |
| IDT72200 | $256 \times 8$ | 20 | 15 | 770 | NOW | E 5.8 |
| IDT72210 | $512 \times 8$ | 20 | 15 | 770 | NOW | E 5.8 |
| IDT72220 | $1 \mathrm{~K} \times 8$ | 25 | 20 | 770 | NOW | E 5.8 |
| IDT72230 | $2 \mathrm{~K} \times 8$ | 25 | 20 | 770 | NOW | E 5.8 |
| IDT72240 | $4 \mathrm{~K} \times 8$ | 25 | 20 | 770 | NOW | E 5.8 |
| IDT72421 | $64 \times 9$ | 20 | 15 | 770 | NOW | E 5.9 |
| IDT72201 | $256 \times 9$ | 20 | 15 | 770 | NOW | E 5.9 |
| IDT72211 | $512 \times 9$ | 20 | 15 | 770 | NOW | E 5.9 |
| IDT72221 | $1 \mathrm{~K} \times 9$ | 25 | 20 | 770 | NOW | E 5.9 |
| IDT72231 | $2 \mathrm{~K} \times 9$ | 25 | 20 | 770 | NOW | E 5.9 |
| IDT72241 | $4 \mathrm{~K} \times 9$ | 25 | 20 | 770 | NOW | E 5.9 |
| IDT72215L | $512 \times 18$ | 25 | 20 | 1375 | NOW | E 5.10 |
| IDT72225L | $1 \mathrm{~K} \times 18$ | 25 | 20 | 1375 | NOW | E 5.10 |
| IDT72215LB | $512 \times 18$ (Depth Expandable) | 25 | 20 | 1375 | 3Q'92 | E 5.11 |
| IDT72225LB | $1 \mathrm{~K} \times 18$ (Depth Expandable) | 25 | 20 | 1375 | 3Q'92 | E 5.11 |
| IDT72235LB | $2 \mathrm{~K} \times 18$ (Depth Expandable) | 25 | 20 | 1375 | NOW | E 5.11 |
| IDT72245LB | $4 \mathrm{~K} \times 18$ (Depth Expandable) | 25 | 20 | 1375 | NOW | E 5.11 |
| BIDIRECTIONAL FIFOs |  |  |  |  |  |  |
| IDT7251 | $512 \times 18-1 \mathrm{~K} \times 9$ Bus Matching | 40 | 35 | 1210 | NOW | E 5.14 |
| IDT72510 | $512 \times 18-1 \mathrm{~K} \times 9$ Bus Matching | 40 | 35 | 1210 | NOW | E 5.14 |
| IDT72511 | $512 \times 18-512 \times 18$ | 40 | 35 | 1210 | NOW | E 5.15 |
| IDT7252 | $1 \mathrm{~K} \times 18-2 \mathrm{~K} \times 9$ Bus Matching | 40 | 35 | 1210 | NOW | E 5.14 |

[^1][^2]
## HIGH-SPEED CMOS FIFO

| Part Number | Description | Max. Mil. | (ns) Com'l. | Max. <br> Power <br> (mW) | Avail. | Data Book Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72520 | $1 \mathrm{~K} \times 18$ - $2 \mathrm{~K} \times 9$ Bus Matching | 40 | 35 | 1210 | NOW | E 5.14 |
| IDT72521 | $1 \mathrm{~K} \times 18-1 \mathrm{~K} \times 18$ | 40 | 35 | 1265 | NOW | E 5.15 |
| IDT7271 | $512 \times 9$ Single Memory Bank | TBD | 25 | 825 | NOW | E 5.17 |
| IDT7272 | $1 \mathrm{~K} \times 9$ Single Memory Bank | TBD | 25 | 825 | NOW | E 5.17 |
| IDT7273 | $2 \mathrm{~K} \times 9$ Single Memory Bank | TBD | 25 | 825 | NOW | E 5.17 |
| CLOCKED BIDIRECTIONAL FIFOs $\dagger$ |  |  |  |  |  |  |
| IDT72605 | $256 \times 18-2562 \times 18$ | 30 | 25 | 1375 | 3Q'92 | E 5.16 |
| IDT72615 | $512 \times 18-512 \times 18$ | 30 | 25 | 1375 | NOW | E 5.16 |

## PARALLEL FIFOs

| IDT72401 | $64 \times 4$ | 35 MHz | 45 MHz | 192 | NOW | E 5.12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72402 | $64 \times 5$ | 35 MHz | 45 MHz | 192 | NOW | E 5.12 |
| IDT72403 | $64 \times 4$ with $\overline{O E}$ | 35 MHz | 45 MHz | 192 | NOW | E 5.12 |
| IDT72404 | $64 \times 5$ with $\overline{\mathrm{OE}}$ | 35 MHz | 45 MHz | 192 | NOW | E 5.12 |
| IDT72413 | $64 \times 5$ with $\overline{O E}$, Almost-Empty, Almost-Full flags | 35 MHz | 45 MHz | 192 | NOW | E 5.13 |
| IDT7200 | $256 \times 9$ | 20 | 15 | 770 | NOW | E 5.1 |
| IDT7201 | $512 \times 9$ | 20 | 15 | 770 | NOW | E 5.1 |
| IDT7202 | $1 \mathrm{~K} \times 9$ | 20 | 15 | 770 | NOW | E 5.1 |
| IDT7203 | $2 \mathrm{~K} \times 9$ | 30 | 20 | 880 | NOW | E 5.2 |
| IDT7204 | $4 \mathrm{~K} \times 9$ | 30 | 20 | 880 | NOW | E 5.2 |
| IDT7205 | $8 \mathrm{~K} \times 9$ | 30 | 20 | 770 | NOW | E 5.2 |
| IDT7206 | $16 \mathrm{~K} \times 9$ | 30 | 20 | 880 | NOW | E 5.2 |
| FLAGGED FIFOs |  |  |  |  |  |  |
| IDT72021 | IK $\times 9$ with Half-Full, Almost-Empty, Almost-Full flags and $\overline{\mathrm{OE}}$ | 30 | 25 | 660 | NOW | E 5.3 |
| IDT72031 | $2 \mathrm{~K} \times 9$ with Half-Full, Almost-Empty, Almost-Full flags and $\overline{O E}$ | 40 | 35 | 660 | NOW | E 5.3 |
| IDT72041 | $4 \mathrm{~K} \times 9$ with Half-Full, Almost-Empty, Almost-Full flags and $\overline{O E}$ | 40 | 35 | 660 | NOW | E 5.3 |

PARALLEL/SERIAL FIFOs

| IDT72103 | $2 \mathrm{~K} \times 9$ configurable Parallel/Serial I/O, multiple flags, 50 MHz serial rate and FLEXISHIFT | 40 | 35 | 770 | NOW | E 5.4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72104 | 4K $\times 9$ configurable Paralle/Serial $/ / O$. multiple flags, 50 MHz serial rate and FLEXISHIFT | 40 | 35 | 770 | NOW | E 5.4 |
| IDT72105 | $256 \times 16$ dedicated Parallel-to-Serial I/O, 50 MHz serial shift rate, multiple flags | 30 | 25 | 550 | NOW | E 5.5 |
| IDT72115 | $512 \times 16$ dedicated Parallel-to-Serial I/O, 50 MHz serial shift rate, multiple flags | 30 | 25 | 550 | NOW | E 5.5 |
| IDT72125 | $1 \mathrm{~K} \times 16$ dedicated Parallel-to-Serial I/O, 50 MHz serial shift rate, multiple flags | 30 | 25 | 550 | NOW | E 5.5 |
| IDT72131 | 2K $\times 9$ dedicated Parallel-to-Serial I/O, 50 MHz serial rate, multiple flags and FLEXISHIFT | 40 | 35 | 770 | NOW | E 5.6 |
| IDT72132 | 2K $\times 9$ dedicated Serial-to-Parallel I/O, 50 MHz serial rate, multiple flags and FLEXISHIFT | 40 | 35 | 770 | NOW | E 5.7 |
| IDT72141 | 4K $\times 9$ dedicated Parallel-to-Serial I/O, 50 MHz serial rate, multiple flags and FLEXISHIFT | 40 | 35 | 770 | NOW | E 5.6 |
| IDT72142 | 4K $\times 9$ dedicated Serial-to-Parallel I/O, 50 MHz serial rate, multiple flags and FLEXISHIFT | 40 | 35 | 770 | NOW | E 5.7 |

[^3]= additional or new information exists since the publication of Data Book Update 1

## High-Speed CMOS/BiCMOS Multi-Port RAMs

- Now offering 15 ns dual-port SRAMs!
- First synchronous dual-port is available and allows for self-timed write cycles:
- All dual-ports have true dual-ported memory cells which allow simultaneous access from both ports.
- World's first FourPort ${ }^{\text {™ }}$ SRAMs.
- Complete family of $\mathrm{x8}, \mathrm{x} 9$ and x 16 dual-ports.
- Dense dual-ports ( 128 K ).
- MIL-STD-883 compliant

| Part Number | Description | Max. <br> Mil. | (ns) Com'l. | Typical Power (mW) | Avail. | Data <br> Book <br> Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DUAL-PORT RAMs |  |  |  |  |  |  |
| IDT7130 | $8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ MASTER: industry's most popular dual-port SRAM | 30 | 25 | 325 | NOW | E 6.1 |
| IDT7140 | 8 K ( $1 \mathrm{~K} \times 8$ ) SLAVE: functions with IDT7130 to provide 16-bit words or wider; pin-compatible with IDT7130 | 30 | 25 | 325 | NOW | E 6.1 |
| IDT7030 | 8K (1K x 8) MASTER: high-speed dual-port in DIP package with center-pin ground | 30 | 25 | 325 | NOW | E 6.2 |
| IDT7040 | $8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ SLAVE: high-speed dual-port in DIP package with center-pin ground | 30 | 25 | 325 | NOW | E 6.2 |
| IDT7132 | 16K (2K x 8) MASTER: fastest available speeds in this industry standard product; now multiple sources | 30 | 25 | 325 | NOW | E 6.3 |
| IDT7142 | $16 \mathrm{~K}(2 \mathrm{~K} \times 8$ ) SLAVE: functions with IDT7132 to provide 16-bit words or wider; pin-compatible with IDT7132 | 30 | 25 | 325 | NOW | E 6.3 |
| IDT7032 | 16K (2K x 8) MASTER: high-speed dual-port in DIP package with center-pin ground | 30 | 25 | 325 | NOW | E 6.4 |
| IDT7042 | 16K ( $2 \mathrm{~K} \times 8$ ) SLAVE: high-speed dual-port in DIP package with center-pin ground | 30 | 25 | 325 | NOW | E 6.4 |
| IDT71321 | 16K (2K x 8) MASTER: high-speed dual-port with interrupt output | 30 | 25 | 325 | NOW | E 6.5 |
| IDT71421 | $16 \mathrm{~K}(2 \mathrm{~K} \times 8$ ) SLAVE: functions with IDT71321 to provide 16-bit words or wider; pin-compatible with IDT71321 | 30 | 25 | 325 | NOW | E 6.5 |
| 1DT7133 | 32K (2K x 16) MASTER: high-speed dual-port with busy | 35 | 25 | 500 | NOW | E 6.8 |
| IDT7143 | $32 \mathrm{~K}(2 \mathrm{~K} \times 16)$ SLAVE: functions with IDT7133 to provide 32-bit words or wider | 35 | 25 | 500 | NOW | E 6.8 |
| IDT7134 | $32 \mathrm{~K}(4 \mathrm{~K} \times 8$ ) high-speed operation in systems where on-chip arbitration is not needed | 35 | 25 | 500 | NOW | E 6.9 |
| IDT71342 | $32 \mathrm{~K}(4 \mathrm{~K} \times 8)$ with semaphores | 45 | 35 | 500 | NOW | E 6.10 |
| IDT7024 | $64 \mathrm{~K}(4 \mathrm{~K} \times 16)$ with busy, interrupt semaphore and master/slave select | 35 | 25 | 750 | NOW | E 6.14 |
| IDT7005 | $64 \mathrm{~K}(8 \mathrm{~K} \times 8$ ) with busy, interrupt, semaphore and master/slave select | 45 | 35 | 750 | NOW | E 6.13 |
| IDT7025 | 128K ( $8 \mathrm{~K} \times 16$ ) industry's largest monolithic dual-port RAM with busy, interrupt, semaphores and master/slave select | 35 | 25 | 750 | NOW | E 6.16 |
| IDT7006 | 128 K ( $16 \mathrm{~K} \times 8$ ) with busy, interrupt, semaphore and master/slave select | 45 | 35 | 750 | NOW | E 6.15 |
| IDT7012 | $18 \mathrm{~K}(2 \mathrm{~K} \times 9$ ) high-speed operation in systems where on-chip arbitration is not needed | 30 | 25 | 400 | NOW | E 6.6 |

High-Speed CMOS/BiCMOS Multi-Port RAMs

| Part Number | Description |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

[^4]
## High-Speed CMOS and BiCMOS Module Products

- High-density, high-performance module products for commercial and military applications
- Standard module products are used in a wide range of applications, such as personal computers, workstations, video systems, data communications, telecommunications, add-on VMEtype cards, test systems, DSP systems, electronic surveillance, guidance systems, and intelligent controller systems.
- Fully customized module solutions are available to achieve optimum system integration and performance. Custom modules take advantage of IDT's experienced design, test, and manufacturing teams all working with the highest-performance components available.
- Modules are built using state-of-the-art techniques in surfacemount technology. Typically, monolithic components are doublesided surface mounted onto multi-layered FR-4 epoxy laminate substrates or co-fired ceramic substrates
- A wide variety of module packages are available offering the optimum combination of pin count and board area. Some of these packages include industry standard DIPs, ZIPs, SIMMs and PGAs, in addition to other unique module packaging, such as SIPs, DSIPs, QIPs, HIPs, and advanced high-density connectors
- FourPort multichip module available, as well as custom multichip module capabilities

|  |  |  | Data <br> Book <br> Page |  |
| :--- | :---: | :---: | :---: | :---: |
| Part Number | Description | Max. Speed (ns) <br> Mil. <br> Com'l. | Avail. |  |
| CUSTOM MODULES | AND MULTICHIP |  |  |  |
| Memory-based Modules - SRAM, DRAM, non-volatile RAM |  | NOW |  |  |
| CPU-based Modules - RISC, CISC, DSP. custom ASIC |  | NOW |  |  |

Please consult factory or call your local sales representative for more details.

## SRAM MONOLITHICS

| IDT71M024 | $128 \mathrm{~K} \times 8$ Static RAM | 60 | 60 | NOW | E 7.33 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| IDT71M025 | $128 \mathrm{~K} \times 8$ Static RAM | 60 | 60 | NOW | E 7.33 |

SRAM MODULES

| IDT7MP4104 | 1M $\times 32$ Static RAM Module | - | 20 | 3Q'92 | E 7.14 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT7MP4045 | $256 \mathrm{~K} \times 32$ Static RAM Module | - | 20 | NOW | E 7.17 |
| IDT7M4077 | $256 \mathrm{~K} \times 32$ Static RAM Module | 25 | 20 | NOW | E 7.15 |
| IDT7MB4067 | $256 \mathrm{~K} \times 32$ Static RAM Module | - | 20 | NOW | E 7.16 |
| IIDT7M4013 | $128 \mathrm{~K} \times 32$ Static RAM Module | 25 | 20 | NOW | E 7.18 |
| IDT7MP4036 | $64 \mathrm{~K} \times 32$ Static RAM Module | - | 12 | NOW | E 7.19 |
| IDT7M4003 | $32 \mathrm{~K} \times 32$ Static RAM Module | 25 | 20 | NOW | E 7.18 |
| DT7MP4031 | $16 \mathrm{~K} \times 32$ Static RAM Module | - | 10 | NOW | E 7.20 |
| IDT7MB4065 | $256 \mathrm{~K} \times 20$ Static RAM Module | 一 | 20 | NOW | E 7.21 |
| IDT7MP4047 | $512 \mathrm{~K} \times 16$ Static RAM Module | - | 70 | NOW | E 7.22 |
| IDT7MP4046 | $256 \mathrm{~K} \times 16$ Static RAM Module | - | 70 | NOW | E 7.22 |
| IDT7MB4066 | $256 \mathrm{~K} \times 16$ Static RAM Module | - | 20 | NOW | E 7.21 |
| IDT7MP4027 | $64 \mathrm{~K} \times 16$ Static RAM Module | - | 12 | NOW | E 7.23 |
| IDT7MB4040 | $256 \mathrm{~K} \times 9$ Static RAM Module | - | 12 | NOW | E 7.24 |
| IDT7MB4084 | $2 \mathrm{M} \times 8$ Static RAM Module | - | 55 | 3Q'92 | E 7.25 |
| IDT7MP4059 | $2 \mathrm{M} \times 8$ Static RAM Module | - | 55 | 3Q'92 | E 7.26 |
| IDT7M4048 | $512 \mathrm{~K} \times 8$ Static RAM Module | 30 | 25 | NOW | E 7.27 |
| IDT7MB4048 | $512 \mathrm{~K} \times 8$ Static RAM Module | - | 25 | NOW | E 7.27 |
| IDT7MP4058 | $512 \mathrm{~K} \times 8$ Static RAM Module | - | 70 | NOW | E 7.29 |
| 1DT7M4068 | 256K $\times 8$ Static RAM Module | 30 | 25 | NOW | E 7.30 |
| IDT7MB4068 | $256 \mathrm{~K} \times 8$ Static RAM Module | - | 20 | NOW | E 7.30 |
| IDT7MP4034 | $256 \mathrm{~K} \times 8$ Static RAM Module | - | 12 | NOW | E 7.32 |
| 486 MICROPROCESSOR SECONDARY CACHE MODULES |  |  |  |  |  |
| IDT7MB6091 | 128 KB Secondary Cache Module for the 486 CPU | - | 33 MHz | NOW | E 7.37 |
| IDT7MB6089 | 128 KB Secondary Cache Module for the 486 CPU | - | 33 MHz | NOW | E 7.36 |

High-Speed CMOS and BiCMOS Module Products

| Part Number | Description | Max. Speed (ns) |  | Avail. | Data <br> Book <br> Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT7MP6085 | 128 KB Secondary Cache Module for the 486 CPU | - | 50 MHz | NOW | E 7.35 |
| IDT7MP6086 | 128KB Secondary Cache Module for the 486 CPU | - | 50 MHz | NOW | E 7.38 |
| IDT7MP6087 | 256KB Secondary Cache Module for the 486 CPU | - | 50 MHz | NOW | E 7.35 |
| R4000 MICROPROCESSOR SECONDARY CACHE MODULES |  |  |  |  |  |
| IDT7MP6048 | Flexi-Cache ${ }^{\text {TM }}$ Development Tool for the IDT79R4000 CPU (1MB version) | - | 17 | NOW | E 7.40 |
| IDT7MP6068 | Flexi-Cache ${ }^{\text {TM }}$ Development Tool for the IDT79R4000 CPU (4MB version) | - | 25 | 2H'92 | E 7.40 |
| IDT7MP6074 | 256KB Secondary Cache Module Block for the IDT79R4000 CPU | - | 15 | 2H'92 | E 7.34 |
| IDT7MP6084 | 1MB Secondary Cache Module Block for the IDT79R4000 CPU | - | 17 | 2H'92 | E 7.34 |
| IDT7MP6094 | 4MB Secondary Cache Module Block for the IDT79R4000 CPU | - | 25 | 2H'92 | E 7.34 |
| DUAL-PORT MODULES |  |  |  |  |  |
| IDT7M1014 | $4 \mathrm{~K} \times 36$ Dual-Port Module | 20 | 15 | 4Q'92 | E 7.4 |
| IDT7M1024 | $4 \mathrm{~K} \times 36$ Synchronous Dual-Port Module | 25 | 20 | 4Q'92 | E 7.5 |
| IDT7M1012 | $2 \mathrm{~K} \times 36$ Dual-Port Module | 35 | 30 | NOW | E 7.6 |
| IDT7M1002 | $16 \mathrm{~K} \times 32$ Dual-Port Module | 40 | 35 | NOW | E 7.3 |
| IDT7MB6036 | $128 \mathrm{~K} \times 16$ Dual-Port (Shared Memory) Module | - | 40 | NOW | E 7.7 |
| IDT7MB1006 | $64 \mathrm{~K} \times 16$ Dual-Port Module | - | 35 | NOW | E 7.8 |
| IDT7MB6046 | $64 \mathrm{~K} \times 16$ Dual-Port (Shared Memory) Module | - | 40 | NOW | E 7.7 |
| IDT7MB1008 | $32 \mathrm{~K} \times 16$ Dual-Port Module | - | 35 | NOW | E 7.8 |
| 1DT7MB6056 | 32K $\times 16$ Dual-Port (Shared Memory) Module | - | 40 | NOW | E 7.8 |
| IDT7M1005 | $16 \mathrm{~K} \times 9$ Dual-Port Module | 45 | 35 | NOW | E 7.9 |
| IDT7M1004 | $8 \mathrm{~K} \times 9$ Dual-Port Module | 45 | 35 | NOW | E 7.9 |
| IDT7M1001 | $128 \mathrm{~K} \times 8$ Dual-Port Module | 50 | 40 | NOW | E 7.10 |
| IDT7MP1021 | $128 \mathrm{~K} \times 8$ Dual-Port Module | - | 40 | 1Q'93 | E 7.11 |
| IDT7M1003 | $64 \mathrm{~K} \times 8$ Dual-Port Module | 50 | 40 | NOW | E 7.10 |
| IDT7MP1023 | $64 \mathrm{~K} \times 8$ Dual-Port Module | - | 40 | NOW | E 7.11 |
| IDT7M137 | $32 \mathrm{~K} \times 8$ Dual-Port Module | 55 | 40 | NOW | B 8.3 |
| FourPort MODULES |  |  |  |  |  |
| IDT70M74 | $4 \mathrm{~K} \times 16$ FourPort Multichip Module | 30 | 25 | 1H'93 | E 7.2 |
| FIFO MODULES |  |  |  |  |  |
| IDT7M208 | $64 \mathrm{~K} \times 9$ FIFO Module | 35 | 25 | NOW | E 7.13 |
| IDT7M207 | $32 \mathrm{~K} \times 9$ FIFO Module | 35 | 25 | NOW | E 7.13 |
| IDT7MP2009 | $32 \mathrm{~K} \times 18$ FIFO Module | - | 25 | NOW | E 7.12 |
| IDT7MP2010 | $16 \mathrm{~K} \times 18$ FIFO Module | - | 30 | NOW | E 7.12 |
| Flexi-Pak ${ }^{\text {м }}$ MODULES |  |  |  |  |  |
| IDT7M7004 | 1M EEPROM Module | 95 | 75 | NOW | E 7.42 |
| IDT7M7005 | 512K SRAM512K EEPROM Module | 25/95 | 20/75 | NOW | E 7.43 |
| LOGIC MODULES |  |  | * |  |  |
| IDT7MP9244 | 32-bit Buffer/Driver Module | - | C | NOW | E 7.44 |
| IDT7MP9245 | 32-bit Bidirectional Transceiver Module | - | C | NOW | E 7.44 |


|  | nology, Inc. | $\begin{aligned} & \text { FIFO } \\ & \text { CROSS REF } \end{aligned}$ | ENCE GU |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AMD | IDT | AMD | IDT | AMD | IDT |
| Am7200 | IDT7200S/L | Am7202 | IDT7202SALLA | Am7204 | IDT7204S/L |
| Am7200-25PC | 25TP | Am7202-50RC | 50TP | Am7204-40/BXA | 40DB |
| Am7200-35PC | 35TP | Am7202-65RC | 65TP | Am7204-50/BXA | 50 DB |
| Am7200-50PC | 50TP | Am7202-80RC | 807P | Am7204-65/BXA | 65DB |
| Am7200-65PC | 65TP | Am7202-25JC | 25J | Am7204-80/BXA | 80DB |
| Am7200-80PC | 80TP | Am7202-35JC | 35J | 67C401 | IDT72401L |
| Am7200-25DC | 25D | Am7202. | IDT7202SALLA | 67C401-35N | 35 P |
| Am7200-35DC | 35D | Am7202-50JC | 50 J | $67 \mathrm{C401-25N}$ | 25P |
| Am7200-50DC | 50D | Am7202-65JC | 65 J | $67 \mathrm{C} 401-15 \mathrm{~N}$ | 15P |
| Am7200-65DC | 65 D | Am7202-80JC | 80J | 67C401-10N | 10P |
| Am7200-80DC | 80D | Am7202-25DC | 25D | 67C401-35J | 35D |
| Am7200-25RC | 25TP | Am7202-35DC | 35D | 67 C 401 | 1DT72401L |
| Am7200-35RC | 35TP | Am7202-50DC | 50D | 67C401-25J | 25D |
| Am7200-50RC | 50TP | Am7202-65DC | 65D | 67C401-15J | 15D |
| Am7200-65RC | 65TP | Am7202-80DC | 80D | 67C401-10J | 10 D |
| Am7200-80RC | 80TP | Am7202-40/BXA | 40 DB | 67401 |  |
| Am7200-25JC | 25J | Am7202-50/BXA | 50 DB | 67401 A-N | 15P |
| Am7200-35JC | 35J | Am7202-65/BXA | 65DB | 67401-N | 10P |
| Am7200-50JC | 50 J | Am7202-80/BXA | 80DB | 67401 A-J | 15D |
| Am7200-65JC | 65 J | Am7203 | IDT7203S/L | 67401-J | 10D |
| Am7200-80JC | 80. | Am7203-25PC | 25P | C67401 |  |
| Am7200-40/BXA | 40DB | Am7203-35PC | 35P | C67401A-N | 15 P |
| Am7200-50/BXA | 50 DB | Am7203-50PC | 50P | C67401-N | 10P |
| Am7200-65/BXA | 65DB | Am7203-65PC | 65 P | C67401A-J | 15D |
| Am7200-80/BXA | 80DB | Am7203-80PC | 80P | C67401-J | 10D |
| Am7201 | IDT7201SA/LA | Am7203-25RC | 25TP | $57 \mathrm{C401}$ |  |
| Am7201-25PC | 25P | Am7203-35RC | 35TP | 57C401-12J | 15DB |
| Am7201-35PC | 35 P | Am7203-50RC | 50TP | 57401 |  |
| Am7201-50PC | 50P | Am7203-65RC | 65TP | 57401 A-J | 10DB |
| Am7201-65PC | 65P | Am7203-80RC | 807P | 57401-J | 10DB |
| Am7201-80PC | 80P | Am7203-25JC | 25J | C57401 |  |
| Am7201-25RC | 25TP | Am7203-35Jc | 35J | C57401A-J | 10DB |
| Am7201-35RC | 35TP | Am7203-50JC | 50 J | C57401-J | 10DB |
| Am7201-50RC | 50TP | Am7203-65JC | 65 J | $67 \mathrm{C402}$ | IDT72402L |
| Am7201-65RC | 65TP | Am7203-80JC | 80 J | 67C402-35N | 35 P |
| Am7201-80RC | 807P | Am7203-35DC | 35D | 67C402-25N | 25P |
| Am7201-25JC | 25J | Am7203-50DC | 50D | 67C402-15N | 15P |
| Am7201-35JC | 35J | Am7203-65DC | 65D | 67C402-10N | 10P |
| Am7201-50JC | 50」 | Am7203-80DC | 80 D | 67C402-35J | 35D |
| Am7201-65JC | 65 J | Am7203-40/BXA | 40DB | 67C402-25J | 25D |
| Am7201-80JC | 80」 | Am7203-50/BXA | 50 DB | 67C402-15J | 150 |
| Am7201-25DC | 25D | Am7203-65/BXA | 65DB | 67C402-10J | 10D |
| Am7201-35DC | 35D | Am7203-80/BXA | 80DB | 67402 |  |
| Am7201-50DC | 50D | Am7204 | IDT7204S/L | 67402A-N | 15 P |
| Am7201-65DC | 65D | Am7204-25PC | 25P | 67402-N | 10P |
| Am7201-80DC | 80 D | Am7204-35PC | 35P | 67402A-J | 15D |
| Am7201-40/BXA | 40DB | Am7204-50PC | 50P | 67402-J | 10D |
| Am7201-50/BXA | 50 DB | Am7204-65PC | 65P | C67402 |  |
| Am7201-65/BXA | 65DB | Am7204-80PC | 80P | C67402A-N | 15P |
| Am7201-80/BXA | 80DB | Am7204-25JC | 25 J | C67402-N | 10P |
| Am7202 | IDT7202SA/LA | Am7204-35JC | 35J | C67402A-J | 15D |
| Am7202-25PC | 25 P | Am7204-50Jc | 50 J | C67402.J | 10D |
| Am7202-35PC | 35P | Am7204-65JC | 65 J | 57C402 |  |
| Am7202-50PC | 50P | Am7204-80JC | 80 J | 57C402-12J | 15DB |
| Am7202-65PC | 65P | Am7204-35DC | 35D | 57402 |  |
| Am7202-80PC | 80P | Am7204-50DC | 50D | 57402A-J | 10DB |
| Am7202-25RC | 25TP | Am7204-65DC | 65D | 57402-J | 10DB |
| Am7202-35RC | 35TP | Am7204-80DC | 80D | C57402 |  |

CROSS REFERENCE GUIDE

| AMD | IDT |
| :---: | :---: |
| C57402 | IDT72402L |
| $57402 A-J$ | $10 D B$ |
| $57402-J$ | $10 D B$ |
| C57402 |  |
| C57402A-J | $10 D B$ |
| C57402-J | $10 D B$ |
| $67 C 4013$ | IDT72403L |
| $67 C 4013-35 N$ | 35 P |
| $67 C 4013-25 \mathrm{~N}$ | 25 P |
| $67 \mathrm{C} 4013-15 \mathrm{~N}$ | 15 P |
| $67 \mathrm{C} 4013-10 \mathrm{~N}$ | 10 P |
| $67 \mathrm{C} 4013-35 \mathrm{~J}$ | 35 D |
| $67 \mathrm{C} 4013-25 \mathrm{~J}$ | 25 D |
| $67 \mathrm{C} 4013-15 \mathrm{~J}$ | 15 D |
| $67 \mathrm{C} 4013-10 \mathrm{~J}$ | 10 D |
| 57 C 4013 |  |
| $57 \mathrm{C} 4013-12 \mathrm{~J}$ | 15 DB |
| $67 C 4023$ | IDT772404L |
| $67 \mathrm{C} 4023-35 \mathrm{~N}$ | 35 P |
| $67 \mathrm{C} 4023-25 \mathrm{~N}$ | 25 P |
| $67 \mathrm{C} 4023-15 \mathrm{~N}$ | 15 P |
| $67 \mathrm{C} 4023-10 \mathrm{~N}$ | 10 P |
| $67 \mathrm{C} 4023-35 \mathrm{~J}$ | 35 D |
| $67 \mathrm{C} 4023-25 \mathrm{~J}$ | 25 D |
| $67 \mathrm{C} 4023-15 \mathrm{~J}$ | 15 D |
| $67 \mathrm{C} 4023-10 \mathrm{~J}$ | 10 D |
| 57 C 4023 |  |
| $57 \mathrm{C} 4023-12 \mathrm{~J}$ | 15 DB |
| 67 C 4033 | IDT72413L |
| $67 \mathrm{C} 4033-15 \mathrm{~N}$ | 25 P |
| $67 \mathrm{C} 4033-10 \mathrm{~N}$ | 25 P |
| $67 \mathrm{C} 4033-15 \mathrm{~J}$ | 25 D |
| $67 \mathrm{C} 4033-10 \mathrm{~J}$ | 25 D |
| 67 C 413 |  |
| $67 \mathrm{C} 413-40 \mathrm{~N}$ | 45 P |
| $67 \mathrm{C} 413-4 \mathrm{~J}$ | 45 D |
| 67413 |  |
| $67413-25 \mathrm{~N}$ | 25 P |
| $67413 A-35 \mathrm{~N}$ | 35 P |
| $67413-25 \mathrm{~J}$ | 25 D |
| $67413 A-35 \mathrm{~J}$ | 35 D |
| 57 C 4033 |  |
| $57 \mathrm{C} 4033-12 \mathrm{~J}$ | 25 DB |
|  |  |
|  |  |


| MOSEL | IDT |
| :---: | :---: |
| MS7200 | IDT7200 |
| MS7200-25NC | 25TP |
| MS7200-35NC | 35TP |
| MS7200-50NC | 50TP |
| MS7200-80NC | 80TP |
| MS7200-25JC | 25J |
| MS7200-35JC | 35J |
| MS7200-50JC | 50J |
| MS7200-80JC | 80J |
| MS7200L-25NC | 25TP |
| MS7200L-35NC | 25TP |
| MS7200L-50NC | 25TP |
| MS7200L-80NC | 25TP |
| MS7200L-25JC | 25J |
| MS7200L-35JC | 35J |
| MS7200L-50JC | 50J |
| MS7200L-80JC | 80. |
| MS7201 | IDT7201 |
| MS7201-50PC | 50P |
| MS7201-65PC | 65P |
| MS7201-80PC | 80P |
| MS7201-120PC MS7201A | 120P |
| MS7201A-25JC | 25J |
| MS7201A-35JC | 35J |
| MS7201A-50JC | 50. |
| MS7201A-80JC | 80J |
| MS7201A-25NC | 25TP |
| MS7201A-35NC | 35TP |
| MS7201A-50NC | 50TP |
| MS7201A-80NC | 80TP |
| MS7201A-25PC | 25P |
| MS7201A-35PC | 35P |
| MS7201A-50PC | 50P |
| MS7201A-80PC | 80P |
| MS7201AL-25JC | 25J |
| MS7201AL-35JC | 35J |
| MS7201AL-50JC | 50, |
| MS7201AL-80JC | 80.5 |
| MS7201AL-25NC | 25TP |
| MS7201AL-35NC | 35TP |
| MS7201AL-50NC | 50TP |
| MS7201AL-80NC | 80TP |
| MS7201AL-25PC | 25P |
| MS7201AL-35PC | 35P |
| MS7201AL-50NC | 50P |
| MS7201AL-80PC | 80P |
| MS7202A | IDT7202S/L |
| MS7202A-25JC | 25 J |
| MS7202A-35JC | 35J |
| MS7202A-50JC | 50. |
| MS7202A-80JC | 80J |
| MS7202A-25NC | 25TP |
| MS7202A-35NC | 35TP |
| MS7202A-50NC | 50TP |
| MS7202A-80NC | 807P |
| MS7202A-25PC | 25P |
| MS7202A-35PC | 35P |


| MOSEL. | IDT |
| :---: | :---: |
| MS7202A | IDT7202S/L |
| MS7202A-50PC | 50 P |
| MS7202A-80PC | 80P |
| MS7202AL-25JC | 25J |
| MS7202AL-35JC | 35J |
| MS7202AL-50JC | 50」 |
| MS7202AL-80JC | 80J |
| MS7202AL-25NC | 25TP |
| MS7202AL-35NC | 35TP |
| MS7202AL-50NC | 50TP |
| MS7202AL-80NC | 80TP |
| MS7202AL-25PC | 25P |
| MS7202AL-35PC | 35P |
| MS7202AL-50PC | 50P |
| MS7202AL-80PC | 80P |
| MS7203 | IDT7203 |
| MS7203-35JC | 35J |
| MS7203-50JC | 50J |
| MS7203-80JC | 80J |
| MS7203-35NC | 35TP |
| MS7203-50NC | 50TP |
| MS7203-80NC | 80TP |
| MS7203-35PC | 35P |
| MS7203-50PC | 50P |
| MS7203-80PC | 80P |
| MS7203L-35JC | 35J |
| MS7203L-50JC | 50 J |
| MS7203L-80JC | 80J |
| MS7203L-35NC | 35TP |
| MS7203L-50NC | 50TP |
| MS7203L-80NC | 80TP |
| MS7203L-35PC | 35P |
| MS7203L-50PC | 50P |
| MS7203L-80PC | 80P |


| SGS | IDT |
| :---: | :---: |
| MK4501 | IDT7201SA/LA |
| MK4501N-65 | 65 P |
| MK4501N-80 | 80 P |
| MK4501N-10 | 80 P |
| MK4501N-12 | 120 P |
| MK4501N-15 | 120 P |
| MK4501N-20 | 120 P |
| MK4501K-65 | 65 J |
| MK4501K-80 | 80 J |
| MK4501K-10 | 80 J |
| MK4501K-12 | 120 J |
| MK4501K-15 | 120 J |
| MK4501K-20 | 120 J |
| MK4503 | IDT7203S/L |
| MK4503N-50 | 50 P |
| MK4503N-65 | 65 P |
| MK4503N-80 | 80 P |
| MK4503N-10 | 80 P |
| MK4503N-12 | 120 P |
| MK4503N-15 | 120 P |
| MK4503N-20 | 120 P |
| MK4503K-50 | 50 J |
| MK4503K-65 | 65 J |
| MK4503K-80 | 80 J |
| MK4503K-10 | 80 J |
| MK4503K-12 | 120 J |
| MK4503K-15 | 120 J |
| MK4503K-20 | 120 J |


| Dallas | IDT |
| :---: | :---: |
| DS2009 | iDT7201SA/LA |
| DS2009-35 | 35 P |
| DS2009-50 | 50 P |
| DS2009-65 | 65 P |
| DS2009-80 | 80 P |
| DS2009R-35 | 35 J |
| DS2009R-50 | 50 J |
| DS2009R-65 | 65 J |
| DS2009R-80 | 80 J |
| DS2010 | IDT7202SA/LA |
| DS2010-35 | 35 P |
| DS2010-50 | 50 P |
| DS2010-65 | 65 P |
| DS2010-80 | 80 P |
| DS2010R-35 | 35 J |
| DS2010R-50 | 50 J |
| DS2010R-65 | 65 J |
| DS2010R-80 | 80 J |
| DS2011 | IDT7203S/L |
| DS2011-35 | 35 P |
| DS2011-50 | 50 P |
| DS2011-65 | 65 P |
| DS2011-80 | 80 P |
| DS2011R-35 | 35 J |
| DS2011R-50 | 50 J |
| DS2011R-65 | 65 J |
| DS2011R-80 | 80 J |


| QSI | IDT |
| :---: | :---: |
| QS8201 | IDT7201SA/LA |
| QS8201-15 | $15 T P$ |
| QS8201-20P | $20 T P$ |
| QS8201-25P | $25 T P$ |
| QS8201-35P | $35 T P$ |
| QS8201-50P | $50 T P$ |
| QS8201-80TP | $80 T P$ |
| QS8201-15JR | 15 J |
| QS8201-20JR | $20 J$ |
| QS8201-25JR | 25 J |
| QS8201-35JR | 35 J |
| QS8201-50JR | 50 J |
| QS8201-80JR | $80 J$ |
| QS8201-25P6 | $25 P$ |
| QS8201-35P6 | $35 P$ |
| QS8201-50P6 | $50 P$ |
| QS8201-80P6 | $80 P$ |
| QS8201-15S3 | $15 S O$ |
| QS8201-20S3 | $20 S O$ |
| QS8201-25S3 | $25 S O$ |
| QS8201-35S3 | $35 S O$ |
| QS8201-50S3 | $50 S O$ |
| QS8202- | IDT7202SAJLA |
| QS8202-15 | $15 T P$ |
| QS8202-20P | $20 T P$ |
| QS8202-25P | $25 T P$ |
| QS8202-35P | $35 T P$ |
| QS8202-50P | $50 T P$ |
| QS8202-80TP | $80 T P$ |
| QS8202-15JR | $15 J$ |
| QS8202-20JR | $20 J$ |
| QS8202-25JR | 25 J |
| QS8202-35JR | 35 J |
| QS8202-50JR | $50 J$ |
| QS8202-80JR | $80 J$ |
| QS8202-25P6 | $25 P$ |


| TI | IDT |
| :---: | :---: |
| 54/74ALS236 | IDT72401L |
| SN74ALS236-30N | 35 P |
| SN54ALS236-25J | 25 DB |
| 54/74ALS234 | IDT72403L |
| SN74ALS234-30N | 35 P |
| SN54ALS234-25J | 25 DB |
| 54/74ALS235 | IDT72413L |
| SN74ALS235-25N | 25 P |
| SN74ALS235-25DW | 25 SO |
| SN54ALS235-20J | $25 D B$ |


| Samsung | IDT |
| :---: | :---: |
| KM75C01A | IDT7201SA/LA |
| KM75C01AP-15 | 15 P |
| KM75C01AP-20 | 20 P |
| KM75C01AP-25 |  |


| KM75C01AP-25 | 25 P |
| :---: | :---: |
| KM75C01AP-35 | 35 P |
| KM75C01AP-50 | 50 P |
| KM75C01AP-80 | 80 P |
| KM75C01AJ-15 | 15 J |
| KM75C01AJ-20 | 20 J |
| KM75C01AJ-25 | 25 J |
| KM75C01AJ-35 | 35 J |
| KM75C01AJ-50 | 50 J |
| KM75C01AJ-80 | 80 J |
| KM75C01AN-15 | 15 TP |
| KM75C01AN-20 | $20 T \mathrm{~T}$ |
| KM75C01AN-25 | 25 TP |
| KM75C01AN-35 | $35 T P$ |
| KM75C01AN-50 | $50 T P$ |
| KM75C01AN-80 | $80 T P$ |
| KM75C02A |  |


| KM75C02A | IDT7202SA/LA |
| :---: | :---: |
| KM75C02AP-15 | 15 P |
| KM75C02AP-20 | 20 P |
| KM75C02AP-25 | 25 P |
| KM75C02AP-35 | 35 P |
| KM75C02AP-50 | 50 P |
| KM75C02AP-80 | 80 P |
| KM75C02AJ-15 | 15 J |
| KM75C02AJ-20 | 20 J |
| KM75C02AJ-25 | 25 J |
| KM75C02AJ-35 | 35 J |
| KM75C02AJ-50 | 50 J |
| KM75C02AJ-80 | 80 J |
| KM75C02AN-15 | $15 T P$ |
| KM75C02AN-20 | $20 T \mathrm{P}$ |
| KM75C02AN-25 | $25 T \mathrm{P}$ |
| KM75C02AN-35 | $35 T \mathrm{P}$ |
| KM75C02AN-50 | $50 T \mathrm{P}$ |
| KM75C02AN-80 | $80 T \mathrm{P}$ |
| KM75C03A | IDT7203SA/LA |
| KM75C03AP-25 | 25 P |
| KM75C03AP-35 | 35 P |
| KM75C03AP-50 | 50 P |
| KM75C03AP-80 | 80 P |
| KM75C03AJ-25 | 25 J |
| KM75C03AJ-35 | 35 J |
| KM75C03AJ-50 | 50 J |
| KM75C03AJ-80 | 80 J |
| KM75C03AN-25 | $25 T P$ |
| KM75C03AN-35 | $35 T P$ |
| KM75C03AN-50 | $50 T P$ |
| KM75C03AN-80 | $80 T P$ |


| SHARP | IDT |
| :---: | :---: |
| LH5495 | IDT7200L |
| LH5495D-15 | 15TP |
| LH5495D-25 | 25TP |
| LH5495D-35 | 35TP |
| LH5495U-15 | 15J |
| LH5495U-25 | 25J |
| LH5495U-35 | 35J |
| LH5496 | IDT7201L |
| LH5496-20 | 20P |
| LH5496-25 | 25P |
| LH5496-35 | 35P |
| LH5496-50 | 50P |
| LH5496D-15 | 15TP |
| LH5496D-20 | 20TP |
| LH5496D-25 | 25TP |
| LH5496D-35 | 35TP |
| LH5496D-50 | 50TP |
| LH5496U-15 | 15J |
| LH5496U-20 | 20J |
| LH5496U-25 | 25 J |
| LH5496U-35 | 35J |
| LH5497 | IDT7202L |
| LH5497-20 | 20P |
| LH5497-25 | 25P |
| LH5497-35 | 35P |
| LH5497-50 | 50P |
| LH5497D-20 | 20TP |
| LH5497D-25 | 25TP |
| LH5497D-35 | 35TP |
| LH5497D-50 | 50TP |
| LH5497U-20 | 20J |
| LH5497U-25 | 25J |
| LH5497U-35 | 35J |
| LH5498 | IDT7203 |
| LH5498-20 | 20P |
| LH5498-25 | 25P |
| LH5498-35 | 35P |
| LH5498-50 | 50P |
| LH5498D-20 | 20TP |
| LH5498D-25 | 25TP |
| LH5498D-35 | 35TP |
| LH5498D-50 | 50TP |
| LH5498U-20 | 20J |
| LH5498U-25 | 25 J |
| LH5498U-35 | 35J |
| LH5499 | IDT7204 |
| LH5499-20 | 20 P |
| LH5499-25 | 25P |
| LH5499-35 | 35P |
| LH5499-50 | 50P |
| LH5499U-20 | 20J |
| LH5499U-25 | 25J |
| LH5499-U35 | 35J |


| Cypress | IDT |
| :---: | :---: |
| CY7C420 | IDT7201SA/LA |
| CY7C420-30PC | 25P |
| CY7C420-40PC | 35P |
| CY7C420-65PC | 65P |
| CY7C420-30DC | 25D |
| CY7C420-40DC | 35D |
| CY7C420-65DC | 65D |
| CY7C420-30DMB | 30DB |
| CY7C420-40DMB | 40DB |
| CY7C420-65DMB CY7C421 | 65DB |
| CY7C421-30PC | 25TP |
| CY7C421-40PC | 35TP |
| CY7C421-65PC | 65TP |
| CY7C421-30JC | 25J |
| CY7C421-40JC | 35J |
| CY7C421-65JC | 65J |
| CY7C421-30VC | 25 Y |
| CY7C421-40VC | 35Y |
| CY7C421-65VC | 65 Y |
| CY7C421-30DC | 25TC |
| CY7C421-40DC | 35TC |
| CY7C421-65DC | 65TC |
| CY7C421-30DMB | 30TCB |
| CY7C421-40DMB | 40 TCB |
| CY7C421-65DMB | 65TCB |
| CY7C421-30LMB | 30LB |
| CY7C421-40LMB | 40LB |
| CY7C421-65LMB | 65LB |
| CY7C424 | IDT7202SALA |
| CY7C424-30PC | 25P |
| CY7C424-40PC | 35P |
| CY7C424-65PC | 65P |
| CY7C424-30DC | 25D |
| CY7C424-40DC | 35D |
| CY7C424-65DC | 65D |
| CY7C424-30DMB | 30 DB |
| CY7C424-40DMB | 40DB |
| CY7C424-65DMB CY7C425 | 65DB |
| CY7C425-30PC | 25TP |
| CY7C425-40PC | 35TP |
| CY7C425-65PC | 65TP |
| CY7C425-30JC | 25J |
| CY7C425-40JC | 35J |
| CY7C425-65JC | 65 J |
| CY7C425-30VC | 25 Y |
| CY7C425-40VC | 35Y |
| CY7C425-65VC | $65 Y$ |
| CY7C425-30DC | 25TC |
| CY7C425-40DC | 35TC |
| CY7C425-65DC | 65TC |
| CY7C425-30DMB | зотСВ |
| CY7C425-40DMB | 40TCB |
| CY7C425-65DMB | 65 TCB |
| CY7C425-30LMB | 30LB |
| CY7C425-40LMB | 40LB |
| CY7C425-65LMB | 65LB |


| Cypress | IDT |
| :---: | :---: |
| CY7C428 | IDT7203S/L |
| CY7C428-20PC | 20P |
| CY7C428-25PC | 25P |
| CY7C428-30PC | 25P |
| CY7C428-40PC | 35P |
| CY7C428-65PC | 65P |
| CY7C428-20DC | 200 |
| CY7C428-25DC | 25D |
| CY7C428-30DC | 25D |
| CY7C428-40DC | 35D |
| CY7C428-65DC | 65D |
| CY7C428-25DMB | 20DB |
| CY7C428-30DMB | 30DB |
| CY7C428-40DMB | 40DB |
| $\begin{gathered} \text { CY7C428-65DMB } \\ \text { CY7C429 } \end{gathered}$ | 65DB |
| CY7C429-20PC | 20TP |
| CY7C429-25PC | 25TP |
| CY7C429-30PC | 25TP |
| CY7C429-40PC | 35TP |
| CY7C429-65PC | 65TP |
| CY7C429-20JC | 20.5 |
| CY7C429-25JC | 25J |
| CY7C429-30JC | 25J |
| CY7C429-40JC | 35J |
| CY7C429-65JC | 65 J |
| CY7C429-20DC | 20TC |
| CY7C429-25DC | 25TC |
| CY7C429-30DC | 25TC |
| CY7C429-40DC | 35TC |
| CY7C429-65DC | 65TC |
| CY7C429-20VC | 20Y |
| CY7C429-25VC | 25Y |
| CY7C429-30VC | 30 Y |
| CY7C429-40VC | 40Y |
| CY7C429-65VC | $65 Y$ |
| CY7C429-25DMB | 20TCB |
| CY7C429-30DMB | 30TCB |
| CY7C429-40DMB | 40TCB |
| CY7C429-65DMB | 65TCB |
| CY7C432/433 | IDT7204S |
| CY7C432-25PC | 25P |
| CY7C432-30PC | 25P |
| CY7C432-40PC | 35P |
| CY7C432-65PC | 65P |
| CY7C432-25DC | 25D |
| CY7C432-30DC | 25D |
| CY7C432-40DC | 35D |
| CY7C432-65DC | 65D |
| CY7C432-25DMB | 25DB |
| CY7C432-30DMB | 30 DB |
| CY7C432-40DMB | 40DB |
| $\begin{gathered} \text { CY7C432-65DMB } \\ \text { CY7C433 } \end{gathered}$ | 65DB |
| CY7C433-25PC | 25TP |
| CY7C433-30PC | 25TP |
| CY7C433-40PC | 35TP |
| CY7C433-65PC | 65TP |


| Cypress | IDT |
| :---: | :---: |
| CY7C433 | IDT7204S |
| CY7C433-25VC | $25 Y$ |
| CY7C433-30VC | 35 Y |
| CY7C433-40VC | 40Y |
| CY7C432/433 | IDT7204S |
| CY7C433-65VC | $65 Y$ |
| CY7C433-25JC | 25 J |
| CY7C433-30JC | 25 J |
| CY7C433-40JC | 35J |
| CY7C433-65JC | 65J |
| CY7C433-30DMB | 30TCB |
| CY7C433-40DMB | 40TCB |
| CY7C433-65DMB | 65 TCB |
| CY7C433-30LMB | 30LB |
| CY7C433-40LMB | 40LB |
| CY7C433-65LMB | 65LB |
| CY3341 | IDT72401L |
| CY3341-2PC | 10P |
| CY3341PC | 10P |
| CY3341-2DC | 10D |
| CY3341DC | 10D |
| CY3341-2DMB | 10DB |
| CY3341DMB | 10DB |
| CY7C401 |  |
| CY7C401-25PC | 25P |
| CY7C401-15PC | 15P |
| CY7C401-10PC | 10P |
| CY7C401-5PC | 10 P |
| CY7C401-25DC | 25D |
| CY7C401-15DC | 15D |
| CY7C401-10DC | 10D |
| CY7C401-5DC | 10D |
| CY7C401-25DMB | 25DB |
| CY7C401-15DMB | 15DB |
| CY7C401-10DMB | 10DB |
| CY7C402 | IDT72402L |
| CY7C402-25PC | 25P |
| CY7C402-15PC | 15P |
| CY7C402-10PC | 10P |
| CY7C402-5PC | 10P |
| CY7C402-25DC | 25D |
| CY7C402-15DC | 15D |
| CY7C402-10DC | 10 D |
| CY7C402-5DC | 10D |
| CY7C402-25DMB | 25DB |
| CY7C402-15DMB | 15DB |
| CY7C402-10DMB | 10DB |
| CY7C403 | IDT72403L |
| CY7C403-25PC | 25P |
| CY7C403-15PC | 15P |
| CY7C403-10PC | 10P |
| CY7C403-25DC | 25D |
| CY7C403-15DC | 15D |
| CY7C403-100C | 10D |
| CY7C403-25DMB | 25DB |
| CY7C403-15DMB | 15DB |
| CY7C403-10DMB | 10DB |


| Cypress | IDT |
| :---: | :---: |
| CY7C404 | IDT72404L |
| CY7C404-25PC | 25 P |
| CY7C404-15PC | 15 P |
| CY7C404-10PC | 10 P |
| CY7C404-25DC | 25 D |
| CY7C404-15DC | 15 D |
| CY7C404-10DC | 10 D |
| CY7C404-25DMB | $25 D B$ |
| CY7C404-15DMB | $15 D B$ |
| CY7C404-10DMB | $10 D B$ |


| Integrated Device Technology, Inc. | SMP <br> CROSS REFERENCE GUIDE |
| :---: | :---: |


| CYPRESS | IDT |
| :---: | :---: |
| CY7C130-35PC | IDT7130SA35P |
| 45PC | 45P |
| 55PC | 55P |
| 35DC | 35C |
| 45DC | 45 C |
| 55DC | 55C |
| 35LC | 35L48 |
| 45LC | 45L48 |
| 55LC | 55L48 |
| 45DMB | 45CB |
| 55DMB | 55CB |
| 45LMB | 45L48B |
| 55LMB | 55L.48B |
| CY7C131-25JC | IDT7130SA25J |
| 35JC | 35J |
| 45JC | 45J |
| 55JC | 55J |
| 35LC | 35L52 |
| 45LC | 45L52 |
| 55LC | 55L52 |
| 45LMB | 45L52B |
| 55LMB | 55L52B |
| CY7C132-35PC | IDT7132SA35P |
| 45PC | 45P |
| 55PC | 55P |
| 35DC | 35 C |
| 45DC | 45C |
| 55DC | 55 C |
| 35LC | 35L48 |
| 45LC | 45L48 |
| 55LC | 55L48 |
| 45DMB | 45CB |
| 55DMB | 55 CB |
| 45LMB | 45L48B |
| 55LMB | 55L48B |
| CY7C136-25JC | IDT71321SA25J |
| 35JC | 35J |
| 45JC | 45J |
| 55JC | 55J |
| 35LC | 35L52 |
| 45LC | 45L52 |
| 55LC | 55L52 |
| 45LMB | 45L52B |
| 55LMB | 55L52B |


| CYPRESS | IDT |
| :---: | :---: |
| CY7C140-35PC | IDT7140SA35P |
| 45PC | 45P |
| 55PC | 55P |
| 35DC | 35C |
| 45DC | 45C |
| 55DC | 55 C |
| 35LC | 35L48 |
| 45LC | 45L48 |
| 55LC | 55L48 |
| 45DMB | 45CB |
| 55DMB | 55 CB |
| 45LMB | 45L48B |
| 55LMB | 55L48B |
| CY7C141-25JC | IDT7140SA25J |
| 355C | 35J |
| 45JC | 45J |
| 55JC | 55 J |
| 35LC | 35L52 |
| 45LC | 45L52 |
| 55LC | 55L52 |
| 45LMB | 45L52B |
| 55LMB | 55L52B |
| CY7C142-35PC | IDT7142SA35P |
| 45PC | 45P |
| 55PC | 55P |
| 35DC | 35 C |
| 45DC | 45 C |
| 55DC | 55 C |
| 35LC | 35L48 |
| 45LC | 45L48 |
| 55L.C | 55L48 |
| 45DMB | 45CB |
| 55 DMB | 55CB |
| 45LMB | 45L48B |
| 55LMB | 55L48B |
| CY7C146-25JC | IDT71421SA25J |
| 35JC | 35J |
| 45JC | 45J |
| 55JC | 55J |
| 35LC | 35L52 |
| 45LC | 45L 52 |
| 55LC | 55L52 |
| 45LMB | 45L52B |
| 55LMB | 55L52B |


| AMD | IDT |
| :---: | :---: |
| AM2130-55PC | IDT7130SA55P |
| $70 P C$ | 70 P |
| 10PC | 100 P |
| 55DC | 55 C |
| $70 D \mathrm{C}$ | 70 C |
| 10DC | 100 C |
| $70 / \mathrm{BXC}$ | 70 CB |
| 10/BXC | 100 CB |
| 12/BXC | 120 CB |


|  | ```SSD CROSS REFERENCE GUIDE``` |
| :---: | :---: |


| CYPRESS/MULTICHIP P/N | IDT P/N DIRECT EQUIVALENT | $\begin{aligned} & \text { IDT P/N } \\ & \text { SIMILAR } \\ & \text { PART } \end{aligned}$ | CYPRESS/MULTICHIP ORG/PACKAGE |
| :---: | :---: | :---: | :---: |
| CYM1240HD-35MB | 7M4042S35CE |  | 1 MEG (256K X 4) JEDEC28 PIN DIP1 MEG ( 288 X 8) JEDEC32 PIN DIP |
| CYM1240HD-45MB | 7M4042S45CB |  |  |
| CYM1420HD-25C | 8M824S25C | 8MB824S25P |  |
| CYM1420HD-30C | 8M824S30C | 8MB824S30P |  |
| CYM1420PD-30C | 8M824S30N | 8MB824S30P |  |
| CYM1420HD-35C | 8M824S35C | 8MB824S35P |  |
| CYM1420PD-35C | 8M824S35N | 8MB824S35P |  |
| CYM $1420 \mathrm{HD}-45 \mathrm{C}$ | 8M824S45C | 8MB824S45P |  |
| CYM1420PD-45C | 8M824S45N | 8MB824S45P |  |
| CYM1420HD-55C | 8M824S50C |  |  |
|  | 8M824S50N |  |  |
| CYM1420HD-70C | 8M824S70C |  |  |
|  | 8M824S70N |  |  |
| CYM1420HD-35MB | 8M824S40CB |  |  |
| CYM1420HD-45M8 | 8M824S45CB |  |  |
| CYM1420HD-55MB | 8M824S55CB |  |  |
| CYM $1421 \mathrm{HD}-70 \mathrm{MB}$ | 8M824S70CB |  | $\begin{aligned} & 1 \text { MEG (128K X 8) JEDEC } \\ & 32 \text { PIN DIP } \\ & \text { [Low power version] } \end{aligned}$ |
| CYM1421HD-85MB | 8M824S85CB |  |  |
| CYM1421HD-100MB | 8M824S100CB |  |  |
| CYM1422PS-30C | 8MP824S30S |  | $\begin{aligned} & 1 \text { MEG ( } 128 \mathrm{~K} \mathrm{X} \mathrm{8)} \\ & 30 \mathrm{PIN} \text { SIP } \end{aligned}$ |
| CYM1422PS-35C | 8MP824S35S |  |  |
| CYM1422PS-45C | 8MP824S40S |  |  |
| CYM1422PS-55C | 8MP824S50S |  |  |
| CYM $1441 \mathrm{PZ}-25 \mathrm{C}$ |  | 7MP4034S25Z | $\begin{aligned} & 2 \text { MEG (256K X 8) JEDEC } \\ & 60 \text { PIN ZIP } \end{aligned}$ |
| CYM1441PZ-35C |  | 7MP4034S35Z |  |
| CYM1441PZ-45C |  | 7MP4034S45Z |  |
| CYM1460PS-35C | 7MP4008S35S |  | $\begin{aligned} & 4 \text { MEG (512K X } 8) \\ & 36 \text { PIN SIP } \end{aligned}$ |
| CYM1460PS-45C | 7MP4008S45S |  |  |
| CYM1460PS-55C | 7MP4008S55S |  |  |
| CYM1460PS-70C | 7MP4008S70S |  |  |
| CYM1461PS-70C | 7MP4058L70S | 7MP4008S70S | $\begin{aligned} & 4 \mathrm{MEG}(512 \mathrm{KX} 8) \\ & 36 \text { PIN SIP } \end{aligned}$ |
| CYM1461PS-85C | 7MP4058L85S | $7 \mathrm{MP4008L85S}$ |  |
| CYM1461PS-100C | 7MP4058L100S | 7MP4008L100S |  |
| CYM 1464PD-25C | 7MB4048S25P |  | 4 MEG (512KX 8) JEDEC32 PIN DIP |
| CYM1464PD-30C | $7 \mathrm{MB4048S30P}$ |  |  |
| CYM1464PD-35C | 7MB4048S35P |  |  |
| CYM1464PD-45C | 7MB4048S45P |  |  |
| CYM1464PD-55C | 7MB4048S55P |  |  |
| CYM1464PD-70C | 7 M 4048 L 70 N |  |  |
| CYM1465PD-85C | 7 M 4048 L 85 N |  | 4 MEG (512K X 8) JEDEC32 PIN DIP |
| CYM1465PD-100C | 7M4048L100N |  |  |
| CYM1465PD-120C | 7M4048L120N |  |  |
| CYM1465PD-150C | 7M4048L120N |  |  |
| CYM1466HD-35C | $7 \mathrm{M} 4048 \mathrm{S35C}$ |  | 4 MEG (512K X 8) JEDEC32 PIN DIP |
| CYM1466LHD-35C | 7M4048L35C |  |  |
| CYM1466HD-35MB | $7 \mathrm{M} 4048 \mathrm{S35CB}$ |  |  |
| CYM1466LHD-35MB | 7M4048L35CB |  |  |
| CYM1466HD-45C | 7 M 4048 S 45 C |  |  |
| CYM1466LHD-45C | 7M4048L45C |  |  |
| CYM1466HD-45MB | 7M4048S45CB |  |  |
| CYM1466LHD-45MB | 7M4048L45CB |  |  |
| CYM1466HD-55C | 7M4048S55C |  |  |
| CYM1466LHD-55C | 7M4048L55C |  |  |
| CYM1466HD-55MB | 7M4048S55CB |  |  |
| CYM1466LHD-55MB | 7M4048L55CB |  |  |


| CYM1466HD-70C | 7M4048S70C |  | $\begin{aligned} & 4 \text { MEG (512K X 8) JEDEC } \\ & 32 \text { PIN DIP } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| CYM1466LHD-70C | 7M4048L70C |  |  |
| CYM1466HD-70MB | 7M4048S70CB |  |  |
| CYM1466LHD-70MB | 7M4048L70CB |  |  |
| CYM1466HD-85C | 7M4048S85C |  |  |
| CYM1466LHD-85C | 7M4048L85C |  |  |
| CYM1466HD-85MB | 7M4048S85CB |  |  |
| CYM1466L.HD-85MB | 7M4048L85CB |  |  |
| CYM1466HD-100C | 7M4048S100C |  |  |
| CYM1466LHD-100C | 7M4048L100C |  |  |
| CYM1466HD-100MB | 7M4048S100CB |  |  |
| CYM1466LHD-100MB | 7M4048L100CB |  |  |
| CYM1466HD-120C | 7M4048S120C |  |  |
| CYM1466LHD-120C | 7M4048L120C |  |  |
| CYM1466HD-120MB | 7M4048S120CB |  |  |
| CYM1466LHD-120MB | 7M4048L120CB |  |  |
| CYM1540PS-30C |  | 7MB4040S25P | 2 MEG (256K X 9) |
| CYM1540PS-35C |  | 7MB4040S35P | 44 PIN SIP |
| CYM1540PS-45C |  | 7MB4040S45P |  |
| CYM1541PD-25C | 7MB4040S25P |  | 2 MEG (256K X 9) |
| CYM1541PD-35C | 7MB4040S35P |  | 44 PIN DIP |
| CYM1541PD-45C | 7MB4040S45P |  |  |
| CYM1610HD-20C |  | 7MC4005S20CV | 256 K (16K X 16) |
| CYM1610HD-25C |  | 7MC4005S25CV | 40 PIN DIP |
| CYM1610HD-35C |  | 7MC4005S35CV |  |
| CYM1610HD-45C | 8M656S40C |  |  |
| CYM1610HD-50C | 8M656S50C |  |  |
| CYM1610HD-25MB |  | 7MC4005S25CVB |  |
| CYM1610HD-35MB |  | 7MC4005S35CVB |  |
| CYM1610HD-45MB | 8M656S40CB |  |  |
| CYM1610HD-50MB | 8M656S50CB |  |  |
| CYM1611HV-20C | 7MC4005S20CV |  | 256K (16K X 16) |
| CYM1611HV-25C | 7MC4005S25CV |  | 36 PIN DSIP |
| CYM1611HV-30C | 7MC4005S30CV |  |  |
| CYM1611HV-35C | 7MC4005S35CV |  |  |
| CYM1611HV-45C | 7MC4005S45CV |  |  |
| CYM1611PV-20C | 7MC4005S20CV |  |  |
| CYM1611PV-25C | 7MC4005S25CV |  |  |
| CYM1611PV-30C | 7MC4005S30CV |  |  |
| CYM1611PV-35C | 7MC4005S35CV |  |  |
| CYM1611PV-45C | 7MC4005S45CV |  |  |
| CYM1620HD-30C | 8M624S30C |  | 1 MEG (64K X 16) JEDEC |
| CYM1620HD-35C | 8M624S35C |  | 40 PIN DIP |
| CYM1620HD-45C | 8M624S45C |  |  |
| CYM1620HD-50C | 8M624S50C |  |  |
| CYM1620HD-45MB | 8M624S45CB |  |  |
| CYM1620HD-50MB | 8M624S50CB |  |  |
| CYM1621HD-25C | 7M624S25C |  | 1 MEG (64K X 16), |
| CYM1621HD-30C | 7M624S30C |  | (128K X 8), (256K X 4) |
| CYM1621HD-35C | 7M624S35C |  | 40 PIN DIP |
| CYM1621HD-45C | 7M624S45C |  |  |
| CYM1621HD-25MB | 7M624S25CB |  |  |
| CYM1621HD-30MB | 7M624S30CB |  |  |
| CYM1621HD-35MB | 7M624S35CB |  |  |
| CYM1621HD-45MB | 7M624S45CB |  |  |
| CYM1622HV-20C | 7MP4027S20V |  | 1 MEG (64K X 16) |
| CYM1622HV-25C | 7MP4027S25V |  | 40 PIN DSIP |
| CYM1622HV-35C | 7MP4027S35V |  |  |
| CYM1622HV-45C | 7MP4027S45V |  |  |


| CYM1623HD-70MB | 8M624S70CB |  | $\begin{aligned} & 1 \mathrm{MEG}(64 \mathrm{KX} 16) \text { JEDEC } \\ & 40 \mathrm{PIN} \text { DIP } \\ & \text { [low power version] } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| CYM1623HD-85MB | 8M624S85CB |  |  |
| CYM1623HD-100MB | 8M624S100CB |  |  |
| CYM1624PV-20C | 7MP4028S20V |  | $\begin{aligned} & 1 \text { MEG (64K X 16) } \\ & 40 \text { PIN DSIP } \end{aligned}$ |
| CYM1624PV-25C | 7 MP 4028 S 25 V |  |  |
| CYM1624PV-35C | $7 \mathrm{MP} 4028 \mathrm{S35V}$ |  |  |
| CYM1624PV-45C | 7MP4028S45V |  |  |
| CYM1626PS-30C | 8MP624S30S |  | $1 \text { MEG (64K X 16) }$ 40 PIN SIP |
| CYM1626PS-35C | 8MP624S35S |  |  |
| CYM1626PS-45C | 8MP624S45S |  |  |
| CYM1641HD-25C | 7M4016S25C |  | $\begin{aligned} & 4 \text { MEG (256K X 16) } \\ & 48 \text { PIN DIP } \end{aligned}$ |
| CYM1641HD-35C | 7M4016S35C |  |  |
| CYM1641HD-45C | 7M4016S45C |  |  |
| CYM1641HD-55C | 7M4016S55C |  |  |
| CYM1641HD-35MB | 7M4016S35CB |  |  |
| CYM1641HD-45MB | 7M4016S45CB |  |  |
| CYM1641HD-55MB | 7M4016S55CB |  |  |
| CYM1821PZ-12C | 7MP4031B12Z |  | $\begin{aligned} & \text { 512K (16K X 32) JEDEC } \\ & 64 \text { FR-4 ZIP } \end{aligned}$ |
| CYM1821PZ-15C | 7MP4031S15Z |  |  |
| CYM1821PZ-20C | 7MP4031S20Z |  |  |
| CYM1821PZ-25C | 7MP4031S25Z |  |  |
| CYM1821PZ-35C | 7MP4031S35Z |  |  |
| CYM1821PZ-45C | 7MP4031S35Z |  |  |
| CYM1822HV-20C | 7MC4032S20CV |  | 512K (16K X 32) 88 PIN DSIP |
| CYM1822HV-25C | 7MC4032S25CV |  |  |
| CYM1822HV-30C | $7 \mathrm{MC4032S30CV}$ |  |  |
| CYM1822HV-35C | 7MC4032S35CV |  |  |
| CYM1822HV-45C | 7MC4032S45CV |  |  |
| CYM1828HG-20C | 7 M 4003 S 20 CH |  | 1 MEG (32K X 32) 66 PIN HIP |
| CYM1828HG-25C | 7 M 4003 S 25 CH |  |  |
| CYM1828HG-25MB | 7M4003S25CHB |  |  |
| CYM1828HG-30C | 7M4003S30CH |  |  |
| CYM1828HG-30MB | 7 M 4003 S 30 CHB |  |  |
| CYM1828HG-35C | $7 \mathrm{M} 4003 \mathrm{S35CH}$ |  |  |
| CYM1828HG-35MB | 7 M 4003 S 35 CHB |  |  |
| CYM1828HG-45C | 7M4003S45CH |  |  |
| CYM1828HG-45MB | $7 \mathrm{M} 4003 \mathrm{S45CHB}$ |  |  |
| CYM1828HG-55C | 7M4003S50CH |  |  |
| CYM1828HG-55MB | 7M4003S50CHB |  |  |
| CYM1828HG-70C | 7M4003S50CH |  |  |
| CYM1828HG-70MB | 7M4003S70CHB |  |  |
| CYM1830HD-25C | 7M4017S25C |  | 2 MEG (64K X 32) 60 PIN DIP |
| CYM1830HD-30C | 7M4017S30C |  |  |
| CYM1830HD-35C | 7M4017S35C |  |  |
| CYM1830HD-45C | 7M4017S45C |  |  |
| CYM1830HD-55C | 7M4017S50C |  |  |
| CYM1830HD-35MB | 7M4017S35CB |  |  |
| CYM1830HD-45MB | 7M4017S45CB |  |  |
| CYM1830HD-55MB | 7M4017S50CB |  |  |
| CYM1831PZ-15C | 7MP4036B15Z |  | 2 MEG (64K X 32) JEDEC 64 PIN ZIP |
| CYM1831PZ-20C | 7MP4036S20Z |  |  |
| CYM1831PZ-25C | 7MP4036S25Z |  |  |
| CYM1831PZ-30C | 7MP4036S30Z |  |  |
| CYM1831PZ-35C | 7MP4036S35Z |  |  |
| CYM1831PZ-45C | 7MP4036S35Z |  |  |
| CYM1831PM-15C | 7MP4036B15M |  | $\begin{aligned} & 2 \text { MEG (64K X 32) JEDEC } \\ & 64 \text { PIN SIMM } \end{aligned}$ |
| CYM1831PM-20C | 7MP4036S20M |  |  |
| CYM1831PM-25C | 7MP4036S25M |  |  |
| CYM1831PM-30C | 7MP4036S30M |  |  |
| CYM1831PM-35C | 7MP4036S35M |  |  |
| CYM1831PM-45C | 7MP4036S35M |  |  |


| CYM1832PZ-25C |  | 7MP4036S25Z | $\begin{aligned} & 2 \text { MEG ( } 64 \mathrm{~K} \mathrm{X} \mathrm{32)} \\ & 60 \mathrm{PIN} \text { ZIP } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| CYM1832PZ-35C |  | 7MP4036S35Z |  |
| CYM1832PZ-45C |  | 7MP4036S35Z |  |
| CYM1832PZ-55C |  | 7MP4036S35Z |  |
| CYM1838HG-20C | 7 M 4013 S 20 CH |  | $\begin{aligned} & 4 \text { MEG (128K X 32) } \\ & 66 \text { PIN HIP } \end{aligned}$ |
| CYM1838HG-25C | 7 M 4013 S 25 CH |  |  |
| CYM1838HG-25MB | 7M4013S25CHB |  |  |
| CYM1838HG-30C | $7 \mathrm{M} 4013 \mathrm{S30CH}$ |  |  |
| CYM1838HG-30MB | 7M4013S30CHB |  |  |
| CYM1838HG-35C | 7M4013S35CH |  |  |
| CYM1838HG-35MB | 7M4013S35CHB |  |  |
| CYM1838HG-45C | 7M4013S45CH |  |  |
| CYM1838HG-45MB | 7M4013S45CHB |  |  |
| CYM1838HG-55C | 7M4013S50CH |  |  |
| CYM1838HG-55MB | 7M4013S50CHB |  |  |
| CYM1838HG-70C | 7M4013S50CH |  |  |
| CYM1838HG-70MB | 7M4013S70CHB |  |  |
| CYM1840PD-20C | 7MB4067S20P |  | $\begin{aligned} & 8 \text { MEG ( } 256 \mathrm{~K} \times 32 \text { ) } \\ & 60 \text { PIN DIP } \end{aligned}$ |
| CYM1840PD-25C | 7MB4067S25P |  |  |
| CYM1840HD-25C |  | 7MB4067S25P |  |
| CYM1840PD-30C | 7MB4067S30P |  |  |
| CYM1840HD-30C |  | 7MB4067S30P |  |
| CYM1840PD-35C | 7MB4067S35P |  |  |
| CYM1840HD-35C |  | 7MB4067S35P |  |
| CYM1840PD-45C | 7MB4067S45P |  |  |
| CYM1840HD-45C |  | 7MB4067S45P |  |
| CYM1840PD-55C | 7MB4067S45P |  |  |
| CYM1840HD-55C |  | 7MB4067S45P |  |
| CYM1841PZ-20C | 7MP4045S20Z |  | 8 MEG (256K X 32) JEDEC 64 PIN ZIP |
| CYM1841PZ-25C | 7MP4045S25Z |  |  |
| CYM1841PZ-30C | 7MP4045S30Z |  |  |
| CYM1841PZ-35C | 7MP4045S35Z |  |  |
| CYM1841PZ-45C | 7MP4045S45Z |  |  |
| CYM1841PZ-55C | 7MP4045S55Z |  |  |
| CYM1841PM-20C | 7MP4045S20M |  | $\begin{aligned} & 8 \text { MEG (256K X 32) JEDEC } \\ & 64 \text { PIN SIMM } \end{aligned}$ |
| CYM1841PM-25C | 7MP4045S25M |  |  |
| CYM1841PM-30C | 7MP4045S30M |  |  |
| CYM1841PM-35C | 7MP4045S35M |  |  |
| CYM1841PM-45C | 7MP4045S45M |  |  |
| CYM1841PM-55C | 7MP4045S55M |  |  |
| CYM4210HD-30C | 7205SL25P |  | $\begin{aligned} & 8 \mathrm{KX} 9 \mathrm{FIFO} \\ & 28 \text { PIN DIP } \end{aligned}$ |
| CYM4210HD-40C | 7205SL.25P |  |  |
| CYM4210HD-50C | 7205SL50P |  |  |
| CYM4210HD-60C | 7205SL50P |  |  |
| CYM4210HD-85C | 7205SL80P |  |  |
| CYM4210HD-40MB | 7205SL30DB |  |  |
| CYM4210HD-50MB | 7205SL50DB |  |  |
| CYM4210HD-60MB | 7205SL50DB |  |  |
| CYM4210HD-85MB | 7205SL80DB |  |  |
| CYM4220HD-30C | 7206SL25P |  | $\begin{aligned} & 16 \mathrm{KX} 9 \text { FIFO } \\ & 28 \text { PIN DIP } \end{aligned}$ |
| CYM4220HD-40C | 7206SL25P |  |  |
| CYM4220HD-50C | 7206SL50P |  |  |
| CYM4220HD-60C | 7206SL50P |  |  |
| CYM4220HD-85C | 7206SL80P |  |  |
| CYM4220HD-40MB | 7M206S40CB |  |  |
| CYM4220HD-50MB | 7M206S50CB |  |  |
| CYM4220HD-60MB | 7M206S60CB |  |  |
| CYM4220HD-85MB | 7M206S85CB |  |  |


| DENSE-PAC P/N | IDT P/N DIRECT EQUIVALENT | IDT P/N SIMILAR PART | $\begin{aligned} & \text { DENSE-PAC } \\ & \text { ORG/PACKAGE } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| DPS128M8N-70 | 71M024-70 |  | $\begin{aligned} & 1 \mathrm{M}(128 \mathrm{~K} \mathrm{X} \mathrm{8)} \mathrm{Monolithic} \\ & 32 \text { PIN DIP } \end{aligned}$ |
| DPS128M8N-85 | 71M024-85 |  |  |
| DPS128M8N-100 | 71M024-100 |  |  |
| DPS128M8N-120 | 71M024-120 |  |  |
| DPS128M8N-150 | 71M024-120 |  |  |
| DPS16X5-XXX | 7MP564 |  | $\begin{aligned} & 80 \mathrm{~K}(16 \mathrm{~K} \mathrm{X} \mathrm{5)} \\ & 28 \text { PIN SIP } \end{aligned}$ |
|  | 7MP564 |  |  |
| DPS16X17-25 | 7MC4005S25CV |  | $\begin{aligned} & 256 \mathrm{~K} \text { (15K X 16) } \\ & 36 \text { PIN DSIP } \end{aligned}$ |
| DPS16X17-35 | 7 MC 4005 S 35 CV |  |  |
| DPS16X17-45 | 7MC4005S45CV |  |  |
| DPS16X17-55 | 7MC4005S55CV |  |  |
| DPS257-XXX | 7M656 |  | $256 \mathrm{~K}(16 \mathrm{~K} \times 16)$$(32 \mathrm{~K} \times 8)$$(64 \mathrm{~K} \times 4)$40 PIN DIP |
|  | 7M656 |  |  |
|  | 7M656 |  |  |
|  | 7M656 |  |  |
| DPS1024-25C |  | 7M624 | $\begin{aligned} & 1 \text { MEG (256K X 4), } \\ & (128 \mathrm{~K} \times 8),(64 \mathrm{~K} \times 16) \\ & 42 \text { PIN DIP } \end{aligned}$ |
| DPS1024-35C |  | 7M624 |  |
| DPS1024-45C |  | 7M624 |  |
| DPS1024-55C |  | 7M624 |  |
| DPS1026-25C |  | 7M624 | $\begin{aligned} & 1 \text { MEG (256K X 4), } \\ & (128 \mathrm{~K} \times 8),(64 \mathrm{~K} \times 16) \\ & 40 \text { PIN DIP } \end{aligned}$ |
| DPS1026-35C |  | 7M624 |  |
| DPS1026-45C |  | 7M624 |  |
| DPS1026-55C |  | 7M624 |  |
| DPS1027-25C | 7M624S25C |  | $\begin{aligned} & 1 \text { MEG (256K X 4); } \\ & (128 \mathrm{~K} \times 8),(64 \mathrm{~K} \times 16) \\ & 40 \text { PIN DIP } \end{aligned}$ |
| DPS1027-35C | 7M624S35C |  |  |
| DPS1027-45C | 7M624S45C |  |  |
| DPS1027-55C | 7M624S55C |  |  |
| DPS128X32V3-70 | 7M4013S70CHB |  | $\begin{aligned} & 4 \text { MEG (128KX 32) } \\ & 66 \text { PIN HIP } \end{aligned}$ |
| DPS128X32V3-85 | 7M4013S85CHB |  |  |
| DPS128X32V3-100 | 7M4013S100CHB |  |  |
| DPS128X32V3-120 | 7M4013S100CHB |  |  |
| DPS128X32V3-150 | 7M4013S100CHB |  |  |
| DPS2516-25C |  | 7M4016 | $\begin{aligned} & 4 \text { MEG (256KX 16) } \\ & 44 \text { PIN DIP } \end{aligned}$ |
| DPS2516-35C |  | 7M4016 |  |
| DPS2516-45C |  | 7M4016 |  |
| DPS2516-55C |  | 7M4016 |  |
| DPS4648-85C |  | 7M812 | $\begin{aligned} & 512 \mathrm{~K}(64 \mathrm{~K} \text { X } 8) \\ & 32 \text { PIN DIP } \end{aligned}$ |
| DPS4648-100C |  | 7M812 |  |
| DPS4648-120C |  | 7M812 |  |
| DPS4648-150C |  | 7M812 |  |
| DPS5124-45C |  | 7MP4034 | $\begin{aligned} & 2 \text { MEG (512K X 4), } \\ & (256 \mathrm{~K} \times 8) \\ & 54 \text { PIN DIP } \\ & \hline \end{aligned}$ |
| DPS5124-55C |  | 7MP4034 |  |
|  |  |  |  |
| DPS6432-35C | 7M4017S35C |  | $\begin{aligned} & 2 \text { MEG ( } 64 \mathrm{~K} \times 32 \text { ) } \\ & 60 \text { PIN DIP } \end{aligned}$ |
| DPS6432-45C | 7M4017S45C |  |  |
| DPS6432-55C | 7M4017S55C |  |  |
| DPS6432-70C | 7M4017S70C |  |  |
| DPS6433-85C |  | 7MP4034, 7M4017 | 2 MEG (64K X 32)$(128 \mathrm{~K} \times 16),(256 \mathrm{~K} \times 8)$60 PIN DIP[low power version] |
| DPS6433-100C |  | 7MP4034, 7M4017 |  |
| DPS6433-120C |  | 7MP4034, 7M4017 |  |
| DPS6433-150C |  | 7MP4034, 7M4017 |  |
|  |  |  |  |
| DPS6433-55C |  | 7M4017S55C | $\begin{aligned} & 2 \text { MEG (64K X 32) } \\ & 60 \mathrm{PIN} \text { DIP } \\ & \text { [low power version] } \end{aligned}$ |
| DPS6433-70C |  | 7M4017S70C |  |
| DPS6433-100C |  | 7M4017S70C |  |
| DPS8645-XXX | 7MP456 |  | $\begin{aligned} & 256 \mathrm{~K}(64 \mathrm{~K} \mathrm{X} 4) \\ & 28 \text { PIN SIP } \end{aligned}$ |
|  | 7MP456 |  |  |


| DPS8808-XXX | 7M864 |  | $\begin{aligned} & 64 \mathrm{~K}(8 \mathrm{~K} \times 8) \\ & 28 \text { PIN DIP } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  | 7M864 |  |  |
| DPS8M612-85C | 8M612S85C |  | $\begin{aligned} & 512 \mathrm{~K}(32 \mathrm{~K} \mathrm{X} \mathrm{16)} \\ & 40 \text { PIN DIP } \end{aligned}$ |
| DPS8M612-100C | 8M612S100C |  |  |
| DPS8M612-120C | 8M612S100C |  |  |
| DPS8M612-150C | 8M612S100C |  |  |
| DPS8M624-85C | 8M624S85C |  | $\begin{aligned} & 1 \text { MEG ( } 64 \mathrm{~K} \mathrm{X} 16 \text { ) } \\ & 40 \mathrm{PIN} \text { DIP } \end{aligned}$ |
| DPS8M624-100C | 8M624S100C |  |  |
| DPS8M624-120C | 8M624S100C |  |  |
| DPS8M624-150C | 8M624S100C |  |  |
| DPS8M656-35C |  | 8M656S40C | $\begin{aligned} & 256 \mathrm{~K}(16 \mathrm{~K} \mathrm{X} \mathrm{16)} \\ & 40 \text { PIN DIP } \end{aligned}$ |
| DPS8M6 $656-40 \mathrm{C}$ | 8M656S40C |  |  |
| DPS8M656-70C | 8M656S70C |  |  |
| DPS10241-25C |  | 7MC4001S35C | $\begin{aligned} & 1 \text { MEG (1024K X 1) } \\ & 30 \text { PIN SIP } \end{aligned}$ |
| DPS10241-35C | 7MC4001S35CS |  |  |
| DPS10241-45C | 7MC4001S45CS |  |  |
| DPS10241-55C | 7MC4001S55CS |  |  |
| DPS40256-XXX | 8M856 |  | $\begin{aligned} & 256 \mathrm{~K}(32 \mathrm{~K} \mathrm{X} 8) \\ & 28 \text { PIN DIP } \end{aligned}$ |
|  | 8M856 |  |  |
| DPS41257-XXX | 8M856 |  | $\begin{aligned} & 256 \mathrm{~K}(32 \mathrm{~K} \mathrm{X} 8) \\ & 28 \text { PIN DIP } \end{aligned}$ |
|  | 8M856 |  |  |
| DPS41288-70C | 8M824S70C | 8M824L70N | 1 MEG (128K X 8 ) 32 PIN DIP |
| DPS41288-85C |  | 8M824L85N |  |
| DPS41288-100C |  | 8M824L100N |  |
| DPS45128-85C |  | 7MP4008 | $4 \text { MEG (512K X } 8)$ 48 PIN DIP |
| DPS45128-100C |  | 7MP4008 |  |
| DPS45128-120C |  | 7MP4008 |  |
| DPS45128-150C |  | 7MP4008 |  |
| DPS45129-85C | 7M4016S55C |  | 4 MEG (256K X 16) 48 PIN DIP |
| DPS45129-100C | 7M4016S55C |  |  |
| DPS45129-120C | 7M4016S55C |  |  |
| DPS45129-150C | 7M4016S55C |  |  |
| DPS512S8-85C | 7M4048L85N |  | $4 \text { MEG (512K X } 8)$ 32 PIN DIP |
| DPS512S8-100C | 7M4048L100N |  |  |
| DPS512S8-120C | 7M4048L120N |  |  |
| DPS512S8-150C | 7M4048L120N |  |  |
| DPS3232V | 7M4003SXXCH |  | $\begin{aligned} & 1 \text { MEG (32K X 32) } \\ & 66 \text { PIN HIP } \end{aligned}$ |
|  |  |  |  |
| DPE3232V | 7M7004SXXCH |  | 1 MEG (32K X 32) EEPROM66 PIN HIP |
|  |  |  |  |
| EDI P/N | IDT P/N | IDT P/N |  |
|  | DIRECT | SIMILAR | ORG/PACKAGE |
|  | EQUIVALENT | PART |  |
| EDI88128-70 | 71M025-70 |  | $\begin{aligned} & \text { 1M (128K X 8) Monolithic } \\ & 32 \text { PIN DIP (1 CS) } \end{aligned}$ |
| EDI88128-85 | 71M025-85 |  |  |
| EDI88128-100 | 71M025-100 |  |  |
| EDI88130-70 | 71M024-70 |  | 1M (128K X 8) Monolithic 32 PIN DIP (2 CS) |
| EDI88130-85 | 71M024-85 |  |  |
| EDI88130-100 | 71M024-100 |  |  |
| EDI8M8128C35C6C | 8M824S35C | 8M824S35N, 8MP824S35S | 1 MEG (128K X 8) JEDEC 32 PIN DIP |
| EDI8M8128C45C6C | 8M824S45C | 8M824S45N, 8MP824S45S |  |
| EDI8M8128C55C6C | 8M824S50C | 8M824S50N, 8MP824S50S |  |
| EDI8M8128C45C6B | 8M824S45CB |  |  |
| ED18M8128C55C6B | 8M824S50CB |  |  |
| EDI8M8128C70C6B | 8M824S70CB |  |  |
| EDI8M8128C60P6C | 8M824S60N | 8M824S60C, 8MP824S60S | $\begin{aligned} & 1 \text { MEG (128K X 8) JEDEC } \\ & 32 \text { PIN DIP } \end{aligned}$ |
| EDI8M8128C70P6C | 8M824L70N | 8M824S70C, 8MP824L70S |  |
| EDI8M8128C100P6C | 8M824L100N | 8MP824L100S |  |
| EDI8M8128C120P6C | 8M824L100N | 8MP824L100S |  |
| EDI8M8128C150P6C | 8M824L100N | 8MP824L100S |  |


| EDI8M8128C85C6B | 8M824S85CB |  | 1 MEG (128K X 8) JEDEC32 PIN DIP[low power version] |
| :---: | :---: | :---: | :---: |
| EDI8M8128C1006CB | 8M824S100CB |  |  |
| EDI8M8128C1206CB | 8M824S100CB |  |  |
| EDI8M8128C1506CB | 8M824S100CB |  |  |
| EDI8M8256C70P6C | 7M4068L70N |  | $\begin{aligned} & 2 \text { MEG (256K X 8) JEDEC } \\ & 32 \text { PIN DIP } \end{aligned}$ |
| EDI8M8256C85P6C | 7M4068L85N |  |  |
| EDI8M8256C100P6C | 7M4068L100N |  |  |
| EDI8M8256C120P6C | 7M4068L120N |  |  |
| EDI8M8256C150P6C | 7M4068L120N |  |  |
| EDI8F8257C85B6C | 7M4068L85N |  | $\begin{aligned} & 2 \text { MEG (256K X 8) JEDEC } \\ & 32 \text { PIN DIP } \end{aligned}$ |
| EDI8F8257C100B6C | 7M4068L100N |  |  |
| EDI8F8257C120B6C | 7M4068L120N |  |  |
| EDI8F8257C150B6C | 7M4068L120N |  |  |
| EDI8M8257C85P6C | 7M4068L85N |  | 2 MEG (256K X 8) JEDEC 32 PIN DIP |
| EDI8M8257C100P6C | 7M4068L100N |  |  |
| EDI8M8257C120P6C | 7M4068L120N |  |  |
| EDI8M8257C150P6C | 7M4068L120N |  |  |
| EDI8F8257C45MSC |  | 7MP4034S45Z | $\begin{aligned} & 2 \mathrm{MEG}(256 \mathrm{~K} \overline{\mathrm{X}} 8) \\ & 36 \mathrm{PIN} \text { SIP } \end{aligned}$ |
| EDI8F8257C55MSC |  | 7MP4034S45Z |  |
| EDI8F8257C70MSC |  | 7MP4034S45Z |  |
| EDI8F8258C45MSC |  | 7MP4034S45Z | $2 \text { MEG (256K X } 8 \text { ) }$ 36 PIN SIP |
| EDI8F8258C55MSC |  | 7MP4034S45Z |  |
| EDI8F8258C70MSC |  | 7MP4034S45Z |  |
| EDI8M8512C85P6C | 7M4048L85N |  | 4 MEG (512K X 8) JEDEC 32 PIN DIP |
| EDI8M8512C100P6C | 7M4048L100N |  |  |
| EDI8M8512C120P6C | 7M4048L120N |  |  |
| EDI8M8512C150P6C | 7M4048L120N |  |  |
| EDI8M8512C85C6B | 7M4048S85CB |  |  |
| EDI8M8512C100C6B | 7M4048S100CB |  |  |
| EDI8M8512C120C6B | 7M4048S120CB |  |  |
| EDI8M8512C150C6B | 7M4048S120CB |  |  |
| EDI8F8512C25M6C | 7MB4048S25P |  | $\begin{aligned} & 4 \text { MEG (512K X 8) JEDEC } \\ & 32 \text { PIN DIP } \end{aligned}$ |
| EDI8F8512C30M6C | 7MB4048S30P |  |  |
| EDI8F8512C35M6C | 7MB4048S35P |  |  |
| EDI8F8512C45M6C | 7MB4048S45P |  |  |
| EDI8F8512C55M6C | 7MB4048S55P |  |  |
| EDI8F8512C70M6C | 7M4048L70N |  |  |
| EDI8M8512C30M6B | 7M4048S30CB |  |  |
| EDI8M8512C35M6B | 7M4048S35CB |  |  |
| EDI8M8512C45M6B | 7M4048S45CB |  |  |
| EDI8M8512C55M6B | 7M4048S55CB |  |  |
| EDI8M8512C70M6B | 7M4048S70CB |  |  |
| EDI8F1664C100PC | 8M624S70C | 8MP624L100S | $\begin{aligned} & 1 \text { MEG (64K X 16) } \\ & 40 \text { PIN DIP } \end{aligned}$ |
| EDI8F1664C120PC | 8M624S70C | 8MP624L100S |  |
| EDI8F1664C150PC | 8M624S70C | 8MP624L100S |  |
| EDH816H16C-25CC-Z | $7 \mathrm{MC} 4005 \mathrm{S25CV}$ |  | $\begin{aligned} & 256 \mathrm{~K}(16 \mathrm{~K} \mathrm{X} \mathrm{16)} \\ & 36 \text { PIN DSIP } \end{aligned}$ |
| EDH816H16C-35CC-Z | 7MC4005S35CV |  |  |
| EDH816H16C-45CC-Z | 7MC4005S45CV |  |  |
| EDH816H16C-25CMHR-Z | 7MC4005S25CVB |  |  |
| EDH816H16C-35CMHR-Z | 7MC4005S35CVB |  |  |
| EDH816H16C-45CMHR-Z | 7MC4005S45CVB |  |  |
| EDI8M1664C45C6C | 8M624S40C |  | $\begin{aligned} & 1 \text { MEG (64K X 16) JEDEC } \\ & 40 \text { PIN DIP } \end{aligned}$ |
| EDI8M1664C55C6C | 8M624S50C |  |  |
| EDI8M1664C60C6C | 8M624S60C |  |  |
| EDI8M1664C70C6C | 8M624S70C |  |  |
| EDI8M1664C85C6C | 8M624S850C |  |  |
| EDI8M1664C100C6C | 8M624S100C |  |  |
| EDI8M1664C55C6B | 8M624S50CB |  |  |
| EDi8M1664C60C6B | 8M624S60CB |  |  |
| EDI8M1664C70C6B | 8M624S70CB |  |  |
| EDI8M1664C85C6B | 8M624S85CB |  |  |
| EDI8M1664C100C6B | 8M624S100CB |  |  |


| EDI8M1664C25C9C | 7M624S25C |  | $\begin{aligned} & 1 \text { MEG (64K X 16) } \\ & 40 \text { PIN DIP } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| EDI8M1664C35C9C | 7M624S35C |  |  |
| EDI8M1664C45C9C | 7M624S45C |  |  |
| EDI8M1664C55C9C | 7M624S55C |  |  |
| EDI8M1664C70C9C | 7M624S70C |  |  |
| EDI8M1664C25C9B | 7M624S25CB |  |  |
| EDI8M1664C35C9B | 7M624S35CB |  |  |
| EDI8M1664C45C9B | 7M624S45CB |  |  |
| EDI8M1664C55C9B | 7M624S55CB |  |  |
| EDI8M1664C70C9B | 7M624S70CB |  |  |
| EDI8M16256C25C9C | 7M4016S25C |  | 4 MEG (256K X 16) 48 PIN DIP |
| EDI8M16256C35C9C | 7M4016S35C |  |  |
| EDI8M16256C45C9C | 7M4016S45C |  |  |
| EDI8M16256C55C9C | 7M4016S55C |  |  |
| EDI8M16256C70C9C | 7M4016S55C |  |  |
| EDI8M16256C35C9B | 7M4016S35CB |  |  |
| EDI8M16256C45C9B | 7M4016S45CB |  |  |
| EDI8M16256C55C9B | 7M4016S55CB |  |  |
| EDI8M16256C70C9B | 7M4016S55CB |  |  |
| EDI8M16257C35M6C |  | 7MB4066S35P | $4 \text { MEG (256K X 16) }$$40 \text { PIN DIP }$ |
| EDI8M16257C45M6C |  | 7MB4066S45P |  |
| EDI8M16257C55M6C |  | 7MB4066S55P |  |
| EDI8M16257C70M6C |  | 7MB4066S55P |  |
| EDI8F3264C25M6C |  | 7M4017S25C | $\begin{aligned} & 2 \text { MEG (64K X 32) } \\ & 60 \text { PIN DIP } \end{aligned}$ |
| EDI8F3264C35M6C | 7M4017S35C |  |  |
| EDI8F3264C45M6C | 7M4017S45C |  |  |
| EDI8F3264C55M6C | 7M4017S50C |  |  |
| EDI8M3264C25C6B | 7M4017S30CB |  |  |
| EDI8M3264C35C6B | 7M4017S35CB |  |  |
| EDI8M3264C45C6B | 7M4017S45CB |  |  |
| EDI8M3264C55C6B | 7M4017S50CB |  |  |
| EDI8F3264C15MZC | 7MP4036B15Z |  | $\begin{aligned} & 2 \text { MEG (64K X 32) JEDEC } \\ & 64 \text { PIN ZIP } \end{aligned}$ |
| EDI8F3264C20MZC | 7MP4036S20Z |  |  |
| EDI8F3264C25MZC | 7MP4036S25Z |  |  |
| EDI8F3264C35MZC | 7MP4036S30Z |  |  |
| EDI8F3264C45MZC | 7MP4036S35Z |  |  |
| EDI8F3264C55MZC | 7MP4036S35Z |  |  |
| EDI8F32128C15BZC | 7MP4095B15Z |  | $\begin{aligned} & 4 \text { MEG (128K X 32) JEDEC } \\ & 64 \text { PIN ZIP } \end{aligned}$ |
| EDI8F32128C20BZC | 7MP4095S20Z |  |  |
| EDI8F32128C25BZC | 7MP4095S25Z |  |  |
| EDI8F32128C35BZC | 7MP4095S35Z |  |  |
| EDI8F32128C45BZC | 7MP4095S45Z |  |  |
| EDI8F32128C15BMC | 7MP4095B15M |  | 4 MEG (128K X 32) JEDEC 64 PIN SIMM |
| EDI8F32128C20BMC | 7MP4095S20M |  |  |
| EDI8F32128C25BMC | 7MP4095S25M |  |  |
| EDI8F32128C35BMC | 7MP4095S35M |  |  |
| EDI8F32128C45BMC | 7MP4095S45M |  |  |
| EDI8F32256C20B6C | 7MB4067S20P |  | $\begin{aligned} & 8 \text { MEG (256K X 32) } \\ & 60 \text { PIN DIP } \end{aligned}$ |
| EDI8F32256C25B6C | 7MB4067S25P |  |  |
| EDI8F32256C30B6C | 7MB4067S30P |  |  |
| EDI8F32256C35B6C | 7MB4067S35P |  |  |
| EDI8F32256C45B6C | 7MB4067S45P |  |  |
| EDI8F32256C55B6C | 7MB4067S55P |  |  |
| EDI8F32256C70B6C | 7MB4067S55P |  |  |
| EDI8F32256C20BZC | 7MP4045S20Z |  | 8 MEG (256K X 32) JEDEC 64 PIN ZIP |
| EDI8F32256C25BZC | 7MP4045S25Z |  |  |
| EDI8F32256C35BZC | 7MP4045S35Z |  |  |
| EDI8F32256C45BZC | 7MP4045S45Z |  |  |
| EDI8F32256C55BZC | 7MP4045S55Z |  |  |


| EDI8F32256C20BMC | 7MP4045S20M |  | $\begin{aligned} & 8 \text { MEG (256K X 32) JEDEC } \\ & 64 \text { PIN SIMM } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| EDI8F32256C25BMC | 7MP4045S25M |  |  |
| EDI8F32256C35BMC | 7MP4045S35M |  |  |
| EDI8F32256C45BMC | 7MP4045S45M |  |  |
| EDI8F32256C55BMC | 7MP4045S55M |  |  |
| EDI8M8130C50CC |  | 8M824 | 1 MEG (128K X 8)32 PIN DIP[dual chip enable] |
| EDI8M8130C60CC |  | 8M824 |  |
| EDI8M8130C70CC |  | 8M824 |  |
| EDI8M8130C80CC |  | 8M824 |  |
| EDI8M8130C90CC |  | 8M824 |  |
| EDI8M8130C100CC |  | 8M824 |  |
| EDI8M8130C120CC |  | 8M824 |  |
| EDI8M8130C150CC |  | 8M824 |  |
| EDI8M8130C50CB |  | 8M824 |  |
| EDI8M8130C60CB |  | 8M824 |  |
| EDI8M8130C70CB |  | 8M824 |  |
| EDI8M8130C80CB |  | 8M824 |  |
| EDI8M8130C90CB |  | 8M824 |  |
| EDI8M8130C100CB |  | 8M824 |  |
| EDISM8130C120CB |  | 8M824 |  |
| EDI8M8130C150CB |  | 8M824 |  |
| EDI8M8130P90CB |  | 8M824 | 1 MEG (128K X8)32 PIN DIP[dual chip enable][low power version] |
| EDI8M8130P100CB |  | 8M824 |  |
| EDI8M8130P120CB |  | 8M824 |  |
| ED18M8130P150CB |  | 8M824 |  |
| EDI8M864C50CC |  | 7M812 | $512 \mathrm{~K}(64 \mathrm{~K} \times 8)$ 32 PIN DIP |
| EDI8M864C60CC |  | 7M812 |  |
| EDI8M864C70CC |  | 7M812 |  |
| ED18M864C80CC |  | 7M812 |  |
| EDI8M864C90CC |  | 7M812 |  |
| EDI8M864C100CC |  | 7M812 |  |
| EDI8M864C120CC |  | 7M812 |  |
| EDI8M864C150CC |  | 7M812 |  |
| EDI8M864C50CB |  | 7M812 |  |
| EDI8M864C60CB |  | 7M812 |  |
| EDI8M864C70CB |  | 7M812 |  |
| EDI8M864C80CB |  | 7M812 |  |
| EDI8M864C90CB |  | 7M812 |  |
| EDI8M864C100CB |  | 7M812 |  |
| ED18M864C120CB |  | 7M812 |  |
| ED18M864C150CB |  | 7M812 |  |
| EDH81H256C-55 | 7MC156S55CS | 7MP156 | $\begin{aligned} & 256 \mathrm{~K}(256 \mathrm{~K} \times 1) \\ & 28 \text { PIN SIP } \end{aligned}$ |
| EDH81H256C-70 | 7MC156S70CS |  |  |
| EDH84H64C-35CC-D3 |  | 7MP456 | $\begin{aligned} & 256 \mathrm{~K}(64 \mathrm{~K} \mathrm{X} \mathrm{X}) \\ & 24 \text { PIN DIP } \end{aligned}$ |
| EDH84H64C-45CC-D3 |  |  |  |
| EDH84H64C-55CC-D3 |  |  |  |
| EDH84H64C-35CMHR-D3 |  |  |  |
| EDH84H64C-35CMHR-D3 |  |  |  |
| EDH84H64C-35CMHR-D3 |  |  |  |
| EDH84H64C-35CMHR-D3 |  |  |  |
| EDH84H64C-35CC-S | 7MP456S35S |  | $\begin{aligned} & 256 \mathrm{~K}(64 \mathrm{KX} 4) \\ & 28 \mathrm{PIN} \text { SIP } \end{aligned}$ |
| EDH84H64C-45CC-S | 7MP456S45S |  |  |
| EDH84H64C-55CC-S | 7MP456S55S |  |  |


| EDH8808HC-55CMHR |  | 8M864L55CB | $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$f28 PIN DIP |
| :---: | :---: | :---: | :---: |
| EDH8808HC-70CMHR |  | 8M864L75CB |  |
| EDH8808C-10CMHR | 8M864L85CB |  |  |
| EDH8808C-12CMHR | 8M864L120CB |  |  |
| EDH8808C-15CMHR | 8M864L150CB |  |  |
| EDH8808CL-20CMHR | 8M864L150CB |  |  |
| EDH8808CL-25CMHR | 8M864L150CB |  |  |
| EDH8808A-10CMHR | 7M864L85CB |  |  |
| EDH8808A-12CMHR | 7M864L120CB |  |  |
| EDH8088A-15CMHR | 7M864L150CB |  |  |
| EDH8808AL-20CMHR | 7M864L150CB |  |  |
| EDH8808AL-25CMHR | 7M864L150CB |  |  |
| EDH8832C-12C | 8M856L85C | 7M856S | $\begin{aligned} & 256 \mathrm{~K}(32 \mathrm{~K} \times 8) \\ & 28 \text { PIN DIP } \end{aligned}$ |
| EDH8832C-15C | 8M856L85C | 7M856S |  |
| EDH8832C-20C | 8M856L85C | 7M856S |  |
| EDH8832C-12CMHR | 8M856L100CB | 7M856S |  |
| EDH8832C-15CMHR | 8M856L100CB | 7M856S |  |
| EDH8832C-20CMHR | 8M856L100CB | 7M856S |  |
| EDH8832HC-45CMHR | 7M856S45CB | 8M856L | $\begin{aligned} & 256 \mathrm{~K}(32 \mathrm{~K} \mathrm{X} \mathrm{X}) \\ & 28 \text { PIN DIP } \end{aligned}$ |
| EDH8832HC-55CMHR | 7M856S55CB | 8M856L |  |
| EDH8832HC-70CMHR | 7M856S65CB | 8M856L |  |
| EDH8832HC-85CMHR | 7M856S75CB | 8M856L |  |
| INOVA P/N | IDT P/N DIRECT EQUIVALENT | $\begin{aligned} & \hline \text { IDT P/N } \\ & \text { SIMILAR } \\ & \text { PART } \\ & \hline \end{aligned}$ | INOVA ORG/PACKAGE |
| S128K8-70 | 71M024-70 |  | 1M (128K X 8) Monolithic 32 PIN DIP (2 CS) |
| S128K8-85 | 71M024-85 |  |  |
| S128K8-100 | 71M024-100 |  |  |
| S128K8T-70 | 71M025-70 |  | 1M (128K X 8) Monolithic 32 PIN DIP (1 CS) |
| S128K8T-85 | 71M025-85 |  |  |
| S128K8T-100 | 71M025-100 |  |  |
| $\begin{aligned} & \text { MICRON } \\ & \text { TECHNOLOGY P/N } \end{aligned}$ | IDT P/N DIRECT EQUIVALENT | $\begin{array}{\|l\|} \hline \text { IDT P/N } \\ \text { SIMILAR } \\ \text { PART } \\ \hline \end{array}$ | MICRON TECHNOLOGY ORG/PACKAGE |
| MT5C1008-70 | 71M024-70 |  | $\begin{aligned} & \text { 1M (128K X 8) Monolithic } \\ & 32 \text { PIN DIP } \end{aligned}$ |
|  |  |  |  |
| MT4S1288-30 | 8M824S30C |  | $\begin{aligned} & 1 \text { MEG (128K X 8) JEDEC } \\ & 32 \text { PIN DIP } \end{aligned}$ |
| MT4S1288-35 | 8M824S35C |  |  |
| MT4S1288-45 | 8M824S45C |  |  |
| MT2S3216-30 | 8M612S30C |  | 512K (32K X 16) JEDEC 40 PIN DIP |
| MT2S3216-35 | 8M612S35C |  |  |
| MT2S3216-45 | 8M612S45C |  |  |
| MT4S6416-30 | 8M624S30C |  | $\begin{aligned} & 1 \text { MEG ( } 64 \mathrm{~K} \mathrm{X} \mathrm{16)} \mathrm{JEDEC} \\ & 40 \text { PIN DIP } \end{aligned}$ |
| MT4S6416-35 | 8M624S35C |  |  |
| MT4S6416-45 | 8M624S45C |  |  |
| MT8S1632-12 | 7MP4031B12Z |  | $\begin{aligned} & 512 \mathrm{~K}(16 \mathrm{~K} \times 32) \text { JEDEC } \\ & 64 \text { PIN ZIP } \end{aligned}$ |
| MT8S1632-15 | 7MP4031S15Z |  |  |
| MT8S1632-20 | 7MP4031S20Z |  |  |
| MT8S1632-25 | 7MP4031S25Z |  |  |
| MT8S1632-30 | 7MP4031S30Z |  |  |
| MT8S1632-35 | 7MP4031S35Z |  |  |
| MT8S1632-45 | 7MP4031S35Z |  |  |
| MT8S6432-15 | 7MP4036B15Z |  | 2 MEG (64K X 32) JEDEC 64 PIN ZIP |
| MT8S6432-20 | 7MP4036S20Z |  |  |
| MT8S6432-25 | 7MP4036S25Z |  |  |
| MT8S6432-30 | 7MP4036S25Z |  |  |
| MT8S6432-35 | 7MP4036S35Z |  |  |
| MT8S6432-45 | 7MP4036S35Z |  |  |


| MT4S12832-20 | 7MP4095S20Z |  | $\begin{aligned} & 4 \text { MEG (128K X 32) JEDEC } \\ & 64 \text { PIN ZIP } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| MT4S12832-25 | 7MP4095S25Z |  |  |
| MT4S12832-35 | 7MP4095S35Z |  |  |
| MT4S12832-45 | 7MP4095S45Z |  |  |
| MT8S25632-20 | 7MP4045S20Z |  | 8 MEG (256K X 32) JEDEC64 PIN ZIP |
| MT8S25632-25 | 7MP4045S25Z |  |  |
| MT8S25632-35 | 7MP4045S35Z |  |  |
| MT8S25632-45 | 7MP4045S45Z |  |  |
| MOSAIC P/N | IDT P/N DIRECT EQUIVALENT | IDT P/N SIMILAR PART | $\begin{aligned} & \text { MOSAIC } \\ & \text { ORG/PACKAGE } \end{aligned}$ |
| MSM8128S-70 | 71M024-70 |  | 1M (128K X 8) Monolithic 32 PIN DIP (2 CS) |
| MSM8128S-85 | 71M024-85 |  |  |
| MSM8128S-100 | 71M024-100 |  |  |
| MSM8128S-120 | 71M024-120 |  |  |
| MSM8128SX-70 | 71M025-70 |  | 1M (128K X 8) Monolithic 32 PIN DIP (1 CS) |
| MSM8128SX-85 | 71M025-85 |  |  |
| MSM8128SX-100 | 71M025-100 |  |  |
| MSM8128SX-120 | 71M025-120 |  |  |
| MS1256CS-25 |  | 7MP156, 7MC156 | $\begin{aligned} & 256 \mathrm{~K}(256 \mathrm{~K} \mathrm{X} 1) \\ & 25 \text { PIN SIP } \end{aligned}$ |
| MS1256CS-35 |  | 7MP156, 7MC156 |  |
| MS8128SLU-55 | 8M824S50C | 8M824SXXN, 8MP824 | $\begin{aligned} & 1 \text { MEG (128K X } 8) \\ & 32 \text { PIN DIP } \end{aligned}$ |
| MS8128SU-70 | 8M824S70C |  |  |
| MS8128SL-10 | 8M824S70C |  |  |
| MS8256RKL-10 |  | 7MP4034 | $\begin{aligned} & 2 \text { MEG (256K X } 8) \\ & 32 \text { PIN SIP } \\ & \hline \end{aligned}$ |
| MS8256RKL-12 |  | 7MP4034 |  |
| MS8512FKX-85 | 7M4048L85N |  | 4 MEG (512K X 8) JEDEC 32 PIN DIP |
| MS8512FKX-10 | 7M4048L100N |  |  |
| MS8512FKX-12 | 7M4048L120N |  |  |
| MS8512SCMB-85 | 7M4048S85CB |  | $\begin{aligned} & 4 \text { MEG (512K X 8) JEDEC } \\ & 32 \text { PIN DIP } \end{aligned}$ |
| MS8512SCMB-10 | $7 \mathrm{M} 4048 \mathrm{S100CB}$ |  |  |
| MS8512SCMB-12 | 7M4048S120CB |  |  |
| MS8512SC-25 | 7MB4048S25P |  | $\begin{aligned} & 4 \text { MEG (512K X 8) JEDEC } \\ & 32 \text { PIN DIP } \end{aligned}$ |
| MS8512SC-30 | 7MB4048S30P |  |  |
| MS8512SC-35 | 7MB4048S35P |  |  |
| MS8512SC-45 | 7MB4048S45P |  |  |
| MS8512SC-55 | 7MB4048S55P |  |  |
| MS8512SC-70 | 7M4048L70N |  |  |
| MS8512SCMB-30 | 7M4048S30CB |  | $\begin{aligned} & 4 \text { MEG (512K X 8) JEDEC } \\ & 32 \text { PIN DIP } \end{aligned}$ |
| MS8512SCMB-35 | 7M4048S35CB |  |  |
| MS8512SCMB-45 | 7M4048S45CB |  |  |
| MS8512SCMB-55 | 7M4048S50CB |  |  |
| MS8512SCMB-70 | 7M4048S70CB |  |  |
| MS8512RKX-10 | 7MP4008L100S | 7MP4058L100S | $\begin{aligned} & 4 \text { MEG (512K X } 8) \\ & 36 \text { PIN SIP } \end{aligned}$ |
| MS8512RKX-12 | 7MP4008L100S | 7MP4058L120S |  |
| MS8512RKX-15 | 7MP4008L100S | 7MP4058L120S |  |
| MS1664FKX-30 | 8M624S30C |  | 1 MEG (64K X 16) JEDEC40 PIN DIP |
| MS1664FKX-35 | 8M624S35C |  |  |
| MS1664FKX-45 | 8M624S45C |  |  |
| MS1664BCX-25 | 7M624S25C |  | 1 MEG (64K X 16) 40 PIN DIP |
| MS1664BCX-35 | 7M624S35C |  |  |
| MS1664BCXMB-25 | 7M624S25CB |  |  |
| MS1664BCXMB-35 | 7M624S35CB |  |  |
| MS3216RKX-12 | 7MP4031B12Z |  | $\begin{aligned} & 512 \mathrm{~K}(16 \mathrm{~K} \mathrm{X} \mathrm{32)} \mathrm{JEDEC} \\ & 64 \text { PIN ZIP } \end{aligned}$ |
| MS3216RKX-15 | 7MP4031S15Z |  |  |
| MS3216RKX-20 | 7MP4031S20Z |  |  |
| MS3216RKX-25 | 7MP4031S25Z |  |  |
| MS3216RKX-35 | 7MP4031S35Z |  |  |
| MS3216RKX-45 | 7MP4031S35Z |  |  |


| PUMA 2S1000 | 7M4003SXXCH |  | $\begin{aligned} & 1 \text { MEG (32K X 32) } \\ & 66 \text { PIN HIP } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| PUMA 2S4000 | 7M4013SXXCH |  | $4 \text { MEG (128K X 32) }$$66 \text { PIN HIP }$ |
|  |  |  |  |
| PUMA 2E1000 | 7M7004SXXCH |  | 1 MEG (32K X 32) EEPROM 66 PIN HIP |
|  |  |  |  |
| MS3264FKX-25 |  | 7MP4036S25Z | 2 MEG (64K X 32) 60 PIN DIP |
| MS3264FKX-35 | 7M4017S35C |  |  |
| MS3264FKX-45 | 7M4017S40C |  |  |
| MS3264FKX-55 | 7M4017S50C |  |  |
| MS3264RKX-15 | 7MP4036B15Z |  | $\begin{aligned} & 2 \text { MEG (64K X 32) JEDEC } \\ & 64 \text { PIN ZIP } \end{aligned}$ |
| MS3264RKX-20 | 7MP4036S20Z |  |  |
| MS3264RKX-25 | 7MP4036S25Z |  |  |
| MS3264RKX-35 | 7MP4036S35Z |  |  |
| MS3264RKX-20 | 7MP4036S45Z |  |  |
| MS32256FKX-25 | 7MB4067S25P |  | 8 MEG (256K X 32) 60 PIN DIP |
| MS32256FKX-30 | 7MB4067S30P |  |  |
| MS32256FKX-35 | 7MB4067S35P |  |  |
| MS32256FKX-45 | 7MB4067S45P |  |  |
| MS32256FKX-55 | 7MB4067S55P |  |  |
| MS32256RKX-20 | 7MP4045S20Z |  | 8 MEG (256K X 32) JEDEC 64 PIN ZIP |
| MS32256RKX-25 | 7MP4045S25Z |  |  |
| MS32256RKX-30 | 7MP4045S30Z |  |  |
| MS32256RKX-35 | 7MP4045S35Z |  |  |
| MS32256RKX-45 | 7MP4045S45Z |  |  |
| MS32256RKX-55 | 7MP4045S55Z |  |  |
| MOTOROLA P/N | IDT P/N DIRECT EQUIVALENT | IDT P/N SIMILAR PART | MOTOROLA ORG/PACKAGE |
| MCM32257-20 | 7MP4045S20 |  | $\begin{aligned} & 8 \text { MEG (256K X 32) JEDEC } \\ & 64 \text { PIN ZIP } \end{aligned}$ |
| MCM32257-25 | 7MP4045S25 |  |  |
| MCM3264-12 | 7MP4036B12 |  | 2 MEG (64K X 32) JEDEC 64 PiN ZIP |
| MCM3264-15 | 7MP4036B15 |  |  |
| MCM3264-20 | 7MP4036S20 |  |  |
| MCM8256-15 |  | 7MP4034S15Z | $\begin{aligned} & \text { 2 MEG (256K X 8) JEDEC } \\ & 60 \text { PIN ZIP } \end{aligned}$ |
| MCM8256-20 |  | 7MP4034S20Z |  |
| SMART MODULAR P/N | IDT P/N <br> DIRECT <br> EQUIVALENT | $\begin{array}{\|l\|} \hline \text { IDT P/N } \\ \text { SIMILAR } \\ \text { PART } \\ \hline \end{array}$ | SMART MODULAR ORG/PACKAGE |
| SM68512-85 | 7M4048L85N |  | 4 MEG (512K X 8) JEDEC 32 PIN DIP |
| SM68512-10 | 7M4048L100N |  |  |
| SM68512-12 | 7M4048L120N |  |  |
| SM232128-20 | 7MP4095S20Z |  | $\begin{aligned} & 4 \text { MEG (128K X 32) JEDEC } \\ & 64 \text { PIN ZIP } \end{aligned}$ |
| SM232128-25 | 7MP4095S25Z |  |  |
| SM232128-35 | 7MP4095S35Z |  |  |
| SM232256-20 | 7MP4045S20Z |  | $\begin{aligned} & 8 \text { MEG (256K X 32) JEDEC } \\ & 64 \text { PIN ZIP } \end{aligned}$ |
| SM232256-25 | 7MP4045S25Z |  |  |
| SM232256-35 | 7MP4045S35Z |  |  |
| SM332256-20 | 7MP4045S20M |  | 8 MEG (256K X 32) JEDEC64 PIN ZIP |
| SM332256-25 | 7MP4045S25M |  |  |
| SM332256-35 | 7MP4045S35M |  |  |

## TECHNOLOGY AND CAPABILITIES

OUALTTY AND BELIABULTY

PACKAGE DIAGRAM OUTLINES

FITO PRODUCTS

SPECMAMTY MEMOHY PRODUCTS

SUBSYSTEMS PRODUCTS

## IDT...LEADING THE CMOS FUTURE

A major revolution is taking place in the semiconductor industry today. A new technology is rapidly displacing older NMOS and bipolar technologies as the workhorse of the '80s andbeyond. Thattechnology is high-speed CMOS. Integrated Device Technology, a company totally predicated on and dedicated to implementing high-performance CMOS products, is on the leading edge of this dramatic change.

Beginning with the introduction of the industry's fastest CMOS $2 \mathrm{~K} \times 8$ static RAM, IDT has grown into a company with múltiple divisions producing a wide range of high-speed CMOS circuits that are, in almost every case, the fastest available. These advanced products are produced with IDT's proprietary CEMOS $^{\text {M }}$ technology, a twin-well, dry-etched, stepper-aligned process utilizing progressively smaller dimensions.

From inception, IDT's product strategy has been to apply the advantages of its extremely fast CEMOS technology to produce the integrated circuit elements required to implement high-performance digital systems. IDT's goal is to provide the circuits necessary to create systems which are far superior to previous generations in performance, reliability, cost, weight, and size. Many of the company's innovative product designs offer higher levels of integration, advanced architectures, higher density packaging and system enhancement features that are establishing tomorrow's industry standards. The company is committed to providing its customers with an everexpandingseries of these high-speed, lower-power IC solutions to system design needs.

IDT's commitment, however, extends beyond state-of-theart technology and advanced products to providing the highest
level of customer service and satisfaction in the industry. Manufacturing products to exacting quality standards that provide excellent, long-term reliability is given the same level of importance and priority as device performance. IDT is also dedicated to delivering these high-quality advanced products on time. The company would like to be known not only for its technological capabilities, but also for providing its customers with quick, responsive, and courteous service.

IDT's product families are available in both commercial and military grades. As abonus, commercial customers obtain the benefits of military processing disciplines, established to meet or exceed the stringent criteria of the applicable military specifications.

IDT is the leading U.S. supplier of high-speed CMOS circuits. The company's high-performance fast SRAM , FCT logic, high-density modules, FIFOs, multi-port memories, BiCEMOS ${ }^{\text {TM }}$ ECL I/O memories, RISC SubSystems, and the 32- and 64-bit RISC microprocessor families complement each other to provide high-speed CMOS solutions for a wide range of applications and systems.

Dedicated to maintaining its leadership position as a state-of-the-art IC manufacturer, IDT will continue to focus on maintaining its technology edge as well as developing a broader range of innovative products. New products and speed enhancements are continuously being added to each of the existing product families, and additional product families are being introduced. Contact your IDT field representative or factory marketing engineer for information on the most current productofferings. Ifyou're building state-of-the-art equipment, IDT wants to help you solve your design problems.

## IDT MILITARY AND DESC-SMD PROGRAM

IDT is a leading supplier of military, high-speed CMOS circuits. The company's high-performance Static RAMs, FCT Logic Family, Complex Logic (CLP), FIFOs, Specialty Memories (SMP), ECL I/O BiCMOS Memories, 32 -bit RISC Microprocessor, RISC Subsystems and high-density Subsystems Modules product lines complement each other to provide high-speed CMOS solutions to a wide range of military applications and systems. Most of these product lines offer Class B products which are fully compliant to the latest revision of MIL-STD-883, Paragraph 1.2.1. In addition, IDT offers Radiation Tolerant (RT), aswell as Radiation Enhanced (RE), products.

IDT has an active program with the Defense Electronic Supply Center (DESC) to list all of IDT's military compliant
devices on Standard Military Drawings (SMD). The SMD program allows standardization of militarized products and reduction of the proliferation of non-standard source control drawings. This program will go far toward reducing the need for each defense contractor to make separate specification control drawings for purchased parts. IDT plans to have SMDs for many of its product offerings. Presently, IDT has 88 devices which are listed or pending listing. The devices are from IDT's SRAM, FCT Logic family, Complex Logic (CLP), FIFOs and Specialty Memories (SMP) product families. IDT expects to add another 20 devices to the SMD program in the near future. Users should contact either IDT or DESC for current status of products in the SMD program.

| SMD |  | SMD |  | SMD |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SRAM | IDT | LOGIC | IDT | CLP | IDT |
| 84036/E | 6116 | 5962-87630/B | 54FCT244/A | 5962-87708/A | 39C10B \& C |
| 5962-88740 | 6116LA | 5962-87629/C | 54FCT245/A | 5962-88533/A | 49C460A |
| 84132/B | 6167 | 5962-86862/B | 54FCT299/A | 5962-88613/A | 39C60A |
| 5962-86015/A | 7187 | 5962-87644/A | 54FCT373/A | 5962-88643/A | $49 \mathrm{C410}$ |
| 5962-86859 | 6198/7198/7188 | 5962-87628/C | 54FCT374/A | 5962-88743/A | 75C48S |
| 5962-86705/D | 6168 | 5962-87627/B | 54FCT377/A | 5962-89517 | 49C402/A |
| 5962-85525/B | 7164 | 5962-87654/A | 54FCT138/A | 5962-86893 | 7216 L |
| 5962-88552/В | 71256L | 5962-87655/A | 54FCT240/A | 5962-87686 | 7217L |
| 5962-88662/A | $71256 S$ | 5962-87656/A | 54FCT273/A | 5962-88733/A | 7210 |
| 5962-88611/A | 71682L | 5962-89533 | 54FCT861A/B |  |  |
| 5962-88681/A | 71258 S | 5962-89506 | 54FCT827A/B |  |  |
| 5962-88545 | 71258L | 5962-88575 | 54FCT841A/B |  |  |
| 5962-89891 | 7198 | 5962-88608 | 54FCT821A/B |  |  |
| 5962-89892 | 6198 | 5962-88543/A | 54FCT521/A |  |  |
| 5962-89690 | 6116 | 5962-88640/A | 54FCT161/A |  |  |
| 5962-38294/B | 7164 | 5962-88639/A | 54FCT573/A |  |  |
| 5962-89692 | 7188 | 5962-88656 | 54FCT823A/B |  |  |
| 5962-89712 | 71982 | 5962-88657/A | 54FCT163/A |  |  |
|  |  | 5962-88674 | 54FCT825A/B |  |  |
| SMP | IDT | 5962-88661 | 54FCT863A/B |  |  |
|  |  | 5962-88736/A | 29FCT520AB |  |  |
| 5962-86875/B | 7130/7140 | 5962-88775 | 54FCT646 |  |  |
| 5962-87002/C | 7132/7142 | 5962-89508 | 54FCT139/A |  |  |
| 5962-88610/A | 7133S/7143S | 5962-89665 | 54FCT824AB |  |  |
| 5962-88665/A | 7133L7143L | 5962-88651 | 54FCT533/A |  |  |
|  |  | 5962-88652 | 54FCT182/A |  |  |
| FIFO | IDT | 5962-88653 | 54FCT645AB |  |  |
|  |  | 5962-88654 | 54FCT640AB |  |  |
| 5962-87531 | 7201LA | 5962-88655 | 54FCT534/A |  |  |
| 5962-86846/A | 72404 | 5962-89767 | 54FCT540/A |  |  |
| 5962-88669 | 7203S | 5962-89766 | 54FCT541/A |  |  |
| 5962-89568 | 7204L | 5962-89733/A | 54FCT191/A |  |  |
| 5962-89536 | 7202L | 5962-89732 | 54FCT241/A |  |  |
| 5962-89863 | 7201S | 5962-89652 | 54FCT399/A |  |  |
| 5962-89523 | 72403L | 5962-89513 | 54FCT574/A |  |  |
| 5962-89666 | 7200L | 5962-89731 | 54FCT833A/B |  |  |
| 5962-89942 | 72103L | 5962-88675 | 54FCT845AB |  |  |
| 5962-89943 | 72104L | 5962-89730 | 54FCT543/A |  |  |
| 5962-89567 | 7203L |  |  |  |  |

2509 tbl 01

## RADIATION HARDENED TECHNOLOGY

IDT manufactures and supplies radiationhardened products for military/aerospace applications. Utilizingspecial processing and starting materials, IDT's radiation hardened devices survive in hostile radiation environments. In Total Dose, Dose Rate, and environments where single event upset is of concern, IDT products are designed to continue functioning without loss of performance. IDT can supply all its products on these processes. Total Dose radiationtesting is performed in-house
on an ARACOR X-Ray system. External facilities are utilized for device research on gamma cell, LINAC and other radiation equipment. IDT has an on-going research and development program for improving radiation handling capabilities (See "IDT Radiation Tolerant/Enhanced Products for Radiation Environments" in Section 3) of IDT products/processes.

## IDT LEADING EDGE CEMOS TECHNOLOGY

## HIGH-PERFORMANCE CEMOS

From IDT's beginnings in 1980, it has had a belief in and a commitment to CMOS. The company developed a highperformance version of CMOS, called enhanced CMOS (CEMOS), that allows the design and manufacture of leadingedge components. It incorporates the best characteristics of traditional CMOS, including low power, high noise immunity
and wide operating temperature range; it also achieves speed and output drive equal or superior to bipolar Schottky TTL. The last decade has seen development and production of four "generations" of IDT's CEMOS technology with process improvements which have reduced IDT's electrical effective (Leff) gate lengths by more than 50 percent from 1.3 microns (millionths of a meter) in 1981 to 0.6 microns in 1989.

|  | CEMOS I | CEMOS II |  | C | CEMOS III | CEMOS V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Calendar Year | 1981 | 1983 | 1985 | 1987 | 1989 | CEMOS VI |
| Drawn <br> Feature Size | $2.5 \mu$ | $1.7 \mu$ | $1.3 \mu$ | $1.2 \mu$ | $1.0 \mu$ | $0.8 \mu$ |
| Leff | $1.3 \mu$ | $1.1 \mu$ | $0.9 \mu$ | $0.8 \mu$ | $0.6 \mu$ | $0.45 \mu$ |
| Basic <br> Proces <br> Enhancements | Dual-well, <br> Wet Etch, <br> Projection <br> Aligned | Dry Etch, <br> Stepper | Shrink, <br> Spacer | Silicide, <br> BPSG, <br> BiCEMOS I | BiCEMOS II | BiCEMOS III |

2514 drw 01
CEMOS IV a CEMOS III - scaled process optimized for high-speed logic.
Flgure 1.

Continual advancement of CEMOS technology alliows IDT to implement progressively higher levels of integration and achieve increasingly faster speeds maintaining the company's established position as the leader in high-speed CMOS integrated circuits. In addition, the fundamental process technology has been extended to add bipolar elements to the CEMOS platiorm. IDT's BiCEMOS process combines the ultra-high speeds of bipolar devices with the lower power and cost of CMOS, allowing us to build even faster components than straight CMOS at a slightly higher cost.


SEM photos (miniaturization)
Figure 2. Fifteen-Hundred-Power Magnlification Scanning Electron Microscope (SEM) Photos of the Four Generations of IDTs CEMOS Technology


2514 drw 03
Figure 3. IDT CEMOS Device Cross Section

## ALPHA PARTICLES

Random alpha particles can cause memory cells to temporarily lose their contents or suffer a "soft error." Traveling with high energy levels, alpha particles penetrate deep into an integrated chip. As they burrow into the silicon, they leave a trail of free electron-hole pairs in their wake.

The cause of alpha particles is well documented and understood in the industry. IDT has considered various techniques to protect the cells from this hazardous occurrence. These techniques include dual-well structures (Figures 3 and 4) and a polymeric compound for die coating. Presently, a polymeric compound is used in many of IDT'sSRAMs; however, the specific techniques used may vary and change from one device generation to the next as the industry and IDT improve the alpha particle protection technology.

## LATCHUP IMMUNITY

A combination of careful design layout, selective use of guard rings and proprietary techniques have resulted in virtual elimination of latchup problems often associated with older CMOS processes (Figure 5). The use of NPN and N-channel I/O devices eliminates hole injection latchup. Double guard ring structures are utilized on all input and output circuits to absorb injected electrons. These effectively cut off the current paths into the internal circuits to essentially isolate $1 / O$ circuits. Compared to older CMOS processes which exhibit latchup characteristics with trigger currents from $10-20 \mathrm{~mA}$, IDT products inhibit latchup at trigger currents substantially greater than this.


Figure 4. IDT CEMOS Built-In High Alpha Particle Immunity


Figure 5. IDT CEMOS Latchup Suppression

## SURFACE MOUNT TECHNOLOGY

## AND IDT'S MODULE PRODUCTS

Requirements for circuit area reduction, utilizing the most efficient and compact component placement possible and the needs of production manufacturing for electronics assemblies are the driving forces behind the advancement of circuit-board assembly technologies. These needs are closely associated with the advances being made in surface mount devices (SMD) and surface mount technology (SMT) itself. Yet, there are two major issues with SMT in production manufacturing of electronic assemblies: high capital expenditures and complexity of testing.

The capital expenditure required to convert to efficient production using SMT is still too high for the majority of electronics companies, regardless of the $20-60 \%$ increase in the board densities which SMT can bring. Because of this high barrier to entry, we will continue to see a large market segment [large even compared to the exploding SMT market] using traditional through-hole packages (i.e. DIPs, PGAs, etc) and assembly techniques. How can these types of companies take advantage of SMD and SMT? Let someone else, such as IDT, do it for them by investing time and money in SMT and then in return offer through-hole products utilizing SMT processes. Products which fit this description are multi-chip modules, consisting of SMT assembled SMDs on a throughhole type substrate. Modules enable companies to enjoy SMT density advantages and traditional package options without the expensive startup costs required to do SMT in-house.

Although subcontracting this type of work to an assembly house is an alternative, there still is the other issue of testing, an area where many contract assembly operations fall short of IDT's capability and experience. Prerequisites for adequate module testing sophisticated high performance parametric testers, customized test fixtures, and most importantly the experience to tests today's complex electronic devices. Companies can therefore take advantage of IDT's experience in testing and manufacturing high performance CMOS multi-chip modules.

At IDT, SMD components are electrically tested, environmentally screened, and performance selected for each IDT module. All modules are $100 \%$ tested as if they are a separate functional component and are guaranteed to meet all specified parameters at the module output without the customer having to understand the modules' internal workings.

Other added benefits companies get by using IDT's CMOS module products are:

1) a wide variety of high performance, through-hole products utilizing SMD packaged components,
2) fast speeds compared with NMOS based products,
3) low power consumption compared with bipolar technologies, and
4) low cost manufacturability compared with GaAs based products.

IDT has recognized the problems of SMT and began offering CMOS modules as part of its standard product portfolio. IDT modules combine the advantages of:

1) the low power characteristics of IDT's CEMOS ${ }^{m}$ and BiCEMOS" products,
2) the density advantages of first class SMD components including those from IDT's components divisions, and
3) experience in system level design, manufacturing, and testing with its own in-house SMT operation.

IDT currently has two divisions (Subsystems and RISC Subsystems) dedicated to the development of module products ranging from simple memory modules to complex VME sized application specific modules to full system level CPU boards. These modules have surface mount devices assembled on both sides of either a multi-layer glass filled epoxy (FR-4) or a multi-layer co-fired ceramic șubstrate. Assembled modules come available in industry standard through-hole packages and other space-saving module packages. Industry proven vapor-phase or IR reflow techniques are used to solder the SMDs to the substrate during the assembly process. Because of our affiliation with IDT's experienced semiconductor manufacturing divisions, we thoroughly understand and therefore test all modules to the applicable datasheet specifications and customer requirements.

Thus, IDT is able to offer today's electronic design engineers a unique solution for their "need-more-for-less" problem.modules. These high speed, high performance products offer the density advantages of SMD and SMT, the added benefit of low power CMOS technology, and throughhole packaged electronics without the high cost of doing it inhouse.

## STATE-OF-THE-ART FACILITIES AND CAPABILITIES

Integrated Device Technology is headquartered in Santa Clara, California-the heart of "Silicon Valley." The company's operations are housed in six facilities totaling over 500,000 square feet. These facilities house all aspects of business from research and development to design, wafer fabrication, assembly, environmental screening, test, and administration. In-house capabilities include scanning electron microscope (SEM) evaluation, particle impact noise detection (PIND), plastic and hermetic packaging, military and commercial testing, burn-in, life test, and a full complement of environmental screening equipment.

The over-200,000-square-foot corporate ineadquarters campus is composed of three buildings. The largest facility on this site is a 100,000 square foot, two-building complex. The first building, a 60,000-square-foot facility, is dedicated to the Standard Logic and RISC Microprocessor product lines; as well as hermetic and plastic package assembly, logic products' test, burn-in, mark, QA, and a reliability/failure analysis lab.

IDT's Packaging and Assembly Process Development teams are located here. To keep pace with the development of new products and to enhance the IDT philosophy of "innovation," these teams have ultra-modern, integrated and correspondingly sophisticated equipment and environments at their disposal. All manufacturing is completed in dedicated clean room areas (Class 10 K minimum), with all preseal operations accomplished under Class 100 laminar flow hoods.

Development of assembly materials, processes and equipment is accomplished under a fully operational production environment to ensure reliability and repeatable product. The Hermetic Manufacturing and Process Development team is currently producing custom products to the strict requirements of MIL-STD-883. The fully automated plastic facility iscurrently producing high volumes of USA-manufactured product, while developing state-of-the-artsurfac-mount technology patterned after MIL-STD-883.

The second building of the complex housessales, marketing, finance, MIS, and Northwest Area Sales.

The RISC Subsystems Division is located across from the two-building complex in a 50,000-square-foot facility. Also located at this facility are Quality Assurance and wafer fabrication services. Administrative services, , Human Resources, International Planning, Shipping and Receiving departments are also housed in this facility.

IDT's largest and newest facility, opened in 1990 in San

Jose, California, is a multi-purpose 150,000-square-foot, ultramodern technology development center. This facility houses a 25,000 square foot, combined Class 1 (a maximum of one particle-per-cubic-foot of 0.2 micron or larger), sub-half-micron R\&D fabrication facility and a wafer fabrication area. This fab supports both production volumes of IDT products, including some next-generation SRAMs, and the R\&D efforts of the technology development staff. Technology development efforts targeted for the center include advanced silicon processing and wafer fabrication techniques. A test area to support both production and research is located on-site. The building is also the home of the FIFO, ECL, and Subsystems product lines.

IDT's second largest facility is locatedin Salinas, California, about an hour south of Santa Clara. This 95,000-square-foot facility, located on 14 acres, houses the Static RAM Division and Specialty Memory product line. Constructed in 1985, this facility contains an ultra-modern 25,000-square-foot highvolume wafer fabrication area measured at Class 2-to-3 (a maximum of 2 to 3 particles-per-cubic-foot of 0.2 micron or larger) clean room conditions. Careful design and construction of this fabrication area created a clean room environment far beyond the 1985 average for U.S. fab areas. This made possible the production of large volumes of high-density submicron geometry, faststatic RAMs. This facility also houses shipping areas for IDT's leadership family of CMOS static RAMs. This site can expand to accommodate a $250,000-$ square-foot complex.

To extend our capabilities while maintaining strict control of our processes, IDT has an operational Assembly and Test facility located in Penang, Malaysia. This facility assembles product to U.S. standards, with all assemblies done under laminar flow conditions (Class 100) until the silicon is encased in its final packaging. All products in this facility are manufactured to the quality control requirements of MIL-STD883.

All of IDT's facilities are aimed at increasing our manufacturing productivity to supply ever-larger volumes of high-performance, cost-effective, leadership CMOS products.

## SUPERIOR QUALITY AND RELIABILITY

Maintaining the highest standards of quality in the industry on all products is the basis of Integrated Device Technology's manufacturing systems and procedures. From inception, quality and reliability are built into all of IDT's products. Quality is "designed in" at every stage of manufacturing - as opposed to being "tested-in" later - in order to ensure impeccable performance.

Dedicated commitment to fine workmanship, along with development of rigid controls throughout wafer fab, device assembly and electrical test, create inherently reliable products. Incoming materials are subjected to careful inspections. Quality monitors, or inspections, are performed throughout the manufacturing flow.

IDT military grade monolithic hermetic products are designed to meet or exceed the demanding Class B reliability levels of MIL-STD-883 and MIL-M-38510, as defined by Paragraph 1.2.1 of MIL-STD-883.

Product flow and test procedures for all monolithic hermetic military grade products are in accordance with the latest revision and notice of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with tight controls and inspections to ensure that products meet the requirements for $100 \%$ screening. Routine quality conformance lot testing is performed as defined in MIL-STD883, Methods 5004 and 5005.

For IDT module products, screening of the fully assembled substrates is performed, in addition to the monolithic level screening, to assure package integrity and mechanical
reliability. All modules receive 100\% electrical tests (DC, functional and dynamic switching) to ensure compliance with the "subsystem" specifications.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that commercial, industrial and military gradeproducts consistently meet customer requirements for quality, reliability and performance.

## SPECIAL PROGRAMS

Class S. IDT also has all manufacturing, screening and test capabilities in-house (except X-ray and some Group D tests) to perform complete Class S processing per MIL-STD883 on all IDT products and has supplied Class S products on several programs.

Radiation Hardened. IDT has developed and supplied several levels of radiation hardened products for military/ aerospace applications to perform at various levels of dose rate, total dose, single event upset (SEU), upset and latchup. IDT products maintain nearly their same high-performance levels built to these special process requirements. The company has in-house radiation testing capability used both in process development and testing of deliverable product. IDT also has a separate group within the company dedicated to supplying products for radiation hardened applications and to continue research and development of process and products to further improve radiation hardening capabilities.

# GENERAL INFOPMATION 

## TECHNOLOCY AND CAPABLITIES

## QUALITY AND RELIABILITY

PACKACEDAORAM OUTLINES

FHO PRODNOTS

SPECIALTY MEMORY PRODUTR

SUBSYSTEMS PRODUCTS
.

## QSP-QUALITY, SERVICE AND PERFORMANCE

Quality from the beginning, is the foundation for IDT's commitment to supply consistently high-quality products to our customers. IDT's quality commitment is embodied in its all pervasive Continuous Quality Improvement (CQI) process. Everyone who influences the quality of the product-from the designer to the shipping clerk-is committed to constantly improving the quality of their actions.

## IDT QUALITY PHILOSOPHY

"To make quantitative constant improvement in the quality of our actions that result in the supply of leadership products in conformance to the requirements of our customers."

## IDT's ASSURANCE STRATEGY FOR CQI

Measurable standards are essential to the success of CQI. All the processes contributing to the final quality of the product need to be monitored, measured and improved upon through the use of statistical tools.

PRODUCT FLOW


Our customers receive the benefit of our optimized systems. Installed to enhance quality and reliability, these systems provide accurate and timely reporting on the effectiveness of manufacturing controls and the reliability and quality performance of IDT products and services.

SERVICE FLOW


These systems and controls concentrate on CQIby focusing on the following key elements:

## Statistical Techniques

Usingstatistical techniques, including Statistical Process Control (SPC) to determine whether the product/ processes are under control.

## Standardization

Implementing policies, procedures and measurement techniques that are common across different operational areas.

## Documentation

Documenting and training in policies, procedures, measurement techniques and updating through characterization/ capability studies.

## Productivity Improvement

Using constant improvement teams made up from employees at all levels of the organization.

## Leadership

Focusing on quality as a key business parameter and strategic strength.

## Total Employee Participation

Incorporating the CQI process into the IDT Corporate Culture.

## Customer Service

Supporting the customer, as a partner, through performance review and pro-active problem solving.

## People Excellence

Committing to growing, motivating and retaining people throughtraining, goal setting, performance measurement and review.

## PRODUCT FLOW

Product quality starts here. IDT has mechanisms and procedures in place that monitor and control the quality of our development activities. From the calibration of design capture libraries through process technology and product characterization that establish whether the performance, ratings and reliability criteria have been met. This includes failure analysis of parts that will improve the prototype product.

At the pre-productionstage once againin-housequalification tests assure the quality and reliability of the product. All specifications and manufacturing flows are established and personnel trainedbefore the product is placed into production.

## Manufacturing

To accomplish CQI during the manufacturing stage, control items are determined for major manufacturing conditions. Data is gathered and statistical techniques are used to control specific manufacturing processes that affect the quality of the product.

In-process and final inspections are fed back to earlier processes to improve product quality. All product is burnedin (where applicable) before $100 \%$ inspection of electrical characteristics takes place.

Products which pass final inspection are then subject to Quality Assurance and Reliability Tests. This data is used to improve manufacturing processes and provide reliability predictions of field applications.

## Inventory and Shipping

Controls in shipping focus on ensuring parts are identified and packaged correctly. Care is also taken to see that the correct paperwork is present and the product being shipped was processed correctly.

## SERVICE FLOW

Quality not only applies to the product but to the quality -of -service we give our customers. Services is also constantly monitored for improvement.

## Order Procedures

Checks are made at the order entry stage to ensure the correct processing of the Customer'sproduct. Afterverification and data entry the Acknowledgements (sent to Customers) are again checked to ensure details are correct. As part of the CQl process, the results of these verifications are analyzed using statistical techniques and corrective actions are taken.

## Production Control

Production Control (P.C.) is responsible for the flow and logistics of material as it moves through the manufacturing processes. The quality of the actions taken by P.C. greatly impinges on the quality of service the customer receives. Because many of our customers have implemented Just-inTime (JIT) manufacturing practices, IDT as a supplier alsohas to adopt these same disciplines. As a result, employees receive extensive training and the performance level of key actions are kept under constant review. These key actions include:

Quotation response and accuracy.
Scheduling response and accuracy.
Response and accuracy of Expedites.
Inventory, management, and effectiveness.
On time delivery.

## Customer Support

IDT has a worldwide network of sales offices and Technical Development Centers. These provide local customer support on business transactions, and in addition, support customers on applications information, technical services, benchmarking of hardware solutions, and demonstration of various Development Workstations.

The key to CQI is the timely resolution of defects and implementation of the corrective actions. This is no more important than when product failures are found by a customer. When failures are found at the customer's incoming inspection, in the production line, or the field application, the Division Quality Assurance group is the focal point for the investigation of the cause of failure and implementation of the corrective action. IDT constantly improves the level of support we give our customers by monitoring the response time to customers that have detected a product failure. Providing the customer with an analysis of the failure, including corrective actions and the statistical analysis of defects, brings CQI full circle-full support of our customers and their designs with high-quality products.

## SUMMARY

In 1990, IDT made the commitment to "Leadership through Quality, Service, and Performance Products".

We believe by following that credo IDT and our cusotmers will be successful in the coming decade. With the implementation of the CQI strategy within the company, we will satisfy our goal...
"Leadership through Quality, Service and Performance Products".

## IDT QUALITY CONFORMANCE PROGRAM

## A COMMITMENT TO QUALITY

Integrated Device Technology's monolithic assembly products are designed, manufactured and tested in accordance with the strict controls and procedures required by Military Standards. The documentation, design and manufacturing criteria of the Quality and Reliability Assurance Program were developed and are being maintained to the most current revisions of MIL-38510 as defined by paragraph 1.2.1 of MIL-STD-883 and MIL-STD-883 requirements.

Product flow and test procedures for all Class B monolithic hermetic Military Grade microcircuits are in full compliance with paragraph 1.2.1 of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with stringent controls and inspections to ensure that products meet the requirements for $100 \%$ screening and quality conformancetests as definedin MLL-STD-883, Methods 5004 and 5005.

Product flow and test procedures for all plastic and commercial hermeticproducts are in accordance with industry practices for producing highly reliable microcircuits to ensure that products meet the IDT requirements for $100 \%$ screening and quality conformance tests.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that our products consistently meet customer requirements for quality, reliability and performance.

## SUMMARY

## Monolithic Hermetic Package Processing Flow ${ }^{(1)}$

Refer to the Monolithic Hermetic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

1. Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned afterFederal Standard 209, Clean Room and Workstation Requirements. Allcritical workstations are maintained at Class 100 levels or better.

Wafers from each wafer fabrication area are subjected toScanning Electron Microscopeanalysis on a periodic basis.
2. Die Visual Inspection: Wafers are cut and separated and the individual die are $100 \%$ visually inspected to strict IDT-defined internal criteria.
3. Die Shear Monitor: To ensure die attach integrity, product samples are routinely subjected to a shear strength test per Method 2019.
4. Wire Bond Monitor: Product samples are routinely subjectedtoastrength testperMethod2011, Condition D , to ensure the integrity of the lead bond process.
5. Pre-Cap Visual: Before the completed package is sealed, $100 \%$ of the product is visually inspected to Method 2010, Condition B criteria.
6. Environmental Conditioning: $100 \%$ of the sealed product is subjected to environmental stress tests. These thermal and mechanical tests are designed to eliminate units with marginal seal, die attach or lead bond integrity.
7. Hermetic Testing: $100 \%$ of the hermetic packages are subjected to fine and gross leak seal tests to eliminate marginally sealed units or units whose seals may have become defective as a result of environmental conditioning tests.
8. Pre-Burn-In Electrical Test: Each product is $100 \%$ electrically tested at an ambienttemperature of $+25^{\circ} \mathrm{C}$ to IDT data sheet or the customer specification.
9. Burn-In: $100 \%$ of the Military Grade product is burned-in under dynamic electrical conditions to the time and temperature requirements of Method 1015, Condition D. Except for the time, Commercial Grade product is burned-in as applicable to the same conditions as Military Grade devices.
10. Post-Burn-In Electrical: After burn-in, $100 \%$ of the Class B Military Grade product is electrically tested to IDT data sheet or customer specifications over the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range. Commercial Grade products are sample tested to the applicable temperature extremes.
11. Mark: All product is marked with product type and lot code identifiers. MIL-STD-883 compliant Military Grade products are identified with the required compliant code letter.
12. Quality Conformance Tests: Samples of the Military Grade product which have been processed to the $100 \%$ screening tests of Method 5004 are routinely subjected to the quality conformance requirements of Method 5005.

## SUMMARY

## Monolithic Plastic Package Processing Flow

Refer to the Monolithic Plastic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

1. Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned afterFederal Standard 209, Clean Room and Workstation Requirements. All criticalworkstations are maintained at Class 100 levels or better.

Topside silicon nitride passivation is all applied to all wafers for better moisture barrier characteristics.

Wafers from each wafer fabrication area are subjected to Scanning Electron Microscope analysis on aperiodic basis.
2. Die Visual Inspection: Wafers are $100 \%$ visually inspected to strict IDT defined internal criteria.
3. Die Push Test: To ensure die attach integrity, product samples are routinely subjected to die push tests, patterned after MIL-STD-883, Method 2019.
4. Wire Bond Monitor: Product samples are routinely subjected to wire bond pull and ball shear tests to ensure the integrity of the wire bond process, patterned after MIL-STD-883, Method 2011, Condition D.
5. Pre-Cap Visual: Before encapsulation, all product lots are visually inspected (using LTPD 5 sampling plan) to criteria patterned after MIL-STD-883, Method 2010, Condition B.
6. Post Mold Cure: Plastic encapsulated devices are baked to ensure an optimum polymerization of the epoxy mold compound so as to enhance moisture resistance characteristics.
7. Pre-Burn-In Electrical: Each product is $100 \%$ electrically tested at an ambient temperature of $+25^{\circ} \mathrm{C}$ to IDT data sheet or the customer specification.
8. Burn-In: Except for MSI Logic family devices where it may be obtained as an option, all Commercial Grade plastic package products are burned-in for 16 hours at $+125^{\circ} \mathrm{C}$ minimum (or equivalent), utilizing the same burn-in conditions as the Military Grade product.
9. Post-Burn-In Electrical: After burn-in, $100 \%$ of the plastic product is electrically tested to IDT data sheet or customer specifications at the maximum temperature extreme. The minimum temperature extreme is tested periodically on an audit basis.
10. Mark: All product is marked with product type and lot code identifiers. Products are identified with the assembly and test locations.
11. Quality Conformance Inspection: Samples of the plastic product which have been processed to the $100 \%$ screening requirements are subjected to the Periodic Quality Conformance Inspection Program. Where indicated, the test methods are patterned after MIL-STD-883 criteria.

TABLE 1
This table defines the device class screening procedures for IDT's high reliability products in conformance with ML-STD-883C.

## Monolithic Hermetic Package Final Processing Flow

|  | CLASS-S |  | CLASS-B |  | CLASS-C ${ }^{(1)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPERATION | TEST METHOD | RQMT | TEST METHOD | RQMT | TEST METHOD | RQMT |
| BURN-IN | 1015 Cond. D. 240 Hrs @ $125^{\circ} \mathrm{C}$ or equivalent | 100\% | 1015 Cond. D. 160 Hrs @ $125^{\circ} \mathrm{C}$ min or equivalent | 100\% | Per applicable device specification | 100\% |
| POST BURN-IN ELECTRICAL: Static (DC), Functional and Switching (AC) | Per applicable device specification $+25,-55$ and $125^{\circ} \mathrm{C}$ | 100\% | Per applicable device specification $+25,-55$ and $125^{\circ} \mathrm{C}$ | 100\% | Per applicable ${ }^{(2)}$ device specification | 100\% |
| Group A ELECTRICAL: Static (DC), Functional and Switching (AC) | Per applicable device specification and 5005 | Sample | Per applicable device specification and 5005 | Sample | Per applicable ${ }^{(2)}$ device specification | Sample |
| MARK/LEAD STRAIGHTENING | IDT Spec | 100\% | IDT Spec | 100\% | IDT Spec | 100\% |
| FINAL ELECTRICAL TEST | Per applicable device specification $+25^{\circ} \mathrm{C}$ | 100\% | Per applicable device specification $+25^{\circ} \mathrm{C}$ | 100\% | Per applicable device specification $+25^{\circ} \mathrm{C}$ | 100\% |
| FINAL VISUAL/PACK | IDT Spec | 100\% | IDT Spec | 100\% | IDT Spec | 100\% |
| QUALITY CONFORMANCE INSPECTION | 5005 Group B, C, D. | Sample | 5005 Group B,C,D. | Sample | IDT Spec | Sample |
| QUALITY SHIPPING INSPECTION (Visua/Plant Clearance) | IDT Spec | 100\% | IDT Spec | 100\% | IDT Spec | 100\% |

## NOTES:

1. Class-C = IDT commercial spec. for hermetic and plastic packages
2. Typical $0^{\circ} \mathrm{C}, 70^{\circ} \mathrm{C}$, Extended $-55^{\circ} \mathrm{C}+125^{\circ} \mathrm{C}$

## RADIATION TOLERANT/ENHANCED/HARDENED PRODUCTS FOR RADIATION ENVIRONMENTS

## INTRODUCTION

The need for high-performance CMOS integrated circuits in military and space systems is more critical today than ever before. The low power dissipation that is achieved using CMOS technology, along with the high complexity and density levels, makes CMOS the nearly ideal component for all types of applications.

Systems designed for military or space applications are intended for environments where high levels of radiation may be encountered. The implication of a device failure within a military or space system clearly is critical. IDT has made a significant contribution toward providing reliable radiationtolerant systems by offering integrated circuits with enhanced radiation tolerance. Radiation environments, IDT process enhancements and device tolerance levels achieved are described below.

## THE RADIATION ENVIRONMENT

There are four different types of radiation environments that are of concern to builders of military and space systems. These environments and their effects on the device operation, summarized in Figure 1, are as follows:

Total Dose Accumulation refers to the total amount of accumulated gamma rays experienced by the devices in the system, and is measured in RADS (SI) for radiation units experienced at the silicon level. The physical effect of gamma rays on semiconductor devices is to cause threshold shifts (Vt shifts) of both the active transistors as well as the parasitic field transistors. Threshold voltages decrease as total dose is accumulated; at some point, the device will begin to exhibit parametric failures as the input/output and supply currents increase. At higher radiation accumulation levels, functional failures occur. In memory circuits, however, functional failures due to memory cell failure often occur first.

Burst Radiation or Dose Rate refers to the amount of radiation, usually photons or electrons, experienced by the devices in the system due to a pulse event, and is measured in RADS (Si) per second. The effect of a high dose rate or burst of radiation on CMOS integrated circuits is to cause temporary upset of logic states and/or CMOS latch-up. Latchup can cause permanent damage to the device.

Single Event Upset (SEU) is a transient logic state change caused by high-energy ions, such as energetic cosmic rays, striking the integrated circuits. As the ion passes through the silicon, charge is either created through ionization or direct nuclear collision. If collected by a circuit node, this excess charge can cause a change in logic state of the circuit. Dynamic nodes that are not actively held at a particular logic state (dynamic RAM cells for example) are the mostsusceptible. These upsets are transient, but can cause system failures known as "soft errors."

Neutron Irradiation will cause structural damage to the silicon lattice which may lead to device leakage and, ultimately, functional failure.

## DEVICE ENHANCEMENTS

Of the four radiation environments above, IDT has taken considerable data on the first two, Total Dose Accumulation and Dose Rate. IDT has developed a process thatsignificantly

| Radiation <br> Category | Primary <br> Particle | Source | Effect |
| :--- | :--- | :--- | :--- |
| Total Dose | Gamma | Space or <br> Nuclear <br> Event | Permanent |
| Dose Rate | Photons | Nuclear <br> Event | Temporary <br> Upset of Logic <br> State or <br> Latch-up |
| SEU | Cosmic <br> Rays | Space | Temporary <br> Upset of <br> Logic State |
| Neutron | Neutrons | Nuclear <br> Event | Device Leakage <br> Due to Silicon <br> Lattice Damage |

Figure 1.
improves the radiation tolerance of its devices within these environments. Prevention of SEU failures is usually accomplished by system-level considerations, such as Error Detection and Correction (EDC) circuitry, since the occurrence of SEUs is not particularly dependent on process technology. Through IDT's customer contracts, SEU has been gathered on some devices. Little is yet known about the effects of neutron-induced damage. For more information on SEU testing, contact IDT's Radiation Hardened Product Group.

Enhancements to IDT's standard process are used to create radiation enhanced and tolerant processes. Field and gate oxides are "hardened" to make the device less susceptible to radiation damage by modifying the process architecture to allow lower temperature processing. Device implants and Vts adjustments allow more Vt margin. In addition to process changes, IDT's radiation enhanced process utilizes epitaxial substrate material. The use of epi substrate material provides a lower substrate resistance environment to create latch-up free CMOS structures.

## RADIATION HARDNESS CATEGORIES

Radiation Enhanced (RE) or Radiation Tolerant ('RT) versions of IDT products follow IDT's military product data sheets whenever possible (consult factory). IDT's Total Dose Test plan exposes a sample of die on a wafer to a particular Total Dose level via ARACOR X-Ray radiation. This Total Dose Test plan qualifies each 'RE or 'RT wafer to a Total Dose level. Only wafers with sampled die that pass Total Dose level
tests are assembled and used for orders (consult factory for more details on Total Dose sample testing). With regard to Total Dose testing, clarifications/exceptions to MIL-STD-883, Methods 5005 and 1019 are required. Consult factory for more details.

The 'RE and 'RT process enhancements enable IDT to offer integrated circuits with varying grades of radiation tolerance or radiation "hardness".

- Radiation Enhanced process uses Epi wafers and is able to provide devices that can be Total Dose qualified to 10 K RADs ( Si ) or greater by IDT's ARACOR X-Ray Total Dose sample die test plan (Total Dose levels require negotiation, consult factory for more details).
- Radiation Tolerant product uses standard wafer/process material that is qualified to 10 K RADs ( Si ) Total Dose by IDT's ARACOR X-Ray Total Dose sample die test plan. Integrated Device Technology can provide Radiation Tolerant/Enhanced versions of all product types (some speed grades may not be available as 'RE).

Please contact your IDT sales representative or factory marketing to determine availability and price of any IDT product processed in accordance with one of these levels of radiation hardness.

## CONCLUSION

There has been widespread interest within the military and space community in IDT's CMOS product line for its radiation hardness levels, as well as its high-performance and low power dissipation. To serve this growing need for CMOS circuits that must operate in a radiation environment, IDT has created a separate group within the company to concentrate on supplying products for these applications.Continuing research and development of process and products, including the use of in-house radiation testing capability, will allow Integrated Device Technology to offer continuously increasing levels of radiation-tolerant solutions.

QUALITY AND RELABLLTY

## PACKAGE DIAGRAM OUTLINES

FFOPRODUCTS

SPECIALIT MEMORY PRODUCTS

SUBSYSTEMS PRODUCTS
MONOLITHIC PACKAGE DIAGRAM OUTLINES (Continued) ..... 4.3
PKG. DESCRIPTION
J18-1 18-Pin Plastic Leaded Chip Carrier (rectangular) ..... 25
20-Pin Plastic Leaded Chip Carrier (square) ..... 24
J20-1
28-Pin Plastic Leaded Chip Carrier (square)
28-Pin Plastic Leaded Chip Carrier (square) ..... 24 ..... 24
32-Pin Plastic Leaded Chip Carrier (rectangular)
32-Pin Plastic Leaded Chip Carrier (rectangular) ..... 25 ..... 25 ..... J28-1 ..... J28-1 ..... J32-1 ..... J32-1
44-Pin Plastic Leaded Chip Carrier (square) ..... 24
J44-1
52-Pin Plastic Leaded Chip Carrier (square) ..... 24
68-Pin Plastic Leaded Chip Carrier (square) ..... 24
J68-1
84-Pin Plastic Leaded Chip Carrier (square) ..... 24
J84-1
20-Pin Leadless Chip Carrier (rectangular) ..... 12
L20-1
10
L20-2 20-Pin Leadless Chip Carrier (square)
12
L22-1 22-Pin Leadless Chip Carrier (rectangular)L24-1
L28-1
L28-2
12
24-Pin Leadless Chip Carrier (rectangular)
10
28-Pin Leadless Chip Carrier (square)
28-Pin Leadless Chip Carrier (rectangular) ..... 12
L32-1 32-Pin Leadless Chip Carrier (rectangular) ..... 12
L44-1 44-Pin Leadless Chip Carrier (square) ..... 10
L48-1 48-Pin Leadless Chip Carrier (square) ..... 10
L52-1 52-Pin Leadless Chip Carrier (square) ..... 11
L52-2 52-Pin Leadless Chip Carrier (square) ..... 11
68 -Pin Leadless Chip Carrier (square) ..... 11
L68-1

68 -Pin Leadless Chip Carrier (square)

68 -Pin Leadless Chip Carrier (square) .....  ..... 11 .....  ..... 11
L68-2
L68-2
16-Lead CERPACK ..... 9
E16-1
9
E20-1 20-Lead CERPACK
9
E24-1
E28-1
24-Lead CERPACK ..... 9
28-Lead CERPACK
E28-2 ..... 9
28-Lead CERPACK
F20-1 20-Lead Flatpack ..... 5
F20-2 20-Lead Flatpack (. 295 body) ..... 5
F24-1 ..... 5F28-1
24-Lead Fapack
24-Lead Fapack 28-Lead Flatpack ..... 5
F28-2
F48-1
28-Lead Flatpack ..... 5 48-Lead Quad Flatpack ..... 6
F64-1
F64-1
F64-1 64-Lead Quad Flatpack ..... 6
F68-1 68-Lead Quad Flatpack ..... 7
F84-2 84-Lead Quad Flatpack (cavity up) ..... 8
PQ80-2 80-Lead Plastic Quad Flatpack (IEAJ) ..... 23
PQ100-1 100-Lead Plastic Quad Flatpack (JEDEC) ..... 22
PQ100-2 100-Lead Plastic Quad Flatpack (EIAJ) ..... 23
PQ132-1 132-Lead Plastic Quad Flatpack (JEDEC) ..... 22

## MODULE PACKAGE DIAGRAM OUTLINES

Module package diagrams are located at the back of each Subsystems data sheet.

## PACKAGE DIAGRAM OUTLINES

Integrated Device Technology, Inc.

## DUAL IN-LINE PACKAGES



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. THE MINIMUM LIMIT FOR DIMENSION b1 MAY BE . O23 FOR CORNER LEADS.

## 16-28 LEAD CERDIP (300 MIL)

| DWG \# | D16-1 |  | D18-1 |  | D20-1 |  | D22-1 |  | D24-1 |  | D28-3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 16 |  | 18 |  | 20 |  | 22 |  | 24 |  | 28 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .140 | .200 | .140 | .200 | .140 | .200 | .140 | .200 | .140 | .200 | .140 | .200 |
| b | .015 | .021 | .015 | .021 | .015 | .021 | .015 | .021 | .015 | .021 | .015 | .021 |
| b1 | .045 | .060 | .045 | .060 | .045 | .060 | .045 | .060 | .045 | .065 | .045 | .065 |
| C | .009 | .012 | .009 | .012 | .009 | .012 | .009 | .012 | .009 | .014 | .009 | .014 |
| D | .750 | .830 | .880 | .930 | .935 | 1.060 | 1.050 | 1.080 | 1.240 | 1.280 | 1.440 | 1.485 |
| E | .285 | .310 | .285 | .310 | .285 | .310 | .285 | .310 | .285 | .310 | .285 | .310 |
| E1 | .290 | .320 | .290 | .320 | .290 | .320 | .300 | .320 | .300 | .320 | .300 | .320 |
| e | .100 | BSC | .100 | BSC | .100 | BSC | .100 | BSC | .100 | BSC | .100 | BSC |
| L | .125 | .175 | .125 | .175 | .125 | .175 | .125 | .175 | .125 | .175 | .125 | .175 |
| L1 | .150 | - | .150 | - | .150 | - | .150 | - | .150 | - | .150 | - |
| Q | .015 | .055 | .015 | .055 | .015 | .060 | .015 | .060 | .015 | .060 | .015 | .060 |
| S | .020 | .080 | .020 | .080 | .020 | .080 | .020 | .080 | .030 | .080 | .030 | .080 |
| S1 | .005 | - | .005 | - | .005 | - | .005 | - | .005 | - | .005 | - |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |

## DUAL IN-LINE PACKAGES (Continued)

## 24-40 LEAD CERDIP ( $400 \& 600 \mathrm{MIL}$ )

| DWG \# | D24-3 |  | D24-2 |  | D28-1 |  | D40-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 24 |  | 24 |  | 28 |  | 40 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .130 | .175 | .090 | .190 | .090 | .200 | .160 | .220 |
| b | .015 | .021 | .014 | .023 | .014 | .023 | .014 | .023 |
| b1 | .045 | .065 | .045 | .060 | .045 | .065 | .045 | .065 |
| C | .009 | .014 | .008 | .012 | .008 | .014 | .008 | .014 |
| D | 1.180 | 1.250 | 1.230 | 1.290 | 1.440 | 1.490 | 2.020 | 2.070 |
| E | .350 | .410 | .500 | .610 | .510 | .600 | .510 | .600 |
| E1 | .380 | .420 | .590 | .620 | .590 | .620 | .590 | .620 |
| e | .100 | BSC | .100 | BSC | .100 | BSC | .100 | BSC |
| L | .125 | .175 | .125 | .200 | .125 | .200 | .125 | .200 |
| L1 | .150 | - | .150 | - | .150 | - | .150 | - |
| Q | .015 | .060 | .015 | .060 | .020 | .060 | .020 | .060 |
| S | .030 | .070 | .030 | .080 | .030 | .080 | .030 | .080 |
| S1 | .005 | - | .005 | - | .005 | - | .005 | - |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |

## 32 LEAD CERDIP (WIDE BODY)

| DWG \# | D32-1 |  |
| :---: | :---: | :---: |
| \# OF LDS (N) | 32 |  |
| SYMBOL | MIN | MAX |
| A | .120 | .210 |
| b | .014 | .023 |
| b1 | .045 | .065 |
| C | .008 | .014 |
| D | 1.625 | 1.675 |
| E | .570 | .600 |
| E1 | .590 | .620 |
| e | .100 | BSC |
| L | .125 | .200 |
| L1 | .150 | - |
| Q | .020 | .060 |
| S | .030 | .080 |
| S1 | .005 | - |
| $\alpha$ | $0^{\circ}$ | $15^{\circ}$ |

## DUAL IN-LINE PACKAGES (Continued)

20-32 LEAD SIDE BRAZE (300 MIL)


## NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | C20-1 |  | C22-1 |  | C24-1 |  | C28-1 |  | C32-3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \#OF LDS (N) | 20 |  | 22 |  | 24 |  | 28 |  | 32 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .090 | .200 | .100 | .200 | .090 | .200 | .090 | .200 | .090 | .200 |
| b | .014 | .023 | .014 | .023 | .015 | .023 | .014 | .023 | .014 | .023 |
| b1 | .045 | .060 | .045 | .060 | .045 | .060 | .045 | .060 | .045 | .060 |
| C | .008 | .015 | .008 | .015 | .008 | .015 | .008 | .015 | .008 | .014 |
| D | .970 | 1.060 | 1.040 | 1.120 | 1.180 | 1.230 | 1.380 | 1.420 | 1.580 | 1.640 |
| E | .260 | .310 | .260 | .310 | .220 | .310 | .220 | .310 | .280 | .310 |
| E1 | .290 | .320 | .290 | .320 | .290 | .320 | .290 | .320 | .290 | .320 |
| e | .100 | BSC | .100 | BSC | .100 | BSC | .100 | BSC | .100 | BSC |
| L | .125 | .200 | .125 | .200 | .125 | .200 | .125 | .200 | .100 | .175 |
| L1 | .150 | - | .150 | - | .150 | - | .150 | - | .150 | - |
| Q | .015 | .060 | .015 | .060 | .015 | .060 | .015 | .060 | .030 | .060 |
| S | .030 | .065 | .030 | .065 | .030 | .065 | .030 | .065 | .030 | .065 |
| S1 | .005 | - | .005 | - | .005 | - | .005 | - | .005 | - |
| S2 | .005 | - | .005 | - | .005 | - | .005 | - | .005 | - |

DUAL IN-LINE PACKAGES (Continued)

24-68 LEAD SIDE BRAZE (600 MIL)


68 LEAD OPTION


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | C24-2 |  | C28-3 |  | C32-1 |  | C40-1 |  | C48-2 |  | C68-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 24 |  | 28 |  | 32 |  | 40 |  | 48 |  | 68 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 090 | . 190 | . 085 | . 190 | . 100 | . 190 | . 085 | . 190 | . 100 | . 190 | . 085 | 190 |
| b | . 015 | . 023 | . 015 | . 022 | . 015 | . 023 | . 015 | . 023 | . 015 | . 023 | . 015 | . 023 |
| b1 | . 045 | . 060 | . 045 | . 060 | . 045 | . 060 | . 045 | . 060 | . 045 | 060 | . 045 | . 060 |
| C | . 008 | . 012 | . 008 | . 012 | . 008 | 014 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 |
| D | 1.180 | 1.220 | 1.380 | 1.430 | 1.580 | 1.640 | 1.980 | 2.030 | 2.370 | 2.430 | 2.380 | 2.440 |
| E | . 575 | . 610 | . 580 | . 610 | . 580 | . 610 | . 580 | . 610 | . 550 | . 610 | 580 | . 610 |
| E1 | . 595 | . 620 | . 595 | . 620 | . 590 | . 620 | . 595 | . 620 | . 595 | . 620 | 590 | . 620 |
| e | . 100 BSC |  | . 100 BSC |  | . 100 BSC |  | . 100 BSC |  | . 100 BSC |  | .070 BSC |  |
| L | . 125 | . 175 | . 125 | . 175 | . 100 | . 175 | . 125 | . 175 | . 125 | . 175 | . 125 | . 175 |
| L1 | . 150 | - | . 150 | - | . 150 | - | . 150 | - | . 1.50 | - | . 150 | - |
| Q | . 020 | . 060 | . 020 | . 060 | . 020 | . 060 | . 020 | . 060 | . 020 | 060 | . 020 | . 070 |
| S | . 030 | . 065 | . 030 | . 065 | . 030 | . 065 | . 030 | . 065 | . 030 | 065 | . 030 | . 065 |
| S1 | . 005 | - | . 005 | - | . 005 | - | . 005 | - | . 005 | - | . 005 | - |
| S2 | . 005 | - | . 005 | - | 005 | - | . 005 | - | 005 | - | . 005 | - |

## FLATPACKS

## 20-28 LEAD FLATPACK



## NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | F20-1 |  | F20-2 |  | F24-1 |  | F28-1 |  | F28-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 20 |  | 20 (.295 BODY) |  | 24 |  | 28 |  | 28 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 045 | . 092 | . 045 | . 092 | . 045 | . 090 | . 045 | . 090 | . 045 | . 115 |
| b | . 015 | . 019 | . 015 | . 019 | . 015 | . 019 | . 015 | . 019 | . 015 | . 019 |
| C | . 004 | . 007 | . 004 | . 007 | . 004 | . 007 | . 004 | . 007 | . 004 | . 007 |
| D | - | . 540 | - | . 540 | - | . 640 | . 710 | . 740 | . 710 | . 740 |
| E | . 340 | . 360 | . 245 | . 303 | . 360 | . 420 | . 480 | . 520 | . 480 | . 520 |
| E2 | . 130 | - | . 130 | - | . 180 | - | . 180 | - | . 180 | - |
| E3 | . 030 | - | . 030 | - | . 030 | - | . 040 | - | . 040 | - |
| e | . 050 BSC |  | .050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  |
| K | . 006 | . 015 | . 008 | . 015 | - | - | - | - | - | - |
| L | . 250 | . 370 | . 250 | . 370 | . 250 | . 370 | . 250 | . 370 | . 250 | . 370 |
| Q | . 010 | . 040 | . 010 | . 040 | . 010 | . 040 | . 010 | . 045 | . 026 | . 045 |
| S | - | . 045 | - | . 045 | - | . 045 | - | . 045 | - | . 045 |
| S1 | . 000 | - | 005 | - | . 005 | - | . 005 | - | . 005 | - |

## FLATPACKS (Continued)

48-64 LEAD QUAD FLATPACK


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | F48-1 |  | F64-1 |  |
| :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 48 |  | 64 |  |
| SYMBOL | MIN | MAX | MIN | MAX |
| A | .089 | .108 | .070 | .090 |
| A1 | .079 | .096 | .060 | .078 |
| A2 | .058 | .073 | .030 | .045 |
| b | .018 | .022 | .016 | .020 |
| C | .008 | .010 | .009 | .012 |
| D/E | - | .750 | .885 | .915 |
| D1/E1 | .100 REF | .075 REF |  |  |
| D2/E2 | .550 BSC | .750 BSC |  |  |
| e | .050 BSC | .050 BSC |  |  |
| L | .350 | .450 | .350 | .450 |
| ND/NE | 12 |  | 16 |  |

FLATPACKS (Continued)
68 LEAD QUAD FLATPACK


NOTES:


1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | F68-1 |  |
| :---: | :---: | :---: |
| \# OF LDS (N) | 68 |  |
| SYMBOL | MIN | MAX |
| A | .080 | .145 |
| A1 | .070 | .090 |
| b | .014 | .021 |
| C | .008 | .012 |
| D/E | 1.640 | 1.870 |
| D1/E1 | .926 | .970 |
| D2/E2 | .800 BSC |  |
| e | .050 BSC |  |
| L | .350 | .450 |
| ND/NE | 17 |  |

## FLATPACKS (Continued)

84 LEAD QUAD FLATPACK (CAVITY UP)


| DWG \# |  | F84-2 |  |
| :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 84 |  |  |
| SYMBOL | MIN | MAX |  |
| A | - | .140 |  |
| A1 | - | .105 |  |
| b | .014 | .020 |  |
| C | .007 | .013 |  |
| D/E | 1.940 | 1.960 |  |
| D1/E1 | 1.130 | 1.170 |  |
| D2/E2 | 1.000 BSC |  |  |
| D3/E3 | .500 BSC |  |  |
| e | .050 BSC |  |  |
| L | .350 | .450 |  |
| ND/NE | 21 |  |  |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

## CERPACKS

## 16-28 LEAD CERPACK



NOTES:

1. ALL DIMENSION ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

| DWG \# | E16-1 |  | E20-1 |  | E24-1 |  | E28-1 |  | E28-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \#OF LDS (N) | 16 |  | 20 |  | 24 |  | 28 |  | 28 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .055 | .085 | .045 | .092 | .045 | .090 | .045 | .115 | .045 | .090 |
| b | .015 | .019 | .015 | .019 | .015 | .019 | .015 | .019 | .015 | .019 |
| C | .0045 | .006 | .0045 | .006 | .0045 | .006 | .0045 | .006 | .0045 | .006 |
| D | .370 | .430 | - | .540 | - | .640 | - | .740 | - | .740 |
| E | .245 | .285 | .245 | .300 | .300 | .420 | .460 | .520 | .340 | .380 |
| E1 | - | .305 | - | .305 | - | .440 | - | .550 | - | .400 |
| e | .050 | BSC | .050 | BSC | .050 | BSC | .050 BSC | .050 BSC |  |  |
| K | .008 | .015 | .008 | .015 | .008 | .015 | .008 | .015 | .008 | .015 |
| L | .250 | .370 | .250 | .370 | .250 | .370 | .250 | .370 | .250 | .370 |
| Q | .026 | .040 | .026 | .040 | .026 | .040 | .026 | .045 | .026 | .045 |
| S | - | .045 | - | .045 | - | .045 | - | .045 | - | .045 |
| S1 | .005 | - | .005 | - | .005 | - | .000 | - | .005 | - |

## LEADLESS CHIP CARRIERS



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.


## 20-48 LEAD LCC (SQUARE)

| DWG \# | L20-2 |  | L28-1 |  | L44-1 |  | L48-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 20 |  | 28 |  | 44 |  | 48 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 064 | . 100 | . 064 | . 100 | . 064 | . 120 | . 055 | . 120 |
| A1 | . 054 | . 066 | . 050 | . 088 | . 054 | . 088 | . 045 | . 090 |
| B1 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 | . 017 | . 023 |
| B2 | . 072 REF |  | . 072 REF |  | . 072 REF |  | . 072 REF |  |
| B3 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 |
| D/E | . 342 | . 358 | . 442 | . 460 | . 640 | . 660 | . 554 | . 572 |
| D1/E1 | . 200 BSC |  | . 300 BSC |  | . 500 BSC |  | . 440 BSC |  |
| D2/E2 | . 100 BSC |  | . 150 BSC |  | . 250 BSC |  | . 220 BSC |  |
| D3/E3 | - | . 358 | - | . 460 | - | . 560 | . 500 | . 535 |
| e | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 040 BSC |  |
| e1 | . 015 | - | . 015 | - | . 015 | - | . 015 | - |
| h | . 040 REF |  | . 040 REF |  | . 040 REF |  | . 012 RADIUS |  |
| $J$ | . 020 REF |  | . 020 REF |  | . 020 REF |  | . 020 REF |  |
| L | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 033 | . 047 |
| L1 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 033 | . 047 |
| L2 | . 077 | . 093 | . 077 | . 093 | . 077 | . 093 | . 077 | . 093 |
| L3 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 |
| ND/NE | 5 |  | 7 |  | 11 |  | 12 |  |

## LEADLESS CHIP CARRIERS (Continued)

```
52-68 LEAD LCC (SQUARE)
```

| DWG \# | L52-1 |  | L52-2 |  | L68-2 |  | L68-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 52 |  | 52 |  | 68 |  | 68 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 061 | . 087 | . 082 | . 120 | . 082 | . 120 | . 065 | . 120 |
| A1 | . 051 | . 077 | . 072 | . 088 | . 072 | . 088 | . 055 | . 075 |
| B1 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 | . 008 | . 014 |
| B2 | . 072 REF |  | . 072 REF |  | . 072 REF |  | . 072 REF |  |
| B3 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 |
| D/E | . 739 | . 761 | . 739 | . 761 | . 938 | . 962 | . 554 | . 566 |
| D1/E1 | . 600 BSC |  | . 600 BSC |  | . 800 BSC |  | . 400 BSC |  |
| D2/E2 | . 300 BSC |  | . 300 BSC |  | . 400 BSC |  | . 200 BSC |  |
| D3/E3 | - | . 661 | - | . 661 | - | . 862 | - | . 535 |
| e | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 025 BSC |  |
| e1 | . 015 | - | . 015 | - | . 015 | - | . 015 | - |
| h | . 040 REF |  | . 040 REF |  | . 040 REF |  | . 040 REF |  |
| $J$ | . 020 REF |  | . 020 REF |  | . 020 REF |  | . 020 REF |  |
| L | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 |
| L1 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 | . 045 | . 055 |
| L2 | . 077 | . 093 | . 075 | . 093 | . 075 | . 095 | . 077 | . 093 |
| L3 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 |
| ND/NE | 13 |  | 13 |  | 17 |  | 17 |  |

## LEADLESS CHIP CARRIERS (Continued)

h $\times 45^{\circ}$


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

20-32 LEAD LCC (RECTANGULAR)


| DWG \# | L20-1 |  | L22-1 |  | L24-1 |  | L28-2 |  | L32-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 20 |  | 22 |  | 24 |  | 28 |  | 32 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 060 | . 075 | . 064 | . 100 | . 064 | . 120 | . 060 | . 120 | . 060 | . 120 |
| A1 | . 050 | . 065 | . 054 | . 063 | . 054 | . 066 | . 050 | . 088 | . 050 | . 088 |
| B1 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 | . 022 | . 028 |
| B2 | . 072 REF |  | . 072 REF |  | . 072 REF |  | . 072 REF |  | . 072 REF |  |
| B3 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 | . 006 | . 022 |
| D | . 284 | . 296 | . 284 | . 296 | . 292 | . 308 | . 342 | . 358 | . 442 | . 458 |
| D1 | . 150 BSC |  | . 150 BSC |  | . 200 BSC |  | . 200 BSC |  | . 300 BSC |  |
| D2 | . 075 BSC |  | . 075 BSC |  | . 100 BSC |  | . 100 BSC |  | . 150 BSC |  |
| D3 | - | . 280 | - | . 280 | - | . 308 | - | . 358 | - | . 458 |
| E | . 420 | . 435 | . 480 | . 496 | . 392 | . 408 | . 540 | . 560 | . 540 | . 560 |
| E1 | . 250 BSC |  | . 300 BSC |  | . 300 BSC |  | . 400 BSC |  | . 400 BSC |  |
| E2 | . 125 BSC |  | . 150 BSC |  | . 150 BSC |  | . 200 BSC |  | . 200 BSC |  |
| E3 | - | . 410 | - | . 480 | - | . 408 | - | . 558 | - | . 558 |
| e | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  |
| e1 | . 01.5 | - | . 015 | - | . 015 | - | . 015 | - | . 015 | - |
| h | . 040 REF |  | . 012 RADIUS |  | . 025 REF |  | . 040 REF |  | . 040 REF |  |
| J | . 020 REF |  | . 012 RADIUS |  | . 015 REF |  | . 020 REF |  | . 020 REF |  |
| L | . 045 | . 055 | . 039 | . 051 | . 040 | . 050 | . 045 | . 055 | . 045 | . 055 |
| L1 | . 045 | . 055 | . 039 | . 051 | . 040 | . 050 | . 045 | . 055 | . 045 | . 055 |
| L2 | . 080 | . 095 | . 083 | . 097 | . 077 | . 093 | . 077 | . 093 | . 077 | . 093 |
| L3 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 | . 003 | . 015 |
| ND | 4 |  | 4 |  | 5 |  | 5 |  | 7 |  |
| NE | 6 |  | 7 |  | 7 |  |  | 9 |  | 9 |

## PIN GRID ARRAYS

68 PIN PGA (CAVITY UP)


| DWG \# |  | G68-1 |  |
| :---: | :---: | :---: | :---: |
| $\#$ OF PINS (N) | 68 |  |  |
| SYMBOL | MIN | MAX |  |
| A | .070 | .145 |  |
| $\phi$ B | .016 | .020 |  |
| $\phi$ B1 | - | .080 |  |
| $\phi$ B2 | .040 | .060 |  |
| D/E | 1.140 | 1.180 |  |
| D1/E1 | 1.000 BSC |  |  |
| Q | .100 BSC |  |  |
| L | .120 | .140 |  |
| $M$ | 11 |  |  |
| $Q$ | .040 | .060 |  |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL " $M$ " REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL " $N$ " REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

## PIN GRID ARRAYS (Continued)

84 PIN PGA (CAVITY UP - 11 X 11 GRID)


| DWG \# | G84-3 |  |
| :---: | :---: | :---: |
| \# OF PINS (N) | 84 |  |
| SYMBOL | MIN | MAX |
| A | .070 | .145 |
| $\phi \mathrm{~B}$ | .016 | .020 |
| $\phi \mathrm{~B} 1$ | - | .080 |
| $\phi \mathrm{~B} 2$ | .040 | .060 |
| D/E | 1.080 | 1.120 |
| D1/E1 | 1.000 BSC |  |
| e | .100 BSC |  |
| L | .120 | .140 |
| M | 11 |  |
| $Q$ | .040 | .060 |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL " $M$ " REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

PIN GRID ARRAYS (Continued)

## 108 PIN PGA (CAVITY UP)



| DWG \# | G108-1 |  |
| :---: | :---: | :---: |
| \# OF PINS (N) | 108 |  |
| SYMBOL | MIN | MAX |
| A | .070 | .145 |
| $\phi$ B | .016 | .020 |
| $\phi$ B1 | - | .080 |
| $\phi$ B2 | .040 | .060 |
| D/E | 1.188 | 1.212 |
| D1/E1 | 1.100 BSC |  |
| Q | .100 BSC |  |
| L | .120 | .140 |
| M | 12 |  |
| Q | .040 | .060 |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

PLASTIC DUAL IN-LINE PACKAGES
16-32 LEAD PLASTIC DIP (300 MIL)


## NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. $D$ \& E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

| DWG \# | $\mathrm{P} 16-1$ |  | $\mathrm{P} 22-1$ |  | $\mathrm{P} 28-2$ |  | $\mathrm{P} 32-2$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 16 |  | 22 |  | 28 |  | 32 |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .140 | .165 | .145 | .165 | .145 | .180 | .145 | .180 |
| A1 | .015 | .035 | .015 | .035 | .015 | .030 | .015 | .030 |
| b | .015 | .022 | .015 | .022 | .015 | .022 | .016 | .022 |
| b1 | .050 | .070 | .050 | .065 | .045 | .065 | .045 | .060 |
| C | .008 | .012 | .008 | .012 | .008 | .015 | .008 | .015 |
| D | .745 | .760 | 1.050 | 1.060 | 1.345 | 1.375 | 1.545 | 1.585 |
| E | .300 | .325 | .300 | .320 | .300 | .325 | .300 | .325 |
| E1 | .247 | .260 | .240 | .270 | .270 | .295 | .275 | .295 |
| e | .090 | .110 | .090 | .110 | .090 | .110 | .090 | .110 |
| eA | .310 | .370 | .310 | .370 | .310 | .400 | .310 | .400 |
| L | .120 | .150 | .120 | .150 | .120 | .150 | .120 | .150 |
| S | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| Q1 | .015 | .035 | .020 | .040 | .020 | .042 | .020 | .060 |
|  | .050 | .070 | .055 | .075 | .055 | .065 | .055 | .065 |

## PLASTIC DUAL IN-LINE PACKAGES (Continued)

18-24 LEAD PLASTIC DIP (300 MIL - FULL LEAD)


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. D \& E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

| DWG \# | $\mathrm{P} 18-1$ |  | $\mathrm{P} 20-1$ |  | $\mathrm{P} 24-1$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\#$ OF LDS (N) | 18 |  | 20 |  | 24 |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .140 | .165 | .145 | .165 | .145 | .165 |
| A1 | .015 | .035 | .015 | .035 | .015 | .035 |
| b | .015 | .020 | .015 | .020 | .015 | .020 |
| b1 | .050 | .070 | .050 | .070 | .050 | .065 |
| C | .008 | .012 | .008 | .012 | .008 | .012 |
| E | .885 | .910 | 1.022 | 1.040 | 1.240 | 1.255 |
| E1 | .300 | .325 | .300 | .325 | .300 | .320 |
| e | .247 | .260 | .240 | .280 | .250 | .275 |
| eA | .390 | .110 | .090 | .110 | .090 | .110 |
| $\alpha$ | .120 | .150 | .310 | .370 | .310 | .370 |
| $\alpha$ | 0 | $15^{\circ}$ | .120 | .150 | .120 | .150 |
| S | .040 | .060 | .025 | .070 | .055 | .075 |
| Q1 | .050 | .070 | .055 | .075 | .055 | .070 |

## PLASTIC DUAL IN-LINE PACKAGES (Continued)

24-48 LEAD PLASTIC DIP (600 MIL)


## NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. D \& E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

| DWG \# | P24-2 |  | P28-1 |  | P32-1 |  | P40-1 |  | P48-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LEADS (N) | 24 |  | 28 |  | 32 |  | 40 |  | 48 |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | 160 | . 185 | . 160 | . 185 | . 170 | . 190 | . 160 | . 185 | . 170 | 200 |
| A1 | 015 | . 035 | . 015 | . 035 | . 015 | . 050 | . 015 | . 035 | . 015 | 035 |
| b | . 015 | . 020 | . 015 | . 020 | . 016 | . 020 | . 015 | . 020 | . 015 | 020 |
| b1 | . 050 | . 065 | . 050 | . 065 | . 045 | . 055 | . 050 | . 065 | . 050 | 065 |
| C | . 008 | 012 | . 008 | 012 | . 008 | . 012 | . 008 | . 012 | . 008 | 012 |
| D | 1.240 | 1.260 | 1.420 | 1.460 | 1.645 | 1.655 | 2.050 | 2.070 | 2.420 | 2.450 |
| E | . 600 | . 620 | . 600 | . 620 | . 600 | . 625 | . 600 | . 620 | . 600 | 620 |
| E1 | . 530 | . 550 | . 530 | . 550 | . 530 | . 550 | . 530 | . 550 | . 530 | 560 |
| e | . 090 | . 110 | . 090 | . 110 | 090 | 110 | . 090 | . 110 | . 090 | . 110 |
| eA | . 610 | . 670 | . 610 | . 670 | . 610 | . 670 | . 610 | . 670 | . 610 | . 670 |
| L | . 120 | . 150 | . 120 | . 150 | . 125 | . 135 | 120 | . 150 | . 120 | . 150 |
| $\alpha$ | $0 \cdot$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ | $0{ }^{\circ}$ | $15^{\circ}$ | 0. | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| S | . 060 | . 080 | . 055 | . 080 | . 070 | . 080 | . 070 | . 085 | . 060 | . 075 |
| Q1 | 060 | . 080 | . 060 | 080 | . 065 | . 075 | 060 | 080 | 060 | . 080 |

SMALL OUTLINE IC


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. D \& E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF PKG.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .OO4" AT THE SEATING PLANE.


16-24 LEAD SMALL OUTLINE (GULL WING - JEDEC)

| DWG \# | S016-1 |  | S018-1 |  | S020-2 |  | S024-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 16 (.300) |  | 18(.300) |  | 20 (.300") |  | 24 (.300") |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 095 | . 1043 | . 095 | . 1043 | . 095 | . 1043 | . 095 | . 1043 |
| A1 | . 005 | . 0118 | . 005 | . 0118 | . 005 | . 0118 | . 005 | . 0118 |
| B | . 014 | . 020 | . 014 | . 020 | . 014 | . 020 | . 014 | . 020 |
| C | . 0091 | . 0125 | . 0091 | . 0125 | . 0091 | 0125 | . 0091 | . 0125 |
| D | . 403 | . 413 | . 447 | . 462 | . 497 | . 511 | . 600 | . 614 |
| e | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  | . 050 BSC |  |
| E | . 292 | . 2992 | . 292 | . 2992 | . 292 | . 2992 | . 292 | . 2992 |
| h | . 010 | . 020 | . 010 | . 020 | . 010 | . 020 | . 010 | . 020 |
| H | . 400 | . 419 | $\therefore .400$ | . 419 | . 400 | . 419 | . 400 | . 419 |
| L | . 018 | . 045 | . 018 | . 045 | . 018 | . 045 | . 018 | . 045 |
| $\alpha$ | $0 \cdot$ | $8 \cdot$ | $0{ }^{\circ}$ | $8 \cdot$ | $0 \cdot$ | $8{ }^{\circ}$ | $0 \cdot$ | $8{ }^{\circ}$ |
| S | . 023 | . 035 | . 023 | . 035 | . 023 | . 035 | . 023 | . 035 |

SMALL OUTLINE IC (Continued)


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. D \& E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF THE PKG.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.


28 LEAD SMALL OUTLING (GULL WING - JEDEC)

| DUG \# | SO28-2 |  | SO28-3 |  |
| :---: | :---: | :---: | :---: | :---: |
| \# OF RDS (N) | $28\left(.300^{\prime \prime}\right)$ |  | $28\left(.330^{\prime \prime}\right)$ |  |
| SYMBOL | MIN | MAX | MIN | MAX |
| A | .095 | .1043 | .110 | .120 |
| A1 | .005 | .0118 | .005 | .014 |
| B | .014 | .020 | .014 | .019 |
| C | .0091 | .0125 | .006 | .010 |
| D | .700 | .712 | .718 | .728 |
| e | .050 | SC | .050 | SC |
| E | .292 | .2992 | .340 | .350 |
| h | .010 | .020 | .012 | .020 |
| H | .400 | .419 | .462 | .478 |
| L | .018 | .045 | .028 | .045 |
| $\alpha$ | 0 | $8^{\circ}$ | 0 | $8{ }^{\circ}$ |
| S | .023 | .035 | .023 | .035 |

SMALL OUTLINE IC (Continued)


20-32 LEAD SMALL OUTLINE (J-BEND, 300 MIL)

| DWG \# | SO20-1 |  | SO24-4 |  | SO24-8 |  | SO28-5 |  | SO32-2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 20 |  | 24 |  | 24 |  | 28 |  | 32 |  |
| SYMBOLS | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | .120 | .140 | .130 | .148 | .120 | .140 | .120 | .140 | .130 | .148 |
| A1 | .078 | .095 | .082 | .095 | .078 | .091 | .078 | .095 | .082 | .095 |
| B | - | - | .026 | .032 | - | - | - | - | .026 | .032 |
| B1 | .014 | .020 | .015 | .020 | .014 | .019 | .014 | .020 | .016 | .020 |
| C | .008 | .013 | .007 | .011 | .0091 | .0125 | .008 | .013 | .008 | .013 |
| D1 | .500 | .512 | .620 | .630 | .602 | .612 | .700 | .712 | .820 | .830 |
| E | .335 | .347 | .335 | .345 | .335 | .347 | .335 | .347 | .330 | .340 |
| E1 | .292 | .300 | .295 | .305 | .292 | .299 | .292 | .300 | .295 | .305 |
| E2 | .262 | .272 | .260 | .280 | .262 | .272 | .262 | .272 | .260 | .275 |
| e | .050 | BSC | .050 | BSC | .050 | BSC | .050 | BSC | .050 | BSC |
| h | .010 | .020 | .010 | .020 | .010 | .016 | .012 | .020 | .012 | .020 |
| S | .023 | .035 | .032 | .043 | .032 | .043 | .023 | .035 | .032 | .043 |

PLASTIC QUAD FLATPACKS


| DWG \# | PQ100-1 |  | PQ132-1 |  |
| :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 100 |  | 132 |  |
| SYMBOLS | MIN | MAX | MIN | MAX |
| A | . 160 | . 180 | . 160 | . 180 |
| A1 | . 020 | . 040 | . 020 | . 040 |
| B | . 008 | . 016 | . 008 | . 016 |
| b1 | . 008 | . 012 | . 008 | . 012 |
| C | . 0055 | . 008 | 0055 | . 008 |
| D | . 875 | . 885 | 1.075 | 1.085 |
| D1 | . 747 | . 753 | . 947 | . 953 |
| D2 | . 897 | 903 | 1.097 | 1.103 |
| D3 | . 600 REF |  | . 800 REF |  |
| e | . 025 BSC |  | . 025 BSC |  |
| E | . 875 | . 885 | 1.075 | 1.085 |
| E1 | . 747 | 753 | . 947 | . 953 |
| E2 | . 897 | . 903 | 1.097 | 1.103 |
| E3 | . 600 REF |  | (1.090 REF |  |
| L | . 020 | . 030 | . 020 | . 030 |
| $\alpha$ | 0 | 8. | $0^{\circ}$ | $8{ }^{\circ}$ |
| ND/NE | 25/25 |  | 33/33 |  |

## PLASTIC QUAD FLATPACKS (Continued)

80 \& 100 LEAD RECTANGULAR PLASTIC QUAD FLATPACK (EIAJ)


| DWG \# | PQ80-2 |  | PQ100-2 |  |
| :---: | :---: | :---: | :---: | :---: |
| \# OF LDS (N) | 80 |  | 100 |  |
| SYMBOLS | MIN | MAX | MIN | MAX |
| A | 2.80 | 3.40 | 2.80 | 3.40 |
| A1 | 25 | - | . 25 | - |
| A2 | 2.54 | 3.05 | 2.54 | 3.05 |
| C | . 13 | 20 | . 13 | 20 |
| D | 23.65 | 24.15 | 23.65 | 24.15 |
| D1 | 19.90 | 20.10 | 19.90 | 20.10 |
| D3 | 18.40 REF |  | 18.85 REF |  |
| E | 17.65 | 18.15 | 17.65 | 18.15 |
| E1 | 13.90 | 14.10 | 13.90 | 14.10 |
| E3 | 12.00 REF |  | 12.35 REF |  |
| L | . 65 | . 95 | . 65 | . 95 |
| ND/NE | 16/24 |  | 20/30 |  |
| P | . 80 BSC |  | 65 BSC |  |
| W | . 30 | . 45 | 25 | 40 |
| ZD | . 80 |  | . 575 |  |
| ZE | 1.00 |  | . 825 |  |

NOTES:

1. ALL DIMENSIONS ARE IN METRIC, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. D1 \& E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS . 254 PER SIDE.
4. ND \& NE REPRESENT NUMBERS OF LEADS IN D \& E DIRECTIONS RESPECTIVELY.

## PLASTIC LEADED CHIP CARRIERS

## 20-84 LEAD PLCC (SQUARE)



1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS
3. D \& E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.
5. ND \& NE REPRESENT NUMBER OF LEADS IN D \& E DIRECTIONS RESPECTIVELY.
6. D1 \& E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PKG.

| DWG \# | J20-1 |  | J28-1 |  | J44-1 |  | J52-1 |  | J68-1 |  | J84-1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# OF LDS | 20 |  | 28 |  | 44 |  | 52 |  | 68 |  | 84 |  |
| SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| A | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 | . 165 | . 180 |
| A1 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 | . 095 | . 115 |
| B | . 026 | . 032 | . 026 | . 032 | . 026 | . 032 | . 026 | . 032 | . 026 | . 032 | . 026 | . 032 |
| b1 | . 013 | . 021 | . 013 | . 021 | . 013 | . 021 | . 013 | . 021 | . 013 | . 021 | . 013 | . 021 |
| C | . 020 | . 040 | . 020 | . 040 | . 020 | . 040 | . 020 | . 040 | . 020 | . 040 | . 020 | . 040 |
| C1 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 | . 008 | . 012 |
| D | . 385 | . 395 | . 485 | . 495 | . 685 | . 695 | . 785 | . 795 | . 985 | . 995 | 1.185 | 1.195 |
| D1 | . 350 | . 356 | . 450 | . 456 | . 650 | . 656 | . 750 | . 756 | . 950 | . 956 | 1.150 | 1.156 |
| D2/E2 | . 290 | . 330 | . 390 | . 430 | . 590 | . 630 | . 690 | . 730 | . 890 | . 930 | 1.090 | 1.130 |
| D3/E3 | . 200 | REF | . 300 | REF | . 500 | REF | . 600 | REF | . 800 | REF | 1.000 | REF |
| E | . 385 | . 395 | . 485 | . 495 | . 685 | . 695 | . 785 | . 795 | . 985 | . 995 | 1.185 | 1.195 |
| E1 | . 350 | . 356 | . 450 | . 456 | . 650 | . 656 | . 750 | . 756 | . 950 | . 956 | 1.150 | 1.156 |
| e | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC | . 050 | BSC |
| ND/NE |  | 5 |  | 7 |  | 1 |  | 3 |  |  |  | 21 |

## PLASTIC LEADED CHIP CARRIERS (Continued)

## 18-32 LEAD PLCC (RECTANGULAR)



| DWG \# | J18-1 |  | J32-1 |  |
| :---: | :---: | :---: | :---: | :---: |
| \# OF LDS | 18 |  | 32 |  |
| SYMBOL | MIN | MAX | MIN | MAX |
| A | .120 | .140 | .120 | .140 |
| A1 | .075 | .095 | .075 | .095 |
| B | .026 | .032 | .026 | .032 |
| b1 | .013 | .021 | .013 | .021 |
| C | .015 | .040 | .015 | .040 |
| C1 | .008 | .012 | .008 | .012 |
| C2 | - | - | .005 | .015 |
| D | .320 | .335 | .485 | .495 |
| D1 | .289 | .293 | .449 | .453 |
| D2 | .225 | .265 | .390 | .430 |
| D3 | .150 | REF | .300 | REF |
| E | .520 | .535 | .585 | .595 |
| E1 | .489 | .493 | .549 | .553 |
| E2 | .422 | .465 | .490 | .530 |
| E3 | .200 | REF | .400 | REF |
| e | .050 | BSC | .050 | BSC |
| ND/NE | 4 |  | $/ 5$ | 7 |

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. D \& E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN :004" at THE SEATING PLANE.
5. ND \& NE REPRESENT NUMBERS OF LEADS IN D \& E DIRECTIONS RESPECTIVELY.
6. D1 \& E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PACKAGE.

GEMERAL INFORMATION

## TECHNOLOGY AND CAPABLLTIES

OUALITY AND RELIABILITY

PACKAGE DIAGRAII OUTLINES

FIFO PRODUCTS

SPECMALITY MEMORY PRODUCTS

SUBSYSTEMS PRODUCTS

## FIFO MEMORIES

Integration of IDT high-speed static RAM technology with internal support logic yields high-performance, high-density FIFO memories. A FIFO is used as a memory buffer between two asynchronous systems with simultaneous read/write access. The data rate between the two systems can be regulated by monitoring the status flags and throttling the read and write accesses. Since these FIFOs are built with an internal RAM pointer architecture, there is no fall-through time between a write to a memory location and a read from that memory location. System performance is significantly improved over the shift register-based arschitecture of previous FIFO designs which are handicapped with long fall-through times.

IDT offers the widest selection of monolithic FIFOs, ranging from shallow $64 \times 4$ and $64 \times 5$ to the high-density $16 \mathrm{~K} \times 9$. Shallow FIFOs regulate data flow in tightly couped computational engines. High-density FIFOs store large blocks in networking, telecommunication and data storage systems. The IDT7200 FIFO family ( $256 \times 9$ through the $16 \mathrm{Kx9}$ FIFOs) are all pin and function compatible, making density upgrades simple. All IDT FIFOs can be cascaded to greater word depths and expanded to greater word widths with no external support logic.

IDT's high-speed SyncFIFO ${ }^{\text {TM }}$ is ideal for multiprocessor systems, workstations and high-end graphics. The innovative architecture of the SyncFIFO (internal I/O registers with separate clock and enable inputs), along with wider data bus, simplifies design and reduces interface logicc.

The Parallel-Serial FIFOs incorporate a serial input or a serial output shifter for serial-to-parallel or parallel-to-serial bus interface. The Parallel-Serial FIFOs also offer six status flags for flexible data throtlling.

A variety of packages are available: standard plactic FIP and CERDIP, surface mount ceramic LCC, PLCC and SOIC, and high-reliability flatpack. Increasing board density is the overwhelming goal of IDT's package development efforts, as demonstrated by the introduction of the 300 mil ThinDIP.

FIFO modules, composed of four LCC devices mounted on a multi-layer co-fired ceramic substrate, increase densities to 32 Kx 18 which are pin-compatible with current monolithic versions.

IDT is committed to offering FIFOs of increasing density, speed and enhanced architectural innovations, such as Flexishiff ${ }^{\mathrm{TM}}$ and the BiFIFO, for easier system interface.

## TABLE OF CONTENTS

PAGE
FIFO PRODUCTS
IDT7200
IDT7201IDT7202
IDT7203
IDT7204
IDT7205
IDT7206
IDT72005
IDT72015IDT72025
IDT72021
IDT72031
IDT72041
IDT72103
IDT72104IDT72105
IDT72115
IDT72125
IDT72131
IDT72141
IDT72132IDT72142
IDT72200
IDT72210
IDT72220
IDT72230
IDT72240IDT72420
IDT72201
IDT72211
IDT72221
IDT72231
IDT72241IDT72421
IDT72215
IDT72225
IDT72205LB
IDT72215LB
IDT72225LB
IDT72235LB
IDT72245LB
IDT72401
IDT72402
IDT72403
IDT72404IDT72413
IDT7251
IDT72510
IDT7252
IDT72520IDT72511IDT72521
$256 \times 9$-Bit Parallel FIFO ..... 5.1
$512 \times 9$-Bit Parallel FIFO ..... 5.1
$1024 \times 9$-Bit Parallel FIFO ..... 5.1
$2048 \times 9$-Bit Parallel FIFO ..... 5.2
$4096 \times 9$-Bit Parallel FIFO ..... 5.2
$8192 \times 9$-Bit Parallel FIFO ..... 5.2
$16384 \times 9$-Bit Parallel FIFO ..... 5.2
$256 \times 18$-Bit Parallel First-In/First-Out FIFO ..... 5.3
$512 \times 18$-Bit Parallel First-In/First-Out FIFO ..... 5.3
$1 \mathrm{~K} \times 18$-Bit Parallel First-In/First-Out FIFO ..... 5.3
$1 \mathrm{~K} \times 9$-Bit Parallel Flagged FIFO with OE ..... 5.4
$2 \mathrm{~K} \times 9$-Bit Parallel Flagged FIFO with OE ..... 5.4
$4 \mathrm{~K} \times 9$-Bit Parallel Flagged FIFO with OE ..... 5.4
$2048 \times 9$-Bit ConfigurableParallel/Serial FIFO ..... 5.5
$4096 \times 9$-Bit Configurable Parallel/Serial FIFO ..... 5.5
$256 \times 16$-Bit Parallel-to-Serial FIFO ..... 5.6
$512 \times 16$-Bit Parallel-to-Serial FIFO ..... 5.6
$1024 \times 16$-Bit Parallel-to-Serial FIFO ..... 5.6
$2048 \times 9$-Bit Parallel-to-Serial FIFO ..... 5.7
$4096 \times 9$-Bit Parallel-to-Serial FIFO ..... 5.7
$2048 \times 9$-Bit Parallel/Serial FIFO ..... 5.8
$4096 \times 9$-Bit Parallel/Serial FIFO ..... 5.8
$256 \times 8$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) ..... 5.9
$512 \times 8$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) ..... 5.9
$1024 \times 8$-Bit Parallel SyncFIFO ${ }^{\text {тм }}$ (Clocked FIFO) ..... 5.9
$2048 \times 8$-Bit Parallel SyncFIFO ${ }^{\text {¹ }}$ (Clocked FIFO) ..... 5.9
$4096 \times 8$-Bit Parallel SyncFIFO ${ }^{\text {¹ }}$ (Clocked FIFO) ..... 5.9
$64 \times 8$-Bit Parallel SyncFIFO ${ }^{\text {¹ }}$ (Clocked FIFO) ..... 5.9
$256 \times 9$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) ..... 5.10
$512 \times 9$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) ..... 5.10
$1024 \times 9$-Bit Parallel SyncFIFO ${ }^{\text {¹ }}$ (Clocked FIFO) ..... 5.10
$2048 \times 9$-Bit Parallel SyncFIFO ${ }^{\text {¹ }}$ (Clocked FIFO) ..... 5.10
$4096 \times 9$-Bit Parallel SyncFIFO™ (Clocked FIFO) ..... 5.10
$64 \times 9$-Bit Parallel SyncFIFO™ (Clocked FIFO) ..... 5.10
$512 \times 18$-Bit Parallel Synchronous FIFO ..... 5.11
$1024 \times 18$-Bit Parallel Synchronous FIFO ..... 5.11
$256 \times 18$-Bit Parallel SyncFIFO ${ }^{\text {M }}$ (Clocked FIFO) ..... 5.12
$512 \times 18$-Bit Parallel SyncFIFO ${ }^{\text {™ }}$ (Clocked FIFO) ..... 5.12
$1024 \times 18$-Bit Parallel SyncFIFO ${ }^{\text {¹ }}$ (Clocked FIFO) ..... 5.12
$2048 \times 18$-Bit Parallel SyncFIFO ${ }^{\text {¹ }}$ (Clocked FIFO) ..... 5.12
$4096 \times 18$-Bit Parallel SyncFIFO ${ }^{\text {m }}$ (Clocked FIFO) ..... 5.12
$64 \times 4$-Bit Parallel FIFO ..... 5.13
$64 \times 5$-Bit Parallel FIFO ..... 5.13
$64 \times 4$-Bit Parallel FIFO (w/Output Enable) ..... 5.13
$64 \times 5$-Bit Parallel FIFO (w/Output Enable) ..... 5.13
$64 \times 5$-Bit Parallel FIFO with Flags ..... 5.14
$512 \times 18$-Bit - $1 \mathrm{~K} \times 9$-Bit Bus Matching Bidirectional FIFO ..... 5.15
$512 \times 18$-Bit $-1 K \times 9$-Bit Bus Matching Bidirectional FIFO ..... 5.15
$1024 \times 18$-Bit - $1 \mathrm{~K} \times 9$-Bit Bus Matching Bidirectional FIFO ..... 5.15
$1024 \times 18$-Bit $-1 \mathrm{~K} \times 9$-Bit Bus Matching Bidirectional FIFO ..... 5.15
$512 \times 18$-Bit Parallel Bidirectional FIFO ..... 5.16
$1024 \times 18$-Bit Parallel Bidirectional FIFO ..... 5.16
1992 FIFO TABLE OF CONTENTS (CONTINUED) ..... PAGE
IDT72605 $256 \times 18$-Bit Parallel Sync BiFIFO ${ }^{\text {M }}$ (Clocked Bidirectional FIFO) ..... 5.17
IDT72615 $512 \times 18$-Bit Parallel Sync BiFIFO ${ }^{\mathrm{TM}}$ (Clocked Bidirectional FIFO) ..... 5.17
IDT7271 $512 \times 9$-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO ..... 5.18
IDT7272$1024 \times 9$-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO5.18
IDT7273 $2048 \times 9$-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO ..... 5.18
SUBSYSTEMS PRODUCTS (Please refer to pages indicated in Section 7 of this book.) FIFO MODULES
IDT7MP2009 32K x 18 CMOS Parallel In-Out FIFO Module ..... 7.12
IDT7MP2010 $16 \mathrm{~K} \times 18$ CMOS Parallel In-Out FIFO Module ..... 7.12
IDT7M208 $64 \mathrm{~K} \times 9$ Parallel In-Out FIFO Module ..... 7.13
IDT7M207 $32 \mathrm{~K} \times 9$ Parallel In-Out FIFO Module ..... 7.13

## FEATURES:

- First-In/First-Out dual-port memory
- $256 \times 9$ organization (IDT7200)
- $512 \times 9$ organization (IDT7201A)
- $1 \mathrm{~K} \times 9$ organization (IDT7202A)
- Low power consumption
- Active: 770mW (max.)
-Power-down: 27.5mW (max.)
- Ultra high speed-15ns access time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Pin and functionally compatible with 720X family
- Status Flags: Empty, Half-Full, Full
- Auto-retransmit capability
- High-performance CEMOSTm technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing \#5962-87531, 5962-89666, 5962-89863 and 5962-89536 are listed on this function.


## DESCRIPTION:

The IDT7200/7201A/7202A are dual-port memories that load and empty data on a first-in/first-out basis. The devices use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write ( $\overline{\mathrm{W}}$ ) and Read $(\overline{\mathrm{R}})$ pins. The devices have a read/write cycle time of $25 \mathrm{~ns}(40 \mathrm{MHz})$.

The devices utilizes a 9 -bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a Retransmit ( $\overline{R T}$ ) capability that allows for reset of the read pointer to its initial position when $\overline{R T}$ is pulsed low to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT7200/7201A/7202A are fabricated using IDT's high-speed CEMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/ writes in multiprocessing and rate buffer applications. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



2679 drw 01

## PIN CONFIGURATIONS



LCC/PLCC TOP VIEW


## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

2679 tbl 01

1. Stresses greater than those listed under ABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| VCCC | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH $^{(1)}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH $^{(1)}$ | Input High Voltage <br> Mlitary | 2.2 | - | - | V |
| VIL $^{(2)}$ | Input Low Voltage <br> Commercial and <br> Military | - | - | 0.8 | V |

## NOTE:

1. $\mathrm{V} \mid \mathrm{H}=2.6 \mathrm{~V}$ for $\overline{\mathrm{XI}}$ input (commercial).
$\mathrm{V}_{\mathrm{IH}}=2.8 \mathrm{~V}$ for XI input (military).
2. 1.5V undershoots are allowed for 10 ns once per cycle.

2679 tbl 03

$$
5
$$

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Condition | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 8 | pF |
| COUT | Output Capacitance | VouT $=0 \mathrm{~V}$ | 8 | pF |

NOTE:
2679 tbl 02

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT7200 <br> IDT7201A <br> IDT7202A <br> Commerclal $t_{A}=15,20 \mathrm{~ns}$ |  |  | IDT7200 <br> IDT7201A <br> IDT7202A <br> Military $t A=20 n s$ |  |  | IDT7200 <br> IDT7201A <br> IDT7202A <br> Commerclal $t_{A}=25,35 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{LLI}^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | -1 | - | 1 | $\mu \mathrm{A}$ |
| ILO ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| Voh | Output Logic "1" Voltage loh = -2mA | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic "0" Voltage $\mathrm{IOH}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{ICC1}^{(3)}$ | Active Power Supply Current | - | - | $125^{(4)}$ | - | - | $140^{(4)}$ | - | - | $125^{(4)}$ | mA |
| $1 \operatorname{lcc}^{(3)}$ | Standby Current ( $\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V} / \mathrm{IH})$ | - | - | 15 | - | - | 20 | - | - | 15 | mA |
| $\operatorname{lcc3}(\mathrm{L})^{(3)}$ | Power Down Current (All Input $=$ Vcc-0.2V) | - | - | 0.5 | - | - | 0.9 | - | - | 0.5 | mA |
| $\operatorname{lccs}(\mathrm{S})^{(3)}$ | Power Down Current (All Input = Vcc-0.2V) |  |  | 5 |  |  | 9 | - | - | 5 | mA |

## DC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT7200 <br> IDT7201A <br> IDT7202A <br> Military $\mathrm{tA}=30,40 \mathrm{~ns}$ |  |  | IDT7200IDT7201AIDT7202ACommercialtA $=50,65,80,120 \mathrm{~ns}$ |  |  | IDT7200IDT7201AIDT7202AMilltarytA $=50,65,80,120 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIn. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| ILI ${ }^{(1)}$ | Input Leakage Current (Any Input) | -10 | - | 10 | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| ILO ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic " 0 " Voltage loh $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{ICCl}^{(3)}$ | Active Power Supply Current | - | - | $140^{(4)}$ | - | 50 | 80 | - | 70 | 100 | mA |
| $\mathrm{ICCO}^{(3)}$ | Standby Current ( $\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{TT}}=\mathrm{V} / \mathrm{H})$ | - | - | 20 | - | 5 | 8 | - | 8 | 15 | mA |
| $\operatorname{lccs}(\mathrm{L})^{(3)}$ | Power Down Current (All Input = Vcc-0.2V) | - | - | 0.9 | - | - | 0.5 | - | - | 0.9 | mA |
| $\operatorname{lcc3}(\mathrm{S})^{(3)}$ | Power Down Current (All Input = Vcc-0.2V) | - | - | 9 | - | - | 5 | - | - | 9 | mA |

## NOTES:

1. Measurements with $0.4 \leq$ ViN $\leq$ Vcc.
2. $\overline{\mathrm{R}} \geq \mathrm{VIH}, 0.4 \leq$ VOUT $\leq \mathrm{Vcc}$.
3. Icc measurements are made with outputs open (only capacitive loading).
4. Tested at $f=20 \mathrm{MHz}$.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  | Com'l \& Mil. |  | Commercial |  | Military |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|c\|} \text { 7200S/L15 } \\ \text { 7201SA/LA15 } \\ \text { 7202SA/LA15 } \\ \hline \end{array}$ |  | 7200S/L207201SA/LA207202SA/LA20 |  | $\begin{gathered} \text { 7200S/L25 } \\ \text { 7201SA/LA25 } \\ \text { 7202SA/LA25 } \end{gathered}$ |  | 7200S/L307201SA/LA307202SA/LA30 |  | $\begin{array}{\|c\|} \hline \text { 7200S/L35 } \\ \text { 7201SA/LA35 } \\ \text { 7202SA/LA35 } \end{array}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ts | Shift Frequency | - | 40 | - | 33.3 | - | 28.5 | - | 25 | - | 22.2 | MHz |
| tre | Read Cycle Time | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| tA | Access Time | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tRR | Read Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tRPW | Read Pulse Width ${ }^{(2)}$ | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| triz | Read Pulse Low to Data Bus at Low ${ }^{(3)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| twLZ | Write Pulse High to Data Bus at Low ${ }^{(3,4)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 10 | - | ns |
| tov | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| trhz | Read Pulse High to Data Bus at High Z ${ }^{(3)}$ | - | 15 | - | 15 | - | 18 | - | 20 | - | 20 | ns |
| twc | Write Cycle Time | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| twPW | Write Pulse Width ${ }^{(2)}$ | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| twn | Write Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tDS | Data Set-up Time | 11 | - | 12 | - | 15 | - | 18 | - | 18 | - | ns |
| tD ${ }^{\text {t }}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tRSC | Reset Cycle Time | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| tRS | Reset Pulse Width ${ }^{(2)}$ | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tRSS | Reset Set-up Time ${ }^{(3)}$ | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| trTC | Retransmit Cycle Time | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| trt | Retransmit Pulse Width ${ }^{(2)}$ | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tRTS | Retransmit Set-up Time ${ }^{(3)}$ | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tRTR | Retransmit Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tEFL | Reset to Empty Flag Low | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| thFF,FFH | Reset to Half-Full and Full Flag High | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| tetf | Retransmit Low to Flags Valid | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| tref | Read Low to Empty Flag Low | - | 15 | - | 20 | - | 25 | - | 30 | - | 30 | ns |
| tRFF | Read High to Full Flag High | - | 15 | - | 20 | - | 25 | - | 30 | - | 30 | ns |
| tRPE | Read Pulse Width after EF High | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tWEF | Write High to Empty Flag High | - | 15 | - | 20 | - | 25 | - | 30 | - | 30 | ns |
| twFF | Write Low to Full Flag Low | - | 15 | - | 20 | - | 25 | - | 30 | - | 30 | ns |
| twhF | Write Low to Half-Full Flag Low | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| tRHF | Read High to Half-Full Flag High | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| tWPF | Write Pulse Width after FF High | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tXOL | Read/Write to $\overline{\mathrm{XO}}$ Low | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tXOH | Read/Write to $\overline{\mathrm{XO}}$ High | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tx1 | $\overline{\mathrm{XI}}$ Pulse Width ${ }^{(2)}$ | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tXIR | $\overline{\text { XI Recovery Time }}$ | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| txIS | $\overline{\text { XI Set-up Time }}$ | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |

NOTES:

1. Timings referenced as in $A C$ Test Conditions.
2. Values guaranteed by design, not currently tested.
3. Pulse widths less than minimum value are not allowed.
4. Only applies to read data flow-through mode.

## AC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter |  | ary | Commmercial and Military |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7200S/L407201SA/LA407202SA/LA40 |  | 7200S/L507201SA/LA507202SA/LA50 |  | 7200S/L65 <br> 7201SA/LA65 <br> 7202SA/LA65 |  | 7200S/L807201SA/LA807202SA/LA80 |  | 7200S/L120 7201SA/LA120 7202SA/LA120 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ts | Shift Frequency | - | 20 | - | 15 | - | 12.5 | - | 10 | - | 7 | MHz |
| tRC | Read Cycle Time | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| tA | Access Time | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| tRR | Read Recovery Time | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tRPW | Read Pulse Width ${ }^{(2)}$ | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tRLZ | Read Pulse Low to Data Bus at Low $\mathrm{Z}^{(3)}$ | 5 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| twL | Write Pulse High to Data Bus at Low $\mathrm{Z}^{(3,4)}$ | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tov | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| trhz | Read Pulse High to Data Bus at High Z ${ }^{(3)}$ | - | 25 | - | 30 | - | 30 | - | 30 | - | 35 | ns |
| twc | Write Cycle Time | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| twPW | Write Pulse Width ${ }^{(2)}$ | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| twr | Write Recovery Time | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tDS | Data Set-up Time | 20 | - | 30 | - | 30 | - | 40 | - | 40 | - | ns |
| tDH | Data Hold Time | 0 | - | 5 | - | 10 | - | 10 | - | 10 | - | ns. |
| tRSC | Reset Cycle Time | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| tRS | Reset Pulse Width ${ }^{(2)}$ | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tRSS | Reset Set-up Time ${ }^{(3)}$ | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tRTC | Retransmit Cycle Time | 50 | - | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| tAT | Retransmit Pulse Width ${ }^{(2)}$ | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tRTS | Retransmit Set-up Time ${ }^{(3)}$ | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| trin | Retransmit Recovery Time | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tEFL | Reset to Empty Flag Low | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| tHFH,FFH | Reset to Half-Full and Full Flag High | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| tRTF | Retransmit Low to Flags Valid | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| tref | Read Low to Empty Flag Low | - | 30 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| tRFF | Read High to Full Flag High | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| tRPE | Read Pulse Width atter EFHigh | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tWEF | Write High to Empty Flag High | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| twFF | Write Low to Full Flag Low | - | 35 | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| tWHF | Write Low to Half-Full Flag Low | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| trhF | Read High to Half-Full Flag High | - | 50 | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| tWPF | Write Pulse Width after FF High | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tXOL | Read/Write to $\overline{\mathrm{XO}}$ Low | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| ${ }^{\text {tXOH }}$ | Read/Write to $\overline{\mathrm{XO}}$ High | - | 40 | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| tx ${ }^{\text {a }}$ | $\overline{\mathrm{XI}}$ Pulse Width ${ }^{(2)}$ | 40 | - | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| txIR | XI Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tXIS | XI Set-up Time | 10 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |
| NOTES: <br> 1. Timings <br> 2. Pulse wid | referenced as in AC Test Conditions. widths less than minimum value are not allowed. |  |  | 3. 4 | lues guar ly applies | ranteed s to read | by design <br> data flow | , not cur -through | ently tes mode. | ted. |  | 679 to 07 |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

2679 tbl 08

## SIGNAL DESCRIPTIONS

## INPUTS:

DATA IN (D0 - D8)
Data inputs for 9-bit wide data.

## CONTROLS: <br> RESET ( $\overline{\mathrm{RS}}$ )

Reset is accomplished whenever the Reset ( $\overline{\mathrm{RS}}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable $(\overline{\mathrm{R}})$ and Write Enable $(\overline{\mathrm{W}})$ inputs must be in the high state during the window shown in Figure 2, (i.e., trss before the rising edge of $\overline{\mathrm{RS}}$ ) and should not change until trse after the rising edge of $\overline{\mathrm{RS}}$. Half-Full Flag ( $\overline{\mathrm{HF}})$ will be reset to high after Reset ( $\overline{\mathrm{RS}}$ ).

## WRITE ENABLE ( $\bar{W}$ )

A write cycle is initiated on the falling edge of this input if the Full Flag (FF) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable $(\bar{W})$. Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{AF}}$ ) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (FF) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag (FF) will go high after tRFF, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from $\bar{W}$, so external changes in $\bar{W}$ will not affect the FIFO when it is full.

## READ ENABLE ( $\overline{\mathrm{R}})$

A read cycle is initiated on the falling edge of the Read Enable ( $\overline{\mathrm{R}}$ ) provided the Empty Flag ( $\overline{\mathrm{EF}}$ ) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable ( $\overline{\mathrm{R}}$ ) goes high,


Figure 1. Output Load

* Includes scope and jig capacitances.
the Data Outputs ( $\mathrm{Q} 0-\mathrm{Q} 8$ ) will return to a high impedance condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag (EF) will go low, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag (EF) will go high after twEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from $\overline{\mathrm{R}}$ so external changes in $\overline{\mathrm{R}}$ will not affect the FIFO when it is empty.


## FIRST LOAD/RETRANSMIT ( $\overline{F L} \overline{R T})$

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the restransmit input. The Single Device Mode is initiated by grounding the Expansion $\operatorname{In}(\overline{\mathrm{XI}})$.

The IDT7200/7201A/7202A can be made to retransmit data when the Retransmit Enable control ( $\overline{\mathrm{RT}}$ ) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable $(\overline{\mathrm{R}})$ and Write Enable $(\overline{\mathrm{W}})$ must be in the high state during retransmit. This feature is useful when less than 256/ 512/1024 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag (MF), depending on the relative locations of the read and write pointers.

## EXPANSION IN (可)

This input is a dual-purpose pin. Expansion In $(\overline{\mathrm{XI}})$ is grounded to indicate an operation in the single device mode. Expansion $\ln (\overline{\mathrm{X}})$ is connected to Expansion Out $(\overline{\mathrm{XO}})$ of the previous device in the Depth Expansion or Daisy Chain Mode.

## OUTPUTS:

## FULL FLAG (FF)

The Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset ( $\overline{\mathrm{RS}}$ ), the Full-Flag ( $\overline{\mathrm{FF}}$ ) will go low after 256 writes for IDT7200, 512 writes for the IDT7201A and 1024 writes for the IDT7202A.

## EMPTY FLAG (EF)

The Empty Flag (EF) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

## EXPANSION OUT/HALF-FULL FLAG ( $\overline{X O} / \overline{\mathrm{HF}}$ )

This is a dual-purpose output. In the single device mode, when Expansion $\operatorname{In}(\overline{\mathrm{XI}})$ is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set low and will remain set until the difference between the write
pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{HF}}$ ) is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion $\ln (\overline{\mathrm{Xl}})$ is connected to Expansion Out ( $\overline{\mathrm{XO}}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

## DATA OUTPUTS ( $\mathrm{Q}_{0}-\mathrm{Q}_{8}$ )

Data outputs for 9 -bit wide data. This data is in a high impedance condition whenever Read $(\overline{\mathrm{R}})$ is in a high state.


## NOTES:

Figure 2. Reset

1. $\overline{E F}, \overline{F F}, \overline{H F}$ may change status during Reset, but flags will be valid at tasc.
2. $\bar{W}$ and $\overline{\mathrm{R}}=\mathrm{V}_{\mathrm{V}}$ around the rising edge of $\overline{\mathrm{R}}$.


Figure 3. Asynchronous Write and Read Operation


Figure 4. Full Flag From Last Write to First Read


FIgure 5. Empty Flag From Last Read to First Write


Figure 6. Retransmit


2679 drw 09
Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse


Figure 8. Minimum Timing for an Full Flag Coincident Write Puise


Figure 9. Half-Full Flag Timing


Figure 10. Expansion Out


Figure 11. Expansion In

## OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. $\overline{\mathrm{FF}}$ is monitored on the device where $\bar{W}$ is used; $\overline{E F}$ is monitored on the device where $\overline{\mathrm{R}}$ is used). For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

## Single Device Mode

A single IDT7200/7201A/7202A may be used when the application requirements are for $256 / 512 / 1024$ words or less. The IDT7200/7201A/7202A is in a Single Device Configuration when the Expansion $\ln (\overline{\mathrm{XI}})$ control input is grounded (see Figure 12).

## Depth Expansion

The IDT7200/7201A/7202A can easily be adapted to applications when the requirements are for greater than 256/512/ 1024 words. Figure 14 demonstrates Depth Expansion using three IDT7200/7201A/7202As. Any depth can be attained by adding additional IDT7200/7201A/7202As. The IDT7200/ 7201A/7202A operates in the Depth Expansion mode when the following conditions are met:

1. The first device must be designated by grounding the First Load ( $\overline{\mathrm{FL}}$ ) control input.
2. All other devices must have $\overline{F L}$ in the high state.
3. The Expansion Out ( $\overline{\mathrm{XO}}$ ) pin of each device must be tied to the Expansion $\ln (\overline{\mathrm{XI}})$ pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all $\overline{E F}$ s and ORing of all $\overline{F F s}$ (i.e. all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{EF}}$ ). See Figure 14.
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

## USAGE MODES:

## Width Expansion

Word width may be increased simply by connecting the corresponding input controlsignals of multiple devices. Status flags ( $\overline{E F}, \overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ ) can be detected from any one device. Figure 13 demonstrates an 18 -bit word width by using two IDT7200/7201A/7202As. Any word width can be attained by adding additional IDT7200/7201A/7202As (Figure 13).

## Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7200/7201A/7202As as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

## Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flowthrough mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ( $\mathrm{tWEF}+\mathrm{tA}$ ) ns after the rising edge of $\bar{W}$, called the first write edge, and it remains on the bus until the $\overline{\mathrm{R}}$ line is raised from low-to-high, after which the bus would go into a three-state mode after tRHz ns. The EF line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\overline{\mathrm{R}}$ line causes the $\overline{F F}$ to be deasserted but the $\bar{W}$ line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\bar{W}$ line must be toggled when FF is not asserted to write new data in the FIFO and to increment the write pointer.

## Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).


Figure 12. Block Dlagram of Single 256/512/1024 $\times 9$ FIFO


Flgure 13. Block Dlagram of 256/512/1024 $\times 18$ FIFO Memory Used In Width Expansion Mode

## TABLE I-RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

| Mode |  | Inputs |  |  | Internal Status |  | Outputs |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: |
|  |  | $\overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | HF |  |
|  |  | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |  |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |  |
| Read/Write | 1 | 1 | 0 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X |  |

## NOTE:

2679 tbl 09

1. Pointer will increment if flag is High.

## TABLE II-RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{L}}$ | $\overline{\mathrm{XI}}$ | Read Polnter | Write Pointer | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{FF}}$ |
| Reset First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset All Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |

## NOTE:

1. $\bar{X}$ is connected to $\overline{X O}$ of previous device. See Figure 14. $\overline{\mathrm{BS}}=$ Reset Input, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{E F}=\mathrm{Empty}$ Flag Output, $\overline{\overline{F F}}=$ Flag Full Output,
$\overline{\mathrm{XI}}=$ Expansion Input, $\overline{\mathrm{HF}}=$ Half-Full Flag Output


Figure 14. Block Diagram of $768 \times 9 / 1536 \times 9 / 3072 \times 9$ FIFO Memory (Depth Expansion)


Figure 15. Compound FIFO Expansion

## NOTES:

1. For depth expsansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13.


Figure 16. Bidirectional FIFO Mode


Figure 17. Read Data Flow-Through Mode


Figure 18. Write Data Flow-Through Mode

## FEATURES:

- First-In/First-Out dual-port memory
- $2048 \times 9$ organization (IDT7203)
- $4096 \times 9$ organization (IDT7204)
- $8192 \times 9$ organization (IDT7205)
- $16384 \times 9$ organization (IDT7206)
- High-speed: 20ns access time
- Low power consumption
- Active: 770 mW (max.)
- Power-down: 44mW (max.)
- Asynchronous and simultaneous read and write
- Fully expandable in both word depth and width
- Pin and functionally compatible with IDT720X family
- Status Flags: Empty Hali-Fuil, Full
- Retransmit capability
- High-performance CEMOSㅗ technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing for \#5962-88669 (IDT7203), 5962-89567 (IDT7203), and 5962-89568 (IDT7204) are listed on this function.


## DESCRIPTION:

The IDT7203/7204/7205/7206 are dual-port memories buffers with internal pointers that load and empty data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

Data is toggled in and out of the device through the use of the Write $(\overline{\mathrm{W}})$ and Read ( $\overline{\mathrm{R}}$ ) pins. All FIFOs have a read/write cycle time of $30 \mathrm{~ns}(33 \mathrm{MHz}$ ).

The devices 9 -bit width provides a bit for a control or parity at the user's option. It also features a Retransmit (RT) capability that allows the read pointer to be reset to its initial position when RT is pulsed low. A Half-Full Flag is available in the single device and width expansion modes.

The IDT7203/7204/7205/7206 are fabricated using IDT's high-speed CEMOS technology. They are designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing, rate buffering, and other applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



Consult Factory for CERPACK Pinout

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal <br> Voltage with <br> Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2661 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


> PLCC/LCC TOP VIEW

RECOMMENDED
DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vccc | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH $^{(1)}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH $^{(1)}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| VIL $^{(2)}$ | Input Low Voltage <br> Commercial and <br> Military | - | - | 0.8 | V |

NOTES:
2661 tbl 02

1. $\mathrm{V}_{\mathrm{IH}}=2.6 \mathrm{~V}$ for $\overline{\mathrm{XI}}$ input (commercial).
$\mathrm{V}_{\mathrm{IH}}=2.8 \mathrm{~V}$ for $\overline{X I}$ input (military).
2. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
(Commercial: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT7203/7204/ IDT7205 Commercial $t_{A}=20 \mathrm{~ns}$ |  |  | IDT7203/7204/IDT7205/7206CommercialtA $^{2}=$$\mathbf{2 5 , 3 5 , 5 0 , 8 0 , 1 2 0 n s}$ |  |  | IDT7203/7204/IDT7205/7206MilitarytA $=30,40,50,80,120 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| ILI ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -1 | - | 1 | -1 | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{LO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| Voh | Output Logic "1" Voltage $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic " 0 " Voltage $\mathrm{lOH}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{IcCa}^{(3)}$ | Active Power Supply Current | - | - | $120^{(4)}$ | - | - | $120^{(4)}$ | - | - | $150^{(4)}$ | mA |
| $\operatorname{lcc}^{(3)}$ | Standby Current ( $\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{VIH})$ | - | - | 12 | - | - | 12 | - | - | 25 | mA |
| $\operatorname{lcc3}(\mathrm{L})^{(3)}$ | Power Down Current (All Input = Vcc-0.2V) | - | - | 2 | - | - | 2 | - | - | 4 | mA |
| $\operatorname{lcc3}(\mathrm{S})^{(3)}$ | Power Down Current (All Input = Vcc - 0.2V) | - | - | 8 | - | - | 8 | - | - | 12 | mA |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{Vin}_{\mathrm{in}} \leq \mathrm{Vcc}$.
2. Icc measurements are made with outputs open (only capacitive loading).
3. $\overline{\mathrm{R}} \geq \mathrm{V} \mathrm{H}, 0.4 \leq$ Vout $\leq \mathrm{V}$ Cc.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameters | Commerclal |  | Commercial |  | Military |  | Commercial |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { 7203S/L20 } \\ & 7204 \mathrm{~S} / \mathrm{L} 20 \\ & 7205 \mathrm{~S} \text { /L20 } \\ & 7206 \mathrm{~S} / \mathrm{L} 20 \end{aligned}$ |  | $\begin{aligned} & 7203 \mathrm{~S} / \mathrm{L} 25 \\ & \text { 7204S/L25 } \\ & 7205 \mathrm{~S} / \mathrm{L} 25 \\ & 7206 \mathrm{~S} / \mathrm{L} 25 \end{aligned}$ |  | $\begin{aligned} & \text { 7203S/L30 } \\ & 7204 \mathrm{~S} / \mathrm{L} 30 \\ & 7205 \mathrm{~S} \text { /L30 } \\ & 7206 \mathrm{~S} / \mathrm{L} 30 \end{aligned}$ |  | $\begin{aligned} & 7203 \mathrm{~S} / \mathrm{L} 35 \\ & 7204 \mathrm{~S} / \mathrm{L} 35 \\ & 7205 \mathrm{~S} / \mathrm{L} 35 \\ & 7206 \mathrm{~S} / \mathrm{L} 35 \end{aligned}$ |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Shift Frequency | - | 33.3 | - | 28.5 | - | 25 | - | 22.2 | MHz |
| tRC | Read Cycle Time | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| tA | Access Time | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tRR | Read Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tRPW | Read Pulse Width ${ }^{(2)}$ | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| trLz | Read Low to Data Bus Low ${ }^{(3)}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| twLz | Write High to Data Bus Low Z ${ }^{(3,4)}$ | 5 | - | 5 | - | 5 | - | 10 | - | ns |
| tDV | Data Valid from Read High | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tRHZ | Read High to Data Bus High Z ${ }^{(3)}$ | - | 15 | - | 18 | - | 20 | - | 20 | ns |
| twc | Write Cycle Time | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| twPW | Write Pulse Width ${ }^{(2)}$ | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| twR | Write Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tos | Data Set-up Time | 12 | - | 15 | - | 18 | - | 18 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| trsc | Reset Cycle Time | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| tRS | Reset Pulse Width ${ }^{(2)}$ | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| trss | Reset Set-up Time ${ }^{(3)}$ | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tRTC | Retransmit Cycle Time | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| tRT | Retransmit Pulse Width ${ }^{(2)}$ | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| thTs | Retransmit Set-up Time ${ }^{(3)}$ | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tRTR | Retransmit Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tefl | Reset to Empty Flag Low | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| tHFH, tFFH | Reset to $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ High | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| thtr | Retransmit Low to Flags Valid | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| tref | Read Low to Empty Flag Low | - | 20 | - | 25 | - | 30 | - | 30 | ns |
| thFF | Read High to Full Flag High | - | 20 | - | 25 | - | 30 | - | 30 | ns |
| tRPE | Read Pulse Width atter EFF High | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tWEF | Write High to Empty Flag High | - | 20 | - | 25 | - | 30 | - | 30 | ns |
| tWFF | Write Low to Full Flag Low | - | 20 | - | 25 | - | 30 | - | 30 | ns |
| tWHF | Write Low to Half-Full Flag Low | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| thaF | Read High to Half-Full Flag High | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| tWPF | Write Pulse Width after FF High | 20 | - | 25 | - | 30 | - | 35 | 二 | ns |
| txOL | Read/Write Low to XO Low | - | 20 | 一 | 25 | - | 30 | - | 35 | ns |
| tXOH | ReadWrite High to $\overline{\text { XO }}$ High | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| txI | $\overline{\mathrm{XI}}$ Pulse Width ${ }^{(2)}$ | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tXIR | $\overline{\text { XI Recovery Time }}$ | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| txis | $\overline{\text { XI Set-up Time. }}$ | 10 | - | 10 | - | 10 | - | 15 | - | ns |

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

## AC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameters | Military <br> $7203 S$ /L40 <br> 7204S/L40 <br> 7205S/L40 <br> 7206S/L40 |  | Commercial and Military |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \mathbf{7 2 0 3 S} / L 50 \\ & 7204 S / L 50 \\ & 7205 S / L 50 \\ & 7206 S / L 50 \end{aligned}$ |  | $\begin{aligned} & 7203 \mathrm{~S} / \mathrm{L} 80 \\ & 7204 \mathrm{~S} / \mathrm{L} 80 \\ & 7205 \mathrm{~S} / \mathrm{L} 80 \\ & 7206 \mathrm{~S} / \mathrm{L} 80 \end{aligned}$ |  | $\begin{aligned} & 7203 S / L 120 \\ & 7204 S / L 120 \end{aligned}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Shift Frequency | - | 20 | - | 15 | - | 10 | - | 7 | MHz |
| tre | Read Cycle Time | 50 | - | 65 | - | 100 | - | 140 | - | ns |
| tA | Access Time | - | 40 | - | 50 | - | 80 | - | 120 | ns |
| tRR | Read Recovery Time | 10 | - | 15 | - | 20 | - | 20 | - | ns |
| tRPW | Read Pulse Width ${ }^{(2)}$ | 40 | - | 50 | - | 80 | - | 120 | - | ns |
| trLZ | Read Low to Data Bus Low ${ }^{(3)}$ | 5 | - | 10 | - | 10 | - | 10 | - | ns |
| twLz | Write High to Data Bus Low Z ${ }^{(3,4)}$ | 10 | - | 15 | - | 20 | - | 20 | - | ns |
| tDV | Data Valid from Read High | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| trhz | Read High to Data Bus High Z ${ }^{(3)}$ | - | 25 | - | 30 | - | 30 | - | 35 | ns |
| twc | Write Cycle Time | 50 | - | 65 | - | 100 | - | 140 | - | ns |
| twPW | Write Pulse Width ${ }^{(2)}$ | 40 | - | 50 | - | 80 | - | 120 | - | ns |
| twh | Write Recovery Time | 10 | - | 15 | - | 20 | - | 20 | - | ns |
| tDS | Data Set-up Time | 20 | - | 30 | - | 40 | - | 40 | - | ns |
| tDH | Data Hold Time | 0 | - | 5 | - | 10 | - | 10 | - | ns |
| tRSC | Reset Cycle Time | 50 | - | 65 | - | 100 | - | 140 | - | ns |
| tRS | Reset Pulse Width ${ }^{(2)}$ | 40 | - | 50 | - | 80 | - | 120 | - | ns |
| trss | Reset Set-up Time ${ }^{(3)}$ | 40 | - | 50 | - | 80 | - | 120 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 15 | - | 20 | - | 20 | - | ns |
| trTC | Retransmit Cycle Time | 50 | - | 65 | - | 100 | - | 140 | - | ns |
| tRT | Retransmit Pulse Width ${ }^{(2)}$ | 40 | - | 50 | - | 80 | - | 120 | - | ns |
| trTs | Retransmit Set-up Time ${ }^{(3)}$ | 40 | - | 50 | - | 80 | - | 120 | - | ns |
| tRTR | Retransmit Recovery Time | 10 | - | 15 | - | 20 | - | 20 | - | ns |
| tefl | Reset to Empty Flag Low | - | 50 | - | 65 | - | 100 | - | 140 | ns |
| thFh, tFFH | Reset to $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ High | - | 50 | - | 65 | - | 100 | - | 140 | ns |
| tRTF | Retransmit Low to Flags Valid | - | 50 | - | 65 | - | 100 | - | 140 | ns |
| tref | Read Low to Empty Flag Low | - | 35 | - | 45 | - | 60 | - | 60 | ns |
| tRFF | Read High to Full Flag High | - | 35 | - | 45 | - | 60 | - | 60 | ns |
| tRPE | Read Pulse Width after EF High | 40 | - | 50 | - | 80 | - | 120 | - | ns |
| tWEF | Write High to Empty Flag High | - | 35 | - | 45 | - | 60 | - | 60 | ns |
| twFF | Write Low to Full Flag Low | - | 35 | - | 45 | - | 60 | - | 60 | ns |
| twhF | Write Low to Half-Full Flag Low | - | 50 | - | 65 | - | 100 | - | 140 | ns |
| tRHF | Read High to Half-Full Flag High | - | 50 | - | 65 | - | 100 | - | 140 | ns |
| twPF | Write Pulse Width atter FF High | 40 | - | 50 | - | 80 | - | 120 | - | ns |
| tXOL | Read/Write Low to XO Low | - | 40 | - | 50 | - | 80 | - | 120 | ns |
| tXOH | Read/Write High to $\overline{\mathrm{XO}}$ High | - | 40 | - | 50 | - | 80 | - | 120 | ns |
| txI | $\overline{\mathrm{XI}}$ Pulse Width ${ }^{(2)}$ | 40 | 一 | 50 | - | 80 | - | 120 | - | ns |
| tXIR | $\overline{\text { XI Recovery Time }}$ | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tx\|s | $\overline{\text { XI Set-up Time }}$ | 15 | - | 15 | - | 15 | - | 15 | - | ns |

## NOTES:

[^5]
## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

CAPACITANCE ${ }^{(1)}\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Condition | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN $^{(1)}$ | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| COUT |  |  |  |  |
| NOTES: | Output Capacitance | Vout $=0 \mathrm{~V}$ | 10 | pF |

1. This parameter is sampled and not $100 \%$ tested.
2. With output deselected.

## SIGNAL DESCRIPTIONS

## Inputs:

DATA IN (Do-D8) — Data inputs for 9-bit wide data.

## Controls:

RESET ( $\overline{\mathrm{RS}}$ ) - Reset is accomplished whenever the Reset $(\overline{\mathrm{RS}})$ input is takento a low state. During reset, bothinternal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. Both the Read Enable ( $\overline{\mathrm{R}}$ ) and Write Enable ( $\overline{\mathrm{W}}$ ) inputs must be in the high state during the window shown in Figure 2 (i.e. trss before the rising edge of $\overline{\mathrm{RS}}$ ) and should not change until tRSR after the rising edge of $\overline{\mathrm{RS}}$.

WRITE ENABLE $(\overline{\mathrm{W}})$-A write cycle is initiated on the falling edge of this input if the Full Flag (所) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable $(\bar{W})$. Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{F}}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (何) will go low on the falling edge of the last write signal. inhibiting further write operations, Upon the completion of a valid read operation, the Full Flag (ㅍF) will go high after tRFF, allowing a new valid write to begin. When the FIFO is full, the internal write pointer is blocked from $\bar{W}$, so external changes in $\bar{W}$ will not affect the FIFO when it is full.


2661 drw 1 OR EQUIVALENT CIRCUIT

Figure 1. Output Load
*Includes jig and scope capacitances.

READ ENABLE $(\overline{\mathrm{R}})$ —A read cycle is initiated on the falling edge of the Read Enable $(\overline{\mathrm{R}})$ provided the Empty Flag ( $\overline{\mathrm{EF}}$ ) is not set. The data is accessed on a First-In/First-Out basis independent of any ongoing write operations. After Read Enable ( $\overline{\mathrm{R}})$ goes high, the Data Outputs (Qothrough Qs) will return to a high impedance condition until the nextRead operation. When all the data has been read from the FIFO, the Empty Flag ( $\overline{\mathrm{EF}}$ ) will go low, allowing the "final" read cycle but inhibiting further read operations, with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag (EF) will go high after tWEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from $\bar{R}$ so external changes will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT (FL/RT) - This is a dualpurpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device loaded (see Operating Modes). The Single Device Mode is initiated by grounding the Expansion In (XI).

The IDT7203/7204/7205/7206 can be made to retransmit data when the Retransmit Enable Control ( $\overline{\mathrm{RT}}$ ) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. The status of the Flags will change depending on the relative locations of the read and write pointers. Read Enable $(\overline{\mathrm{R}})$ and Write Enable $(\bar{W})$ must be in the high state during retransmit. This feature is useful when less than 2048/4096/8192/16384 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode.

EXPANSION IN $(\overline{\mathrm{XI}})$ - This input is a dual-purpose pin. Expansion $\operatorname{In}(\overline{\mathrm{XI}})$ is grounded to indicate an operation in the single device mode. Expansion $\ln (\overline{\mathrm{X}})$ is connected to Expansion Out ( $\overline{\mathrm{XO}})$ of the previous device in the Depth Expansion or Daisy Chain Mode.

## Outputs:

FULL FLAG ( $\overline{\mathrm{FF}})$ - The Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operations, when the device is full. If the read pointer is not moved after Reset ( $\overline{\mathrm{RS}}$ ), the Full Flag ( $\overline{\mathrm{FF}}$ ) will go low after 2048/4096/8192/16384 writes.

EMPTY FLAG ( $\overline{E F}$ ) - The Empty Flag ( $\overline{\mathrm{EF}}$ ) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

EXPANSION OUT/HALF-FULL FLAG ( $\overline{X O} / \overline{\mathrm{HF}}$ ) - This is a dual-purpose output. In the single device mode, when Expansion $\ln (\overline{\mathrm{XI}})$ is grounded, this output acts as an indication of a halffull memory.

After half of the memory is filled, and at the falling edge of the nextwrite operation, the Half-Full Flag ( $\overline{\mathrm{HF}})$ will be set to low and will remain set until the difference between the write pointer and
read pointer is less than or equal to one half of the total memory of the device. The Halt-Full Flag ( $\overline{\mathrm{HF}}$ ) is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In ( $\overline{\mathrm{XI}})$ is connected to Expansion Out ( $\overline{\mathrm{XO}})$ of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory. There will be an $\overline{\mathrm{XO}}$ pulse when the Write pointer reaches the last location of memory, and an additional $\overline{X O}$ pulse when the Read pointer reaches the last location of memory.

DATA OUTPUTS (Q0-Q8) - Q0-Q8 are data outputs for 9bit wide data. These outputs are in a high impedance condition whenever Read $(\bar{R})$ is in a high state.


NOTE:

1. Wand $\overline{\mathrm{R}}=\mathrm{V}_{\mathrm{I}}$ around the rising edge of $\overline{\mathrm{RS}}$.

Figure 2. Reset


Figure 3. Asynchronous Write and Read Operation


Figure 4. Full FlagTiming From Last Write to First Read


Figure 5. Empty Flag Timing From Last Read to First Write


NOTE:

1. $\overline{E F}, \overline{F F}$ and $\overline{H F}$ may change status during Retransmit, but flags will be valid at tric.

Figure 6. Retransmit


Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse.


Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse.


2661 drw 09
Figure 9. Half-Full Flag Timing


Figure 10. Expansion Out


Figure 11. Expansion In

## OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. $\overline{\mathrm{FF}}$ is monitored on the device where $\bar{W}$ is used; $\overline{E F}$ is monitored on the device where $\bar{R}$ is used). For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

## Single Device Mode

A single IDT7203/7204/7205/7206 may be used when the application requirements are for 2048/4096/8192/16384 words or less. The IDT7203/7204/7205/7206 is in a Single Device Configuration when the Expansion $\ln (\overline{\mathrm{XI}})$ control input is grounded (see Figure 12).

## Depth Expansion

The IDT7203/7204/7205/7206 can easily be adapted to applications when the requirements are for greater than 2048/ 4096/8192/16384 words. Figure 14 demonstrates Depth Expansion using three IDT7203/7204/7205/7206s. Any depth can be attained by adding additional IDT7203/7204/7205/ 7206s. The IDT7203/7204/7205/7206 operates in the Depth Expansion mode when the following conditions are met:

1. The first device must be designated by grounding the First Load (FL) control input.
2. All other devices must have $\overline{F L}$ in the high state.
3. The Expansion Out ( $\overline{\mathrm{XO}}$ ) pin of each device must be tied to the Expansion $\ln (\overline{\mathrm{X}})$ pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag (所) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all $\overline{F F}$ (i.e. all must be set to generate the correct composite $\overline{F F}$ or $\overline{E F})$. See Figure 14.
 not available in the Depth Expansion Mode.

For additionalinformation, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

## USAGE MODES:

## Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{E F}, \overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ ) can be detected from any one device. Figure 13 demonstrates an 18 -bit word width by using two IDT7203/7204/7205/7206s. Any word width can be attained by adding additional IDT7203/7204/7205/7206s (Figure 13).

## Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7203/7204/7205/7206s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

## Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flowthrough mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ( $\mathrm{tWEF}+\mathrm{tA}$ ) ns after the rising edge of $\bar{W}$, called the first write edge, and it remains on the bus until the $\overline{\mathrm{R}}$ line is raised from low-to-high, after which the bus would go into a three-state mode after tRHzns. The EF line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\overline{\mathrm{R}}$ line causes the $\overline{\mathrm{FF}}$ to be deasserted but the $\bar{W}$ line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\bar{W}$ line must be toggled when FF is not asserted to write new data in the FIFO and to increment the write pointer.

## Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).


Figure 12. Block Dlagram of $2048 \times 9 / 4096 \times 9 / 8192 \times 9 / 16384 \times 9$ FIFO Used in Single Device Mode


NOTE:

1. Flag detection is accomplished by monitoring the $\overline{F F}, \overline{E F}$ and $\overline{\mathrm{HF}}$ signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

Figure 13. Block Dlagram of $2048 \times 18 / 4096 \times 18 / 8192 \times 18 / 16384 \times 18$ FIFO Memory Used In Width Expansion Mode

## TRUTH TABLES

TABLE I - RESET AND RETRANSMIT
SINGLE DEVICE CONFIGURATIONWIDTH EXPANSION MODE

| Mode |  | Inputs |  |  | Internal Status |  | Outputs |  |  |
| :--- | :---: | :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | $\overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |  |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | $\overline{1}$ | 1 |  |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |  |
| Read/Write | 1 | 1 | 0 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X |  |

NOTE:
2661 tbl 07

1. Pointer will Increment if flag is high.

TABLE II - RESET AND FIRST LOAD
DEPTH EXPANSIONCOMPOUND EXPANSION MODE

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{R S}$ | $\overline{F L}$ | $\overline{X I}$ | Read Pointer | Write Pointer | $\overline{E F}$ | FF |
| Reset First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset all Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | $(1)$ | X | X | X | X |

NOTES:

1. $\overline{X I}$ is connected to $\overline{X O}$ of previous device. See Figure 14.
2. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL} / R T}=$ First Load/Retransmit, $\overline{\mathrm{FF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input, $\overline{\mathrm{HF}}=$ Half-Full Flag Output


Figure 14. Block Dlagram of $6149 \times 9 / 12298 \times 9 / 24596 \times 9 / 49152 \times 9$ FIFO Memory (Depth Expansion)


## NOTES:

1. For depth expansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion


Figure 16. Bidirectional FIFO Operation


Figure 17. Read Data Fiow-Through Mode


Figure 18. Write Data Flow-Through Mode

CMOS PARALLEL<br>FIRST-iN/FIRST-OUT FIFO<br>$256 \times 18-$ BIT, $512 \times 18$-BIT \&<br>1K x 18-BIT

## ADVANCE INFORMATION IDT72005 IDT72015 IDT72025

## FEATURES:

- First-In/First-Out dual-port memory
- $256 \times 18$ organization (IDT72005)
- $512 \times 18$ organization (IDT72015)
- $1 \mathrm{~K} \times 18$ organization (IDT72025)
- High speed-25ns access time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Status Flags: Empty, Full, Almost Full, Almost Empty
- Two OE pins for bus matching applications
- High-performance CEMOS ${ }^{\text {тм }}$ technology
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72005/72015/72025 are dual-port memories that load and empty data on a first-in/first-out basis. The devices use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write $(\bar{W})$ and Read $(\overline{\mathrm{R}})$ pins. The devices have a read/write cycle time of $25 \mathrm{~ns}(40 \mathrm{MHz})$.

The device utilizes an 18-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features two $\overline{\mathrm{OE}}$ pins for bus matching applications. In single device mode, these pins can be used to read data at different time intervals.

These FIFOs have two end point flags, Empty ( $\overline{\mathrm{EF}}$ ) and Full ( $\overline{\mathrm{FF}}$ ); and two partial flags with fixed offsets, Almost Full ( $\overline{\mathrm{AFF}}$ ) and Almost Empty ( $\overline{\mathrm{AEF}}$ ) for higher memory utilization. All flags are active Low outputs.

The IDT72005/72015/72025 are fabricated using IDT's high-speed CEMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/ writes in multiprocessing and rate buffer applications. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



2553 dnw 01
CEMOS is a trademark of Integrated Device Technology, Inc.

## FEATURES:

- First-In/First-Out dual-port memory
- Bit organization
- IDT72021-1K x 9
- IDT72031-2K x 9
- IDT72041-4K x 9
- Ultra high speed
- IDT72021-25ns access time, 35ns cycle time
- IDT72031-35ns access time, 45ns cycle time
- IDT72041-35ns access time, 45ns cycle time
- Easily expandable in word depth and/or width
- Asynchronous and simultaneous read and write
- Functionally equivalent to IDT7202/03/04 with Output Enable ( $\overline{\mathrm{OE}}$ ) and Almost Empty/Almost Full Flag ( $\overline{\mathrm{AEF}}$ )
- Four status flags: Full, Empty, Half-Full (single device mode), and Almost Empty/Almost Full (7/8 empty or 7/8 full in single device mode)
- Output Enable controls the data output port
- Auto-retransmit capability
- Available in 32-pin DIP and surface mount 32-pin LCC and PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

IDT72021/031/041s are high-speed, low-power, dual-port memory devices commonly known as FIFOs (First-In/FirstOut). Data can be written into and read from the memory at independent rates. The order of information stored and extracted does not change, but the rate of data entering the FIFO might be different than the rate leaving the FIFO. Unlike a static RAM, no address information is required because the read and write pointers advance sequentially. The IDT72021/ 031/041s can perform asynchronous and simultaneous read and write operations. There are four status flags, ( $\overline{\mathrm{HF}}, \overline{\mathrm{FF}}, \overline{\mathrm{EF}}$, $\overline{\mathrm{AEF}}$ ) to monitor data overflow and underflow. Output Enable (OE) is provided to control the flow of data through the output port. Additional key features are Write ( $\overline{\mathrm{W}})$, Read ( $\overline{\mathrm{R}}$ ), Retransmit ( $\overline{\mathrm{RT}}$ ), First Load ( $\overline{\mathrm{FL}})$, Expansion In ( $\overline{\mathrm{XI})}$ ) and Expansion Out (XO). The IDT72021/031/041s are designed for those applications requiring data control flags and Output Enable ( $\overline{\mathrm{OE}}$ ) in multiprocessing and rate buffer applications.

The IDT72021/031/041s are fabricated using IDT's CEMOS ${ }^{\text {M }}$ technology. Military grade product is manufactured in compliance with the latest version of MIL-STD-883, Class B, for high reliability systems.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS




LCC/PLCC TOP VIEW

## PIN DESCRIPTIONS

| Symbol | Name | I/O |  |
| :--- | :--- | :--- | :--- | :--- |
| Do-Ds | Inputs | I | Data inputs for 9-bit wide data. |

## STATUS FLAG

| Number of Words in FIFO |  |  | $\overline{\text { FF }}$ | $\overline{\text { AEF }}$ | $\overline{\mathrm{HF}}$ | $\overline{E F}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1K | 2K | 4K |  |  |  |  |
| 0 | 0 | 0 | H | L | H | L |
| 1-127 | 1-255 | 1-511 | H | L | H | H |
| 128-512 | 256-1024 | 512-2048 | H | H | H | H |
| 513-896 | 1025-1792 | 2049-3584 | H | H | L | H |
| 897-1023 | 1793-2047 | 3585-4095 | H | L | L | H |
| 1024 | 2048 | 4096 | L | L | L | H |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter ${ }^{(1)}$ | Condition | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| COUT | Output Capacitance | VouT $=0 \mathrm{~V}$ | 10 | pF |

NOTE:
2677 tbl 03

1. These parameters are sampled and not $100 \%$ tested.

## RECOMMENDED DC

 OPERATING CONDITIONS| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCCM | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| VCcC | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage <br> Military | 2.2 | - | - | V |
| VIL $^{(1)}$ | Input Low Voltage <br> Commercial and <br> Military | - | - | 0.8 | V |

## NOTE

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS—IDT72021

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72021 Commercial tA $=25,35 n s$ |  |  | $\begin{gathered} \text { IDT72021 } \\ \text { Military } \\ \text { tA }=30,40 \mathrm{~ns} \end{gathered}$ |  |  | $\begin{gathered} \text { IDT72021 } \\ \text { Commercial } \\ \mathrm{t} A_{\mathrm{A}}=50,65,80,120 \mathrm{~ns} \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \text { IDT72021 } \\ \text { Military } \\ \mathbf{t} A^{A}=50,65,80,120 \mathrm{~ns} \\ \hline \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{IL}^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| ILO ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage $1 \mathrm{OH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage $\mathrm{IOL}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | - | - | 0.4 | V |
| ICC1 ${ }^{(3,4)}$ | Active Power Supply Current | - | - | 120 | - | - | 140 | - | 50 | 80 | - | 70 | 100 | mA |
| $\mathrm{ICC2}^{(3)}$ | Standby Current $\overline{(\bar{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} \overline{\mathrm{RT}}=\mathrm{V}(\mathrm{H})$ | - | - | 12 | - | - | 20 | - | 5 | 8 | - | 8 | 15 | mA |
| $\mathrm{ICCO}^{(3)}$ | Power Down Current (All Input $=\mathrm{Vcc}-0.2 \mathrm{~V}$ ) | - | - | 500 | - | - | 900 | - | - | 500 | - | - | 900 | $\mu \mathrm{A}$ |

## DC ELECTRICAL CHARACTERISTICS — IDT72031, IDT72041

(Commercial: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72031IDT72041CommercialtA $=35,50,65,80,120 \mathrm{~ns}$ |  |  | IDT72031IDT72041MilitarytA $=40,50,65,80,120 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| lut ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| 120 ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VoH | Output Logic "1" Voltage lout =-2mA | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage lout $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{ICC1}^{(3,5)}$ | Active Power Supply Current | - | 75 | 120 | - | 100 | 150 | mA |
| $\operatorname{Icce}^{(3)}$ | Standby Current ( $\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RST}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{V} / \mathrm{H}$ ) | - | 8 | 12 | - | 12 | 25 | mA |
| $\mathrm{ICcs}^{(3)}$ | Power Down Current (All Input = Vcc-0.2V) | - | - | 2 | - | - | 4 | mA |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{V}_{\mathrm{in}} \leq \mathrm{Vcc}$.
2. $\overline{\mathrm{R}} \geq \mathrm{V} / \mathrm{H}, 0.4 \leq$ Vour $\leq \mathrm{Vcc}$.
3. Icc measurements are made with $\overline{\mathrm{OE}}=\mathrm{HIGH}$.
4. Tested at $f=20 \mathrm{MHz}$.
5. Tested at $\mathrm{f}=15.3 \mathrm{MHz}$.

## AC ELECTRICAL CHARACTERISTICS - IDT72021 ${ }^{(1)}$

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $\begin{gathered} \text { Com'l } \\ \hline 72021 \times 25 \\ \hline \end{gathered}$ |  | $\frac{\text { MII. }}{72021 \times 30}$ |  | $\begin{gathered} \text { Com'l } \\ 72021 \times 35 \end{gathered}$ |  | $\frac{\text { MII. }}{72021 \times 40}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Shift Frequency | - | 28.5 | - | 25 | - | 22.2 | - | 20 | MHz |
| tRC | $\overline{\mathrm{R}}$ Cycle Time | 35 | - | 40 | - | 45 | - | 50 | - | ns |
| tA | Access Time | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| tRR. | $\overline{\mathrm{R}}$ Recovery Time | 10 : | - | 10 | - | 10 | - | 10 | - | ns |
| trPW | $\overline{\mathrm{R}}$ Pulse Width ${ }^{(2)}$ | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| trLz | $\overline{\mathrm{R}}$ Pulse Low to Data Bus at Low $\mathrm{Z}^{(3)}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tWLz | $\overline{\mathrm{W}}$ Pulse High to Data Bus at Low ${ }^{(3,4)}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tov | Data Valid from $\overline{\mathrm{R}}$ Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| triz | $\overline{\mathrm{B}}$ Pulse High to Data Bus at High $\mathbf{Z}^{(3)}$ | - | 18 | - | 20 | - | 20 | - | 25 | ns |
| twc. | $\overline{\mathrm{W}}$ Cycle Time | 35 | - | 40 | - | 45 | - | 50 | - | ns |
| twPW | $\overline{\mathrm{W}}$ Pulse Width ${ }^{(2)}$ | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| tWR | $\bar{W}$ Recovery Time | 10 | - | 10 | 二 | 10 | - | 10 | - | ns |
| tos | Data Set-up Time | 15 | - | 18 | - | 18 | - | 20 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tRSC | $\overline{\text { RS }}$ Cycle Time | 35 | - | 40 | - | 45 | - | 50 | - | ns |
| ths | $\overline{\text { RS }}$ Pulse Width ${ }^{(2)}$ | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| trss | $\overline{\mathrm{RS}}$ Set-up Time | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| tRSR | $\overline{\text { AS }}$ Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tRTC | $\overline{\text { RTT Cycle Time }}$ | 35 | - | 40 | - | 45 | - | 50 | - | ns |

NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

## AC ELECTRICAL CHARACTERISTICS - IDT72021 ${ }^{(1)}$ (Continued)

(Commercial: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Military and Commercial |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $72021 \times 50$ |  | $72021 \times 65$ |  | $72021 \times 80$ |  | $72021 \times 120$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Shift Frequency | - | 15 | - | 12.5 | - | 10 | - | 7 | MHz |
| tRC | $\overline{\mathrm{R}}$ Cycle Time | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| tA | Access Time | - | 50 | - | 65 | - | 80 | - | 120 | ns |
| tRR | $\overline{\mathrm{R}}$ Recovery Time | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tRPW | $\overline{\mathrm{R}}$ Pulse Width ${ }^{(2)}$ | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| trlz | $\overline{\mathrm{R}}$ Pulse Low to Data Bus at Low $\mathrm{Z}^{(3)}$ | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| twLZ | $\bar{W}$ Pulse High to Data Bus at Low $\mathrm{Z}^{(3,4)}$ | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tDV | Data Valid from $\overline{\mathrm{R}}$ Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| trhz | $\overline{\mathrm{R}}$ Pulse High to Data Bus at High Z ${ }^{(3)}$ | - | 30 | - | 30 | - | 30 | - | 35 | ns |
| twc | W Cycle Time | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| twPW | $\overline{\text { W }}$ Pulse Width ${ }^{(2)}$ | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| twr | $\overline{\text { W }}$ Recovery Time | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tos | Data Set-up Time | 30 | - | 30 | - | 40 | - | 40 | - | ns |
| toh | Data Hold Time | 5 | - | 10 | - | 10 | - | 10 | - | ns |
| tRSC | $\overline{\mathrm{RS}}$ Cycle Time | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| tRS | $\overline{\mathrm{RS}}$ Pulse Width ${ }^{(2)}$ | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tRSS | $\overline{\mathrm{RS}}$ Set-up Time | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tRSR | $\overline{\mathrm{RS}}$ Recovery Time | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tRTC | $\overline{\text { RT Cycle Time }}$ | 65 | - | 80 | - | 100 | - | 140 | - | ns |
| tRT | $\overline{\mathrm{RT}}$ Pulse Width ${ }^{(2)}$ | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tRTR | $\overline{\text { RT Recovery Time }}$ | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tRSF1 | $\overline{\mathrm{RS}}$ to $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AEF}}$ Low | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| tRSF2 | $\overline{\mathrm{RS}}$ to $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ High | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| tref | $\overline{\mathrm{R}}$ Low to $\overline{\mathrm{EF}}$ Low | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| tRFF | $\overline{\mathrm{R}}$ High to $\overline{\mathrm{FF}}$ High | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| tRPE | $\overline{\mathrm{R}}$ Pulse Width After $\overline{\mathrm{EF}}$ High | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| tWEF | $\bar{W}$ High to EF High | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| tWFF | $\bar{W}$ Low to EF Low | - | 45 | - | 60 | - | 60 | - | 60 | ns |
| twhF | $\overline{\text { W }}$ Low to $\overline{\text { HF }}$ Low | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| trhF | $\overline{\mathrm{R}}$ High to $\overline{\mathrm{HF}}$ High | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| tWPF | $\bar{W}$ Pulse Width after $\overline{\mathrm{FF}}$ High | 50 | - | 65 | - | 80 | - | 120 | - | ns |
| thF | $\overline{\mathrm{R}}$ High to Transitioning $\overline{\mathrm{AEF}}$ | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| twF | $\overline{\text { W }}$ Low to Transitioning $\overline{\mathrm{AEF}}$ | - | 65 | - | 80 | - | 100 | - | 140 | ns |
| toenz |  | 0 | 25 | 0 | 30 | 0 | 30 | 0 | 30 | ns |
| toelz | $\overline{\mathrm{OE}}$ Low to Low-Z (Enable) ${ }^{(3)}$ | 0 | 25 | 0 | 30 | 0 | 30 | 0 | 30 | ns |
| taoe | $\overline{\text { OE Low Data Valid (Q0-Q8) }}$ | - | 30 | - | 40 | - | 40 | - | 40 | ns |

NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

## AC ELECTRICAL CHARACTERISTICS - IDT72031, IDT72041 ${ }^{(1)}$

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $\begin{aligned} & 72031 \times 35 \\ & 72041 \times 35 \end{aligned}$ |  | $\begin{aligned} & 72031 \times 40 \\ & 72041 \times 40 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 72031 \times 50 \\ & 72041 \times 50 \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Shift Frequency | - | 22.2 | - | 20 | - | 15 | MHz |
| tre | $\overline{\mathrm{R}}$ Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| tA | Access Time | - | 35 | - | 40 | - | 50 | ns |
| tRR | $\overline{\bar{R}}$ Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| tRPW | $\overline{\mathrm{R}}$ Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | ns |
| trlz | $\overline{\mathrm{R}}$ Pulse Low to Data Bus at Low $\mathrm{Z}^{(3)}$ | 5 | - | 5 | - | 10 | - | ns |
| tWLZ | $\bar{W}$ Pulse High to Data Bus at Low ${ }^{(3,4)}$ | 5 | - | 5 | - | 5 | - | ns |
| tov | Data Valid from $\overline{\mathrm{R}}$ Pulse High | 5 | - | 5 | - | 5 | - | ns |
| trhz | $\overline{\mathrm{R}}$ Pulse High to Data Bus at High Z ${ }^{(3)}$ | - | 20 | - | 25 | - | 30 | ns |
| twc | $\bar{W}$ Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| twPW | $\bar{W}$ Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | ns |
| twn | $\bar{W}$ Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| tDs | Data Set-up Time | 18 | - | 20 | - | 30 | - | ns |
| toh | Data Hold Time | 0 | - | 0 | - | 5 | - | ns |
| trsc | $\widehat{\mathrm{RS}}$ Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| tRS | $\overline{\mathrm{RS}}$ Pulse Width ${ }^{(2)}$ | 35 | - | 40 | - | 50 | - | ns |
| trss | $\overline{\mathrm{RS}}$ Set-up Time | 35 | - | 40 | - | 50 | - | ns |
| trsh | $\overline{\mathrm{RS}}$ Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| tRTC | RT Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| trt | $\overline{\text { RT Pulse Width }}{ }^{(2)}$ | 35 | - | 40 | - | 50 | - | ns |
| thta | RT Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| tRSF1 | $\overline{\mathrm{RS}}$ to $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AEF}}$ Low | - | 45 | - | 50 | - | 65 | ns |
| thSF2 | $\overline{\mathrm{RS}}$ to $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ High | - | 45 | - | 50 | - | 65 | ns |
| tref | $\overline{\mathrm{R}}$ Low to $\overline{\mathrm{EF}}$ Low | - | 30 | - | 35 | - | 45 | ns |
| tRFF | $\overline{\mathrm{R}}$ High to $\overline{\mathrm{FF}}$ High | - | 30 | - | 35 | - | 45 | ns |
| tRPE | $\overline{\mathrm{R}}$ Pulse Width After $\overline{\mathrm{EF}}$ High | 35 | - | 40 | - | 50 | - | ns |
| twef | $\bar{W}$ High to $\overline{\mathrm{EF}}$ High | - | 30 | - | 35 | - | 45 | ns |
| tWFF | $\bar{W}$ Low to $\overline{\mathrm{EF}}$ Low | - | 30 | - | 35 | - | 45 | ns |
| twhF | $\overline{\mathrm{W}}$ Low to $\overline{\mathrm{HF}}$ Low | - | 45 | - | 50 | - | 65 | ns |
| tRHF | $\overline{\mathrm{R}}$ High to $\overline{\mathrm{HF}}$ High | - | 45 | - | 50 | - | 65 | ns |
| tWPF | $\overline{\bar{W}}$ Pulse Width after $\overline{\overline{F F}}$ High | 35 | - | 40 | - | 50 | - | ns |
| thF | $\overline{\bar{R}}$ High to Transitioning $\overline{\mathrm{AEF}}$ | - | 45 | - | 50 | - | 65 | ns |
| tWF | $\overline{\text { W }}$ Low to Transitioning $\overline{\mathrm{AEF}}$ | - | 45 | - | 50 | - | 65 | ns |
| toenz | $\overline{\mathrm{OE}}$ High to High-Z (Disable) ${ }^{(3)}$ | 0 | 17 | 0 | 20 | 0 | 25 | ns |
| toelz | $\overline{\mathrm{OE}}$ Low to Low-Z (Enable) ${ }^{(3)}$ | 0 | 17 | 0 | 20 | 0 | 25 | ns |
| taoe | $\overline{\mathrm{OE}}$ Low Data Valid (Q0-Q8) | - | 20 | - | 25 | - | 30 | ns |

## NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

## AC ELECTRICAL CHARACTERISTICS - IDT72031, IDT72041 ${ }^{(1)}$ (Continued)

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $\begin{aligned} & 72031 \times 65 \\ & 72041 \times 65 \end{aligned}$ |  | $\begin{aligned} & 72031 \times 80 \\ & 72041 \times 80 \end{aligned}$ |  | $\begin{aligned} & \hline 72031 \times 120 \\ & 72041 \times 120 \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Shift Frequency | - | 12.5 | - | 10 | - | 7 | MHz |
| tsc | $\overline{\mathrm{R}}$ Cycle Time | 80 | - | 100 | - | 140 | - | ns |
| ta | Access Time | - | 65 | - | 80 | - | 120 | ns |
| tRR | $\overline{\mathrm{R}}$ Recovery Time | 15 | - | 20 | - | 20 | - | ns |
| tRPW | $\overline{\mathrm{R}}$ Pulse Width ${ }^{(2)}$ | 65 | - | 80 | - | 120 | - | ns |
| trLz | $\overline{\bar{R}}$ Pulse Low to Data Bus at Low $\mathrm{Z}^{(3)}$ | 10 | - | 10 | - | 10 | - | ns |
| tWLZ | $\bar{W}$ Pulse High to Data Bus at Low $\mathbf{Z}^{(3,4)}$ | 5 | - | 5 | - | 5 | - | ns |
| tov | Data Valid from $\overline{\mathrm{R}}$ Pulse High | 5 | - | 5 | - | 5 | - | ns |
| trhz | $\overline{\mathrm{R}}$ Pulse High to Data Bus at High $\mathrm{Z}^{(3)}$ | - | 30 | - | 30 | - | 35 | ns |
| twc | W Cycle Time | 80 | - | 100 | - | 140 | - | ns |
| twPW | $\overline{\text { W }}$ Pulse Width ${ }^{(2)}$ | 65 | - | 80 | - | 120 | - | ns |
| twn | $\bar{W}$ Recovery Time | 15 | - | 20 | - | 20 | - | ns |
| tos | Data Set-up Time | 30 | - | 40 | - | 40 | - | ns |
| toh | Data Hold Time | 10 | - | 10 | - | 10 | - | ns |
| trsc | $\overline{\mathrm{RS}}$ Cycle Time | 80 | - | 100 | - | 140 | - | ns |
| tRS | $\overline{\text { RS }}$ Pulse Width ${ }^{(2)}$ | 65 | - | 80 | - | 120 | - | ns |
| tRSS | $\overline{\mathrm{RS}}$ Set-up Time | 65 | - | 80 | - | 120 | - | ns |
| tRSR | $\overline{\mathrm{RS}}$ Recovery Time | 15 | - | 20 | - | 20 | - | ns |
| tRTC | $\overline{\text { RT Cycle Time }}$ | 80 | - | 100 | - | 140 | - | ns |
| tri | RT Pulse Width ${ }^{(2)}$ | 65 | - | 80 | - | 120. | - | ns |
| tRTR | $\overline{\text { RT Recovery Time }}$ | 15 | - | 20 | - | 20 | - | ns |
| trsF1 | $\overline{\mathrm{RS}}$ to $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AEF}}$ Low | - | 80 | - | 100 | - | 140 | ns |
| tRSF2 | $\overline{\mathrm{RS}}$ to $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ High | - | 80 | - | 100 | - | 140 | ns |
| tREF | $\overline{\mathrm{R}}$ Low to EF Low | - | 60 | - | 60 | - | 60 | ns |
| tRFF | $\overline{\mathrm{R}}$ High to $\overline{\mathrm{FF}}$ High | - | 60 | - | 60 | - | 60 | ns |
| tRPE | $\overline{\text { A Pulse Width After } \overline{\mathrm{EF}} \text { High }}$ | 65 | - | 80 | - | 120 | - | ns |
| tWEF | $\bar{W}$ High to EF High | - | 60 | - | 60 | - | 60 | ns |
| tWFF | $\bar{W}$ Low to EFF Low | - | 60 | - | 60 | - | 60 | ns |
| tWHF | $\bar{W}$ Low to $\overline{\mathrm{HF}}$ Low | - | 80 | 二 | 100 | - | 140 | ns |
| trhF | $\overline{\mathrm{R}}$ High to $\overline{\mathrm{HF}} \mathrm{High}$ | - | 80 | - | 100 | - | 140 | ns |
| tWPF | $\overline{\text { W Pulse Width after } \overline{\text { FF }} \text { High }}$ | 65 | - | 80 | - | 120 | - | ns |
| taf | $\overline{\mathrm{R}}$ High to Transitioning $\overline{\mathrm{AEF}}$ | - | 80 | - | 100 | - | 140 | ns |
| twF | $\bar{W}$ Low to Transitioning $\overline{\mathrm{AEF}}$ | - | 80 | - | 100 | - | 140 | ns |
| toenz | $\overline{\mathrm{OE}}$ High to High-Z (Disable) ${ }^{(3)}$ | 0 | 30 | 0 | 30 | 0 | 30 | ns |
| toelz | $\overline{\mathrm{OE}}$ Low to Low-Z (Enable) ${ }^{(3)}$ | 0 | 30 | 0 | 30 | 0 | 30 | ns |
| taoe | $\overline{\mathrm{OE}}$ Low Data Valid (Q0-Q8) | - | 40 | - | 40 | - | 40 | ns |

NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 | 2677 tbl 12



Figure 1. Output Load

* Includes scope and jig capacitances.


Figure 2. Reset
NOTES:

1. $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}, \overline{\mathrm{HF}}$, and $\overline{\mathrm{AEF}}$ may change status during Reset, but flags will be valid at trsc.
2. $\bar{W}$ and $\overline{\mathrm{R}}=\mathrm{VIH}$ around the rising edge of $\overline{\mathrm{RS}}$.


Figure 3. Asynchronous Write and Read Operation
NOTE:

1. Assume $\overline{O E}$ is asserted low.


Figure 4. Full Flag From Last Write to First Read


Figure 5. Empty Flag From Last Read to First Write
NOTE:

1. Assume $\overline{\mathrm{OE}}$ is asserted low.


Figure 6. Retransmit


Figure 7. Empty Flag Timing


2677 drw 11
Figure 8. Full Flag Timing


Figure 9. Almost-Empty/Almost-Full Flag and Half-Full Timings


Figure 10. Output Enable and Read Operation Timings


2677 drw 14
Figure 11. Expansion Out


Figure 12. Expansion In
2677 drw 15

## OPERATING CONFIGURATIONS

## SINGLE DEVICE CONFIGURATION

The IDT72021/031/041 is in the Single Device Configuration when the Expansion $\ln (\overline{\mathrm{XI}})$ control input is grounded (see Figure 13).


Figure 13. Block Diagram of Single $1 \mathrm{~K} / 2 \mathrm{~K} / 4 \mathrm{~K} \times 9$ FIFO

## WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting the corresponding input controlsignals of multiple devices. Status flags ( $\overline{E F}, \overline{F F}, \overline{\overline{H F}}$, and $\overline{\mathrm{AEF}}$ ) can be detected trom any one
device. Figure 14 demonstrates an 18 -bit word width by using two IDT72021/031/041 devices. Any word width can be attained by adding additional IDT72021/031/041s.


Figure 14. Block Dlagram of $1 \mathrm{~K} / 2 \mathrm{~K} / 4 \mathrm{~K} \times 18$ FIFO Memory Used in Width Expansion Configuration
NOTE:

1. Flag detection is accomplished by monitoring the $\overline{F F}, \overline{E F}, \overline{A F}$ and $\overline{A E F}$ signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

## DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT72021/031/041 can easily be adapted to applications when the requirements are for greater than $1 \mathrm{~K} / 2 \mathrm{~K} / 4 \mathrm{~K}$ words. Figure 15 demonstrates Depth Expansion using three IDT72021/031/041s. Any depth can be attained by adding additional devices. The IDT72021/031/041 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designed by grounding the First Load (FL) control input.
2. All other devices must have $\overline{\mathrm{FL}}$ in the high state.
3. The Expansion Out ( $\overline{\mathrm{XO}})$ pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 15.
4. External logic is needed to generate a composite Full Flag ( $\overline{\mathrm{FF}}$ ) and Empty Flag ( $\overline{\mathrm{EF}})$. This requires the ORing of all EF s and ORing of all FFs (i.e. all must be set to generate the correct composite FF or $\overline{\mathrm{EF}}$ ). See Figure 15.
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{FF}}$ ) are not available in the Depth Expansion Mode.
For additional information refer to Tech Note 9: "Cascading FIFOs or FIFO Modules".

## COMPOUND EXPANSION MODE

The two expansion techinques described above can be applied together in a straight forward manner to achieve large FIFO arrays (see Figure 16).

## BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72021/031/041s as shown in Figure 17. Care must be taken to assure that the appropriate flag is monitored by each system (i.e., $\overline{\mathrm{FF}}$ is monitored on the device where $\bar{W}$ is used; $\overline{E F}$ is monitored on the device where $\overline{\mathrm{R}}$ is used). Both Depth Expansion and Width Expansion may be used in this mode.

## DATA FLOW-THROUGH MODES

Two types of flow-through modes are permitted: a read flow-through and write flow-through mode. For the read flowthrough mode (Figure 18), the FIFO permits the reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ( $\mathrm{tWEF}+\mathrm{t} A$ ) ns after the rising edge of $\bar{W}$, called the first write edge. It remains on the bus until the $\bar{R}$ line is raised from low-to-high, after which the bus would go into a three-state mode after tRHZ ns. The $\overline{\mathrm{EF}}$ line would have a pulse showing temporary deassertion and then would be asserted. In the interval of time that $\bar{R}$ was low, more words can be written to the FIFO (the subsequent writes after the first write edge will be deassert the Empty Flag); however, the same word (written on the first write edge), presented to the output bus as the read pointer, would not be incremented when $\bar{R}$ was low. On toggling $\bar{R}$, the other words that are written to the FIFO will appear on the outputbus as in the read cycle timings.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\overline{\mathrm{R}}$ line causes the $\overline{F F}$ to be deasserted but the $\bar{W}$ line, being low causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\bar{W}$
line must be toggled when $\overline{\mathrm{FF}}$ is not asserted to write new data in the FIFO and to increment the write pointer.

For additional information refer to Tech Note 8: "Operating FIFOs on Full and Empty Boundary Conditions" and Tech Note 6: "Designing with FIFOs".

## TRUTH TABLES

## TABLE I-RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | FF | $\overline{\mathrm{HF}}$ | $\overline{\text { AEF }}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 | 0 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X | X |

## NOTE:

1. Pointer will increment if flag is High.

## TABLE II—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathrm{FL}}$ | $\overline{\mathbf{X I}}$ | Read Pointer | Write Pointer | $\overline{\mathbf{E F}}$ | $\overline{\mathrm{FF}}$ |
| Reset First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset All Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Read $/$ Write | 1 | X | $(1)$ | X | X | X | X |

## NOTE:

1. $\overline{\mathrm{X}}$ is connected to $\overline{\mathrm{XO}}$ of previous device. See Figure15. $\overline{\mathrm{RS}}=$ Reset Input $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Flag Full Output, $\overline{\mathrm{XI}}=$ Expansion Input, $\overline{\mathrm{HF}}=$ Half-Full Flag Output, $\overline{\mathrm{AEF}}=$ Almost Empty/Almost Full Flag.


Figure 15. Block Diagram of $3 \mathrm{~K} / 6 \mathrm{~K} / 12 \mathrm{~K} \times 9$ FIFO Memory (Depth Expansion)
NOTE:

1. IDT only guarantees depth expansion with identical IDT part numbers and speed.


Figure 16. Compound FIFO Expansion
NOTES:

1. For depth expansion block see section od Depth Expansion and Figure 15.
2. For Flag detection see section on Width Expansion and Figure 14.


Figure 17. Bidirectlonal FIFO Mode


Flgure 18. Read Data Flow-Through Mode

NOTE:

1. Assume $\overline{O E}$ is asserted low.


Figure 19. Write Data Flow-Through Mode

## NOTE:

1. Assume $\overline{\mathrm{OE}}$ is asserted low.

CMOS PARALLEL-SERIAL FIFO $2048 \times$ 9-BIT<br>\& $4096 \times$ 9-BIT

IDT72103
IDT72104

## FEATURES:

- 35ns parallel port access time, 45ns cycle time
- 50 MHz serial input/output frequency
- Serial-to-parallel, parallel-to-serial, serial-to-serial, and parallel-to-parallel operations
- Expandable in both depth and width with no external components
- Flexishift ${ }^{\mathrm{TM}}$ - Sets programmable serial word width from 4 bits to any width with no external components
- Multiple flags: Full, Almost-Full (Full-1/8),Full-MinusOne, Empty, Almost-Empty (Empty $+1 / 8$ ), Empty-Plus One, and Half-Full
- Asynchronous and simultaneous read or write operations
- Dual-port, zero fall-through time architecture
- Retransmit capability in single-device mode
- Packaged in 40-pin ceramic and plastic DIP, 44-pin LCC and PLCC
- Military product compliant to MIL-STD-883, Class B


## APPLICATIONS:

- High-speed data acquisition systems
- Local area network (LAN) buffer
- High-speed modem data buffer
- Remote telemetry data buffer
- FAX raster video data buffer
- Laser printer engine data buffer
- High-speed parallel bus-to-bus communications
- Magnetic media controllers
- Serial link buffer


## DESCRIPTION:

The IDT72103/72104 arehigh-speed Parallel-Serial FIFOs to be used with high-performance systems for functions such as serial communications, laser printer engine control and local area networks.

A serial input, a serial output and two 9-bit parallel ports make four modes of data transfer possible: serial-to-parallel, parallel-to-serial, serial-to-serial, and parallel-to-parallel. The IDT72103/ 72104 are expandable in both depth and width for all of these operational configurations.

## FUNCTIONAL BLOCK DIAGRAM



## DESCRIPTION (CONTINUED)

The IDT72103/72104 may be configured to handle serial word widths of four or greater using IDT's unique Flexishift feature. Flexishift allows serial width and depth expansion without external components. For example, you may configure a $4 \mathrm{~K} \times 24$ FIFO using three IDT72104s in a serial width expansion configuration.

Seven flags are provided to signal memory status of the FIFO. The flags are $\overline{\mathrm{FF}}$ (Full), $\overline{\mathrm{AF}}(7 / 8$ full), $\overline{\mathrm{FF}-1}$ (Full-minusone), $\overline{\mathrm{EF}}$ (Empty), $\overline{\mathrm{AE}}$ (1/8 full), $\overline{\mathrm{EF}+1}$ (Empty-plus-one), and $\overline{\mathrm{HF}}$ (Half-full).

## PIN CONFIGURATIONS



Read $(\overline{\mathrm{R}})$ and Write $(\overline{\mathrm{W}})$ control pins are provided for asynchronous and simultaneous operations. An output enable $(\overline{\mathrm{OE}})$ control pin is available on the parallel output port for high impedance control. The depth expansion control pins $\overline{\mathrm{XO}}$ and $\overline{\mathrm{XI}}$ are provided to allow cascading for deeper FIFOs.

The IDT72103/72104 are manufactured using IDT's CEMOS ${ }^{\text {тм }}$ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.


LCC/PLCC TOP VIEW

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTEAM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2753 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE $\left(T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| COUT | Output Capacitance | VoUT $=0 \mathrm{~V}$ | 12 | pF |

NOTE:
2753 tbl 04

1. This parameter is sampled and not $100 \%$ tested.

## RECOMMENDED DCOPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vccm | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| Vcce | Commercial Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage Military | 2.2 | - | - | V |
| $\mathrm{V}_{\text {IL }}{ }^{(1)}$ | Input Low Voltage | - | - | 0.8 | V |

1. 1.5 V undershoots are allowed for 10 s once per cycle.

## PIN DESCRIPTION

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| Do-Dı | Data Inputs <br> Serial Input Word Width Select | I/O | In a parallel input configuration - data inputs for 9 -bit wide data. In a serial input configuration - one of the nine output pins is used to select the serial input word width. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\mathrm{RS}}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{E F}, \overline{E F}+1, \overline{A E F}$ are all LOW atter a reset, while $\overline{\mathrm{FF}}, \overline{\mathrm{FF}-1}, \overline{\mathrm{HF}}$ are HIGH atter a reset. |
| $\bar{W}$ | Write | 1 | A parallel word write cycle is initiated on the falling edge of $\bar{W}$ if the $\overline{\mathrm{FF}}$ is high. When the FIFO is full, FF will go low inhibiting further write operations to prevent data overflow. In a serial input configuration, data bits areclocked into the input shift register and the write pointer does not advance until a full parallel word is assembled. One of the pins, Di , is connected to $\overline{\mathrm{W}}$ and advances the write pointer every i-th serial input clock. |
| $\overline{\mathrm{R}}$ | Read | 1 | A read cycle is initiated on the falling edge of $\bar{R}$ if the $\overline{E F}$ is high. After all the data from the FIFO has been read $\overline{\mathrm{EF}}$ will go low Inhibiting further read operations. In a serial output configuration, a data word is read from memory into the output shift register. One of the pins, Qj , is connected to $\overline{\mathrm{R}}$ and advances the read pointer every j -th serial output clock. |
| $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | First Load/ Retransmit | I | This is a dual-purpose pin. In multiple-device mode, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ is grounded to indicate the first device loaded. <br> In single-device mode, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ acts as the retransmit input. Single-device mode is initiated by grounding the $\overline{\mathrm{XI}} \mathrm{pin}$. |
| $\overline{\mathrm{XI}}$ | Expansion In | 1 | In single-device mode, $\overline{\mathrm{XI}}$ is grounded. In depth expansion or daisy chain mode, $\overline{\mathrm{XI}}$ is connected to the $\overline{\mathrm{XO}}$ pin of the previous device. |
| $\overline{\mathrm{OE}}$ | Output Enable | 1 | When $\overline{O E}$ is LOW, both parallel and serial outputs are enabled. When $\overline{\mathrm{OE}}$ is HIGH, the parallel output buffers are placed in a high-impedance state. |
| Q0-Q8 | Data Outputs / <br> Serial Output <br> Word Width Select | 0 | In a parallel output configuration - data outputs for 9 -bit wide data. In a serial output configuration - one of nine output pins used to select the serial output word width. |
| $\overline{\mathrm{FF}}$ | Full Flag | 0 | $\overline{\mathrm{FF}}$ is asserted LOW when the FIFO is full and further write operations are inhibited. When the FF is HIGH, the FIFO is not full and data can be written into the FIFO. |
| $\overline{\text { FF-1 }}$ | Full-1 Flag | 0 | FF-1 goes LOW when the FIFO memory array is one word away frombeing full. It will remain LOW when every memory location is filled. |

## PIN DESCRIPTION

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{XO}} / \mathrm{HF}$ | Expansion Out/ Half-Full Flag | 0 | $\overline{\mathrm{HF}}$ is LOW when the FIFO is more than half-full in the single device or width expansion modes. The $\overline{\mathrm{HF}}$ will remain LOW until the difference between the write and read pointers is less than or equal to one-half of the FIFO memory. <br> In depth expansion mode, a pulse is written from $\overline{\mathrm{XO}}$ to $\overline{\mathrm{XI}}$ of the next device when the last location in the FIFO is filled. Another pulse is sent from $\overline{\mathrm{XO}}$ to $\overline{\mathrm{XI}}$ of the next device when the last FIFO location is read. |
| $\overline{\text { AEF }}$ | Almost-Empty/ Almost-Full Flag | 0 | When $\overline{\text { AEF }}$ is LOW, the FIFO is empty to $1 / 8$ full or $7 / 8$ full to completely full. If $\overline{\mathrm{AEF}}$ is HIGH , then the FIFO is greater than $1 / 8$ full, but less than $7 / 8$ full. |
| $\overline{\mathrm{EF}+1}$ | Empty+1 Flag | 0 | $\overline{\mathrm{EF}+1}$ is LOW when there is zero or one word word in the FIFO memory array. |
| $\overline{\mathrm{EF}}$ | Empty Flag | 0 | $\overline{\text { EF goes }}$ LOW when the FIFO is empty and further read operations are inhibited. $\overline{\mathrm{FF}}$ is HIGH when the FIFO is not empty and data reads are permitted. |
| Sl | Serial Input | 1 | Data input for serial data. |
| SO | Serial Output | 0 | Data output for serial data. |
| SICP | Serial Input Clock | 1 | This pin is the serial input clock. On the rising edge of the SICP signal, new serial data bits are read into the serial input shift register. |
| SOCP | Serial Output Clock | 1 | This pin is the serial output clock. On the rising edge of the SOCP signal, new serial data bits are read from the serial output shift register. |
| SIX | Serial Input Expansion | 1 | SIX controls the serial input expansion for word widths greater than 9 bits. In a serial input configuration, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the Da pin of the previous device. In parallel input configurations or serial input configurations of 9 bits or less, SIX is tied HIGH. |
| SOX | Serial Output Expansion | 1 | SOX controls the serialoutput expansion for word widths greater than 9 bits. In a serial output configuration, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Q8 pin of the previous device. In parallel output configurations or serial output configurations of 9 bits or less, SOX is tied HIGH. |
| $\overline{\mathrm{S}} / \mathrm{PI}$ | SerialParallel Input | 1 | When this pin is HIGH, the FIFO is in a parallel input configuration and accepts input data through Do-D8. When $\overline{\text { SII PI }}$ is LOW, the FIFO is in a serial input configuration and data is input through SI. |
| $\overline{\mathrm{SO}} / \mathrm{PO}$ | SerialParallel Output | 1 | When this pin is HIGH, the FIFO is in a parallel output configuration and sends output data through Qo-Qs. When SO/PO is LOW the FIFO is in a serial output configuration and data is input through SO. |
| GND | Ground |  | One ground pin for the DIP package and five ground pins for the LCC/PLCC packages. |
| Vcc | Power |  | One + 5V power pin. |

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $\begin{gathered} \text { IDT72103/72104 } \\ \text { Commerclal } \\ \mathrm{tA}=35,50,65,80,120 \mathrm{~ns} \end{gathered}$ |  |  | $\begin{gathered} \text { IDT72103/72104 } \\ \text { Military } \\ \text { t } \mathrm{A}=40,50,65,80,120 \mathrm{~ns} \\ \hline \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| liL ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $1 \mathrm{loL}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, $\text { IOUT }=-2 m A^{(4)}$ | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage, lout $=8 \mathrm{~mA}{ }^{(5)}$ | - | - | 0.4 | - | - | 0.4 | V |
| $\operatorname{lcci}^{(3)}$ | Average Vcc Power Supply Current | - | 90 | 140 | - | 100 | 160 | mA |
| $\operatorname{Icc2}{ }^{(3)}$ | $\begin{aligned} & \text { Average Standby Current } \\ & (\bar{R}=\bar{W}=\overline{R S}=\overline{F L} / R T=V I H) \\ & (S O C P=S I C P=V I L) \end{aligned}$ | - | 8 | 12 | - | 12 | 25 | mA |
| $\operatorname{lcca}(\mathrm{L})^{(3,6)}$ | Power Down Current | - | - | 2 | - | - | 4 | mA |
| $\operatorname{lcc3}(\mathrm{S})^{(3,6)}$ | Power Down Current | - | - | 8 | - | - | 12 | mA |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{V} \mathbb{N} \leq \mathrm{Vcc}$.
2. $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{SOCP} \leq \mathrm{V}_{\mathrm{IL}}, 0.4 \leq \mathrm{Vour}^{\leq} \leq \mathrm{Vcc}$.
3. Icc measurements are made with outputs open.
4. For $S O$, lout $=-8 \mathrm{~mA}$.
5. For $S O$, lour $=16 \mathrm{~mA}$.
6. $\mathrm{SOCP}=\mathrm{SICP} \leq 0.2 \mathrm{~V}$; other Inputs $=\mathrm{Vcc}-0.2 \mathrm{~V}$.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |


or equivalent circuit
Flgure 1. Ouput Load
*Includins jig and scope capacitances

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $\begin{aligned} & \text { Commercial } \\ & \hline \text { IDT72103×35 } \\ & \text { IDT72104×35 } \\ & \hline \end{aligned}$ |  | MilitaryIDT72103×40IDT72104×40 |  | $\begin{array}{\|c\|} \hline \text { Mil. and Com'I. } \\ \hline \text { IDT72103x50 } \\ \text { IDT72104x50 } \\ \hline \end{array}$ |  | Unit | Timing Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| fs | Parallel Shift Frequency | - | 22.2 | - | 20 | - | 15 | MHz | - |
| fSOCP | Serial-Out Shift Frequency | - | 50 | - | 50 | - | 40 | MHz | - |
| fSICP | Serial-In Shift Frequency | - | 50 | - | 50 | - | 40 | MHz | - |
| PARALLEL-OUTPUT MODE TIMINGS |  |  |  |  |  |  |  |  |  |
| tA | Access Time | - | 35 | - | 40 | - | 50 | ns | 4 |
| tRR | Read Recovery Time | 10 | - | 10 | - | 15 | - | ns | 4 |
| trPW | Read Pulse Width | 35 | - | 40 | - | 50 | - | ns | 4 |
| tRC | Read Cycle Time | 45 | - | 50 | - | 65 | - | ns | 4 |
| tWLZ | Write Pulse Low to Data Bus at Low ${ }^{(1)}$ | 5 | - | 5 | - | 15 | - | ns | 15 |
| tRLZ | Read Pulse Low to Data Bus at Low ${ }^{(1)}$ | 5 | - | 5 | - | 10 | - | ns | 4 |
| triz | Read Pulse High to Data Bus at High ${ }^{(1)}$ | - | 20 | - | 25 | - | 30 | ns | 4 |
| tDV | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | ns | 4 |
| PARALLEL-INPUT MODE TIMINGS |  |  |  |  |  |  |  |  |  |
| tDS | Data Set-up Time | 18 | - | 20 | - | 30 | - | ns | 3 |
| tor | Data Hold Time | 0 | - | 0 | - | 5 | - | ns | 3 |
| twc | Write Cycle Time | 45 | - | 50 | - | 65 | - | ns | 3 |
| twPW | Write Pulse Width | 35 | - | 40 | - | 50 | - | ns | 3 |
| twr | Write Recovery Time | 10 | - | 10 | - | 15 | - | ns | 3 |
| RESET TIMINGS |  |  |  |  |  |  |  |  |  |
| trsc | Reset Cycle Time | 45 | - | 50 | - | 65 | - | ns | 2,18 |
| tRS | Reset Pulse Width | 35 | - | 40 | - | 50 | - | ns | 2,18 |
| thas | Reset Set-up Time | 35 | - | 40 | - | 50 | - | ns | 2,18 |
| tRSR | Reset Recovery Time | 10 | - | 10 | - | 15 | - | ns | 2,17,18 |

## RESET TO FLAG TIMINGS

| tRSF1 | Reset to $\overline{\mathrm{EF}}, \overline{\mathrm{AEF}}$, and $\overline{\mathrm{EF}+1}$ Low | - | 45 | - | 50 | - | 65 | ns | 2 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| trsF2 | Reset to $\overline{\mathrm{HF}}, \overline{\mathrm{FF}}$, and $\overline{\mathrm{FF}}$-1 Low | - | 45 | - | 50 | - | 65 | ns | 2 |

RESET TO OUTPUT TIMINGS - SERIAL MODE ONLY

| tRSQL | Reset Going Low to Qo-8 Low | 20 | - | 20 | - | 35 | - | ns | 18 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| tRSQH | Reset Going High to Q0-8 High | 20 | - | 20 | - | 35 | - | ns | 18 |
| tRSDL | Reset Going Low to Do-8 Low | 20 | - | 20 | - | 35 | - | ns | 17 |

## RETRANSMIT TIMINGS

| trTC | Retransmit Cycle Time | 45 | - | 50 | - | 65 | - | ns | 5 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| tat | Retransmit Pulse Width | 35 | - | 40 | - | 50 | - | ns | 5 |
| tRTS | Retransmit Set-up Time | 35 | - | 40 | - | 50 | - | ns | 5 |
| trTR | Retransmit Recovery Time | 10 | - | 10 | - | 15 | - | ns | 5 |

## PARALLEL MODE FLAG TIMINGS

| tref | Read Low to EF Low | - | 30 | - | 35 | - | 45 | ns | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRFF | Read High to FF High | - | 30 | - | 35 | - | 45 | ns | 7 |
| thF | Read High to Transitioning $\overline{\text { HF, }} \overline{\text { AEF }}$ and $\overline{\mathrm{FF}}$-1 | - | 45 | - | 50 | - | 65 | ns | 8,9,10 |
| the | Read Low to Transitioning $\overline{\text { AEF }}$ and EF+1 | - | 45 | - | 45 | - | 65 | ns | 11 |
| tRPE | Read Pulse Width atter EF High | 35 | - | 40 | - | 50 | - | ns | 15 |
| tWEF | Write High to EFF High | - | 30 | - | 35 | - | 45 | ns | 6 |
| tWFF | Write Low to $\overline{\text { FF }}$ Low | - | 30 | - | 35 | - | 45 | ns | 7 |
| twF | Write Low to Transitioning $\overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ and $\overline{\mathrm{FF}-1}$ | - | 45 | - | 50 | - | 65 | ns | 8,9,10 |
| twe | Write High to Transitioning $\overline{\mathrm{AEF}}$ and $\overline{\mathrm{EF}+1}$ | - | 45 | - | 50 | - | 65 | ns | 11 |
| tWPF | Write Pulse Width after $\overline{\text { FF }}$ High | 35 | - | 40 | - | 50 | - | ns | 16 |

## NOTE:

1. Values guaranteed by design, not tested.

## AC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial and Military |  |  |  |  |  | Unit | Timing Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { IDT72103×65 } \\ & \text { IDT72104×65 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT72103×80 } \\ & \text { IDT72104×80 } \end{aligned}$ |  | IDT72103×120 <br> IDT72104×120 |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| fs | Parallel Shift Frequency | - | 12.5 | - | 10 | - | 7 | MHz | - |
| fsocp | Serial-Out Shift Frequency | - | 33 | - | 28 | - | 25 | MHz | - |
| fSICP | Serial-In Shift Frequency | - | 33 | - | 28 | - | 25 | MHz | - |
| PARALLEL-OUTPUT MODE TIMINGS |  |  |  |  |  |  |  |  |  |
| tA | Access Time | - | 65 | - | 80 | - | 120 | ns | 4 |
| tRR | Read Recovery Time | 15 | - | 20 | - | 20 | 二 | ns | 4 |
| tRPW | Read Pulse Width | 65 | - | 80 | - | 120 | - | ns | 4 |
| trc | Read Cycle Time | 80 | - | 100 | - | 140 | - | ns | 4 |
| twLZ | Write Pulse Low to Data Bus at Low ${ }^{(1)}$ | 15 | - | 20 | - | 20 | - | ns | 15 |
| tRLZ | Read Pulse Low to Data Bus at Low Z ${ }^{(1)}$ | 10 | - | 10 | - | 10 | - | ns | 4 |
| tRHZ | Read Pulse High to Data Bus at High ${ }^{(1)}$ | - | 30 | - | 35 | - | 35 | ns | 4 |
| tDV | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | ns | 4 |

## PARALLEL-INPUT MODE TIMINGS

| tDS | Data Set-up Time | 30 | - | 40 | - | 40 | - | ns | 3 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tDH | Data Hold Time | 10 | - | 10 | - | 10 | - | ns | 3 |
| twC | Write Cycle Time | 80 | - | 100 | - | 140 | - | ns | 3 |
| twPW | Write Pulse Width | 65 | - | 80 | - | 120 | - | ns | 3 |
| tWR | Write Recovery Time | 15 | - | 20 | - | 20 | - | ns | 3 |

## RESET TIMINGS

| tRSC | Reset Cycle Time | 80 | - | 100 | - | 140 | - | ns | 2,18 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRS | Reset Pulse Width | 65 | - | 80 | - | 120 | - | ns | 2,18 |
| trss | Reset Set-up Time | 65 | - | 80 | - | 120 | - | ns | 2,18 |
| trisR | Reset Recovery Time | 15 | - | 20 | - | 20 | - | ns | $2,17,18$ |

## RESET TO FLAG TIMINGS

| tRSF1 | Reset to $\overline{\mathrm{EF}}, \overline{\mathrm{AEF}}$, and $\overline{\mathrm{EF}+1}$ Low | - | 80 | - | 100 | - | 140 | ns | 2 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| trSF2 | Reset to $\overline{\mathrm{HF}}, \overline{\mathrm{FF}}$, and $\overline{\mathrm{FF}-1}$ Low | - | 80 | - | 100 | - | 140 | ns | 2 |

RESET TO OUTPUT TIMINGS - SERIAL MODE ONLY

| tRSQL | Reset Going Low to Qo-8 Low | 50 | - | 65 | - | 105 | - | ns | 18 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRSQH | Reset Going High to Qo-8 High | 50 | - | 65 | - | 105 | - | ns | 18 |
| tRSDL | Reset Going Low to Do-8 Low | 50 | - | 65 | - | 105 | - | ns | 17 |

## RETRANSMIT TIMINGS

| tRTC | Retransmit Cycle Time | 80 | - | 100 | - | 140 | - | ns | 5 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRT | Retransmit Pulse Width | 65 | - | 80 | - | 120 | - | ns | 5 |
| tRTS | Retransmit Set-up Time | 65 | - | 80 | - | 120 | - | ns | 5 |
| tRTR | Retransmit Recovery Time | 15 | - | 20 | - | 20 | - | ns | 5 |

PARALLEL MODE FLAG TIMINGS

| tREF | Read Low to EF Low | - | 60 | - | 60 | - | 60 | ns | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRFF | Read High to FF High | - | 60 | - | 60 | - | 60 | ns | 7 |
| tRF | Read High to Transitioning $\overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ and $\overline{\mathrm{FF}}-1$ | - | 80 | - | 100 | - | 140 | ns | 8,9,10 |
| the | Read Low to Transitioning $\overline{\mathrm{AEF}}$ and $\overline{\mathrm{EF}+1}$ | - | 80 | - | 100 | - | 140 | ns | 11 |
| tRPE | Read Pulse Width after $\overline{\mathrm{EF}}$ High | 65 | - | 80 | - | 120 | - | ns | 15 |
| tWEF | Write High to $\overline{\mathrm{EF}}$ High | - | 60 | - | 60 | - | 60 | ns | 6 |
| tWFF | Write Low to FFF Low | - | 60 | - | 60 | - | 60 | ns | 7 |
| twF | Write Low to Transitioning $\overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ and $\overline{\mathrm{FF}-1}$ | - | 80 | - | 100 | - | 140 | ns | 8,9,10 |
| tWE | Write High to Transitioning $\overline{\mathrm{AEF}}$ and $\overline{\mathrm{EF}+1}$ | - | 80 | - | 100 | - | 140 | ns | 11 |
| tWPF | Write Pulse Width after FF High | 65 | - | 80 | - | 120 | - | ns | 16 |

## NOTE:

1. Values guaranteed by design, not tested.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commerclal |  | Military |  | Mil. and Com'l. |  | Unit | Timing Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \hline \text { IDT72103×35 } \\ & \text { IDT72104×35 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { IDT72103×40 } \\ & \text { IDT72104×40 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { IDT72103×50 } \\ & \text { IDT72104×50 } \end{aligned}$ |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  | DEPTH EXPANSION MODE TIMINGS


| tXOL | Read/Write to $\overline{\mathrm{XO}}$ Low | - | 35 | - | 40 | - | 50 | ns | 13 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tXOH | Read/Write to $\overline{\mathrm{XO}}$ High | - | 35 | - | 40 | - | 50 | ns | 13 |
| tXI | $\overline{\mathrm{XI}}$ Pulse Width | 35 | - | 40 | - | 50 | - | ns | 14 |
| UXIR | $\overline{\mathrm{XI}}$ Recovery Time | 10 | - | 10 | - | 10 | - | ns | 14 |
| tXIS | $\overline{\mathrm{XI}}$ Set-up Time | 15 | - | 15 | - | 15 | - | ns | 14 |

## SERIAL-INPUT MODE TIMINGS

| ts2 | Serial Data In Set-up Time to SICP Rising Edge | 12 | - | 12 | - | 15 | - | ns | 19 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| th2 | Serial Data In Hold Time to SICP Rising Edge | 0 | - | 0 | - | 0 | - | ns | 19 |
| ts3 | SIX Set-up Time to SICP Rising Edge | 5 | - | 5 | - | 5 | - | ns | 19 |
| ts4 | $\bar{W}$ Set-up Time to SICP Rising Edge | 5 | - | 5 | - | 5 | - | ns | 19 |
| th4 | $\bar{W}$ Hold Time to SICP Rising Edge | 7 | - | 7 | - | 7 | - | ns | 19 |
| tsICW | Serial In Clock Width High/Low | 8 | - | 8 | - | 10 | - | ns | 19 |
| ts5 | SI/PI Set-up Time to SICP Rising Edge | 35 | - | 40 | - | 50 | - | ns | 19 |

## SERIAL-OUTPUT MODE TIMINGS

| ts6 | SO/PO Set-up Time to SOCP Rising Edge | 35 | - | 40 | - | 50 | - | ns | 20 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ts7 | SOX Set-up Time to SOCP Rising Edge | 5 | - | 5 | - | 5 | - | ns | 20 |
| ts8 | $\bar{R}$ Set-up Time to SOCP Rising Edge | 5 | - | 5 | - | 5 | - | ns | 20 |
| tH8 | $\bar{R}$ Hold Time to SOCP Rising Edge | 7 | - | 7 | - | 7 | - | ns | 20 |
| tsocw | Serial Out Clock Width High/Low | 8 | - | 8 | - | 10 | - | ns | 20 |

## SERIAL MODE RECOVERY TIMINGS

| trefso | Recovery Time SOCP after $\overline{\mathrm{EF}}$ Goes High | 35 | - | 40 | - | 80 | - | ns | 22 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| thFFSI | Recovery Time SICP after $\overline{\mathrm{FF}}$ Goes High | 15 | - | 15 | - | 15 | - | ns | 23 |

SERIAL MODE FLAG TIMINGS

| tsocef | SOCP Rising Edge (Bit 0-Last Word) to EF Low | - | 20 | - | 25 | - | 25 | ns | 22 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSOCFF | SOCP Rising Edge (Bit 0-First Word) to FF High | - | 30 | - | 35 | - | 40 | ns | 24 |
| tSOCF | SOCP Rising Edge to $\overline{\mathrm{FF}-1}, \overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ High | - | 30 | - | 35 | - | 40 | ns | 24,26 |
| tSOCF | SOCP Rising Edge to $\overline{\mathrm{AEF}}, \overline{\mathrm{EF}}, \overline{\mathrm{EF}+1}$ Low | - | 30 | - | 35 | - | 40 | ns | 22,26 |
| tsICEF | SICP Rising Edge (Last Bit-First Word) to EF High | - | 45 | - | 50 | - | 65 | ns | 21 |
| tSICFF | SICP Rising Edge (Bit 1-Last Word) to $\overline{\mathrm{FF}}$ Low | - | 30 | - | 35 | - | 40 | ns | 23 |
| tsICF | SICP Rising Edge to $\overline{E F+1}, \overline{\text { AEF }}$ High | - | 45 | - | 50 | - | 65 | ns | 21,25 |
| tSICF | SICP Rising Edge to $\overline{\mathrm{FF}-1}, \overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ High | - | 45 | - | 50 | - | 65 | ns | 23,25 |

SERIAL-INPUT MODE TIMINGS

| tPD1 | SICP Rising Edge to $\mathrm{D}^{(1)}$ | 5 | 17 | 5 | 17 | 5 | 20 | ns | 17,19 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SERIAL-OUTPUT MODE TIMINGS |  |  |  |  |  |  |  |  |  |
| tPD2 | SOCP Rising Edge to $Q^{(1)}$ | 5 | 17 | 5 | 17 | 5 | 20 | ns | 20 |
| tsOHz | SOCP Rising Edge to SO at High-Z ${ }^{(1)}$ | 5 | 16 | 5 | 16 | 5 | 16 | ns | 20 |
| tsolz | SOCP Rising Edge to SO at Low-Z ${ }^{(1)}$ | 5 | 22 | 5 | 22 | 5 | 22 | ns | 20 |
| tSOPD | SOCP Rising Edge to Valid Data on SO | - | 18 | - | 18 | - | 18 | ns | 20 |

## OUTPUT ENABLE/DISABLE TIMINGS

| tOEHZ | Output Enable to High-Z (Disable) ${ }^{(1)}$ | - | 16 | - | 16 | - | 16 | ns | 12 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| toeLZ | Output Enable to Low-Z (Enable) ${ }^{(1)}$ | 5 | - | 5 | - | 5 | - | ns | 12 |
| tAOE | Output Enable to Data Valid (Qo-8) | - | 20 | - | 20 | - | 22 | ns | 12 |

NOTE:

1. Values guaranteed by design, not tested.

## AC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial and Military |  |  |  |  |  | Unit | Timing Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { IDT72103x65 } \\ & \text { IDT72104×65 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT72103x80 } \\ & \text { IDT72104×80 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \text { IDT72103×120 } \\ & \text { IDT72104×120 } \\ & \hline \end{aligned}$ |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| DEPTH EXPANSION MODE TIMINGS |  |  |  |  |  |  |  |  |  |
| tXOL | Read/Write to $\overline{\mathrm{XO}}$ Low | - | 65 | - | 80 | - | 120 | ns | 13 |
| tXOH | Read/Write to $\overline{\mathrm{XO}}$ High | - | 65 | - | 80 | - | 120 | ns | 13 |
| t $\times 1$ | $\overline{\mathrm{XI}}$ Pulse Width | 65 | - | 80 | - | 120 | - | ns | 14 |
| tXIR | $\overline{\overline{X I}}$ Recovery Time | 10 | - | 10 | - | 10 | - | ns | 14 |
| txis | $\overline{\bar{X}}$ Set-up Time | 15 | - | 15 | - | 15 | - | ns | 14 |
| SERIAL-INPUT MODE TIMINGS |  |  |  |  |  |  |  |  |  |
| tS2 | Serial Data In Set-up Time to SICP Rising Edge | 15 | - | 20 | - | 20 | - | ns | 19 |
| th2 | Serial Data In Hold Time to SICP Rising Edge | 0 | - | 5 | - | 5 | - | ns | 19 |
| ts3 | SIX Set-up Time to SICP Rising Edge | 5 | - | 5 | - | 5 | - | ns | 19 |
| ts4 | $\bar{W}$ Set-up Time to SICP Rising Edge | 5 | - | 5 | - | 5 | - | ns | 19 |
| th4 | $\bar{W}$ Hold Time to SICP Rising Edge | 10 | - | 12 | - | 15 | - | ns | 19 |
| tsicw | Serial In Clock Width High/Low | 10 | - | 15 | - | 15 | - | ns | 19 |
| ts5 | SI/PI Set-up Time to SICP Rising Edge | 65 | - | 80 | - | 120 | - | ns | 19 |
| SERIAL-OUTPUT MODE TIMINGS |  |  |  |  |  |  |  |  |  |
| t56 | SO/PO Set-up Time to SOCP Rising Edge | 65 | - | 80 | - | 120 | - | ns | 20 |
| tS7 | SOX Set-up Time to SOCP Rising Edge | 5 | - | 5 | - | 5 | - | ns | 20 |
| tS8 | $\overline{\mathrm{R}}$ Set-up Time to SOCP Rising Edge | 5 | - | 5 | - | 5 | - | ns | 20 |
| th8 | $\overline{\mathrm{R}}$ Hold Time to SOCP Rising Edge | 10 | - | 12 | - | 15 | - | ns | 20 |
| tsocw | Serial Out Clock Width High/Low | 10 | - | 15 | - | 15 | - | ns | 20 |

SERIAL MODE RECOVERY TIMINGS

| trefso | Recovery Time SOCP after $\overline{\mathrm{EF}}$ Goes High | 65 | - | 80 | - | 120 | - | ns | 22 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| trfFSI | Recovery Time SICP after $\overline{\overline{F F}}$ Goes High | 15 | - | 20 | - | 20 | - | ns | 23 |

SERIAL MODE FLAG TIMINGS

| tSOCEF | SOCP Rising Edge (Bit 0-Last Word) to EF Low | - | 30 | - | 30 | - | 30 | ns | 22 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSOCFF | SOCP Rising Edge (Bit 0-First Word) to FF High | - | 50 | - | 60 | - | 60 | ns | 24 |
| tsocF | SOCP Rising Edge to $\overline{\mathrm{FF}}-1, \overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ High | - | 50 | - | 60 | - | 60 | ns | 24,26 |
| tsOCF | SOCP Rising Edge to $\overline{\mathrm{AEF}}, \overline{\mathrm{EF}}, \overline{\mathrm{EF}+1} \mathrm{Low}$ | - | 50 | - | 60 | - | 60 | ns | 22,26 |
| tsicem | SICP Rising Edge (Last Bit-First Word) to EF High | - | 80 | - | 80 | - | 80 | ns | 21 |
| tSICFF. | SICP Rising Edge (Bit 1-Last Word) to FFF Low | - | 50 | - | 60 | - | 60 | ns | 23 |
| tsICF | SICP Rising Edge to $\overline{\mathrm{EF}+1}, \overline{\mathrm{AEF}}$ High | - | 80 | - | 80 | - | 80 | ns | 21,25 |
| tsicF | SICP Rising Edge to $\overline{\mathrm{FF}-1}, \overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ High | - | 80 | - | 80 | - | 80 | ns | 23,25 |

## SERIAL-INPUT MODE TIMINGS

| tPD1 | SICP Rising Edge to $\mathrm{D}^{(1)}$ | 5 | 25 | 5 | 30 | 5 | 35 | ns | 17,19 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SERIAL-OUTPUT MODE TIMINGS |  |  |  |  |  |  |  |  |  |
| tPD2 | SOCP Rising Edge to $\mathrm{Q}^{(1)}$ | 5 | 25 | 5 | 30 | 5 | 35 | ns | 20 |
| tsOHz | SOCP Rising Edge to SO at High-Z ${ }^{(1)}$ | 5 | 20 | 5 | 25 | 5 | 30 | ns | 20 |
| tsolz | SOCP Rising Edge to SO at Low-Z ${ }^{(1)}$ | 5 | 22 | 5 | 30 | 5 | 35 | ns | 20 |
| tsopd | SOCP Rising Edge to Valid Data on SO | - | 22 | 5 | 30 | 5 | 35 | ns | 20 |

## OUTPUT ENABLE/DISABLE TIMINGS

| tOEHZ | Output Enable to High-Z (Disable) ${ }^{(1)}$ | - | 20 | - | 25 | - | 30 | ns | 12 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| toeLZ | Output Enable to Low-Z (Enable) ${ }^{(1)}$ | 5 | - | 5 | - | 5 | - | ns | 12 |
| taOe | Output Enable to Data Valid (Qo-8) | - | 25 | - | 30 | - | 35 | ns | 12 |

## NOTE:

[^6]
## GENERAL SIGNAL DESCRIPTION

## INPUTS:

## Data Inputs (Do-D8)

The parallel-in mode is selected by connecting the $\overline{\mathrm{SI} / / P I p i n}$ to Vcc. Do-D8 are the data input lines.

The serial-input mode is selected by grounding the $\overline{\mathrm{SI}} / \mathrm{PI}$ pin. The Do-Ds lines are control output pins used to program the serial word width.

## Reset ( $\overline{\mathbf{R S}}$ )

Reset is accomplished whenever the $\overline{\mathrm{RS}}$ input is taken to a low state. Both internal read and write pointers are set to the first location during reset. A reset is required after power up before a write operation can take place. Both Read $(\bar{R})$ and Write $(\bar{W})$ inputs must be high during reset.

## Write ( $\bar{W}$ )

A write cycle is initiated on the falling edge of $\bar{W}$ provided the Full Flag ( $\overline{\mathrm{FF}})$ is not asserted. Data set-up and hold times must be met with respect to the rising edge of $\bar{W}$. Data is stored in the RAM array sequentially and independently of any on going read operation.

When the FIFO is full, the $\overline{\text { FF }}$ will go low inhibiting further write operations to prevent data overflow. After a valid read operation is completed, the $\overline{\mathrm{FF}}$ will go high after tRFF allowing a valid write to begin.

## Read ( $\overline{\mathbf{R}}$ )

A read cycle is initiated on the falling edge of $\overline{\mathrm{R}}$, provided the $\overline{\mathrm{EF}}$ is not set. Data is accessed on a first-in/first out basis independent of any on going write operations. After $\overline{\mathrm{R}}$ goes high, the Data Outputs (Q0-Q8) go to a high impedance condition until the next read operation. When all the data has been read from the FIFO, the EF will go low, and Qo-Q8 will go to a high impedance state inhibiting further read operations. After the completion of a valid write operation, the EF will go high after TWEF allowing a valid read to begin.

## First Load/Retransmit ( $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ )

In the depth-expansion mode, the $\overline{F L} / \overline{R T}$ pin is grounded to indicate that it is the first device loaded. In the single-device mode, the $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ pin acts as the retransmit input. The singledevice mode is initiated by grounding the Expansion- $\ln (\overline{\mathrm{XI}})$ pin.

The IDT72103/72104 can be made to retransmit data when the $\overline{\mathrm{RT}}$ input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. During retransmit, $\bar{R}$ and $\bar{W}$ must be set high and the $\overline{F F}$ will be affected depending on the relative locations of the read and write pointers. This feature is useful when less than 2048/4096 writes are performed between resets. The retransmit feature is not available in the depth expansion mode.

## Expansion $\ln (\overline{\mathrm{XI}})$

The $\overline{\mathrm{XI}}$ pin is grounded to indicate an operation in the the single-device mode. In the depth expansion or daisy-chain mode, the $\overline{\mathrm{XI}}$ pin is connected to the $\overline{\mathrm{XO}}$ pin of the previous device.

## Output Enable ( $\overline{\mathrm{OE}})$

When $\overline{\mathrm{OE}}$ is high, the parallel output buffers are tristated. When $\overline{\mathrm{OE}}$ is low, both parallel and serial outputs are enabled.

## Serial Input (SI)

Serial data is read into the serial input register via the SI pin. In both depth and serial width expansion modes, the serialinput signals of the different FIFOs in the expansion array are connected together.

## Serial Input Clock (SICP)

Serial data is read into the serial input register on the rising edge of the SICP signal. In both depth and serial width expansion modes, the SICP signals of the different FIFOs in the expansion array are connected together.

## Serial Output Clock (SOCP)

New serial data bits are read from the serial output register on the rising edge of the SOCP signal. In both depth and serial width expansion modes, the SOCP signals of the different FIFOs in the expansion array are connected together.

## Serial Input Expansion (SIX)

The SIX pin is tied high for single-device serial or parallel input operation. In a serial input configuration, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the Ds pin of the previous device.

## Serial Output Expansion (SOX)

The SOX pin is tied high for single-device serial or parallel output operation. In a serial output configuration, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Q8 pin of the previous device.

## Serial/Parallel Input ( $\overline{\mathrm{SI}} / \mathrm{PI}$ )

The $\overline{S I} / P I$ pin programs whether the IDT72103/72104 accepts parallel or serial data as input. When this pin is low, the FIFO expects serial data and the Do-D8 pins become output pins used to program the write signal and the serial input word width. For instance, connecting D8 to $\bar{W}$ will program a serial word width of 7 bits; connecting D7 to $\bar{W}$ will program a serial word width of 8 bits and so on.

## Serial/Parallel Output ( $\overline{\mathrm{SO}} / \mathrm{PO}$ )

The $\overline{\text { SO} / P O ~ p i n ~ p r o g r a m s ~ w h e t h e r ~ t h e ~ I D T 72103 / 72104 ~}$ outputs parallel or serial data. When this pin is low, the FIFO expects serial data and the Qo-Q8 pins output signals used to program the read signal and the serial output word width.

## OUTPUTS:

## Data Outputs ( $\mathrm{QO}_{\mathrm{ol}} \mathrm{Q}$ )

Data outputs for 9 -bit wide data. These output lines are in a high impedance condition whenever $\overline{\mathrm{R}}$ is in a high state. The serial output mode is selected by grounding the $\overline{\mathrm{SO}} / \mathrm{PO}$ pin. The Qo-Qs lines are control pins used to program the serial word width.

## Serial Output (SO)

Serial data is output on the SO pin. In both depth and serial width expansion modes the serial output signals of the different FIFOs in the expansion array are connected together. Following reset, SO is tristated until the first rising edge of the Serial Out Clock (SOCP) signal. Data is clocked out least significant bit first. In the serial width expansion mode, SO is tristated again after the ninth bit is output.

## Full Flag ( $\overline{\mathrm{FF}}$ )

$\overline{F F}$ is asserted low when the FIFO is full. When the FIFO is full, the internal write pointer will not be incremented by any additional write pulses.

## Full Fiag - Serial In Mode

When the FIFO is loaded serially, the Serial In Clock (SICP) asserts the $\overline{F F}$. On the second rising edge of the SICP for the last word in the FIFO, the $\overline{\mathrm{FF}}$ will assert low, and it will remain asserted until the next read operation. Note that when the FF is asserted, the lastSICP for that word will have to be stretched as shown in Figure 23.

## Full Flag - Parallel-In Mode

When the FIFO is in the Parallel-In mode, the falling edge of $\bar{W}$ asserts the $\overline{F F}$ (low). The $\overline{F F}$ is then de-asserted (high) by subsequent read operations - either serial or parallel.

## Full-Minus-One Flag ( $\overline{\mathrm{FF}-1}$ )

The $\overline{F F-1}$ flag is asserted low when the FIFO is one word away from being full. It will remain asserted when the FIFO is full.

## Expansion Out/Half-Full Flag ( $\overline{\mathrm{XO}} / \overline{\mathrm{FF}}$ )

In the single-device mode, the $\overline{X O} / \mathrm{HF}$ pin operates as a $\overline{\mathrm{HF}}$ pin when the $\overline{\mathrm{XI}}$ pin is grounded. After half of the memory is filled, the $\overline{H F}$ will be set to low at the falling edge of the next write operation. It will remain set until the difference between the write pointer and read pointer is less than or equal to onehalf of the FIFO total memory. The $\overline{\mathrm{HF}}$ is then reset by the rising edge of the read operation.

In the multiple-device mode, the $\overline{\mathrm{XI}}$ pin is connected to the $\overline{\mathrm{XO}}$ pin of the previous device. The $\overline{\mathrm{XO}}$ pin signals a pulse to the next device when the previous device reaches the best location of memory in the daisy chain configuration.

## Almost-Empty or Almost-Full Flag ( $\overline{\text { AEF }}$ )

The $\overline{A E F}$ asserts low if there are 0-255 or 1793-2048 bytes in the IDT72103, $2 \mathrm{~K} \times 9$ FIFO. The $\overline{\mathrm{AEF}}$ asserts low if there are 0-511 or 3585-4096 bytes in the IDT72104, $4 \mathrm{~K} \times 9$ FIFO.

## Empty-Plus-One Flag ( $\overline{\mathrm{EF}+1}$ )

In the parallel-output mode, the $\overline{\mathrm{EF}+1}$ flag is asserted low when there is one word or less in the FIFO. It will remain low when the FIFO is empty.

In the serial-output mode, the $\overline{E F+1}$ flag operates as an $\overline{E F}+2$ flag. It goes low when the second to the last word is read from the RAM array and is ready to be shifted out.

## Empty Flag ( $\overline{E F}$ ) - Parallel-Out Mode

When the FIFO is in the parallel out mode and there is only one word in the FIFO, the falling edge of the $\overline{\mathrm{R}}$ line will cause the $\overline{\mathrm{EF}}$ line to be asserted low. This is shown in Figure 6. The $\overline{E F}$ is then de-asserted high by either the rising edge of $\bar{W}$ or the rising edge of SICP, as shown in Figure 6.

## Empty Flag - Serial-Out Mode

The use of the EF is important for proper serial-out operation when the FIFO is almost empty. The $\overline{\mathrm{EF}}$ flag is asserted low after the first bit of the last word is shifted out. This is shown in Figure 22.

## TABLE 1 - STATUS FLAGS

| Number of <br> Words in FIFO <br> IDT72103 |  |  |  |  |  |  |  |  |  |  |  |  |  | (1) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | H | H | L | H | L | L |  |  |  |  |  |  |  |  |
| 1 | 1 | H | H | L | H | L | H |  |  |  |  |  |  |  |  |
| $2-255$ | $2-511$ | H | H | L | H | H | H |  |  |  |  |  |  |  |  |
| $256-1024$ | $512-2048$ | H | H | H | H | H | H |  |  |  |  |  |  |  |  |
| $1025-1792$ | $2049-3584$ | H | H | H | L | H | H |  |  |  |  |  |  |  |  |
| $1793-2046$ | $3585-4094$ | H | H | L | L | H | H |  |  |  |  |  |  |  |  |
| 2047 | 4095 | H | L | L | L | H | H |  |  |  |  |  |  |  |  |
| 2048 | 4096 | L | L | L. | L | H | H |  |  |  |  |  |  |  |  |

1. $\overline{\mathrm{EF}+1}$ acts as $\overline{\mathrm{EF}+2}$ in the serial out mode.

## PARALLEL TIMINGS:



Figure 2. Reset


Figure 3. Write Operation in Parallel Data In Mode


Figure 4. Read Operation in Parallel Data Out Mode


## NOTE:

1. All flags may change status during Retransmit, but flags will be valid at trTc.

Figure 5. Retransmit


NOTES:

1. Data is valid on this edge.
2. The Empty Flag is asserted by $\overline{\mathrm{R}}$ in the Parallel-Out mode and is specified by treF. The $\overline{\mathrm{EF}}$ flag is deasserted by the rising edge of $\bar{W}$.
3. First rising edge of Write after $\overline{\mathrm{EF}}$ is set.

Figure 6. Empty Flag Timings in Parallel Out Mode


1. For the assertion time, twFF is used when data is written in the Parallel mode. The $\overline{\mathrm{FF}}$ is de-asserted by the rising edge of $\overline{\mathrm{R}}$.

Figure 7. Full Flag Timings In Parallel-In Mode


Figure 8. Almost-Empty Flag Region


Figure 9. Almost-Full Flag Reglon


Figure 10. Half-Full and Full-minus-1 Flag Timings


Figure 11. Emply+1 Flag Timings


Figure 12. Output Enable Timings


Figure 13. Expansion-Out


2573 dmw 17
Figure 14. Expansion-In


Figure 15. Read Data Flow-Through Mode


Figure 16. Write Data Flow-Through Mode

## SERIAL TIMINGS:



NOTE:

1. SICP should be in the steady low or high during trss. The first low-high (or high-low) transition can begin after trsR.

Figure 17. Reset Timings for Serial-In Mode


NOTE:

1. SOCP should be in the steady low or high during trss. The first low-high (or high-low) transition can begin after trse.

Figure 18. Reset TImings for Serial-Out Mode


## NOTES:

1. For the stand alone mode, $\mathrm{N} \geq 4$ and the input bits are numbered O to $\mathrm{N}-1$.
2. For the recommended interconnections, Di is to be directly tied to $\overline{\mathrm{W}}$ and the ts4 and th4 requirements will be satisfied. For users that modify $\overline{\mathrm{W}}$ externally, ts 4 and t 44 requirements have to be met.
3. After $\overline{\mathrm{SI}} / \mathrm{PI}$ has been set up, it cannot be dynamically changed; it can only be changed after a reset operation.

Figure 19. Write Operation In Serial-In Mode


## NOTES:

1. After $\overline{\mathrm{SO}} / \mathrm{PO}$ has been set up, it cannot be dynamically changed; it can only be changed after a reset operation.
2. For single device: Read out the last bit before EF is asserted.

For Serial Width Expansion mode: Read out the last bit of the current memory location from the active device.
3. For single device: The operation starts after Reset.

For Serial Width Expansion mode: Read the first bit of the current memory location from the active device.
Figure 20. Read Operation In Serial-Out Mode


NOTES:

1. Parallel Read shown for reference only. Can also use serial output mode.
2. The Empty Flag is de-asserted after the $\mathrm{N}-1$ rising edge of SICP of the first serial-in word. In the Serial-Out mode, a new read operation can begin treFso atter $\overline{E F}$ goes HIGH. In the Parallel-Out mode, a new read operation can occur immedately atter $\overline{\mathrm{FF}}$ goes HIGH.
3. The $\mathrm{EF}+1$ Flag is de-asserted after the $\mathrm{N}-1$ rising edge of SICP of the second serial-in word.

Figure 21. Empty Flag and Empty+1 Flag De-assertion in the Serial-In Mode


## NOTES:

1. Parallel write shown for reference only. Can also use serial input mode.
2. The Empty Flag (EF) is asserted in Serial-Out mode by using the tsocef parameter. This parameter is measured in the worst case condition from the rising edge of the SOCP used to clock data bit 0 . Whenever $\overline{E F}$ goes LOW, there is only one word to be shifted out. In the Parallel-In mode, the $\overline{E F}$ flag is de-asserted by the rising edge of $\bar{W}$. In the Serial-in mode, the $\overline{E F}$ flag is de-asserted by the rising edge of $\bar{W}$.
3. First Write rising edge after $\overline{E F}$ is set.
4. SOCP should not be clocked until EF goes HIGH.

Figure 22. Empty Flag and Empty+1 Flag Assertion In the Serial-Out Mode (FIFO Being Emptied)


1. The Fuil Flag is asserted in the Serial-In mode by using the tsICFF parameter. This parameter is measured in the worst case condition from the rising edge of SICP followed by a (tPD. 1 tWFF) delay from the first rising edge of SICP of the last word.
2. First Read rising edge after FF is set.
3. SICP should not be clocked until FF goes HIGH.

Figure 23. Full Flag and Full-1 Flag Assertion in the Serial-In Mode (FIFO Being Filled)


## NOTES:

1. The FIFO is full and a new read sequence is started.
2. On the first rising edge of SOCP, the $\overline{F F}$ is de-asserted. In the Serial-In mode, a new write operation can begin following trafs after $\overline{F F}$, goes HIGH. In the Parallel-In mode, a new write operation can occur immediately after FF goes HIGH.
3. The $\overline{\mathrm{FF}}-1$ flag is de-asserted after the first SOCP of the second serial word.

Figure 24. Full Flag and Full-1 Flag De-assertion in the Serial-Out Mode


Figure 25. Half-Full, Almost-Full and Almost-Empty Timings for Serlal-In Mode


Figure 26. Half-Full, Almost-Full and Almost-Empty Timings for Serlal-Out Mode

## OPERATING DESCRIPTION

## PARALLEL OPERATING MODES:

## Parallel Data Input

By setting SI/PI high, data is written into the FIFO in parallel through the Do-Ds input data lines.

## Paralle! Data Output

By setting $\overline{\mathrm{SO}} / \mathrm{PO}$ high, the parallel-out mode is chosen. In the parallel-out mode, as shown in Figure 4, data is available tA after the falling edge of $\bar{R}$ and the output bus $Q$ goes into high impedance after $\overline{\mathrm{R}}$ goes high.

Alternately, the user can access the FIFO by keeping $\bar{R}$ low and enabling data on the bus by asserting $\overline{\mathrm{OE}}$. When $\overline{\mathrm{R}}$ is low, the $\overline{O E}$ is high and the output bus is tri-stated. When $\overline{\mathrm{R}}$ is high, the output bus is disabled irrespective of $\overline{O E}$. The enable and disable timings for $\overline{\mathrm{OE}}$ are shown in Figure 12.

## Single Device Mode

A single ID172103/72104 may be used when application requirements are for 2048/4096 words orless. The IDT72103/ 72104 is in the Single Device Configuration when the Expansion In ( $\overline{\mathrm{Xl}})$ control input is grounded (See Figure 27). In this mode, the $\overline{H F} \overline{X O}$ is used as an Half-Full flag.

## Wldth Expansion Mode

Word width may be increased simply by connecting the corresponding input controlsignals of multiple devices. Status flags can be detected from any one of the connected devices. Figure 28 demonstrates an 18-bit word width by using two IDT72103/72104s. Any word width can be attained by adding additional IDT72103/72104.


Figure 27. Block Diagram of Single $2048 \times 9 / 4096 \times 9$ FIFO In Parallel Mode

INPUT CONFIGURATION TABLE

| Pln | Parallel Input | Serial Input |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Single Device | Width Expansion |  |  |
|  |  |  | Least Significant Device | All Other Devices | Most Slgnificant Device |
| $\overline{\mathrm{SI}} / \mathrm{PI}$ | HIGH | LOW | LOW | LOW | LOW |
| SI | HIGH | Input Data | Input Data | Input Data | Input Data |
| SICP | HIGH | Input Clock | Input Clock | Input Clock | Input Clock |
| SIX | HIGH | HIGH | HIGH | Ds of next least significant device | Dz of next least significant device |
| $\bar{W}$ | Write Control | Di | Di of most significant device | Di of most significant device | Di of most significant device |
| Do-D8 | Input Data | No connect except Di | No connect except Dı | No connect except Dı | No connect except Di |
| $\mathrm{Di}^{(1)}$ | - | $\bar{W}$ | - | - | $\bar{W}$ of all devices |
| Dı | - | - | SIX of next most significant device | SIX of next most significant device | - |

NOTE:
2753 tbl 13

1. Di refers to the most significant bit of the serial word. If multiple devices are width cascaded, Di is the rnost significant bit from the most significant device.

OUTPUT CONFIGURATION TABLE

| Pin | Parallel Output | Serial Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Single Device | Width Expansion |  |  |
|  |  |  | Least Significant Device | All Other Devices | Most Significant Device |
| SO/PO | HIGH | LOW | LOW | LOW | LOW |
| SO | - | Output Data | Output Data | Output Data | Output Data |
| SOCP | HIGH | Output Clock | Output Clock | Output Clock | Output Clock |
| SOX | HIGH | HIGH | HIGH | Q8 of next least significant device | Q8 of next least significant device |
| $\overline{\bar{R}}$ | Read Control | Qi | Qi of most significant device | Qi of most significant device | Qi of most significant device |
| Q0-Q8 | Output Data | No connect except Di | No connect except Q8 | No connect except Qs | No connect except Qi |
| Qi ${ }^{(1)}$ | - | $\overline{\mathrm{R}}$ | - | - | $\overline{\mathrm{R}}$ of all devices |
| Q8 | - | - | SOX of next most significant device | SOX of next most significant device | - |

NOTE:

1. Qi refers to the most significant bit of the serial word. If multiple devices are width cascaded, Qi is the most significant bit from the most significant device.


NOTE:

1. Flag detection is accomplished by monitoring all the flag signals of either (any) device used in the width expansion configuration. Do not connect any flag signals together.

Figure 28. Block Diagram of $2048 \times 18 / \mathbf{4 0 9 6} \times 18$ FIFO Memory Used In Width Expansion in Parallel Mode

TRUTH TABLES
TABLE 2: RESET AND RETRANSMIT -
SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION IN PARALLEL MODE

| Mode | Inputs ${ }^{(2)}$ |  |  | Internal Status ${ }^{(1)}$ |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\text { AEF, }} \overline{\mathrm{EF}}$ | $\overline{\text { FF }}$ | $\overline{\mathrm{HF}}$ |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |
| Read/Write | 1 | 1 | 0 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X |

NOTES:

1. Pointer will increment if appropriate flag is HIGH.
2. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input.

## Depth Expansion (Daisy Chain) Mode

The IDT72103/4 can be easily adapted to applications where the requirements are for greater than 2048/4096words. Figure 29 demonstrates Depth Expansion using three IDT72103/4s. Any memory depth can be attained by adding additional IDT72103/4s. The IDT72103/4 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load (FL) control input pin.
2. All other devices must have the $\overline{F L} p$ in in the high state.
3. The Expansion Out ( $\overline{\mathrm{XO}})$ pin of each device must be tied to the Expansion $\ln (\overline{\mathrm{XI}})$ pin of the next device. See Figure 29.
4. External logic is needed to generate a composite Full Flag ( $\overline{\mathrm{FF}}$ ) and Empty Flag (EF). This requires the ORing of all EFs and OR-ing of all $\overline{F F}$ (i.e., all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{EF}}$ ). See Figure 29.
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag $(\overline{\mathrm{HF}})$ are not available in the Depth Expansion mode.


## NOTE:

1. $\overline{\mathrm{S} /} / \mathrm{Pl}$ and $\overline{\mathrm{SO}} / \mathrm{PO}$ pins are tied to Vcc.

Figure 29. Block Dlagram of $\mathbf{6 , 1 4 4 \times 9 / 1 2 , 2 8 8 \times 9 - F I F O}$ Memory, Depth Expansion In Parallel Mode

## Bidirectional Mode

Applications requiring data buffering between two systems (each system capable of Read and Write operations) can be
achieved by pairing IDT72103/4 as shown in Figure 30. Both Depth Expansion and Width Expansion may be used in this mode.


NOTE:

1. $\overline{\mathrm{S} / \mathrm{PI}}$ and $\overline{\mathrm{SO} / \mathrm{PO}}$ pins are tied to Vcc .

Figure 30. Bidirectional FIFO Mode

## Compound Expansion Mode

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 31).


NOTE:

1. $\overline{\mathrm{SI}} / \mathrm{PI}$ and $\overline{\mathrm{SO}} / \mathrm{PO}$ pins are tied to Vcc.
2. For depth expansion block see DEPTH EXPANSION Section and Figure 29.
3. For Flag Detection see WIDTH EXPANSION SECTION and Figure 28.

Figure 31. Compound FIFO Expansion

TABLE 3: RESET AND FIRST LOAD TRUTH TABLE DEPTH EXPANSION/COMPOUND EXPANSION MODE

| Mode | Inputs ${ }^{(2)}$ |  |  | Internal Status |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\text { FL }}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\text { FF }}$ |
| Reset-First Device | 0 | 0 | (1) | Location Zero | Location Zero | 0 | 1 |
| Retransmit all Other Devices | 0 | 1 | (1) | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | (1) | X | X | X | X |

NOTES:

1. $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ of previous device.
2. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}} \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Ouput, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input.

## SERIAL OPERATING MODES:

## Serial Data Input

The Serial Input mode is selected by grounding the $\overline{\mathrm{SI}} / \mathrm{PI}$ line. The Do-8 lines are then outputs which are used to program the width of the serial word. They are taps off a digital delay line which, are meant for connection to the $\bar{W}$ input. For instance, connecting D6 to $\bar{W}$ will program a serial word width of 7 bits, connecting $D 7$ to $\bar{W}$ will program a serial word width of 8 bits and so on.

By programming the serial word width, an economy of clock cycles is achieved. As an example, if the word width is 6 bits, then on every 6th clock cycle the serial data register is written in parallel into the FIFO RAM array. Thus, the possible clock cycles for an extra 3 bits of width in the RAM array are not required.

The SIX signal is used for Serial-In Expansion. When the serial word width is 9 or less, the SIX input must be tied HIGH. When more than 9 bits of serial word width is required, more than one device is required. The SIX input of the least significant device must be tied HIGH. The D8 pin of the least significant device must be tied to SIX of the next significant device. In other words, the SIX input of the most significant and intermediate devices must always be connected to the D8 of the next least significant device.

Figure 32 shows the relationship of the SIX, SICP and Do-8 lines. In the stand alone case (Figure 32), on the first LOW-to-HIGH of SICP, the D1-7 lines go LOW and the D0 line remains HIGH. On the next SICP clock edge, the D1 goes

HIGH, then D2 and so on. This continues until the D line, which is connected to $\bar{W}$, goes HIGH. On the next clock cycle, after $\bar{W}$ is HIGH, all of the D lines go LOW again and a new serial word input starts.

In the cascaded case, the first LOW-to-HIGH SICP clock edge for a serial word will cause all timed outputs (D) to go LOW except for Do of the least significant device. The D outputs of the least significant device will go high on consecutive clock cycles until D8. When D8 goes HIGH, the SIX of the next device goes HIGH. On the next cycle after the SIX input is brought HIGH, the Do goes HIGH; then on the next cycle D1 and so on. A Di output from the most significant device is issued to create the $\bar{W}$ for all cascaded devices.

The minimum serial word width is 4 bits and the maximum is virtually unlimited.

When in the Serial mode, the Least Significant Bit of a serial stream is shifted in first. If the FIFO output is in the Parallel mode, the first serial bit will come out on Qo. The second bit shifted in is on Q1 and so on.

In the Serial Cascade mode, the serial input (SI) pins must be connected together. Each of the devices then receives serial information together and uses the SIX and Do-8 lines to determine whether to store it or not.

The example shown in Figure 34 shows the interconnections for a serializing FIFO that transiers data to the internal RAM in 16-bit quantities (i.e. every 16 SICP cycles). This corresponds to incrementing the write pointer every 16 SICP cycles.

## SINGLE DEVICE SERIAL INPUT CONFIGURATION




Do $=1$




Figure 32. Serial-In Mode Where 8-Bit Parallel Output Data is Read


Figure 33. Serial-Input Circuitry

## SERIAL INPUT WIDTH EXPANSION




Figure 34. Serial-In Configuration for Serial-In to Parallel-Out Data of 16 bits

## SERIAL INPUT WITH DEPTH EXPANSION



NOTE:

1. All $\overline{\mathrm{SI}} / \mathrm{PI}$ pins are tied to GND and $\overline{\mathrm{SO} / P O}$ pins are tied to $\mathrm{Vcc} . \overline{\mathrm{OE}}$ is tied LOW. For $\overline{\mathrm{FF}}$ and $\overline{\mathrm{EF}}$ connections see Figure 29.

Flgure 35. An $8 \mathrm{~K} \times 8$ Serial-In, Parallel-Out FIFO

## SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION



NOTE:

1. All $\overline{\mathrm{S} / / P I}$ pins are tied to GND. $\overline{\mathrm{SO} / P O}$ pins are tied to Vcc. For $\overline{\mathrm{FF}}$ and $\overline{\mathrm{EF}}$ connections see Figure 29.

Figure 36. An $8 K \times 24$ Serial-In, Parallel-Out FIFO Using Six IDT72104s

## Serial Data Output

The Serial Output mode is selected by setting the $\overline{\mathrm{SO}} / \mathrm{PO}$ line low. When in the Serial-Out mode, one of the Q1-8 lines should be used to control the $\overline{\mathrm{R}}$ signal. In the Serial-Out mode, the Q0-8 are taps off a digital delay line. By selecting one of these taps and connecting $n$ to the input, the width of the serial word to be read and shifted is programmed. For instance, if the Q5 line is connected to the $\overline{\mathrm{R}}$ input, on every sixth clock cycle a new word is read from the FIFO RAM array and begins to be shifted out. The serial word is shifted out Least Significant Bit First. If the input mode of the FIFO is parallel, the information that was written into the Do bit will come out as the first bit of the serial word. The second bit of the serial stream will be the D1 bit and so on.

In the stand alone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the Q outputs except for Qo go LOW and a new serial word is started. On the next clock cycle, Q1 will go HIGH, Q2 on the next clock cycle and so on, as shown in Figure 37. This continues until the Q line, which is connected to $\overline{\mathrm{R}}$, goes HGIH at which point all of the Q lines go LOW on the next clock and a new word is started.

In the cascaded case, word width of more than 9 bits can beachieved by using more than one device. By tieing the SOX line of the least significant device HIGH and the SOX of the subsequent devices to Q8 of the previous devices, a cascaded serial word is achieved. On the first LOW-to-HIGH clock edge of SOCP, all the lines go low except for Qo. Just as in the stand alone case, on each consecutive clock cycle, each Q line goes HIGH in the order of leastto mostsignificant. When Q8 (which is connected to the SOX input of the next device) goes HIGH, the Do of that device goes HIGH, thus cascading from one device to the next. The Q line of the most significant device, which programs the serial word width, is connected to all $\bar{R}$ inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SOpin is tri-stated, only the device which is currently shitting out is enabled and driving the 1 -bit bus.

Figure 39 shows an example of the interconnections for a 16-bit serialized FIFO.

## SINGLE DEVICE SERIAL OUTPUT CONFIGURATION




Q0=1




NOTE:

1. Input data is loaded in 8 -bit quantities and read out serially.

Figure 37. Serial-Out Configuration


Figure 38. Serial-Output Circuitry


NOTE:

1. The parallel Data In is tied to Do-8 of FIFO \#1 and Do-6 of FIFO \#2.

Figure 39. Serial-Output for 16-Bit Parallel Data In

## SERIAL OUTPUT WITH DEPTH EXPANSION



NOTE:

1. All $\bar{S} / / P I$ pins are tied to Vcc and $\overline{S O} / P O$ pins are tied to GND. $\overline{O E}$ is tied LOW. For $\overline{F F}$ and $\overline{E F}$ connections see Figure 17.

Figure 40. An 8K x 8 Parallel-In Serial-Out FIFO

## SERIAL IN AND SERIAL OUT WITH WIDTH AND DEPTH EXPANSION



## NOTE:


Figure 41. 128K $\times 1$ Serial-In Seriaj-Out FIFO

## DESCRIPTION:

The IDT72105/72115/72125s are very high speed, low power dedicated parallel-to-serial FIFOs. These FIFOs possess a 16 -bit parallel input port and a serial output port with 256, 512 and 1 K word depths, respectively.

The ability to buffer wide word widths ( $x 16$ ) make these FIFOs ideal for laser printers, FAX machines, local area networks (LANs), video storage and disk/tape controller applications.

Expansion in width and depth can be achieved using multiple chips. IDT's unique serial expansion logic makes this possible using a minimum of pins.

The unique serial output port is drivenby one data pin (SO) and one clock pin (SOCP). The Least Significant or Most Significant Bit can be read first by programming the DIR pin after a reset.

Monitoring the FIFO is eased by the availability of four status flags: Empty, Full, Half-Full and Almost-Empty/AlmostFull. The Full and Empty flags prevent any FIFO data overflow or underflow conditions. The Half-Full Flagis available in both single and expansion mode configurations. The Almost-Empty/Almost-Full Flag is available only in a single devico mode.

The IDT72105/15/25 are fabricated using IDT's leading edge, submicron CEMOS ${ }^{\text {TM }}$ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS




2665 drw 02 b

## PIN DESCRIPTIONS

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| D0-D15 | Inputs | 1 | Data inputs for 16-bit wide data. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\mathrm{RS}}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{\mathrm{FF}}$ and $\overline{\mathrm{HF}}$ go HIGH. $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AEF}}$ go LOW. A reset is required before an initial WRITE after power-up. $\overline{\mathrm{W}}$ must be high during the $\overline{\mathrm{RS}}$ cycle. Also the First Load pin ( $\overline{\mathrm{FL}})$ is programmed only during Reset. |
| $\bar{W}$ | Write | 1 | A write cycle is initiated on the falling edge of WRITE if the Full Flag (送) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation. |
| SOCP | Serial Output Clock | I | A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag ( $\overline{E F}$ ) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together. |
| FLJDIR | First Load/ Direction | 1 | This is a dual purpose input used in the width and depth expansion configurations. The First Load ( $\overline{\mathrm{FL}})$ function is programmed only during Reset $(\overline{\mathrm{RS}})$ and a LOW on FL indicates the first device to be loaded with a byte of data. All other devices should be programmed HIGH. The Direction (DIR) pin controls shift direction after Reset and tells the device whether to read out the Least Significant or Most Significant bit first. |
| RSIX | Read Serial In Expansion | 1 | In the single device configuration, RSIX is set HIGH. In depth expansion or daisy chain expansion, RSIX is connected to RSOX (expansion out) of the previous device. |
| SO | Serial Output | 0 | Serial data is output on the Serial Output (SO) pin. Data is clocked out LSB or MSB depending on the Direction pin programming. During Expansion the SO pins are tied together. |
| $\overline{F F}$ | Full Flag | 0 | When $\overline{F F}$ goes LOW, the device is full and further WRITE operations are inhibited. When $\overline{F F}$ is HIGH, the device is not full. |
| $\overline{\mathrm{EF}}$ | Empty Flag | 0 | When $\overline{\mathrm{EF}}$ goes LOW, the device is empty and further READ operations are inhibited. When $\overline{\mathrm{EF}}$ is HIGH, the device is not empty. |
| $\overline{\mathrm{HF}}$ | Half-Full Flag | 0 | When $\overline{\mathrm{HF}}$ is LOW, the device is more than half-full. When $\overline{\mathrm{HF}}$ is HIGH, the device is empty to half-full: |
| RSOX $\overline{\text { AEF }}$ | Read Serial <br> Out Expansion <br> Almost-Empty, <br> Almost-Full <br> Flag | 0 | This is a dual purpose output. In the single device configuration (RSIX HIGH), this is an $\overline{\text { AEF }}$ output pin. When AEF is LOW, the device is empty-to-( $1 / 8$ full -1 ) or ( $7 / 8$ full +1 )-to-full. When $\overline{\text { AEF }}$ is HIGH, the device is $1 / 8$-full up to $7 / 8$-full. In the Expansion configuration (RSOX connected to RSIX of the next device) a pulse is sent from RSOX to RSIX to coordinate the width, depth or daisy chain expansion. |
| Vcc | Power Supply |  | Single power supply of 5V. |
| GND | Ground |  | Single ground of OV . |

## STATUS FLAGS

| Number of Words in FIFO |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72105 | IDT72115 | IDT72125 | $\overline{F F}$ | $\overline{\text { AEF }}$ | $\overline{\mathrm{HF}}$ | $\overline{\mathrm{EF}}$ |
| 0 | 0 | 0 | H | L | H | L |
| $1-31$ | $1-63$ | $1-127$ | H | L | H | H |
| $32-128$ | $64-256$ | $128-512$ | H | H | H | H |
| $129-224$ | $257-448$ | $513-896$ | H | H | L | H |
| $225-255$ | $449-511$ | $897-1023$ | H | L | L | H |
| 256 | 512 | 1024 | L | L | L | H |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VTERM | Terminal <br> Voltage with <br> Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |  |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |  |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |  |
| lOUT | DC Output <br> Current | 50 | 50 | mA |  |
| NOTE: | 2665 tbl 03 |  |  |  |  |

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vccc | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage <br> Military | 2.2 | - | - | V |
| VIL ${ }^{(1)}$ | Input Low Voltage <br>  <br> Military | - | - | 0.8 | V |

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
(Commercial Vcc $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

|  | Parameter | IDT72105/IDT72115/ IDT72125 <br> Commercial |  |  | IDT72105/DT72115/ IDT72125 Military |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $1 L^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $1 \mathrm{IOL}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage lout = -2mA ${ }^{(5)}$ | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage lout $=8 \mathrm{~mA}{ }^{(6)}$ | - | - | 0.4 | - | - | 0.4 | V |
| Icc1 ${ }^{(3)}$ | Power Supply Current | - | 50 | 100 | - | 75 | 125 | mA |
| Icc2 ${ }^{(3)}$ | Average Standby Current $(\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \mathrm{DIR}=\mathrm{V} I \mathrm{H})(\mathrm{SOCP}=\mathrm{V} I \mathrm{~L})$ | - | 4 | 8 | - | 4 | 12 | mA |
| $103^{(3,4,7)}$ | Power Down Current | - | 1 | 6 | - | 1 | 8 | mA |

## NOTES:

1. Measurements with $0.4 \mathrm{~V} \leq \mathrm{Vin} \leq \mathrm{Vcc}$.
2. $\mathrm{SOCP}=\mathrm{VIL}, 0.4 \leq$ VOUT $\leq$ VCC.
3. icc measurements are made with outputs open.
4. $\overline{R S}=\overline{F L} / D I R=\bar{W}=V c c-0.2 \mathrm{~V} ; S O C P=0.2 \mathrm{~V} ;$ all other inputs $\geq \mathrm{Vcc}-0.2$ or $\leq 0.2 \mathrm{~V}$.
5. For SO, lout $=-4 \mathrm{~mA}$.
. For $S O$, lout $=16 \mathrm{~mA}$.
6. Measurements are made after reset.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Figure | COM'L <br> 72105L25 <br> 72115L25 <br> 72125L25 |  | MILITARY <br> $72105 L 30$ <br> $72115 L 30$ <br> $72125 L 30$ |  | COM'L AND MILITARY |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{array}{r} 72105 L 50 \\ 72115 L 50 \\ 72125 L 50 \end{array}$ | $\begin{aligned} & \text { 72105L80 } \\ & \text { 72115L80 } \\ & 72125 \mathrm{~L} 80 \end{aligned}$ |  |  |
|  |  |  | Min. | Max. |  |  | Min. | Max. | Min. | Max. |  | Min. | Max. |
| ts | Parallel Shift Frequency | - | - | 28.5 | - | 25 | - | 15 | - | 10 | MHz |
| tsocp | Serial Shift Frequency | - | - | 50 | - | 45 | - | 40 | - | 28 | MHz |

PARALLEL INPUT TIMINGS

| twc | Write Cycle Time | 2 | 35 | - | 40 | - | 65 | - | 100 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twPW | Write Pulse Width | 2 | 25 | - | 30 | - | 50 | - | 80 | - | ns |
| twr | Write Recovery Time | 2 | 10 | - | 10 | - | 15 | - | 20 | - | ns |
| tos | Data Set-up Time | 2 | 12 | - | 13 | - | 15 | - | 15 | - | ns |
| tDH | Data Hold Time | 2 | 0 | - | 1 | - | 2 | - | 5 | - | ns |
| twef | Write High to EF High | 5, 6 | - | 35 | - | 40 | - | 45 | - | 50 | ns |
| tWFF | Write Low to FF Low | 4,7 | - | 35 | - | 40 | - | 45 | - | 50 | ns |
| twF | Write Low to Transitioning $\overline{\mathrm{HF}}, \overline{\mathrm{AEFF}}$ | 8 | - | 35 | - | 40 | - | 45 | - | 50 | ns |
| twPF | Write Pulse Width After FF High | 7 | 25 | - | 30 | - | 50 | - | 80 | - | ns |

SERIAL OUTPUT TIMINGS

| tSOCP | Serial Clock Cycle Time | 3 | 20 | - | 22 | - | 25 | - | 35 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tsocw | Serial Clock Width High/Low | 3 | 8 | - | 9 | - | 10 | - | 15 | - | ns |
| tSOPD | SOCP Rising Edge to SO Valid Data | 3 | - | 14 | - | 15 | - | 15 | - | 17 | ns |
| tSOHz | SOCP Rising Edge to SO at High Z $^{(1)}$ | 3 | 3 | 14 | 3 | 14 | 3 | 15 | 3 | 17 | ns |
| tSOLZ | SOCP Rising Edge to SO at Low ${ }^{(1)}$ | 3 | 3 | 14 | 3 | 14 | 3 | 15 | 3 | 17 | ns |
| tsocef | SOCP Rising Edge to EF Low | 5, 6 | - | 35 | - | 40 | - | 45 | - | 50 | ns |
| tsOCFF | SOCP Rising Edge to $\overline{\text { FF }}$ High | 4,7 | - | 35 | - | 40 | - | 45 | - | 50 | ns |
| tsocF | SOCP Rising Edge to Transitioning $\overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ | 8 | - | 35 | - | 40 | - | 45 | - | 50 | ns |
| tREFSO | SOCP Delay After EF High | 6 | 35 | - | 40 | - | 65 | - | 100 | - | ns |

## RESET TIMINGS

| tRSC | Reset Cycle Time | 1 | 35 | - | 45 | - | 65 | - | 100 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| trs | Reset Pulse Width | 1 | 25 | - | 30 | - | 50 | - | 80 | - | ns |
| tRSS | Reset Set-up Time | 1 | 25 | - | 30 | - | 50 | - | 80 | - | ns |
| tRSR | Reset Recovery Time | 1 | 10 | - | 15 | - | 15 | - | 20 | - | ns |

## EXPANSION MODE TIMINGS

| tfLS |  | 9 | 7 | - | 7 | - | 8 | - | 10 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tFLH | $\overline{\text { FL }}$ Hold Time to $\overline{\mathrm{RS}}$ Rising Edge | 9 | 0 | - | 1 | - | 2 | - | 5 | - | ns |
| tIIAS | DIR Set-up Time to SOCP Rising Edge | 9 | 10 | - | 11 | - | 12 | - | 12 | - | ns |
| tIIRH | DIR Hold Time from SOCP Rising Edge | 9 | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tSOXD1 | SOCP Rising Edge to RSOX Rising Edge | 9 | - | 15 | - | 17 | - | 17 | - | 20 | ns |
| tsoxD2 | SOCP Rising Edge to RSOX Falling Edge | 9 | - | 15 | - | 17 | - | 17 | - | 20 | ns |
| tSIXS | RSIX Set-up Time to SOCP Rising Edge | 9 | 5 | - | 5 | - | 8 | - | 15 | - | ns |
| tsIXPW | RSIX Pulse Width | 9 | 10 | - | 10 | - | 15 | - | 20 | - | ns |

NOTE:

1. Values guaranteed by design.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure A |
| 2665 tol 07 |  |

CAPACITANCE ( $\mathrm{T} A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=\mathrm{OV}$ | 10 | pF |
| COUT | Output <br> Capacitance | $\mathrm{VOUT}=\mathrm{OV}$ | 12 | pF |

NOTE:
2665 tbl 08

1. This parameter is sampled and not $100 \%$ tested.

## FUNCTIONAL DESCRIPTION

## Parallel Data Input

The device must be reset before beginning operation so that all flags are set to their initial state. In width or depth expansion the First Load pin (FL) must be programmed to indicate the first device.

The data is written into the FIFO in parallel through the Do-15 input data lines. A write cycle is initiated on the falling edge of the Write $(\bar{W})$ signal provided the Full Flag $(\overline{\mathrm{FF}})$ is not asserted. If the $\bar{W}$ signal changes from HIGH-to-LOW and the Full Flag ( $\overline{\mathrm{FF}}$ ) is already set, the write line is internally inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. On the rising edge of $\bar{W}$, the write pointer

or equivalent circuit
Figure A. Output Load
*Includes jig and scope capacitances.
is incremented. Write operations can occur simultaneously or asynchronously with read operations.

## Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag (EF) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP.

The serial word is shifted out Least Significant Bit or Most Significant Bit first, depending on the FL/DIR level during operation. A LOW on DIR will cause the Least Significant Bit to be read out first. A HIGH on DIR will cause the Most Significant Bit to be read out first.

NOTES:

1. $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}, \overline{\mathrm{HF}}$ and $\overline{\mathrm{AEF}}$ may change status during Reset, but flags will be valid at trsc.
2. SOCP should be in the steady low or high during tRSS. The first low-high (or high-low) transition can begin after tRSR.

Figure 1. Reset


Figure 2. Write Operation


1. In Single Device Mode, SO will not tri-state except after reset.

Figure 3. Read Operation


Figure 4. Full Flag from Last Write to First Read


NOTE:

1. SOCP should not be clocked until $\overline{E F}$ goes high.

Figure 5. Empty Flag from Last Read to First Write


1. SOCP should not be clocked until $\overline{E F}$ goes high.
2. In Single Device Mode, SO will not tri-state except after Reset. It will retain the last valid data.

Figure 6. Empty Boundary Condition Timing


## NOTE:

1. Single Device Mode will not tri-state but will retain the last valid data.

Figure 7. Full Boundary Condition Timing


Figure 8. Half-Full, Almost-Full and Almost-Empty Timings


Figure 9. Serlal Read Expansion

## OPERATING CONFIGURATIONS

## Single Device Mode

The device must be reset before beginning operation so that all flags are set to location zero. In the standalone case, the RSIX line is tied HIGH and indicates single device operation to the device. The RSOX/AEF pin defaults to $\overline{\mathrm{AEF}}$ and outputs the Almost-Empty and Almost-Full Flag.

## Width Expansion Mode

In the cascaded case, word widths of more than 16 bits can be achieved by using more than one device. By tying the RSOX and RSIX pins together, as shown in Figure 11, and programming which is the Least Significant Device, a cascaded serial word is achieved. The Least Significant Device is programmed by a LOW on the FL/DIR pin during reset. All other devices should be programmed HIGH on the FL/DIR pin at reset.


Figure 10. Single Device Configuration

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\stackrel{\rightharpoonup}{\text { RS }}$ | $\overline{F L}$ | DIR | Read Pointer | Write Pointer | $\overline{\text { AEF, }}$ EF | FF | $\overline{\mathrm{HF}}$ |
| Reset | 0 | X | X | Location Zero | Location Zero | 0 | 1 | 1 |
| Read/Write | 1 | X | 0,1 | Increment ${ }^{(1)}$ | Increment ${ }^{(1)}$ | X | X | X |

NOTE:
2665 tbl 09

1. Pointer will increment if appropriate flag is HIGH.

Table 1. Reset and First Load Truth Table-Single Device Configuration

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1 -bit bus. NOTE: After reset, the level on the FL/DIR pin decides if the Least Significant or Most Significant Bit is read first out of each device.

The three flag outputs, Empty ( $\overline{\mathrm{EF}}$ ), Half-Full ( $\overline{\mathrm{HF}}$ ) and Full ( $\overline{\mathrm{FF}}$ ), should be taken from the MostSignificant Device (in the example, FIFO \#2). The Almost-Empty/Almost-Full flag is not available. The RSOX pin is used for expansion.

## Depth Expansion (Daisy Chain) Mode



The IDT72105/15/25 can easily be adapted to applications requiring greater than 1024 words. Figure 12 demonstrates Depth Expansion using three IDT72105/15/25s and an IDT74FCT138 Address Decoder. Any depth can be attained by adding additional devices. The Address Decoder is necessary to determine which FIFO is being written. A word of data must be written sequentially into each FIFO so that the data will be read in the correct sequence. The IDT72105/15/25 operates in the Depth Expansion Mode when the following conditions are met:

1. The first device must be programmed by holding FL LOW at Reset. All other devices must be programmed by holding FL high at reset.
2. The Read Serial Out Expansion pin (RSOX) of each device must be tied to the Read Serial In Expansion pin (RSIX) of the next device (see Figure 12).
3. External logic is needed to generate composite Empty,

Half-Full and Full Flags. This requires the OR-ing of all $\overline{\mathrm{EF}}$, $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ Flags.
4. The Almost-Empty and Almost-Full Flag is not available due to using the RSOX pin for expansion.

## Compound Expansion (Daisy Chain) Mode

The IDT72105/15/25 can be expanded in both depth and width as Figure 13 indicates:

1. The RSOX-to-RSIX expansion signals are wrapped around sequentially.
2. The write ( $\bar{W}$ ) signal is expanded in width.
3. Flag signals are only taken from the Most Significant Devices.
4. The Least Significant Device in the array must be programmed with a LOW on FLDIR during reset.


2665 drw 15
Figure 12. A 3K x 16 Parallel-to-Serial FIFO using the IDT72125

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}$ | $\overline{\mathrm{F}}$ | DIR | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}, \overline{\mathrm{FF}}$ |
| Reset-First Device | 0 | 0 | X | Location Zero | Location Zero | 0 | 1 |
| Reset All Other Devices | 0 | 1 | X | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | 0,1 | X | X | X | X |

NOTE:
2665 tbl 10

1. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}} / \mathrm{FIR}=$ First Load/Direction, $\overline{\mathrm{EF}}=$ Empty Flag Output, $\overline{\mathrm{HF}}=$ Half- Full Flag Output, $\overline{\mathrm{FF}}=$ Full Flag Output.

Table 2. Reset and First Load Truth Table-Width/Depth Compound Expansion Mode


Figure 13. A $3 \mathrm{~K} \times 32$ Parallel-to-Serial FIFO using the IDT72125

CMOS PARALLEL-TO-SERIAL FIFO
IDT72131
$2048 \times 9$-BIT \& $4096 \times 9$-BIT

## FEATURES:

- $35 n$ parallel port access time, $45 n$ s cycle time
- 50 MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 7-9, 16-18, 32-36 bit using Flexishift ${ }^{\text {M }}$ serial output without using any additional components
- Multiple status flags: Full, Almost-Full ( $1 / 8$ from full), Half-Full, Almost Empty ( $1 / 8$ from empty), and Empty
- Asynchronous and simultaneous read and write operations
- Dual-port zero fall-through architecture
- Retransmit capability in single device mode
- Produced with high-performance, low power CEMOS ${ }^{\text {тм }}$ technology
- Available in 28-pin ceramic, plastic DIP and 32-pin plastic leaded chip corner (PLCC)
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72131/72141 are high-speed, low power parallel-to-serial FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72131/72141 can be configured with the IDTs serial-to-parallel FIFOs (IDT72132/ 72142) for bidirectional serial data buffering.

The FIFO has a 9-bit parallel input port and a serial output port. Wider and deeper parallel-to-serial data buffers can be built using multiple IDT72131/72141 chips. IDTs unique Flexishift serial expansion logic (SOX, NR) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including $8,9,16$, and 32 bits. The IDT72131/141 can also be directly connected for depth expansion.

Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The almost-full (7/8), half-full, and almost empty (1/8) flags signal memory utilization within the FIFO.

The IDT72131/72141 is fabricated using IDTs high-speed submicron CEMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## PIN DESCRIPTIONS

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| Do-D8 | Inputs | I | Data inputs for 9-bit wide data. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\operatorname{RS}}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ go high, and $\overline{\mathrm{AEF}}$ and $\overline{\mathrm{EF}}$ go low. A reset is required before an initial WRITE after power-up. $\bar{W}$ must be high and SOCP must be low during RS cycle. |
| $\bar{W}$ | Write | I | A write cycle is initiated on the falling edge of WRITE if the Full Flag ( $\overline{\mathrm{FF}}$ ) is not set. Data setup and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation. |
| SOCP | Serial Output Clock | 1 | A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag ( $\overline{\mathrm{EF}}$ ) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together. |
| $\overline{\mathrm{NR}}$ | Next Read | I | To program the Serial Out data word width, connect $\overline{N R}$ with one of the Data Set pins (Q4, Q6, Q7 and Q8). For example, $\overline{\mathrm{NR}}$ - Q7 programs for a 8 -bit Serial Out word width. |
| $\overline{F L} / \overline{R T}$ | First Load/ <br> Retransmit | I | This is a dual purpose input. In the single device configuration (XI grounded), activating retransmit ( $\overline{F L} / \mathrm{RT}-\mathrm{low}$ ) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. $\bar{W}$ must be high and SOCP must be low before setting FL $\overline{R T}$ low. Retransmit is not compatible with depth expansion. In the depth expansion configuration, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ grounded indicates the first activated device. |
| $\overline{\mathrm{XI}}$ | Expansion In | 1 | In the single device configuration, $\overline{\mathrm{XI}}$ is grounded. In depth expansion or daisy chain expansion, $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ (expansion out) of the previous device. |
| SOX | Serial Output Expansion | 1 | In the Serial Output Expansion mode, the SOX pin of the least significant device is tied high. The SOX pin of all other devices is connected to the Qa pin of the previous device. Data is then clocked out least significant bit first. For single device operation, SOX is tied high. |
| SO | Serial Output | 0 | Serial data is output on the Serial Output (SO) pin. Data is clocked out Least Significant Bit first. In the Serial Width Expansion mode the SO pins are tied together and each SO pin is tristated at the end of the byte. |
| $\overline{\mathrm{FF}}$ | Full Flag | 0 | When $\overline{\mathrm{FF}}$ goes low, the deviceis full and furtherWRITE operations are inhibited. When $\overline{\mathrm{FF}}$ is high, the device is not full. |

## STATUS FLAGS

| Number of Words in FIFO |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72131 | IDT72141 | FF | AEF | $\overline{\text { HF }}$ | $\overline{\text { EF }}$ |
| O | 0 | H | L | H | L |
| $1-255$ | $1-511$ | H | L | H | H |
| $256-1024$ | $512-2048$ | H | H | H | H |
| $1025-1792$ | $2049-3584$ | H | H | L | H |
| $1793-2047$ | $3585-4095$ | H | L | L | H |
| 2048 | 4096 | L | L | L | H |

## PIN CONFIGURATIONS



## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

2751 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vcc | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage <br> Military | 2.2 | - | - | V |
| VIL | Input Low Voltage | - | - | 0.8 | V |

NOTE:
2751 tbl 04

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| COUT | Output Capacitance | Vout $=0 \mathrm{~V}$ | 12 | pF |

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72131/IDT72141 Commercial |  |  | IDT72131/IDT72141Military |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| IIL ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $10{ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VoH | Output Logic "1" Voltage, $\text { IOUT }=-8 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage lout $=16 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| lcci ${ }^{(3)}$ | Power Supply Current | - | 90 | 140 | - | 100 | 160 | mA |
| $\mathrm{ICC2}^{(3)}$ | $\begin{aligned} & \text { Average Standby Current } \\ & \bar{W}=\overline{R S}=\overline{F L} / R T=V I H) \\ & (S O C P=V I L) \end{aligned}$ | - | 8 | 12 | - | 12 | 25 | mA |
| $\operatorname{lccs}(\mathrm{L})^{(3,4)}$ | Power Down Current | - | - | 2 | - | - | 4 | mA |
| $\operatorname{lcc3}(\mathrm{S})^{(3,4)}$ | Power Down Current | - | 一 | 8 | - | - | 12 | mA |

NOTES:

1. Measurements with $0.4 \leq \mathrm{V} \mathbb{N} \leq \mathrm{Vcc}$.
2. $S O C P \leq V I L, 0.4 \leq$ Vout $\leq V c c$.
3. ICc measurements are made with outputs open.
4. $\overline{\mathrm{RS}}=\overline{\mathrm{FL}} \overline{\mathrm{RT}}=\overline{\mathrm{W}}=\mathrm{Vcc}-0.2 \mathrm{~V}$; SOCP $\leq 0.2 \mathrm{~V}$; all other inputs $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or $\leq 0.2 \mathrm{~V}$.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial <br> IDT72131×35 <br> IDT72141x35 |  | Milltary |  | Mil. and Com'I. |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { IDT72131×40 } \\ & \text { IDT72141x40 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { IDT72131×50 } \\ & \text { IDT72141×50 } \\ & \hline \end{aligned}$ |  |  |
|  |  | MIn. | Max. | Min. | Max. | Min. | Max. |  |
| ts | Parallel Shift Frequency | - | 22.2 | - | 20 | - | 15 | MHz |
| tsocp | Serial-Out Shitt Frequency | - | 50 | - | 50. | - | 40 | MHz |
| PARALLEL INPUT TIMINGS |  |  |  |  |  |  |  |  |
| tDS | Data Set-up Time | 18 | - | 20 | - | 30 | - | ns |
| toh | Data Hold Time | 0 | - | 0 | - | 5 | - | ns |
| twe | Write Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| twPW | Write Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| twr | Write Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| twef | Write High to EF High | - | 30 | - | 35 | - | 45 | ns |
| twfF | Write Low to FF Low | - | 30 | - | 35 | - | 45 | ns |
| twF | Write Low to Transitioning $\overline{H F}, \overline{\mathrm{AEF}}$ | - | 45 | - | 50 | - | 65 | ns |
| twPF | Write Pulse Width After FF High | 35 | - | 40 | - | 50 | - | ns |

SERIAL OUTPUT TIMINGS

| tsOHz | SOCP Rising Edge to SO at High $\mathbf{Z}^{(1)}$ | 5 | 16 | 5 | 16 | 5 | 26 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSOLZ | SOCP Rising Edge to SO at Low $\mathrm{Z}^{(1)}$ | 5 | 22 | 5 | 22 | 5 | 22 | ns |
| tSOPD | SOCP Rising Edge to Valid Data on SO | - | 18 | - | 18 | - | 18 | ns |
| tsox | SOX Set-up Time to SOCP Rising Edge | 5 | - | 5 | - | 5 | - | ns |
| tsocw | Serial In Clock Width High/Low | 8 | - | 8 | - | 10 | - | ns |
| tsocer | SOCP Rising Edge (Bit 0 - Last Word) to $\overline{\mathrm{EF}}$ Low | - | 20 | - | 25 | - | 25 | ns |
| ISOCFF | SOCP Rising Edge to $\overline{\mathrm{FF}}$ High | - | 30 | - | 35 | - | 40 | ns |
| tSOCF | SOCP Rising Edge to $\overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$, High | - | 30 | - | 35 | - | 40 | ns |
| trefso | Recovery Time SOCP After EF High | 35 | - | 40 | - | 50 | - | ns |

## RESET TIMINGS

| tRSC | Reset Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRS | Reset Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| trss | Reset Set-up Time | 35 | - | 40 | - | 50 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| tRSF1 | Reset to EF and $\overline{\text { AEF }}$ Low | - | 45 | - | 50 | - | 65 | ns |
| tRSF2 | Reset to $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ High | - | 45 | - | 50 | - | 65 | ns |
| tRSQL | Reset to Q Low | 20 | - | 20 | - | 35 | - | ns |
| tRSQH | Reset to Q High | 20 | - | 20 | - | 35 | - | ns |

## RETRANSMIT TIMINGS

| tRTC | Retransmit Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRT | Retransmit Pulse Width.. | 35 | - | 40 | - | 50 | - | ns |
| tRTS | Retransmit Set-up Time | 35 | - | 40 | - | 50 | - | ns |
| tRTR | Retransmit Recovery Time | 10 | - | 10 | - | 15 | - | ns |

## DEPTH EXPANSION MODE TIMINGS

| tXOL | Read/Write to $\overline{X O}$ Low | - | 35 | - | 40 | - | 50 | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tXOH | Read/Write to $\overline{\mathrm{XO}}$ High | - | 35 | - | 40 | - | 50 | ns |
| tXI | $\overline{\mathrm{XI}}$ Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| tXIR | $\overline{\mathrm{XI}}$ Recovery Time | 10 | - | 10 | - | 10 | - | ns |
| tXIS | $\overline{\mathrm{XI}}$ Set-up Time | 15 | - | 15 | - | 15 | - | ns |

NOTE:

1. Guaranteed by design minimum times, not tested.

## AC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Military and Commercial |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { IDT72131x65 } \\ & \text { IDT72141x65 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT72131x80 } \\ & \text { IDT72141x80 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT72131×120 } \\ & \text { IDT72141×120 } \end{aligned}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ts | Parallel Shift Frequency | - | 12.5 | - | 10 | - | 7 | MHz |
| tSOCP | Serial-Out Shift Frequency | - | 33 | - | 28 | - | 25 | MHz |

## PARALLEL INPUT TIMINGS

| tos | Data Set-up Time | 30 | - | 40 | - | 40 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tDH | Data Hold Time | 10 | - | 10 | - | 10 | - | ns |
| twc | Write Cycle Time | 80 | - | 100 | - | 140 | - | ns |
| twPW | Write Pulse Width | 65 | - | 80 | - | 120 | - | ns |
| twR | Write Recovery Time | 15 | - | 20 | - | 20 | - | ns |
| tWEF | Write High to EFF High | - | 60 | - | 60 | - | 60 | ns |
| tWFF | Write Low to FF Low | - | 60 | - | 60 | - | 60 | ns |
| twF | Write Low to Transitioning $\overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ | - | 80 | - | 100 | - | 140 | ns |
| tWPF | Write Pulse Width After $\overline{\mathrm{FF}}$ High | 65 | - | 80 | - | 120 | - | ns |

## SERIAL OUTPUT TIMINGS

| tsohz | SOCP Rising Edge to SO at High $\mathbf{Z}^{(1)}$ | 5 | 20 | 5 | 25 | 5 | 35 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSOLZ | SOCP Rising Edge to SO at Low ${ }^{(1)}$ | 5 | 22 | 5 | 30 | 5 | 35 | ns |
| tSOPD | SOCP Rising Edge to Valid Data on SO | - | 22 | - | 30 | - | 35 | ns |
| tsox | SOX Set-up Time to SOCP Rising Edge | 5 | - | 5 | - | 5 | - | ns |
| tsocw | Serial In Clock Width High/Low | 10 | - | 15 | - | 15 | - | ns |
| tSOCEF | SOCP Rising Edge (Bit 0-Last Word) to EF Low | - | 30 | - | 30 | - | 30 | ns |
| tSOCFF | SOCP Rising Edge to $\overline{\mathrm{FF}}$ High | - | 50 | - | 60 | - | 65 | ns |
| tSOCF | SOCP Rising Edge to $\overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$, High | - | 50 | - | 60 | - | 65 | ns |
| trefso | Recovery Time SOCP After EF High | 65 | - | 80 | - | 120 | - | ns |

## RESET TIMINGS

| tRSC | Reset Cycle Time | 80 | - | 100 | - | 140 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRS | Reset Pulse Width | 65 | - | 80 | - | 120 | - | ns |
| tRSs | Reset Set-up Time | 65 | - | 80 | - | 120 | - | ns |
| trsR | Reset Recovery Time | 15 | - | 20 | - | 20 | - | ns |
| tRSF1 | Reset to $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AEF}}$ Low | - | 80 | - | 100 | - | 140 | ns |
| tRSF2 | Reset to $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ High | - | 80 | - | 100 | - | 140 | ns |
| tRSQL | Reset to Q Low | 50 | - | 65 | - | 105 | - | ns |
| tRSQH | Reset to Q High | 50 | - | 65 | - | 105 | - | ns |

## RETRANSMIT TIMINGS

| tRTC | Retransmit Cycle Time | 80 | - | 100 | - | 140 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRT | Retransmit Pulse Width | 65 | - | 80 | - | 120 | - | ns |
| tRTs | Retransmit Set-up Time | 65 | - | 80 | - | 120 | - | ns |
| tRTR | Retransmit Recovery Time | 15 | - | 20 | - | 20 | - | ns |



NOTE:

[^7]
## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure A |

## FUNCTIONAL DESCRIPTION

## Parallel Data Input

The data is written into the FIFO in parallel through the Do-8 input data lines. A write cycle is initiated on the falling edge of the Write $(\bar{W})$ signal provided the Full Flag $(\overline{\mathrm{FF}})$ is not asserted. If the $\bar{W}$ signal changes from HIGH-to-LOW and the Full-Flag $(\overline{\mathrm{FF}})$ is already set, the write line is inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. The data is written to the RAM at the write pointer. On the rising edge of $\bar{W}$, the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.

or equivalent circuit
Figure A. Ouput Load
*Including jig and scope capacitances

## Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag (EF) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP. NOTE: SOCP should not be clocked once the last bit of the last word has been clocked out. If it is, then two things will occur. One, the SO pin will go highZ and two, SOCP will be out of sync with Next Read (NR).

The serial word is shifted out Least Significant Bit first, that is the first bit will be D0, then D1 and so on up to the serial word width. The serial word width must be programmed by connecting the appropriate Data Set line (Q4, Q6, Q7 or Q8) to the NR input. The Data Set lines are taps off a digital delay line. Selecting one of these taps, programs the width of the serial word to be read and shifted out.


Figure 1. Reset


Figure 2. Write Operation


Figure 3. Read Operation

## NOTES:

1. This timing applies to the Active Device in Width Expansion Mode.
2. This timing applies to Single Device Mode at Empty Boundary $(\overline{\mathrm{EF}}=\mathrm{low})$ and the Next Active Device in Width Expansion Mode.


Figure 4. Full Flag from Last Write to First Read


NOTE:

1. SOCP should not be clocked until $\overline{\mathrm{EF}}$ goes high.

Figure 5. Empty Flag from Last Read to First Write


NOTE:

1. SOCP should not be clocked until $\overline{E F}$ goes high.

Figure 6. Empty Boundary Condition Timing


Figure 7. Full Boundry Condition Timing


Figure 8. Half Full, Almost Full and Almost Empty Timings


Figure 9. Retransmit


Figure 10. Expansion-Out


Figure 11. Expansion-In

## OPERATING CONFIGURATIONS

## Single Device Configuration

In the standalone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the

Data Set lines (Q4, Q6, Q7, Q8) go low and a new serial word is started. The Data Set lines then go high on the equivalent SOCP clock pulse. This continues until the Q line connected to $\overline{\mathrm{NR}}$ goes high completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SOCP.



Q6

Q7

$\overline{N R}$

2751 drw 15

Figure 12. Eight-Bit Word Single Device Configuration

## TRUTH TABLES

TABLE 1: RESET AND RETRANSMIT -
SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

| Mode |  | Inputs |  |  | Internal Status |  | Outputs |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\overline{\mathrm{FL}} / \mathbf{R T}$ | $\overline{\mathbf{X I}}$ | Read Pointer | Write Pointer | $\overline{\mathbf{A E F}, \overline{\mathrm{EF}}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |  |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |  |
| Retransmit | 1 | 0 | 0 | Location Zero | Unchanged | X | X | X |  |
| Read Write | $\mathbf{1}$ | 1 | 0 | Increment $^{(1)}$ | Increment $^{(1)}$ | X | X | X |  |

NOTE:

1. Pointer will increment if appropriate flag is HIGH.

## Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SOX line of the least significant device HIGH and the SOX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SOCP, all lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant. When the Data Set line which is
connected to the SOX input of the next device goes HIGH, the Do of that device goes HIGH, the cascading from one device to the next. The Data Set line of the most significant bit programs the serial word width by being connected to all NR inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1 -bit-bus.


Figure 13. Width Wxpansion for 16-blt Parallel Data In. The Parallel Data In ls tied to Do-8 of FIFO \#1 and Do-6 of FIFO \#2.

## Depth Expansion (Daisy Chain) Mode

The IDT72131/41 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 14 demonstrates Depth Expansion using three IDT72131/41. Any depth can be attained by adding additional IDT72131/41 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load ( $\overline{F L}$ ) control input.
2. All other devices must have $\overline{\mathrm{FL}}$ in the high state.
3. The Expansion Out $(\overline{\mathrm{XO}})$ pin of each device must be tied to the Expansion $\ln (\overline{X I})$ pin of the next device.
4. External logic is needed to generate a composite Full Flag ( $\overline{\mathrm{FF}}$ ) and Empty Flag ( $\overline{\mathrm{EF}}$ ). This requires the OR-ing of all $\overline{E F}$ and OR-ing of all $\overline{F F s}$ (i.e., all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{EF}}$ ).
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion mode.


Figure 14. A 12K $\times 8$ Parallel-In Serial-Out FIFO

TABLE 2: RESET AND FIRST LOAD TRUTH TABLE DEPTH EXPANSION/COMPOUND EXPANSION MODE

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathrm{FL}}$ | $\overline{\mathbf{X I}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ |
| Reset-First <br> Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset-All <br> Other Devices | 0 | 1 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| ReadWrite | 1 | X | $(1)$ | X | X | X | X |

NOTES:

1. $\overline{X I}$ is connected to $\overline{X O}$ of previous device.
2. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Ouput, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input.

|  | CMOS SERIAL-TO-PARALLEL FIFO $\begin{aligned} & 2048 \times 9 \text { 9-BIT } \\ & 4096 \times 9-\text { BIT } \end{aligned}$ | $\begin{aligned} & \text { IDT72132 } \\ & \text { IDT72142 } \end{aligned}$ |
| :---: | :---: | :---: |
| Integrated Device Technology, Inc. |  |  |

## FEATURES:

- 35 ns parallel port access time, 45 ns cycle time
- 50 MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 8,9,16-18, and $32-36$ bit using Flexshiff ${ }^{\text {TM }}$ serial input without using any additional components
- Multiple status flags: Full, Almost-Full ( $1 / 8$ from full), Half-Full, Almost Empty ( $1 / 8$ from empty), and Empty
- Asynchronous and simultaneous read and write operations
- Dual-port zero fall-through architecture
- Retransmit capability in single device mode
- Produced with high-performance, low-power CEMOS ${ }^{\text {M }}$ technology
- Available in a 28 -pin ceramic, plastic DIP and 32 -pin plastic leaded chip carrier (PLCC) packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72132/72142 are high-speed, low-power serial-toparallel FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72132/72142 can be configured with the IDTs parallel-to-serial FIFOs (IDT72131/72141) for bidirectional serial data buffering.

The FIFO has a serial input port and a 9-bit parallel output port. Wider and deeper serial-to-parallel data buffers can be built using multiple IDT72132/72142 chips. IDTs unique Flexshift serial expansion logic (SIX, NW) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8,9,16, and 32bits. The IDT72132/142 can also be directly connected for depth expansion.

Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The Almost-Full (7/8), Half-Full, and Almost Empty ( $1 / 8$ ) flags signal memory utilization within the FIFO.

The IDT72132/72142 is fabricated using IDTs high-speed submicron CEMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## PIN DESCRIPTIONS

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| SI | Serial Input | 1 | Serial data is shifted in least significant bit first. In the serial cascade mode, the Serial Input (SI) pins are tied together and SIX plus D7, D8 determine which device stores the data. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\operatorname{RS}}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ go high, and $\overline{\mathrm{AEF}}$, and $\overline{\mathrm{EF}}$ go low. A reset is required before an initial WRITE after power-up. $\overline{\mathrm{R}}$ must be high during an $\overline{\mathrm{RS}}$ cycle. |
| $\overline{\mathrm{NW}}$ | Next Write | 1 | To program the Serial In word width, connect $\overline{\mathrm{NW}}$ with one of the Data Set pins (D7, Ds). |
| SICP | Serial Input Clock | 1 | Serial data is read into the serial input register on the rising edge of SICP. In both Depth and Serial Word Width Expansion modes, all of the SICP pins are tied together. |
| $\bar{R}$ | Read | 1 | When READ is low, data can be read from the RAM array sequentially, independent of SICP. In order for READ to be active, EF must be high. When the FIFO is empty (EF-low), the internal READ operation is blocked and $Q_{0}-Q_{8}$ are in a high impedance condition. |
| $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | First Load/ Retransmit | 1 | This is a dual purpose input. In the single device configuration ( $\overline{\mathrm{Xl}}$ grounded), activating retransmit ( $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$-low) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. $\overline{\mathrm{R}}$ must be high and SICP must be low before setting $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ low. Retransmit is not possible in depth expansion. In the depth expansion configuration, $\overline{F L} \overline{R T}$ grounded indicates the first activated device. |
| $\overline{\mathrm{XI}}$ | Expansion In | 1 | In the single device configuration, $\overline{X I}$ is grounded. In depth expansion or daisy chain expansion, $\overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}}$ (expansion out) of the previous device. |
| SIX | Serial Input Expansion | 1 | In the Expansion mode, the SIX pin of the least significant device is tied high. The SIX pin of all other devices is connected to the D7 or D8 pin of the previous device. For single device operation, SIX is tied high. |
| $\overline{O E}$ | Output Enable | 1 | When $\overline{\mathrm{OE}}$ is set low, the parallel output buffers receive data from the RAM array. When $\overline{\mathrm{OE}}$ is set high, parallel three state buffers inhibit data flow. |
| Qo-Qs | Output Data | 0 | Data outputs for 9-bit wide data. |
| $\overline{\mathrm{FF}}$ | Full Flag | 0 | When $\overline{\mathrm{FF}}$ goes low, the device is full and data must not be clocked by SICP. When $\overline{\mathrm{FF}}$ is high, the device is not full. See the diagram on page 7 for more details. |
| $\overline{\mathrm{EF}}$ | Empty Flag <br> Almost-Full Flag | 0 | When $\overline{\mathrm{EF}}$ goes low, the device is empty and further READ operations are inhibited. When $\overline{\mathrm{EF}}$ is high, the device is not empty. |
| $\overline{\mathrm{AEF}}$ | Almost-Empty/ Half-Full Flag | 0 | When $\overline{\mathrm{AEF}}$ is low, the device is empty to $1 / 8$ full or $7 / 8$ to completely full. When $\overline{\mathrm{AEF}}$ is high, the device is greater than $1 / 8$ full, but less than $7 / 8$ full. |
| $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ | Expansion Out/ | 0 | This is a dual purpose output. In the single device configuration ( $\overline{\mathrm{XI}}$ grounded), the device is more than half full when $\overline{\mathrm{HF}}$ is low. In the depth expansion configuration ( $\overline{\mathrm{XO}}$ connected to $\overline{\mathrm{XI}}$ of the next device), a pulse is sent from $\overline{\mathrm{XO}}$ to $\overline{\mathrm{XI}}$ when the last location in the RAM array is filled. |
| D7, D8 | Data Set | 0 | The appropriate Data Set pin ( $\mathrm{D}_{7}, \mathrm{D} 8$ ) is connected to $\overline{N W}$ to program the Serial In data word width. For example: $\mathrm{D}_{7}$ - NW programs a 8 -bit word width, $\mathrm{D}_{8}-\overline{\mathrm{NW}}$ programs a 9 -bit word width, etc. |
| Vcc | Power Supply |  | Single Power Supply of 5V. |
| GND | Ground |  | Three grounds at OV . |

## STATUS FLAGS

| Number of Words in FIFO |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72132 | IDT72142 | FF | AEF | $\overline{\text { HF }}$ | $\overline{\text { EF }}$ |
| O | 0 | H | L | H | L |
| $1-255$ | $1-511$ | H | L | H | H |
| $256-1024$ | $512-2048$ | H | H | H | H |
| $1025-1792$ | $2049-3584$ | H | H | L | H |
| $1793-2047$ | $3585-4095$ | H | L | L | H |
| 2048 | 4096 | L | L | L | H |

## PIN CONFIGURATIONS



DIP TOP VIEW


PLCC TOP VIEW

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Mllitary | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| louT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2752 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DCOPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unlt |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VccM | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| VcC | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage <br> Military | 2.2 | - | - | V |
| VIL | (1) | Input Low Voltage | - | - | 0.8 |
| NOTE: | 2752 tbl 04 |  |  |  |  |

1. 1.5 V undershoots are allowed for 1 Ons once per cycle.

CAPACITANCE (TA $\left.=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=\mathrm{OV}$ | 10 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 12 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72132/IDT72142 Commerclal |  |  | $\begin{gathered} \hline \text { IDT72132/IDT72142 } \\ \text { MIIItary } \end{gathered}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| IIL ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{loL}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, lout $=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic "0" Voltage, IOUT $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| $1 \operatorname{lcc}^{(3)}$ | Power Supply Current | - | 90 | 140 | - | 100 | 160 | mA |
| Icc2 ${ }^{(3)}$ | Average Standby Current $(\overline{\mathrm{A}}=\overline{\mathrm{RS}}=\overline{\mathrm{FL}} / \overline{\mathrm{RT}}=\mathrm{VIH})$ (SICP = VIL) | - | 8 | 12 | - | 12 | 25 | mA |
| $\operatorname{lcc3}(\mathrm{L})^{(3,4)}$ | Power Down Current | - | - | 2 | - | - | 4 | mA |
| $\operatorname{lcc3}(\mathrm{S})^{(3,4)}$ | Power Down Current | - | - | 8 | - | - | 12 | mA |

## NOTES:

2752 tbl 06

1. Measurements with $0.4 \leq V i n \leq V c c$.
2. $R \leq V I L, 0.4 \leq$ Vout $\leq \operatorname{VCC}$.
3. Icc measurements are made with outputs open.
4. $\frac{\mathrm{RS}}{\mathrm{RS}}=\mathrm{FL} / \overline{\mathrm{RT}}=\mathrm{R}=\mathrm{V} c \mathrm{C}-0.2 \mathrm{~V}$; SICP $\leq 0.2 \mathrm{~V}$; all other inputs $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or $\leq 0.2 \mathrm{~V}$.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | CommerclalIDT72132x35IDT72142x35 |  | Military |  | MII. and Com'l. |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { IDT72132×40 } \\ & \text { IDT72142x40 } \end{aligned}$ |  | $\begin{aligned} & \hline \text { IDT72132×50 } \\ & \text { IDT72142×50 } \end{aligned}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ts | Parallel Shift Frequency | - | 22.2 | - | 20 | - | 15 | MHz |
| tSICP | Serial-InShift Frequency | - | 50 | - | 50 | - | 40 | MHz |

PARALLEL OUTPUT TIMINGS

| tA | Access Time | - | 35 | - | 40 | - | 50 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| trR | Read Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| tRPW | Read Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| thc | Read Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| tRLZ | Read Pulse Low to Data Bus at Low ${ }^{(1)}$ | 5 | - | 5 | - | 10 | - | ns |
| triz | Read Pulse High to Data Bus at High $\mathrm{Z}^{(1)}$ | - | 20 | - | 25 | - | 30 | ns |
| tov | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | ns |
| toenz | Output Enable to High-Z (Disable) ${ }^{(1)}$ | - | 15 | - | 15 | - | 15 | ns |
| toelz | Output Enable to Low-Z (Enable) ${ }^{(1)}$ | 5 | - | 5 | - | 5 | - | ns |
| taoe | Output Enable to Data Valid (Q0-8) | - | 20 | - | 20 | - | 22 | ns |

SERIAL INPUT TIMINGS

| tsis | Serial Data in Set-Up Time to SICP Rising Edge | 12 | - | 12 | - | 15 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSIH | Serial Data in Hold Time to SICP Rising Edge | 0 | - | 0 | - | 0 | - | ns |
| ts'X | SIX Set-Up Time to SICP Rising Edge | 5 | - | 5 | - | 5 | - | ns |
| tsicw | Serial-In Clock Width High/Low | 8 | - | 8 | - | 10 | - | ns |
| FLAG TIMINGS |  |  |  |  |  |  |  |  |
| tSICEF | SICP Rising Edge (Last Bit - First Word) to $\overline{\mathrm{EF}}$ High | - | 45 | - | 50 | - | 65 | ns |
| tSICFF | SICP Rising Edge (Bit 1 - Last Word) to FF Low | - | 30 | - | 35 | - | 40 | ns |
| tsicF | SICP Rising Edge to $\overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ | - | 45 | - | 50 | - | 65 | ns |
| thFFSI | Recovery Time SICP After FF Goes High | 15 | - | 15 | - | 15 | - | ns |
| treF | Read Low to $\overline{\mathrm{EF}}$ Low | - | 30 | - | 35 | - | 45 | ns |
| taff | Read High to $\overline{\text { FF }}$ High | - | 30 | - | 35 | - | 45 | ns |
| thF | Read High to Transitioning $\overline{\mathrm{HF}}$ and $\overline{\mathrm{AEF}}$ | - | 45 | - | 50 | - | 65 | ns |
| trPE | Read Pulse Width After EF High | 35 | - | 40 | - | 50 | - | ns |
| RESET TIMINGS |  |  |  |  |  |  |  |  |
| tRSC | Reset Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| ths | Reset Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| thss | Reset Set-up Time | 35 | - | 40 | - | 50 | - | ns |
| thSR | Reset Recovery Time | 10 | - | 10 | - | 15 | - | ns |
| trisf1 | Reset to $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AEF}}$ Low | - | 45 | - | 50 | - | 65 | ns |
| thSF2 | Reset to $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ High | - | 45 | - | 50 | - | 65 | ns |
| tRSDL | Reset to D Low | 20 | - | 20 | - | 35 | - | ns |
| trol | SICP Rising Edge to D | 5 | 17 | 5 | 17 | 5 | 20 | ns |

## RETRANSMIT TIMINGS

| tRTC | Retransmit Cycle Time | 45 | - | 50 | - | 65 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRT | Retransmit Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| tRTS | Retransmit Set-up Time | 35 | - | 40 | - | 50 | - | ns |
| tRTR | Retransmit Recovery Time | 10 | - | 10 | - | 15 | - | ns |

## DEPTH EXPANSION MODE TIMINGS

| txol | Read/Write to $\overline{\mathrm{XO}}$ Low | - | 40 | - | 45 | - | 50 | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t XOH | Read/Write to $\overline{\mathrm{XO}}$ High | - | 40 | - | 45 | - | 50 | ns |
| t $\times 1$ | $\overline{\mathrm{XI}}$ Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| txIR | $\overline{\mathrm{XI}}$ Recovery Time | 10 | - | 10 | - | 10 | - | ns |
| txIs | $\overline{\mathrm{XI}}$ Set-up Time | 16 | - | 15 | - | 15 | - | ns |

## NOTE:

1. Guaranteed by design minimum times, not tested

## AC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Military and Commerclal |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { IDT72132x65 } \\ & \text { IDT72142x65 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT72132×80 } \\ & \text { IDT72142×80 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT72132×120 } \\ & \text { IDT72142×120 } \\ & \hline \end{aligned}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| ts | Parallel Shift Frequency | - | 12.5 | - | 10 | - | 7 | MHz |
| tsocp | Serial-Out Shift Frequency | - | 33 | - | 28 | - | 25 | MHz |


| PARALLEL OUTPUT TIMINGS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tA | Access Time | - | 65 | - | 80 | - | 120 | ns |
| tRR | Read Recovery Time | 15 | - | 20 | - | 20 | - | ns |
| tRPW | Read Pulse Width | 65 | - | 80 | - | 120 | - | ns |
| tRC | Read Cycle Time | 80 | - | 100 | - | 140 | - | ns |
| triz | Read Pulse Low to Data Bus at Low ${ }^{(1)}$ | 10 | - | 10 | - | 10 | - | ns |
| tRHZ | Read Pulse Highto Data Bus at High Z ${ }^{(1)}$ | - | 30 | - | 35 | - | 35 | ns |
| tDV | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | ns |
| toenz | Output Enable to High-Z (Disable) ${ }^{(1)}$ | - | 20 | - | 25 | - | 30 | ns |
| toelz | Output Enable to Low-Z (Enable) ${ }^{(1)}$ | 5 | - | 5 | - | 5 | - | ns |
| taoe | Output Enable to Data Valid (Q0-8) | - | 25 | - | 30 | - | 35 | ns |

## SERIAL INPUT TIMINGS

| tSIS | Serial Data in Set-Up Time to SICP Rising Edge | 15 | - | 20 | - | 20 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSIH | Serial Data in Hold Time to SICP Rising Edge | 0 | - | 5 | - | 5 | - | ns |
| tSIX | SIX Set-Up Time to SICP Rising Edge | 5 | - | 5 | - | 5 | - | ns |
| tSICW | Serial-In Clock Width High/Low | 10 | - | 15 | - | 15 | - | ns |

FLAG TIMINGS

| tSICEF | SICP Rising Edge (Last Bit - First Word) to EF High | - | 80 | - | 80 | - | 80 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSICFF | SICP Rising Edge (Bit 1 - Last Word) to $\overline{\mathrm{FF}}$ Low | - | 50 | - | 60 | - | 60 | ns |
| tSICF | SICP Rising Edge to $\overline{\mathrm{HF}}, \overline{\mathrm{AEF}}$ | - | 80 | - | 80 | - | 80 | ns |
| tRFFSI | Recovery Time SICP After FF Goes High | 15 | - | 20 | - | 20 | - | ns |
| tREF | Read Low to EF Low | - | 60 | - | 60 | - | 60 | ns |
| tafF | Read High to FF High | - | 60 | - | 60 | - | 60 | ns |
| tRF | Read High to Transitioning $\overline{\mathrm{HF}}$ and $\overline{\mathrm{AEF}}$ | - | 80 | - | 100 | - | 140 | ns |
| tRPE | Read Pulse Width After EF High | 65 | - | 80 | - | 120 | - | ns |
| RESET TIMINGS |  |  |  |  |  |  |  |  |
| tRSC | Reset Cycle Time | 80 | - | 100 | - | 140 | - | ns |
| ths | Reset Pulse Width | 65 | - | 80 | - | 120 | - | ns |
| tRSS | Reset Set-up Time | 65 | - | 80 | - | 120 | - | ns |
| tRSR | Reset Recovery Time | 15 | - | 20 | - | 20 | - | ns |
| tRSF1 | Reset to EF and $\overline{\text { AEF }}$ Low | - | 80 | - | 100 | - | 140 | ns |
| tRSF2 | Reset to $\overline{\mathrm{HF}}$ and $\overline{\mathrm{FF}}$ High | - | 80 | - | 100 | - | 140 | ns |
| tRSDL | Reset to D Low | 50 | - | 65 | - | 105 | - | ns |
| tPOI | SICP Rising Edge to D | 5 | 25 | 5 | 30 | 5 | 35 | ns |
| RETRANSMIT TIMINGS |  |  |  |  |  |  |  |  |
| tric | Retransmit Cycle Time | 80 | - | 100 | - | 140 | - | ns |
| tRT | Retransmit Pulse Width | 65 | - | 80 | - | 120 | - | ns |
| tRTS | Retransmit Set-up Time | 65 | - | 80 | - | 120 | - | ns |
| tRTR | Retransmit Recovery Time | 15 | - | 20 | - | 20 | - | ns |
| DEPTH EXPANSION MODE TIMINGS |  |  |  |  |  |  |  |  |
| tXOL | Read/Write to $\overline{\mathrm{XO}}$ Low | - | 65 | - | 80 | - | 120 | ns |
| tXOH | Read/Write to $\overline{\mathrm{XO}}$ High | - | 65 | - | 80 | - | 120 | ns |
| tx $\times$ | $\overline{\mathrm{XI}}$ Pulse Width | 65 | - | 80 | - | 120 | - | ns |
| txIR | $\overline{\text { XI Recovery Time }}$ | 10 | - | 10 | - | 10 | - | ns |
| txis | XI Set-up Time | 15 | - | 15 | - | 15 | - | ns |

## NOTE:

1. Guaranteed by design minimum times, not tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure A |

## FUNCTIONAL DESCRIPTION

## Serial Data Input

The serial data is input on the SI pin. The data is clocked in on the rising edge of SICP providing the Full Flag ( $\overline{\mathrm{FF}}$ ) is not asserted. If the Full Flag is asserted then the next parallel data word is inhibited from moving into the RAM array. NOTE: SICP should not be clocked once the last bit of the last word has been shifted in, as indicated by NW high and $\overline{\mathrm{FF}}$ low. If it is, then then the input data will be lost.

The serial word is shifted in Least Significant Bit first. Thus, when the FIFO is read, the Least Significant Bit will come out on Qo and the second bit is on Q1 and so on. The serial word width must be programmed by connecting the appropriate Data Set line (D7, D8) to the $\overline{N W}$ input. The data set lines are taps off a digital delay line. Selecting one of these taps programs the width of the serial word to be written in.


Flgure A. Output Load
*Includies jig and scope capacitances

## Parallel Data Output

A read cycle is initiated on the falling edge of Read ( $\overline{\mathrm{R}})$ provided the Empty Flag is not set. The output data is accessed on a first-in/first-out basis, independent of the ongoing write operations. The data is available tA after the falling edge of $\bar{R}$ and the output bus $Q$ goes into high impedance after $\overline{\mathrm{R}}$ goes HIGH .

Alternately, the user can access the FIFO by keeping $\bar{R}$ LOW and enabling data on the busby asserting Output Enable $(\overline{O E})$. When $\bar{R}$ is LOW, the $\overline{O E}$ signal enables data on the output bus. When $\overline{\mathrm{R}}$ is LOW and $\overline{\mathrm{OE}}$ is HIGH, the output bus is three-stated. When $\overline{\mathrm{R}}$ is HIGH, the output bus is disabled irrespective of $\overline{\mathrm{OE}}$.


2752 drw 04

## NOTE:

1. Input bits are numbered 0 to $n-1$. D7 and D8 correspond to $\mathrm{n}=8$ and $\mathrm{n}=9$ respectively

Flgure 1. Reset


Figure 2. Write Operation

## NOTE:

1. Input bits are numbered 0 to $n-1$.


2752 drw 06
Figure 3. Read Operation


2752 drw 07
Figure 4. Output Enable Timings


NOTE:

1. SICP should not be clocked until $\overline{F F}$ goes high.

Figure 5. Full Flag from Last Write to First Read


2752 drw 09

Figure 6. Empty Flag from Last Read to First Write


Figure 7. Empty Boundry Condition Timing


NOTE:

1. SICP should remain low until after $\overline{F F}$ goes high.

Figure 8. Full Boundry Condition Timing


Figure 9. Half Full, Almost Full and Almost Empty Timings


2752 drw 13
NOTE:

1. $\overline{E F}, \overline{A E F}, \overline{H F}$ and $\overline{F F}$ may change status during Retransmit, but flags will be valid at trTc.

Figure 10. Retransmit


Figure 11. Expansion-Out


Figure 12. Expansion-In

## OPERATING CONFIGURATIONS

## Single Device Configuration

In the standalone case, the SIX line is tied HIGH and not used. On the first LOW-to-HIGH of the SICP clock, both of the

Data Set lines (D7, D8) go low and a new serial word is started. The Data Set lines then go high on the equivalent SICP clock pulse. This continues until the D line connected to $\overline{N W}$ goes high completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SICP.



D7

$\qquad$


Figure 13. Nine-Bit Word Single Device Configuration

## TRUTH TABLES

## TABLE 1: RESET AND RETRANSMIT - <br> SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

| Mode |  | Inputs |  |  | Internal Status |  | Outputs |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathbf{A E F}}, \overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{HF}}$ |  |
| Reset | 0 | X | 0 | Location Zero | Location Zero | 0 | 1 | 1 |  |
| Retransmit | 1 | 0 | 0 | Location Zero $^{2}$ | Unchanged | X | X | X |  |
| Read Write | 1 | 1 | 0 | Increment $^{(1)}$ | Increment $^{(1)}$ | X | X | X |  |

## NOTE:

1. Pointer will increment if appropriate flag is HIGH.

## Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SIX line of the least significant device HIGH and the SIX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SICP, both the Data Set lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant.


Figure 14. Serial-In to Parallel-Out Data of 16 Bits

## Depth Expansion (Daisy Chain) Mode

The IDT72132/42 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 15 demonstrates Depth Expansion using three IDT72132/42. Any depth can be attained by adding additional IDT72132/42 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load ( $\overline{\mathrm{FL}}$ ) control input.
2. All other devices must have $\overline{F L}$ in the high state.
3. The Expansion Out ( $\overline{\mathrm{XO}})$ pin and Expansion In $(\overline{\mathrm{XI}})$ pin of each device must be tied together.
4. External logic is needed to generate a composite Full Flag ( $\overline{F F}$ ) and Empty Flag (EF). This requires the OR-ing of all $\overline{E F}$ s and OR-ing of all $\overline{F F}$ (i.e., all must be set to generate the correct composite (FF) or $\overline{(\mathrm{EF})}$.
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( HF ) are not available in the Depth Expansion mode.


Figure 15. An $8 K \times 8$ Serial-In Parallel-Out FIFO

TABLE 2: RESET AND FIRST LOAD TRUTH TABLE DEPTH EXPANSION/COMPOUND EXPANSION MODE

| Mode | Inputs |  |  | Internal Status |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { RS }}$ | $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{E F}$ | $\overline{\text { FF }}$ |
| Reset-First Device | 0 | 0 | (1) | Location Zero | Location Zero | 0 | 1 |
| Reset all Other Devices | 0 | 1 | (1) | Location Zero | Location Zero | 0 | 1 |
| Read/Write | 1 | X | (1) | X | X | X | X |

## NOTES:

1. $\overline{X I}$ is connected to $\overline{X O}$ of the previous device.
2. $\overline{\mathrm{RS}}=$ Reset Input, $\overline{\mathrm{FL}} \overline{\mathrm{RT}}=$ First Load/Retransmit, $\overline{\mathrm{EF}}=$ Empty Flag Ouput, $\overline{\mathrm{FF}}=$ Full Flag Output, $\overline{\mathrm{XI}}=$ Expansion Input.

## SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION



Figure 16. An $8 \mathrm{~K} \times 24$ Serlal-In, Parallel-Out FIFO Using Six IDT72142s

CMOS PARALLEL SyncFIFO ${ }^{\text {m }}$ (CLOCKED FIFO)

IDT72420
IDT72200
IDT72210
$64 \times 8$-BIT, $256 \times 8$-BIT, $512 \times 8$-BIT,
DT72220 $1024 \times 8$-BIT, $2048 \times 8$-BIT \& $4096 \times 8$-BIT

IDT72230
IDT72240

## FEATURES:

- $64 \times 8$-bit organization (IDT72420)
- $256 \times 8$-bit organization (IDT72200)
- $512 \times 8$-bit organization (IDT72210)
- $1024 \times 8$-bit organization (IDT72220)
- $2048 \times 8$-bit organization (IDT72230)
- $4096 \times 8$-bit organization (IDT72240)
- 15 ns read/write cycle time (IDT72420/72200/72210)
- 20ns read/write cycle time (IDT?2220/72230/72240)
- Read and write clocks can be asynchronous or coincident
- Dual-ported zero fall-through time architecture
- Empty and Full flags signal FIFO status
- Almost-empty and almost-full flags set to Empty+7 and Full-7, respectively
- Output enable puts output data bus in high impedance state
- Produced with advanced submicron CEMOSт technology
- Available in 28-pin 300 mil plastic DIP and 300 mil ceramic DIP
- For surface mount product please see the IDT72421/ 72201/72211/72221/72231/72241 data sheet
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72420/72200/72210/72220/72230/72240 SyncFIFO ${ }^{\text {mM }}$ are very high speed, low-power first-in, first-out (FIFO) memories with clocked read and write controls. The IDT72420/72200/72210/72220/72230/72240 have a 64, 256, $512,1024,2048$, and $4096 \times 8$-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs, such as graphics, local area networks (LANs), and interprocessor communication.

These FIFOs have 8-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a write enable pin (WEN). Data is read into the Synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and a read enable pin ( $\overline{R E N}$ ). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin $(\overline{\mathrm{OE}})$ is provided on the read port for three-state control of the output.

TheseSynchronous FIFOs have two end-point flags, Empty ( $\overline{\mathrm{EF}}$ ) and Full ( $\overline{\mathrm{FF}})$. Two partial flags, Almost-Empty ( $\overline{\mathrm{AE}}$ ) and Almost-Full ( $\overline{\mathrm{AF}}$ ), are provided for improved system control. The partial $(\overline{\mathrm{AE}})$ flags are set to Empty +7 and Full- 7 for $\overline{\mathrm{AE}}$ and $\overline{\mathrm{AF}}$ respectively.

The IDT72420/72200/72210/72220/72230/72240 are fabricated using IDT's high speed submicron CEMOS ${ }^{\text {M }}$ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



2680 drw 02

## PIN DESCRIPTIONS

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| D - D7 | Data Inputs | 1 | Data inputs for a 8-bit bus. |
| $\overrightarrow{R S}$ | Reset | 1 | When $\overline{\mathrm{RS}}$ is set low, internal read and write pointers are set to the first location of the RAM array, $\overline{F F}$ and $\overline{P A F}$ go high, and $\overline{P A E}$ and $\overline{E F}$ go low. A reset is required before an initial WRITE after power-up. |
| WCLK | Write Clock | 1 | Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when WEN is asserted. |
| WEN | Write Enable | 1 | When WEN is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. Data will not be written into the FIFO if the FF is LOW. |
| Q0-Q7 | Data Outputs | 0 | Data outputs for a 8-bit bus. |
| RCLK | Read Clock | 1 | Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when $\overline{\text { REN }}$ is asserted. |
| $\overline{\text { REN }}$ | Read Enable | 1 | When $\overline{\operatorname{REN}}$ is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the $\overline{\mathrm{EF}}$ is LOW. |
| $\overline{O E}$ | Output Enable | 1 | When $\overline{\mathrm{OE}}$ is LOW, the data output bus is active. If $\overline{\mathrm{OE}}$ is HIGH , the output data bus will be in a high impedance state. |
| EF | Empty Flag | 0 | When $\overline{\mathrm{EF}}$ is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is HIGH, the FIFO is not empty. EF is synchronized to RCLK. |
| $\overline{\mathrm{AE}}$ | Almost-Empty Flag | 0 | When $\overline{\mathrm{AE}}$ is LOW, the FIFO is almost empty based on the offset Empty $+7 . \overline{\mathrm{AE}}$ is synchronized to RCLK. |
| $\overline{\mathrm{AF}}$ | Almost-Full Flag | 0 | When $\overline{\mathrm{AF}}$ is LOW, the FIFO is almost full based on the offset Full-7. $\overline{\mathrm{AF}}$ is synchronized to WCLK. |
| $\overline{F F}$ | Full Flag | 0 | When $\overline{\mathrm{FF}}$ is LOW, the FIFO is full and further data writes into the input are inhibited. When $\overline{\mathrm{FF}}$ is HIGH, the FIFO is not full. FF is synchronized to WCLK. |
| Vcc | Power |  | One +5 volt power supply pin. |
| GND | Ground |  | One 0 volt ground pin. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than thoselisted under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCCM | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| VCcC | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage <br> Military | 2.2 | - | - | V |
| VIL | Input Low Voltage <br> Commercial \& Military | - | - | 0.8 | V |

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN ${ }^{(2)}$ | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| CouT(1,2) | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 10 | pF |

NOTES:

1. With output deselected. $(\overrightarrow{\mathrm{OE}}=$ high $)$
2. Characterized values, not currently tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72420IDT72200IDT72210CommerclalteLK $=15,20,25,35$,Min.Ms.Typ. |  |  | IDT72420IDT72200IDT72210Militarytclk $=20,25,35,50$ nsMin.Typ. $\quad$ Max. |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| $\mathrm{LL}^{(1)}$ | Input Leakage Current (any input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| Voh | Output Logic "1" Voltage, IOH = -2 mA | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic "0" Voltage, loL $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{lcC1}^{(3)}$ | Active Power Supply Current | - | - | 140 | - | - | 160 | mA |


| Symbol | Parameter | IDT72220IDT72230IDT72240Commercialtclk $=20,25,35,50 \mathrm{~ns}$ |  |  | IDT72220 <br> IDT72230 <br> IDT72240 Military $\text { tcLK }=25,35,50 \mathrm{~ns}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| \|LI ${ }^{(1)}$ | Input Leakage Current (any input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| ILO ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic " 1 " Voltage, loH $=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage, IOL = 8 mA | - | - | 0.4 | - | - | 0.4 | V |
| Icci ${ }^{(4)}$ | Active Power Supply Current | - | - | 160 | - | - | 180 | mA |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{V} \mathbb{N} \leq \mathrm{Vcc}$.
2. $\overline{\mathrm{OE}} \geq \mathrm{V}_{\mathrm{IH}}, 0.4 \leq$ Vout $\leq \mathrm{Vcc}$.

3 \& 4. Measurements are made with outputs open. Tested at fclk $=20 \mathrm{MHz}$.
(3) Typical $\operatorname{ICC} 1=65+($ fCLK * $1.1 / \mathrm{MHz})+($ fCLK * $\mathrm{CL} * * 0.03 / \mathrm{MHz}-\mathrm{pF}) \mathrm{mA}$
(4) Typical lccc $=80+\left(\right.$ fcLK $\left.{ }^{*} 2.1 / \mathrm{MHz}\right)+\left(\right.$ fclk $\left.{ }^{*} \mathrm{CLL}^{*} 0.03 / \mathrm{MHz}-\mathrm{pF}\right) \mathrm{mA}$
fCLK $=1 /$ tCLK
$\mathrm{CL}_{\mathrm{L}}=$ external capacitive load ( 30 pF typical)

## AC ELECTRICAL CHARACTERISTICS

（Commercial：Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ；Military：Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ）

| Symbol | Parameter | Com＇l． <br> IDT72200L15 <br> IDT72210L15 <br> IDT72420L15 <br> Min．Max． |  | $\begin{array}{\|l} \text { IDT722 } \\ \text { IDT722 } \\ \text { IDT724 } \\ \text { Min. } \end{array}$ | $\begin{gathered} \text { 200L20 } \\ 210 \mathrm{~L} 20 \\ 420 \mathrm{~L} 20 \\ \text { Max. } \end{gathered}$ | $\begin{aligned} & \hline \text { Comm } \\ & \text { IDT722 } \\ & \text { IDT722 } \\ & \text { IDT724: } \\ & \text { Min. } \end{aligned}$ | $\begin{gathered} \hline \text { mercial } 8 \\ \text { 200L25 } \\ 210 \mathrm{~L} 25 \\ 420 \mathrm{~L} 25 \\ \text { Max. } \end{gathered}$ | $\begin{aligned} & \hline \text { \& Milita } \\ & \mid \text { IDT722 } \\ & \text { IDT722 } \\ & \text { IDT724 } \\ & \text { Min. } \end{aligned}$ | $\begin{aligned} & \text { ary } \\ & 200 \mathrm{~L} 35 \\ & 210 \mathrm{~L} 35 \\ & 420 \mathrm{~L} 35 \\ & \text { Max. } \end{aligned}$ | $\begin{array}{\|c} \text { IDT722 } \\ \text { IDT722 } \\ \text { IDT724 } \\ \text { Min. } \end{array}$ | $\begin{array}{r} \text { 200L50 } \\ 210 \mathrm{~L} 50 \\ 420 \mathrm{~L} 50 \\ \text { Max. } \end{array}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fs | Clock Cycle Frequency | － | 66.7 | － | 50 | － | 40 | － | 28.6 | － | 20 | MHz |
| tA | Data Access Time | 2 | 10 | 2 | 12 | 3 | 15 | 3 | 20 | 3 | 25 | ns |
| tCLK | Clock Cycle Time | 15 | － | 20 | － | 25 | － | 35 | － | 50 | － | ns |
| tclkh | Clock High Time | 6 | － | 8 | － | 10 | － | 14 | － | 20 | － | ns |
| tclek | Clock Low Time | 6 | － | 8 | － | 10 | － | 14 | － | 20 | － | ns |
| tDS | Data Set－up Time | 4 | － | 5 | － | 6 | － | 8 | － | 10 | － | ns |
| tDH | Data Hold Time | 1 | － | 1 | － | 1 | － | 2 | － | 2 | 二 | ns |
| tens | Enable Set－up Time | 4 | － | 5 | － | 6 | － | 8 | － | 10 | － | ns |
| tenh | Enable Hold Time | 1 | － | 1 | － | 1 | － | 2 | － | 2 | － | ns |
| trs | Reset Pulse Width ${ }^{(1)}$ | 15 | － | 20 | － | 25 | － | 35 | － | 50 | － | ns |
| trss | Reset Set－up Time | 15 | － | 20 | － | 25 | － | 35 | － | 50 | － | ns |
| tRSR | Reset Recovery Time | 15 | － | 20 | － | 25 | － | 35 | 一 | 50 | － | ns |
| trsf | Reset to Flag and Output Time | － | 15 | － | 20 | － | 25 | － | 35 | － | 50 | ns |
| tolz | Output Enable to Output in Low $\mathbf{Z}^{(2)}$ | 0 | － | 0 | － | 0 | － | 0 | － | 0 | 一 | ns |
| toe | Output Enable to Output Valid | 3 | 8 | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 28 | ns |
| tohz | Output Enable to Cutput in High Z ${ }^{(2)}$ | 3 | 8 | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 28 | ns |
| tWFF | Write Clock to Full Flag | － | 10 | － | 12 | － | 15 | － | 20 | － | 30 | ns |
| tref | Read Clock to Empty Flag | － | 10 | － | 12 | － | 15 | － | 20 | － | 30 | ns |
| taf | Write Clock to Almost－Full Flag | － | 10 | － | 12 | － | 15 | － | 20 | － | 30 | ns |
| taE | Read Clock to Almost－Empty Flag | － | 10 | － | 12 | － | 15 | － | 20 | － | 30 | ns |
| tskEW1 | Skew time between Read Clock \＆ Write Clock for Empty Flag \＆ Full Flag | 6 | － | 8 | － | 10 | － | 12 | － | 15 | － | ns |
| tSKEW2 | Skew time between Read Clock \＆ Write Clock for Almost－Empty Flag \＆ Almost－Full Flag | 28 | － |  | － | 40 | － | 42 | － | 45 | － | ns |

NOTES：
1．Pulse widths less than minimum values are not allowed．
2．Values guaranteed by design，not currently tested．

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Com'l.IDT72220L20IDT72230L20IDT72240L20Min. Max. |  | ComIDT72220L25IDT2230L25IDT2240L25Min. Max. |  | $\begin{aligned} & \hline \text { nmercial } \\ & \text { IDT722 } \\ & \text { IDT722: } \\ & \text { IDT722 } \\ & \text { Min. } \\ & \hline \end{aligned}$ | $\begin{gathered} 11 \& \text { MilIII } \\ 220 \mathrm{~L} 35 \\ 230 \mathrm{~L} 35 \\ 240 \mathrm{L35} \\ \text { Max. } \end{gathered}$ | tary IDT722 IDT722 IDT722 Min. | $\begin{gathered} 220 \mathrm{~L} 50 \\ 230 L 50 \\ 240 L 50 \\ \text { Max. } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fs | Clock Cycle Frequency | - | 50 | - | 40 | - | 28.6 | - | 20 | MHz |
| tA | Data Access Time | 2 | 12 | 3 | 15 | 3 | 20 | 3 | 25 | ns |
| tCLK | Clock Cycle Time | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tclek | Clock High Time | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| tCLKL | Clock Low Time | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| tDs | Data Set-up Time | 5 | - | 6 | - | 8 | - | 10 | - | ns |
| toh | Data Hold Time | 1 | - | 1 | - | 2 | - | 2 | - | ns |
| tens | Enable Set-up Time | 5 | - | 6 | - | 8 | - | 10 | - | ns |
| tenh | Enable Hold Time | 1 | - | 1 | - | 2 | - | 2 | - | ns |
| tRS | Reset Pulse Width ${ }^{(1)}$ | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| trss | Reset Set-up Time | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tRSA | Reset Recovery Time | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tRSF | Reset to Flag and Output Time | - | 20 | - | 25 | - | 35 | - | 50 | ns |
| tolz | Output Enable to Output in Low ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| toe | Output Enable to Output Valid | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 23 | ns |
| tohz | Output Enable to Output in High $\mathbf{Z}^{(2)}$ | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 23 | ns |
| twfF | Write Clock to Full Flag | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tref | Read Clock to Empty Flag | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| taF | Write Clock to Almost-Full Flag | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| taE | Read Clock to Almost-Empty Flag | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tSKEW1 | Skew time between Read Clock \& Write Clock for Empty Flag \& Full Flag | 8 | - | 10 | - | 12 | - | 15 | - | ns |
| tSKEW2 | Skew time between Read Clock \& Write Clock for Almost-Empty Flag \& Almost-Full Flag | 35 | - | 40 | - | 42 | - | 45 | - | ns |

NOTES:

1. Pulse widths less than minimum values are not allowed.
2. Values guaranteed by design, not currently tested.


2680 drw 03
or equivalent circuit
Figure 1. Output Load
*Includes jig and scope capacitances.

## SIGNAL DESCRIPTIONS

## INPUTS:

Data $\ln \left(\mathrm{Do}_{0}-\mathrm{D}_{7}\right)$ - Data inputs for 8-bit wide data.

## CONTROLS:

Reset ( $\overline{\mathrm{RS}}$ ) - Reset is accomplished whenever the Reset ( $\overline{\mathrm{RS}}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The Full Flag ( $\overline{\mathrm{FF}}$ ) and Almost Full Flag ( $\overline{\mathrm{AF}}$ ) will be reset to high after trsF. The Empty Flag ( $\overline{\mathrm{EF}}$ ) and Almost Empty Flag $(\overline{\mathrm{AE}})$ will be reset to low after tRSF. During reset, the output register is initialized to all zeros.

Write Clock (WCLK) - A write cycle is initiated on the low-tohigh transition of the write clock (WCLK). Data set-upand hold times must be met in respect to the low-to-high transition of the write clock (WCLK). The Full Flag ( $\overline{\mathrm{FF}}$ ) and Almost Full Flag $(\overline{\mathrm{AF}})$ are synchronized with respect to the low-to-high transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable (WEN) - When Write Enable ( $\overline{\text { WEN }}$ ) is low, data can be loaded into the input register and RAM array on the low-to-high transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any ongoing read operation.

When Write Enable ( $\overline{\mathrm{WEN}}$ ) is high, the input register holds the previous data and no new data is allowed to be loaded into the register:

To prevent data overflow, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (产) will go high after tWFF, allowing a valid write to begin. Write Enable ( $\overline{\mathrm{WEN}}$ ) is ignored when the FIFO is full.

Read Clock (RCLK) - Data can be read on the outputs on the low-to-high transition of the read clock (RCLK). The Empty Flag ( $\overline{\mathrm{EF}}$ ) and Almost-Empty Flag ( $\overline{\mathrm{AE}})$ are synchronized with respect to the low-to-high transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

Read Enable ( $\overline{\operatorname{REN}})$ - When Read Enable ( $\overline{R E N}$ ) is low, data is read from the RAM array to the output register on the low-to-high transition of the read clock (RCLK).

When Read Enable ( $\overline{\operatorname{REN}}$ ) is high, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag ( $\overline{\mathrm{EF}}$ ) will go low, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag ( $\overline{E F}$ ) will go high after tREF and a valid read can begin. Read Enable ( $\overline{R E N}$ ) is ignored when the FIFO is empty.

Output Enable ( $\overline{\mathrm{OE}})$ - When Output Enable ( $\overline{\mathrm{OE}}$ ) is enabled (low), the parallel output buffers receive data from the output register. When Output Enable ( $\overline{\mathrm{OE}}$ ) is disabled (high), the Q output data bus is in a high impedance state.

## OUTPUTS:

Full Flag ( $\overline{\mathrm{FF}})$ - The Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operation, when the device is full. If no reads are performed after Reset ( $\overline{\mathrm{RS}}$ ), the Full Flag ( $\overline{\mathrm{FS}}$ ) will go low after 64 writes for the IDT72420, 256 writes for the IDT72200, 512 writes for the IDT72210, 1024 writes for the IDT72220, 2048 writes for the IDT72230, and 4096 writes for the IDT72240.

The Full Flag ( $\overline{\mathrm{FF}}$ ) is synchronized with respect to the low-to-high transition of the write clock (WCLK).

Empty Flag ( $\overline{\mathrm{EF}}$ ) - The Empty Flag ( $\overline{\mathrm{EF}}$ ) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag ( $\overline{\mathrm{EF}}$ ) is synchronized with respect to the low-to-high transition of the read clock (RCLK).

Almost Full Flag ( $\overline{\mathrm{AF}})$ - The Almost Full Flag ( $\overline{\mathrm{AF}}$ ) will go low when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset ( $\overline{\mathrm{RS}}$ ), the Almost Full Flag ( $\overline{\mathrm{AF}}$ ) will go low after 57 writes for the IDT72420, 249 writes for the IDT72200, 505 writes for the IDT72210, 1017 writes for the IDT72220, 2041 writes for the IDT72230 and 4089 writes for the IDT72240.

The Almost Full Flag ( $\overline{\mathrm{AF}}$ ) is synchronized with respect to the low-to-high transition of the write clock (WCLK).

Almost Empty Flag $(\overline{\mathrm{AE}})$ - The Almost Empty Flag $(\overline{\mathrm{AE}})$ will golow when the FIFO reaches the Almost-Empty condition. If no reads are performed after Reset ( $\overline{\mathrm{RS}}$ ), the Almost Empty Flag $(\overline{\mathrm{AE}})$ will go high after 8 writes for the IDT72420, IDT72200, IDT72210, IDT72220, IDT72230 and IDT72240.

The Almost Empty Flag ( $\overline{\mathrm{AE}})$ is synchronized with respect to the low-to-high transition of the read clock (RCLK).

Data Outputs (Qo-Q7) - Data outputs for a 8-bit wide data.

## TABLE 1: STATUS FLAGS

| Number of Words in FIFO |  |  |  |  |  | FF | $\overline{\mathrm{AF}}$ | $\overline{A E}$ | EF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDT72420 | IDT72200 | IDT72210 | ID772220 | ID772230 | IDT72240 |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | H | H | L | L |
| 1 to 7 | 1 to 7 | 1 to 7 | 1 to 7 | 1 to 7 | 1 to 7 | H | H | L | H |
| 8 to 56 | 8 to 248 | 8 to 504 | 8 to 1016 | 8 to 2040 | 8 to 4088 | H | H | H | H |
| 57 to 63 | 249 to 255 | 505 to 511 | 1017 to 1023 | 2041 to 2047 | 4089 to 4095 | H | L | H | H |
| 64 | 256 | 512 | 1024 | 2048 | 4096 | L | L | H | H |



## NOTE:

1. After reset, the outputs will be low if $\overline{O E}=0$ and tri-state if $\overline{O E}=1$.
2. The clocks (RCLK, WCLK) can be free-running during reset.

Flgure 2. Reset Timing

$\overline{\text { REN }}$


## NOTE:

1. tSKEW, is the minimum time between a rising RCLK edge and a rising WCLK edge for $\overline{F F}$ to change during the curent clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewi, then FF may not change state until the next WCLK edge.

Figure 3. Write Cycle Timing


2680 drw 06
NOTE:

1. tskewi is the minimum time between a rising WCLK edge and a rising RCLK edge for $\overline{E F}$ to change during the curent clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskEw, then EF may not change state until the next RCLK edge.

Figure 4. Read Cycle Timing


## NOTE:

1. When tSkEW1 $\geq$ minimum specification, tFRL maximum $=$ tcLK + tSKEWi
tskew $1<$ minimum specification, trRL maximum $=2$ tclk + tsKEW 1 or tcLK + tsKEW 1
The Latency Timing apply only at the Empty Boundry ( $\overline{E F}=$ LOW).

Figure 5. First Data Word Latency Timing


2680 drw 08

Figure 6. Full Flag Timing


Figure 7. Empty Flag Timing


NOTES:

1. tsKEW2 is the minimum time between a rising RCLK edge and a rising WCLK edge for $\overline{A F}$ to change during the curent clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskEwz, then $\overline{A F}$ may not change state until the next WCLK edge.
2. If a write is performed on this rising edge of the write clock, there will be Full -6 words in the FIFO when $\overline{A F}$ goes low.

Figure 8. Almost Full Flag Timing


## NOTES:

1. tSKEW2 is the minimum time between a rising WCLK edge and a rising RCLK edge for $\overline{A E}$ to change during the curent clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tsKEwz, then AE may not change state until the next RCLK edge.
2. If a read is performed on this rising edge of the read clock, there will be Empty - 6 words in the FIFO when $\overline{A E}$ goes low.

Figure 9. Almost Empty Flag Timing

## OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION - A single IDT72420/ 72200/72210/72220/72230/72240 may be used when the ap-
plication requirements are for 64/256/512/1024/2048/4096 words or less. See Figure 10.


Figure 10. Block Diagram of Single $64 \times 8 / 256 \times 8 / 512 \times 8 / 1024 \times 8 / 2048 \times 8 / 4096 \times 8$ Synchronous FiFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input control signals of multiple devices. A composite flag should be created for each of the end-point status flags ( $\overline{\mathrm{EF}}$ and $\overline{\mathrm{FF}}$ ) The partial status flags ( $\overline{\mathrm{AE}}$ and $\overline{\mathrm{AF}}$ ) can be detected from any one
device. Figure 11 demonstrates a 16-bit word width by using two IDT72420/72200/72210/72220/72230/72240s. Any word width can be attained by adding additional IDT72420/72200/ 72210/72220/72230/72240s.


Figure 11. Block Diagram of $64 \times 16 / 256 \times 16 / 512 \times 16 / 1024 \times 16 / 2048 \times 16 / 4096 \times 16$ Synchronous FIFO Used in a Width Expansion Configuration

DEPTH EXPANSION - The IDT72420/72200/72210/72220/ $72230 / 72240$ can be adapted to applications when the requirements are for greater than 64/256/512/1024/2048/4096 words. Depth expansion is possible by using expansion logic to direct the flow of data. A typical application would have the
expansion logic alternate data accesses from one device to the next in a sequential manner.

Please see the Application Note "DEPTH EXPANSION IDT'S SYNCHRONOUS FIFOs USING RING COUNTER APPROACH" for details of this configuration.

| Integrated Device Technology, Inc. | CMOS PARALLEL SyncFIFOTM <br> (CLOCKED FIFO) <br> 64 X 9-BIT, $256 \times 9$-BIT, $512 \times 9$-BIT, <br> 1024 X 9-BIT, 2048 X 9-BIT \& $4096 \times 9$-BIT | IDT72421 <br> IDT72201 <br> IDT72211 <br> IDT72221 <br> IDT72231 <br> IDT72241 |
| :---: | :---: | :---: |

## FEATURES:

- $64 \times 9$-bit organization (IDT72421)
- $256 \times 9$-bit organization (IDT72201)
- $512 \times 9$-bit organization (IDT72211)
- $1024 \times 9$-bit organization (IDT72221)
- $2048 \times 9$-bit organization (IDT72231)
- $4096 \times 9$-bit organization (IDT72241)
- 15 ns read/write cycle time (IDT72421/72201/72211)
- $20 n \mathrm{n}$ read/write cycle time (IDT72221/72231/72241)
- Read and write clocks can be independent
- Dual-ported zero fall-through time architecture
- Empty and Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags can be set to any depth
- Programmable Almost-Empty and Almost-Full flags default to Empty+7, and Full-7, respectively
- Output enable puts output data bus in high impedance state
- Advanced submicron CEMOS ${ }^{\mathrm{Tm}}$ technology
- Available in 32-pin plastic leaded chip carrier (PLCC) and ceramic leadless chip carrier (LCC)
- For Through-Hole product please see the IDT72420/ 72200/72210/72220/72230/72240 data sheet
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72421/72201/72211/72221/72231/72241 SyncFIFO ${ }^{\text {M }}$ are very high-speed, low-power first-in, first-out
(FIFO) memories with clocked read and write controls. The IDT72421/72201/72211/72221/72231/72241 have a 64,256 , $512,1024,2048$, and $4096 \times 9$-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needssuch as graphics, local area networks and interprocessor communication.

These FIFOs have 9-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2). Data is read into the Synchronous FIFO on every rising clock edge when the write enable pins are asserted. The output port is controlled by another clock pin (RCLK) and two read enable pins ( $\overline{\mathrm{REN}} 1$, $\overline{\mathrm{REN} 2})$. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin ( $\overline{\mathrm{OE}})$ is provided on the read port for three-state control of the output.

The Synchronous FIFOs have two fixed flags, Empty (EF) and Full ( $\overline{\mathrm{FF}}$ ). Two programmable flags, Almost-Empty ( $\overline{\mathrm{PAE}}$ ) and Almost-Full ( $\overline{\mathrm{PAF}}$ ), are provided for improved system control. The programmable flags default to Empty+7 and Full7 for $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{PAF}}$, respectively. The programmable flag offset loading is controlled by a simple state machine and is initiated by asserting the load pin (미).

The iDT72421/72201/72211/72221/72231/72241 are fabricated using IDT's high-speed submicron CEMOS ${ }^{\text {тм }}$ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.



2655 drw 02
PIN DESCRIPTIONS

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| Do-D8 | Data Inputs | 1 | Data inputs for a 9-bit bus. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\mathrm{RS}}$ is set low, internal read and write pointers are set to the first location of the RAM array, $\overline{\mathrm{FF}}$ and $\overline{\mathrm{PAF}}$ go high, and $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{EF}}$ go low. A reset is required before an initial WRITE after power-up. |
| WCLK | Write Clock | 1 | Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted. |
| $\overline{\text { WEN } 1}$ | Write Enable 1 | 1 | If the FIFO is configured to have programmable flags, $\overline{\text { WEN1 }}$ is the only write enable pin. When WEN1 is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW. |
| WEN2/LD | Write Enable $2 /$ Load | 1 | The FIFO is configured at reset to have either two write enables or programmable flags. If WEN2/ $\overline{L D}$ is HIGH at reset, this pin operates as a second write enable. If WEN2 $\overline{\mathrm{LD}}$ is LOW at reset, this pin operates as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW. If the FIFO is configured to have programmable flags, WEN2 $\overline{\mathrm{LD}}$ is held LOW to write or read the programmable flag offsets. |
| Q0-Q8 | Data Outputs | 0 | Data outputs for a 9-bit bus. |
| RCLK | Read Clock | 1 | Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when $\overline{\text { REN1 }}$ and $\overline{\text { REN2 }}$ are asserted. |
| $\overline{\mathrm{REN} 1}$ | Read Enable 1 | 1 | When $\overline{\text { REN1 }}$ and $\overline{\text { REN2 }}$ are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the $\overline{\mathrm{EF}}$ is LOW. |
| $\overline{\text { REN2 }}$ | Read Enable 2 | 1 | When $\overline{\text { REN1 }}$ and $\overline{\text { REN2 }}$ are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW. |
| $\overline{\text { OE }}$ | Output Enable | 1 | When $\overline{\mathrm{OE}}$ is LOW, the data output bus is active. If $\overline{\mathrm{OE}}$ is HIGH, the output data bus will be in a high impedance state. |
| EF | Empty Flag | 0 | When $\overline{\mathrm{EF}}$ is LOW, the FIFO is empty and further data reads from the output are inhibited. When $\overline{\mathrm{EF}}$ is HIGH, the FIFO is not empty. $\overline{\mathrm{EF}}$ is synchronized to RCLK. |
| $\overline{\text { PAE }}$ | Programmable Almost-Empty Flag | 0 | When $\overline{\mathrm{PAE}}$ is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is Empty +7 . $\overline{\text { PAE }}$ is synchronized to RCLK. |
| $\overline{\overline{P A F}}$ | Programmable Almost-Full Flag | 0 | When $\overline{\text { PAF }}$ is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is Full-7. $\overline{\text { PAF }}$ is synchronized to WCLK. |
| $\overline{F F}$ | Full Flag | 0 | When $\overline{\text { FF }}$ is LOW, the FIFO is full and further data writes into the input are inhibited. When $\overline{F F}$ is HIGH, the FIFO is not full. $\overline{\text { FF }}$ is synchronized to WCLK. |
| Vcc | Power |  | One +5 volt power supply pin. |
| GND | Ground |  | One 0 volt ground pin. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than thoselisted underABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in theoperational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCCM | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| VCCC | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage <br> Military | 2.2 | - | - | V |
| VIL | Input Low Voltage <br> Commercial \& Military | - | - | 0.8 | V |

CAPACITANCE $\left(T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{CIN}^{(2)}$ | Input Capacitance | V IN $=0 \mathrm{~V}$ | 10 | pF |
| Cout $^{(1,2)}$ | Output Capacitance | Vout $=0 \mathrm{~V}$ | 10 | pF |

NOTES:
2655 tbl 04

1. With output deselected ( $\overline{\mathrm{OE}}=\mathrm{HIGH}$ ).
2. Characterized values, not currently tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72421IDT72201IDT72211Commercialtclik $=15,20,25,35,50 n s$Min. $\quad$ Typ. Max.Hys. |  |  | IDT72421 <br> IDT72201 <br> IDT72211 Military $\text { tCLK }=20,25,35,50 \mathrm{~ns}$ Min. Typ. Max. |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{lLI}^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | -1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| 1LO ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage, $\mathrm{loL}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| Icc ${ }^{(3)}$ | Active Power Supply Current | - | - | 140 | - | - | 160 | mA |


|  |  | IDT72221IDT72231IDT72241CommercialtCLK $=\mathbf{2 0 , 2 5 , 3 5 , 5 0 n s}$ |  |  | IDT72221 <br> IDT72231 <br> IDT72241 <br> Military <br> tCLK $=25,35,50 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Min. | Typ. |  | Min. | Typ. | Max. |  |
| $\mathrm{ILI}^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | -1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $1 \mathrm{LO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage, loL $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{IcCl}^{(4)}$ | Active Power Supply Current | - | - | 160 | - | - | 180 | mA |

## NOTES:

2655 tbl 06

1. Measurements with $0.4 \leq \operatorname{VIN} \leq \mathrm{Vcc}$.
2. $\overline{\mathrm{OE}} \geq \mathrm{VIH}_{\mathrm{H}} 0.4 \leq \mathrm{V}$ OUT $\leq \mathrm{VCc}$.

3 \& 4. Measurements are made with outputs open. Tested at fCLK $=20 \mathrm{MHz}$.
(3) Typical lccl $=65+$ (fcLk * $1.1 / \mathrm{MHz}$ ) $+($ fcLk * $\mathrm{CL} * 0.03 / \mathrm{MHz}-\mathrm{pF}$ ) mA
(4) Typical IcC1 $=80+$ (fcLK *2.1/MHz) $+($ ffLK * $\mathrm{CL} * 0.03 / \mathrm{MHz}-\mathrm{pF}) \mathrm{mA}$
fCLK $=1 /$ tcLK.
$\mathrm{CL}_{\mathrm{L}}=$ external capacitive load (30pF typical)

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Com'l. <br> IDT72421L15 <br> IDT72201L15 <br> IDT72211L15 <br> Min. Max. |  | IDT72 <br> IDT722 <br> IDT722 <br> Min. | $\begin{array}{r} 421 \mathrm{~L} 20 \\ 201 \mathrm{~L} 20 \\ 211 \mathrm{~L} 20 \\ \text { Max. } \end{array}$ | Comm IDT724 IDT722 IDT722 Min. | 21L25 01L25 11L25 Max. | $\begin{gathered} \hline \& \text { Milita } \\ \left\lvert\, \begin{array}{c} \text { IDT724 } \\ \text { IDT722 } \\ \text { IDT722 } \\ \text { Min. } \end{array}\right. \end{gathered}$ | ry <br> 21L35 <br> 01L35 <br> 11L35 <br> Max. | IDT72 <br> IDT722 <br> IDT722 <br> Min. | 21L50 01L50 11L50 Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fs | Clock Cycle Frequency | - | 66.7 | - | 50 | - | 40 | - | 28.6 | - | 20 | MHz |
| tA | Data Access Time | 2 | 10 | 2 | 12 | 3 | 15 | 3 | 20 | 3 | 25 | ns |
| tCLK | Clock Cycle Time | 15 | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tCLKH | Clock High Time | 6 | - | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| tCLKL | Clock Low Time | 6 | - | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| tDS | Data Set-up Time | 4 | - | 5 | - | 6 | - | 8 | - | 10 | - | ns |
| to | Data Hold Time | 1 | - | 1 | - | 1 | - | 2 | - | 2 | - | ns |
| tens | Enable Set-up Time | 4 | - | 5 | - | 6 | - | 8 | - | 10 | - | ns |
| tenh | Enable Hold Time | 1 | - | 1 | - | 1 | - | 2 | - | 2 | - | ns |
| tRS | Reset Pulse Width ${ }^{(1)}$ | 15 | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| trss | Reset Set-up Time | 15 | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tRSR | Reset Recovery Time | 15 | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tRSF | Reset to Flag and Output Time | - | 15 | - | 20 | - | 25 | - | 35 | - | 50 | ns |
| toLz | Output Enable to Output in Low $\mathrm{Z}^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| toe | Output Enable to Output Valid | 3 | 8 | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 28 | ns |
| tohz | Output Enable to Output in High Z ${ }^{(2)}$ | 3 | 8 | 3 | 10 | 3 | 13 | 3 | 15 | 3 | 28 | ns |
| twff | Write Clock to Full Flag | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tref | Read Clock to Empty Flag | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tAF | Write Clock to Almost-Full Flag | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tAE | Read Clock to Almost-Empty Flag | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tskew1 | Skew time between Read Clock \& Write Clock for Empty Flag \& Full Flag | 6 | - | 8 | - | 10 | - | 12 | - | 15 | - | ns |
| tskew2 | Skew time between Read Clock \& Write Clock for Almost-Empty Flag \& Almost-Full Flag | 28 | - | 35 | - | 40 | - | 42 | - | 45 | - | ns |

## NOTES:

1. Pulse widths less than minimum values are not allowed.
2. Values guaranteed by design, not currently tested.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Com'I.IDT72221L20IDT72231L20IDT72241L20Min. Max. | Commercial and Military |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IDT72221L25 IDT72231L25 IDT72241L25 Min. Max. | IDT72221L35 IDT72231L35 IDT72241L35 Min. Max. | IDT72221L50 <br> IDT72231L50 <br> IDT72241L50 <br> Min. Max. |  |
| fs | Clock Cycle Frequency | 50 | 40 | - 28.6 | - 20 | MHz |
| tA | Data Access Time | 212 | 315 | 320 | 325 | ns |
| tCLK | Clock Cycle Time | 20 - | 25 | 35 | 50 - | ns |
| tCLKH | Clock High Time | 8 | 10 | 14 | 20 | ns |
| tCLKL | Clock Low Time | 8 | 10 | 14 | 20 | ns |
| tos | Data Set-up Time | 5 | 6 | 8 | 10 - | ns |
| tDH | Data Hold Time | 1 | 1 | 2 - | 2 - | ns |
| tens | Enable Set-up Time | 5 | 6 | 8 | 10 | ns |
| tenh | Enable Hold Time | 1 | 1 | 2 | 2 | ns |
| ths | Reset Pulse Width ${ }^{(1)}$ | 20 | 25 | 35 - | 50 - | ns |
| trss | Reset Set-up Time | 20 - | 25 | 35 | 50 | ns |
| tRSR | Reset Recovery Time | 20 | 25 | 35 - | 50 | ns |
| tRSF | Reset to Flag Time and Output Time | 20 | 25 | 35 | - 50 | ns |
| tolz | Output Enable to Output in Low $\mathbf{Z}^{(2)}$ | 0 | 0 | 0 - | 0 | ns |
| toe | Output Enable to Output Valid | $3 \quad 10$ | $3 \quad 13$ | $3 \quad 15$ | 328 | ns |
| tohz | Output Enable to Output in High $\mathbf{Z}^{(2)}$ | 310 | 313 | 315 | 328 | ns |
| twFF | Write Clock to Full Flag | 12 | 15 | 20 | 30 | ns |
| tref | Read Clock to Empty Flag | 12 | 15 | 20 | 30 | ns |
| tPAF | Write Clock to Programmable Almost-Full Flag | 12 | 15 | 20 | 30 | ns |
| tPaE | Read Clock to Programmable Almost-Empty Flag | 12 | 15 | 20 | 30 | ns |
| tskew 1 | Skew Time Between Read Clock and Write Clock for Empty Flag and Full Flag | 8 - | 10 - | 12 - | 15 - | ns |
| tskew2 | Skew Time Between Read Clock and Write Clock for Programmable Almost-Empty Fiag and Programmable Almost-Full Flag | 35 - | 40 - | 42 - | 45 - | ns |

NOTES:

1. Pulse widths less than minimum values are not allowed.
2. Values guaranteed by design, not currently tested.

## AC TEST CONDITIONS

| In Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |



Figure 1. Output Load
*Includes jig and scope capacitances.

## SIGNAL DESCRIPTIONS

## INPUTS:

Data In (D0-D8) - Data inputs for 9-bit wide data.

## CONTROLS:

Reset ( $\overline{\mathrm{RS}}$ ) - Reset is accomplished whenever the Reset $(\overline{\mathrm{RS}})$ input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag ( $\overline{\text { FF }}$ ) and Programmable Almost-Full Flag ( $\overline{\text { PAF }}$ ) will be reset to high after trsF. The Empty Flag (EF) and Programmable Almost-Empty Flag ( $\overline{\mathrm{PAE}}$ ) will be reset to low after tRSF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLK) - A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data setup and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag (FFF) and Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}})$ are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 ( $\overline{\text { WEN1 }}$ ) - If the FIFO is contigured for programmable flags, Write Enable 1 ( $\overline{\mathrm{WEN} 1}$ ) is the only enable control pin. In this configuration, when Write Enable 1 (WEN1) is low, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable 1 (WEN1) is high, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion, there are two enable control pins. See Write Enable 2 paragraph below for operation in this configuration.
To prevent data overilow, the Full Flag (FF) will go low, inhibiting further write operations. Upon the completion of a
 allowing a valid write to begin. Write Enable 1 (WEN1) is ignored when the FIFO is full.

Read Clock (RCLK) - Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag ( $\overline{\mathrm{EF}}$ ) and Programmable Almost-Empty Flag ( $\overline{\text { PAE }}$ ) are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).
The write and read clocks can be asynchronous or coincident.

Read Enables ( $\overline{\operatorname{REN} 1}, \overline{\text { REN2 }}$ ) - When both Read Enables ( $\overline{\mathrm{REN1}}, \overline{\mathrm{REN} 2}$ ) are low, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When either Read Enable ( $\overline{\operatorname{REN} 1}, \overline{\operatorname{REN} 2})$ is high, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go low, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (EF) will go high after tREF and a valid read can begin. The Read Enables ( $\overline{\operatorname{REN} 1}, \overline{\mathrm{REN} 2}$ ) are ignored when the FIFO is empty.

Output Enable ( $\overline{\mathrm{OE}}$ ) - When Output Enable ( $\overline{\mathrm{OE})}$ is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable ( $\overline{\mathrm{OE}}$ ) is disabled (HIGH), the Q output data bus is in a high-impedance state.

Write Enable 2/Load (WEN2/L.D) - This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If Write Enable 2/Load (WEN2/LD) is set low at Reset ( $\overline{\mathrm{RS}}=\mathrm{low}$ ), this pin operates as a second write enable pin.

If the FIFO is configured to have two write enables, when Write Enable (WEN1) is low and Write Enable 2/Load (WEN2/ $\overline{\mathrm{LD}})$ is high, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable ( $\overline{\mathrm{WEN} 1}$ ) is high and/or Write Enable 2/Load (WEN2/LD) is low, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overilow, the Full Flag (㢄) will go low, inhibiting further write operations. Upon the completion of a
 allowing a valid write to begin. Write Enable 1 (WEN1) and Write Enable 2/Load (WEN2/LD) are ignored when the FIFO is full.

The FIFO is contigured to have programmable flags when the Write Enable 2/Load (WEN2/LD) is set low at Reset ( $\overline{\mathrm{S} S}=$ low). The IDT72421/72201/72211/72221/72231/72241 devices contain four 8 -bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

If the FIFO is configured to have programmable flags when the Write Enable 1 (WEN1) and Write Enable 2/Load (WEN2/ $\overline{\mathrm{LD}})$ are set low, data on the inputs D is written into the Empty (Least Significant Bit) offset register on the first LOW-to-HIGH transition of the write clock (WCLK). Data is written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of the write clock (WCLK), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of the write clock (WCLK) again writes to the Empty (Least Significant Bit) offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Write Enable 2/Load (WEN2/LD) pin high, the FIFO is returned to normal read/write operation. When the Write Enable 2/Load (WEN2/LD) pin is set low, and Write Enable 1 (WEN1) is low, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the Write Enable 2/Load (WEN2/LD) pin is set low and both Read Enables (REN1, REN2) are set low. Data can be read on the LOW-to-HIGH transition of the read clock (RCLK).

A read and write should not be performed simultaneously to the offset registers.

| [D | WEN 1 | WCLK ${ }^{(1)}$ | Selection |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 5 | Empty Offset (LSB) <br> Empty Offset (MSB) <br> Full Offset (LSB) <br> Full Offset (MSB) |
| 0 | 1 | 4 | No Operation |
| 1 | 0 |  | Write Into FIFO |
| 1 | 1 | 4 | No Operation |

NOTE:

1. The same selection sequence applies to reading from the registers. $\overline{\mathrm{REN1}}$ and $\overline{\mathrm{REN} 2}$ are enabled and read is performed on the LOW-toHIGH transition of RCLK.

Figure 2. Write Offset Register

72421-64 x 9-BIT



72201-256 x 9-BIT


5

(MSB)

## 72221-1024 x 9-BIT

$\underbrace{7} \quad$| 8 |  |
| :--- | :--- |
|  | Empty Offset (LSB) Reg. |

Empty Offset (LSB) Reg.

(MSB)




2655 drw 05
Figure 3. Offset Register Location and Default Values

## OUTPUTS:

Full Flag (呵) — The Full Flag (原) will go low, inhibiting further write operation, when the device is full. If no reads are performed after Reset ( $\overline{\mathrm{RS}}$ ), the Full Flag ( $\overline{\mathrm{FF}}$ ) will go low after 64 writes for the IDT72421, 256 writes for the IDT72201, 512 writes for the IDT72211, 1024 writes for the IDT72221, 2048 writes for the IDT72231, and 4096 writes for the IDT72241.

The Full Flag ( $\overline{\mathrm{FF}}$ ) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Empty Flag (EF) - The Empty Flag (EF) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (EF) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}}$ ) - The Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}}$ ) will go low when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset ( $\overline{\mathrm{RS}}$ ), the Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}}$ ) will go low after $(64-\mathrm{m})$ writes for the IDT72421, ( $256-\mathrm{m}$ ) writes for the IDT72201, ( $512-\mathrm{m}$ ) writes for the IDT72211, (1024-m) writes for the IDT72221, (2048-m) writes
for the IDT72231, and ( $4096-\mathrm{m}$ ) writes for the IDT72241. The offset " $m$ " is defined in the Full offset registers.

If there is no Full offset specified, the Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}}$ ) will go low at Full-7 words.

The Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}}$ ) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Programmable Almost-Empty Flag ( $\overline{\mathrm{AE}}$ ) - The Programmable Almost-Empty Flag (PAE) will go low when the read pointer is " $n+1$ " locations less than the write pointer. The offset " $n$ " is defined in the Empty offset registers. If no reads are performed after Reset the Programmable Almost-Empty Flag ( $\overline{\text { PAE }}$ ) will go high after " $n+1$ " for the IDT72421/72201/ 72211/72221/72231/72241.

If there is no Empty offset specified, the Programmable Almost-Empty Flag (PAE) will go low at Empty +7 words.

The Programmable Almost-Empty Flag ( $\overline{\mathrm{PAE}}$ ) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs ( $\mathbf{Q 0}_{0}-\mathrm{Q}_{8}$ ) - Data outputs for a 9-bit wide data.

TABLE 1: STATUS FLAGS

| NUMBER OF WORDS IN FIFO |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 72421 | 72201 | 72211 | FF | PAF | PAE | EF |
| 0 | 0 | 0 | $H$ | $H$ | L | L |
| 1 to $n^{(1)}$ | 1 to $n^{(1)}$ | 1 to $n^{(1)}$ | H | H | L | H |
| $(\mathrm{n}+1)$ to $(64-(\mathrm{m}+1))$ | $(\mathrm{n}+1)$ to $(256-(\mathrm{m}+1))$ | $(\mathrm{n}+1)$ to $(512-(\mathrm{m}+1))$ | H | H | H | H |
| $(64-\mathrm{m})^{(2)}$ to 63 | $(256-\mathrm{m})^{(2)}$ to 255 | $(512 \cdot \mathrm{~m})^{(2)}$ to 511 | H | L | H | H |
| 64 | 256 | 512 | L | L | H | H |


| NUMBER OF WORDS IN FIFO |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 72221 | 72231 | 72241 | FF | PAF | PAE | EF |
| 0 | 0 | 0 | $H$ | $H$ | L | L |
| 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | H | H | L | H |
| $(\mathrm{n}+1)$ to $(1024-(m+1))$ | $(n+1)$ to $(2048-(m+1))$ | $(n+1)$ to $(4096-(m+1))$ | H | H | H | H |
| $(1024-m)^{(2)}$ to 1023 | $(2048-m)^{(2)}$ to 2047 | $(4096-m)^{(2)}$ to 4095 | H | L | H | H |
| 1024 | 2048 | 4096 | L | L | H | H |

## NOTES:

1. $n=$ Empty Offset $(n=7$ default value)
2. $\mathrm{m}=$ Full Offset ( $\mathrm{m}=7$ default value)


## NOTES:

1. Holding WEN2/ $\overline{L D}$ high during reset will make the pin act as a second write enable pin. Holding WEN2/प्टठ low during reset will make the pin act as a load enable for the programmable flag offset registers.
2. After reset, the outputs will be low if $\overline{O E}=0$ and tri-state if $\overline{O E}=1$.
3. The clocks (RCLK, WCLK) can be free-running furing reset.

FIgure 4. Reset Timing


## NOTE:

1. tsKEw is the minimum time between a rising RCLK edge and a rising WCLK edge for $\overline{F F}$ to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskEw, then EF may not change state until the next RCLK edge.

Figure 5. Write Cycle Timing

$\overline{\text { WEN1 }}$

WEN2


## NOTE:

1. tskewt is the minimum time between a rising WCLK edge and a rising RCLK edge for $\overline{E F}$ to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskEW1, then EF may not change state until the next RCLK edge.

Figure 6. Read Cycle Timing


## NOTE:

1. When tskew $1 \geq$ minimum specification, tFRL $=$ tCLK + tskew 1
tsKEW1 < minimum specification, tFRL $=2$ tCLK + tSKEW1 or tCLK + tSKEW 1
The Latency Timings apply only at the Empty Boundary ( $\overline{\mathrm{EF}}=\mathrm{LOW}$ ).

Figure 7. First Data Word Latency Timing


2655 drw 10

Figure 8. Full Flag Timing


## NOTE:

1. When $\operatorname{tskEW} 1 \geq$ minimum specification, trRL maximum $=$ tCLK + tSKEW
tsKEW1 < minimum specification, tFRL maximum $=2$ tcLK + tsKEW1 or tcLK + tsKEW1
The Latency Timings apply only at at the Empty Boundary ( $\overline{\mathrm{EF}}=\mathrm{LOW}$ ).

Figure 9. Empty Flag Timing


2655 drw 12

## NOTES:

1. PAF offset $=\mathrm{m}$.
2. 64 - m words in for IDT72421, 256-m words in FIFO for IDT72201,512-m words for IDT72211, 1024 - m words for IDT72221, 2048 - m words for IDT72231, 4096 - m words for IDT72241.
3. tskewz is the minimum time between a rising RCLK edge and a rising WCLK edge for $\overline{\text { PAF }}$ to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskEW2, then PAF may not change state until the next WCLK rising edge.
4. If a write is performed on this rising edge of the write clock, there will be Full - ( $\mathrm{m}-1$ ) words in the FIFO when PAF goes low.


## NOTES:

1. $P A E$ offset $=n$.
2. tskEwz is the minimum time between a rising WCLK edge and a rising RCLK edge for $\overline{\text { PAE }}$ to change during that clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tsKEWz, then PAE may not change state until the next RCLK rising edge.
3. If a read is performed on this rising edge of the read clock, there will be Empty $+(n-1)$ words in the FIFO when PAE goes low.

Figure 11. Programmable Empty Flag Timing


Flgure 12. Write Offset Registers Timing


Figure 13. Read Offset Registers Timing

## OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION - A single IDT72421/ 72201/72211/72221/72231/72241 may be used when the application requirements are for 64/256/512/1024/2048/4096 words or less. When the IDT72421/72201/72211/72221/

72231/72241 are in a Single Device Configuration, the Read Enable 2 ( $\overline{\text { REN2 }}$ ) control input can be grounded (see Figure 14). Inthis configuration, the Write Enable 2/Load (WEN2/LD) pin is set low at Reset so that the pin operates as a control to load and read the programmable flag offsets.


Figure 14. Block Diagram of Single $64 \times 9 / 256 \times 9 / 512 \times 9 / 1024 \times 9 / 2048 \times 9 / 4096 \times 9$ Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags ( $\overline{E F}$ and $\overline{F F}$ ). The partial status flags ( $\overline{\mathrm{AE}}$ and $\overline{\mathrm{AF}}$ ) can be detected from any one device. Figure 15 demonstrates a 18-bit word width by using two IDT72421/72201/72211/72221/72231/72241s. Any word width can be attained by adding additional IDT72421/ 72201/72211/72221/72231/72241s.

When the IDT72421/72201/72211/72221/72231/72241 are in a Width Expansion Configuration, the Read Enable 2 ( $\overline{R E N} 2$ ) control input can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set low at Reset so that the pin operates as a control to load and read the programmable flag offsets.


Figure 15. Block Diagram of $64 \times 18 / 256 \times 18 / 512 \times 18 / 1024 \times 18 / 2048 \times 18 / 4096 \times 18$ Synchronous FIFO Used in a Width Expansion Configuration

DEPTH EXPANSION - The IDT72421/7221/72211/72221/ $72231 / 72241$ can be adapted to applications when the requirements are for greater than 64/256/512/1024/2048/4096 words. The existence of two enable pins on the read and write port allow depth expansion. The Write Enable 2/Load pin is used as a second write enable in a depth expansion configuration thus the Programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data
access from one device to the next in a sequential manner. The IDT72421/7221/72211/72221/72231/72241 operates in the Depth Expansion configuration when the following conditions are met:

1. The WEN $2 / \overline{L D}$ pin is held high during Reset so that this pin operates a second Write Enable.
2. External logic is used to control the flow of data.

Please see the Applicatioin Note" DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOs USING THE RING COUNTER APPROACH" for details of this configuration.


Integrated Device Technology, Inc.

## CMOS PARALLEL SyncFIFO ${ }^{\text {M }}$ (CLOCKED FIFO) $512 \times 18-$ BIT \& $1024 \times 18-$ BIT

## IDT72215L

IDT72225L

## FEATURES

- $512 \times 18$-bit and $1024 \times 18$-bit memory array structures
- $20 n \mathrm{n}$ read / write cycle time
- Easily expandable in width
- Read and write clocks can be independent or coincident
- Dual-port zero fall-through time architecture
- Programmable almost-empty and almost-full flags
- Empty and Full flags signal FIFO status
- Half-Full flag capability in a single device configuration
- Output enable puts output data bus in high impedance state
- Produced with advanced submicron CEMOS ${ }^{\text {m }}$ technology
- Available in a 68-lead flatpack (FP), pin grid array (PGA), and plastic leaded chip carrier (PLCC)
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION

The IDT72215L and IDT72225L are very high speed, lowpower first-in, first-out (FIFO) memories with read and write controls. The IDT72215L has a $512 \times 18$-bit memory array, while the IDT72225L has a $1024 \times 18$-bit memory array.

These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and interprocessor communication.

Both FIFOs have 18 -bit input and output ports. The input port is controlled by a free-running clock (WCLK) and a data input enable pin ( $\bar{W} E N$ ). Data is written into the Synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin ( $\overline{\mathrm{REN}}$ ). The read clock can be tied to the write clock for single clock operation or the two clocks can run independent of one another for dual clock operation. An output enable pin $(\overline{\mathrm{OE}})$ is provided on the read port for three-state control of the output.

The Synchronous FIFOs have two fixed flags, Empty ( $\overline{\mathrm{EF}}$ ) and Full ( $\overline{\mathrm{FF}}$ ), and two programmable flags, Almost-Empty ( $\overline{\mathrm{PAE}}$ ) and Almost-Full ( $\overline{\mathrm{PAF}}$ ). The loading of the programmable flag offsets can be controlled by a simple state machine and is initiated by asserting the load pin ( $\overline{\mathrm{LD}}$ ). A Half-Full flag $(\overline{\mathrm{HF}})$ is also available.

The IDT72215L/72225L is fabricated using IDT's high speed submicron CEMOS ${ }^{\text {M }}$ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS




## PIN DESCRIPTIONS

| SYMBOL | NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| D0-D17 | Inputs | 1 | Data inputs for 18 -bit wide data. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\mathrm{RS}}$ is set low, internal read and write pointers are set to the first location of the RAM array $\overline{F F}$ and $\overline{P A F}$ go high, and $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{EF}}$ go low. A reset is required before an initial WRITE after power-up. |
| WCLK | Write Clock | 1 | When $\overline{\text { WEN }}$ is low, a write cycle is initiated on the low-to-high transition of the write clock WCLK, if the FIFO is not full. |
| $\overline{\text { WEN }}$ | Write Enable | 1 | When WEN is low, data can be loaded into the FIFO on the low-to-high transition of every WCLK clock. When the FIFO is full (FF - low), the internal WRITE operation is blocked. |
| RCLK | Read Clock | 1 | When $\overline{\text { REN }}$ is enabled (low), data can be read on the outputs on the low-to-high transition of the read clock RCLK, if the FIFO is not empty. |
| $\overline{R E N}$ | Read Enable | 1 | When $\overline{R E N}$ is low, data can be read from the FIFO on the low-to-high transition of every RCLK clock. When REN is high, the output register holds the previous data. When the FIFO is empty (EF-low), the internal READ operation is blocked. |
| $\overline{O E}$ | Output Enable | 1 | When $\overline{O E}$ is enabled (low), the parallel output buffers receive data from the output register. When $\overline{O E}$ is disabled (high), the Q output bus is in a high impedance state. |
| $\overline{\text { LD }}$ | Load | I | When $\overline{\mathrm{LD}}$ is low, data on the inputs D0-D15 is written to the offset registers on the low-to-high transition of the WCLK. |
| $\overline{\text { FF }}$ | Full Flag | 0 | When $\overline{\mathrm{FF}}$ goes low, the device is full and further WRITE operations are inhibited. When $\overline{\mathrm{FF}}$ is high, the device is not full. $\overline{\text { FF }}$ is synchronized with WCLK. |
| $\overline{\mathrm{EF}}$ | Empty Flag | 0 | When EF goes low, the device is empty and further READ operations are inhibited. When EF is high, the device is not empty. $\overline{E F}$ is synchronized with RCLK. |
| $\overline{\text { PAF }}$ | Programmable Almost Full Flag | 0 | When $\overline{\text { PAF }}$ is low, the device is almost full based on the programmable full offset. If there is no offset specified, the default value is 63 for 72215 , and 127 for 72225 . |
| $\overline{\text { PAE }}$ | Programmable <br> Almost Empty Flag | 0 | When $\overline{\text { PAE }}$ is low, the device is almost empty based on the programmable empty offset. If there is no offset specified, the default value is 63 for 72215 , and 127 for 72225 . |
| $\overline{\mathrm{HF}}$ | Half-Full Flag | 0 | The device is more than half full when $\overline{\mathrm{HF}}$ is low. |
| Q0-Q17 | Outputs | 0 | Data outputs for 18 -bit wide data. |
| Vcc | Power Supply |  | Nine +5 V power supply pins. |
| GND | Ground |  | Eleven Ground pins. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than thoselisted under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING <br> CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| VCCC | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage <br> Military | 2.2 | - | - | V |
| VIL $^{(1)}$ | Input Low Voltage <br>  <br> Military | - | - | 0.8 | V |

NOTE:
2761 tol 03

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
(Commercial: Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $\begin{gathered} \text { IDT72215L/72225L } \\ \text { Commercial } \\ \text { tcLK }=20,25,35,50 \mathrm{~ns} \\ \text { Min. Typ. Max. } \end{gathered}$ |  |  | $\begin{aligned} & \text { IDT72215L/72225L } \\ & \text { Military } \\ & \text { tCLK }=25,35,50 \mathrm{~ns} \\ & \text { Min. } \quad \text { Typ. Max. } \end{aligned}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{lLi}^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | -1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| 1LO ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, IOH = -2 mA | 2.4 | - | - | 2.4 | - | - | V |
| VOL | Output Logic "0" Voltage, loL $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| $\mathrm{IcCl}^{(3)}$ | Active Power Supply Current | - | - | 250 | - | - | 250 | mA |
| 1cc2 ${ }^{(3)}$ | Average Standby Current (All inputs $=\mathrm{Vcc}-0.2 \mathrm{~V}$, except RCLK and WCLK wchich are free running) | - | - | 70 | - | - | 85 | mA |

NOTES:
2761 tbl 04

1. Measurements with $0.4 \leq \operatorname{ViN} \leq \operatorname{Vcc}$.
2. $\overline{\mathrm{OE}} \geq \mathrm{V}_{\mathrm{IH}}, 0.4 \leq$ Vout $\leq \mathrm{VCC}$.
3. Tested at $f=20 \mathrm{MHz}$ with outputs open.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{CIN}^{(1)}$ | Input <br> Capacitance | $\mathrm{VIN}=\mathrm{OV}$ | 10 | pF |
| CouT $^{(1,2)}$ | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 10 | pF |

## NOTES:

2761 tbl 05

1. Characterized values, not currently tested.
2. With output deselected, $(\overline{\mathrm{OE}}=\mathrm{high})$.

## AC ELECTRICAL CHARACTERISTICS ()

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $\begin{gathered} \text { Com'l. } \\ 72215 \mathrm{~L} / 25 \mathrm{~L} 20 \end{gathered}$ |  | Commerclal \& Military |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 72215L/25L25 |  | 72215L/25L35 |  | 72215L25L50 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Clock Cycle Frequency | - | 50 | - | 40 | - | 28.6 | - | 20 | MHz |
| tA | Data Access Time | - | 13 | - | 15 | - | 20 | - | 25 | ns |
| tclk | Clock Cycle Time | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tclek | Clock High Time | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| tCLKL | Clock Low Time | 10 | - | 10 | - | 14 | - | 20 | - | ns |
| tos | Data Set-up Time | 7 | - | 8 | - | 10 | - | 10 | - | ns |
| tDH | Data Hold Time ${ }^{(1)}$ | 1 | - | 1 | - | 2 | - | 2 | - | ns |
| tens | Enable Set-up Time | 7 | - | 9 | - | 11 | - | 12 | - | ns |
| tenh | Enable Hold Time | 1 | - | 1 | - | 2 | - | 2 | - | ns |
| tRS | Reset Pulse Width | 20 | - | 25 | - | 35. | - | 50 | - | ns |
| thss | Reset Set-up Time | 12 | - | 15 | - | 20 | - | 30 | - | ns |
| tRSR | Reset Recovery Time | 15 | - | 20 | - | 25 | - | 35 | - | ns |
| trsF | Reset to Flag and Output Time | - | 20 | - | 25 | - | 35 | - | 50 | ns |
| tolz | Output Enable to Output in Low $\mathrm{Z}^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| toe | Output Enable to Output Valid | - | 9 | - | 12 | - | 17 | - | 20 | ns |
| tohz | Output Enable to Output in High Z ${ }^{(3)}$ | 1 | 9 | 1 | 12 | 1 | 17 | 1 | 20 | ns |
| tWFF | Write Clock to Full Flag | - | 14 | - | 16 | - | 20 | - | 30 | ns |
| tref | Read Clock to Empty Flag | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tPaE | Clock to Programmable Almost-Empty Flag | - | 20 | - | 22 | - | 30 | - | 35 | ns |
| tPaF | Clock to Programmable Almost-Full Flag | - | 20 | - | 22 | - | 30 | - | 35 | ns |
| thf | Clock to Half-Full Flag | - | 20 | - | 22 | - | 30 | - | 35 | ns |
| tskW1 | Skew time between Read Clock \& Write Clock for Full Flag | 14 | - | 16 | - | 18 | - | 20 | - | ns |
| tSkW1 | Skew time between Read Clock \& Write Clock for Empty Flag | 14 | - | 16 | - | 18 | - | 20 | - | ns |

NOTES:
2761 tbl 06

1. Allow an additional two (2) ns hold time when programming the offset registers.
2. Pulse widths less than minimum values are not allowed.
3. Values guaranteed by design, not $100 \%$ tested.

## AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load

GND to 3.0V 3ns 1.5 V 1.5 V

See Figure 1


Figure 1. Output Load

* Includes jig and scope capacitances.


## SIGNAL DESCRIPTIONS:

## Inputs

## DATA IN (D0 - D17)

Data inputs for 18 -bit wide data.

## Controls:

## RESET ( $\overline{\mathrm{RS}}$ )

Reset is accomplished whenever the Reset ( $\overline{\mathrm{RS}}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The Full Flag ( $\overline{\mathrm{FF}})$, Half-Full Flag ( $\overline{\mathrm{HF}}$ ), and Programmable Almost Full Flag ( $\overline{\mathrm{PAF}})$ will be reset to high after tRSF. The Empty Flag ( $\overline{\mathrm{EF}})$ and Programmable Almost Empty Flag ( $\overline{\mathrm{PAE}}$ ) will be reset to low after tRSF.

## WRITE CLOCK (WCLK)

A write cycle is initiated on the low-to-high transition of the write clock (WCLK) if WEN is low. Data set-up and hold times must be met in respect to the low-to-high transition of the write clock (WCLK).

## WRITE ENABLE (WEN)

When Write Enable ( $\overline{\text { WEN }}$ ) is low, data can be loaded into the input register and RAM array on the low-to-high transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

When Write Enable ( $\overline{\text { WEN }}$ ) is high, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag ( $\overline{\mathrm{FF}})$ will go low, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go high after tWFF, allowing a write to begin. Write Enable ( $\overline{\mathrm{WEN}}$ ) is ignored when the FIFO is full.

## READ CLOCK (RCLK)

Data can be read on the outputs on the low-to-high transition of the read clock (RCLK) if REN is low.

## READ ENABLE ( $\overline{\operatorname{REN}}$ )

When Read Enable ( $\overline{\mathrm{REN}}$ ) is low, data that has been stored in the output register on the previous read cycle can be read on the outputs on the low-to-high transition of every read clock (RCLK), if Output Enable $(\overline{\mathrm{OE}})$ is enabled. At the same time, data is read from the RAM array to the output register on the low-to-high transition of the read clock (RCLK).

When Read Enable ( $\overline{\operatorname{REN}})$ is high, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag ( $\overline{E F}$ ) will go low, inhibiting further read operations. Once a write is performed, the Empty Flag ( $\overline{\mathrm{EF}})$ will go high after $\mathrm{t}_{\text {REF }}$ and a read can begin. Read Enable ( $\overline{\mathrm{REN}}$ ) is ignored when the FIFO is empty.

## OUTPUT ENABLE ( $\overline{\mathrm{OE}})$

When Output Enable ( $\overline{\mathrm{OE}}$ ) is enabled (low), the parallel output buffers receive data from the output register. When Output Enable ( $\overline{\mathrm{OE}})$ is disabled (high), the Q output data bus is in a high impedance state.

## LOAD ( $\overline{\text { LD }}$ )

The IDT72215L and IDT72225L devices contain two 16-bit offset registers and a 6-bit blank register which can be loaded with data from the data inputs, or read on the data outputs. When the Load ("D) pin is set low and WEN is set low, data on the inputs D0-D15 is written into the Empty offset register on the first low-to-high transition of the write clock (WCLK). When the Load (드) pin and Write Enable ( $\overline{\mathrm{WEN}}$ ) are held low then data is written into the Full offset register on the second low-to-high transition of the write clock (WCLK) and into the blank register on the third transition. The blank register must be written with all zeros. The fourth transition of the write clock (WCLK) again writes to the Empty offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Load ( $\overline{\mathrm{LD}})$ pin high, the FIFO is returned to normal read/write operation. When the Load ( $\overline{\mathrm{LD}}$ ) pin is set low, and Write Enable ( $\overline{\mathrm{WEN}}$ ) is low, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the Load ( $\overline{\mathrm{LD}}$ ) pin is set low and $\overline{\mathrm{REN}}$ is set low. Data can be read on the low-to-hightransition of the read clock (RCLK), when REN is enabled (low).

A read and a write should not be performed simultaneously to the offset registers.

## Outputs:

## FULL FLAG ( $\overline{\mathrm{FF}}$ )

The Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operation, indicating that the device is full. If no reads are performed after Reset ( $\overline{\mathrm{RS}}$ ), the Full Flag ( $\overline{\mathrm{FF}}$ ) will go low after 512 writes for the IDT72215L and 1024 writes for the IDT72225L.

The Full Flag ( $\overline{\mathrm{FF}}$ ) is updated on the low-to-high transition of the write clock (WCLK).

## EMPTY FLAG ( $\overline{E F}$ )

The Empty Flag ( $\overline{\mathrm{EF}}$ ) will go low, inhibiting further read operations, indicating the device is empty.

The Empty Flag ( $\overline{\mathrm{EF}}$ ) is updated on the low-to-high transition of the read clock (RCLK).

## PROGRAMMABLE ALMOST FULL FLAG ( $\overline{\mathrm{PAF}})$

The Programmable Almost Full Flag (PAF) will golow when the FIFO reaches the Almost Full condition. If no reads are pertormed after Reset ( $\overline{\mathrm{RS}}$ ), the Programmable Almost Full Flag $(\overline{\mathrm{PAF}})$ will go low after $(512-\mathrm{m})$ writes for the IDT72215L and ( $1024-\mathrm{m}$ ) writes for the IDT72225L. The offset ' $m$ ' is defined in the FULL offset register.

If there is no Full offset specified, the Programmable Almost Full Flag ( $\overline{\text { PAF }}$ ) default value is 63 for 72215 L , and 127 for 72225 L .

The Programmable Almost Full Flag ( $\overline{\mathrm{PAF}}$ ) going low is updated on the low-to-high transition of the write clock (WCLK). $\overline{\text { PAF is reset to high on the low-to-high transition of the read }}$ clock (RCLK).

## PROGRAMMABLE ALMOST EMPTY FLAG ( $\overline{\text { PAE }}$ )

The Programmable Almost Empty Flag (PAE) will go low when the read pointer is ' $n$ ' locations less than the write pointer. The offset ' $n$ ' is defined in the EMPTY offset register. If no reads are performed after Reset ( $\overline{\mathrm{SS}}$ ), the Programmable Almost Empty Flag ( $\overline{\mathrm{PAE}})$ will go high after $n$ writes for both the IDT72215L and the IDT72225L. The Programmable Almost

| $\overline{\text { LD }}$ | $\overline{\text { WEN }}$ | WCLK $^{(1)}$ | SELECTION |
| :---: | :---: | :---: | :--- |
| 0 | 0 | WRITING TO OFFSET REGISTERS: <br> EMPTY OFFSET <br> FULL OFFSET <br> BLANK REGISTER <br> INCREMENTING OFFSET REGISTER <br> COUNTER BUT NOT WRITING: <br> EMPTY OFFSET <br> FULL OFFSET <br> BLANK REGISTER |  |
| 1 | 1 | 0 | WRITE INTO FIFO |
| 1 | 1 | NO OPERATION |  |

2761 tbl 08
Figure 2. Write Offset Register
NOTE:

1. The same selection sequence applies to reading from the register. $\overline{\text { REN }}$ is enabled and read is performed on the low-to-high transition of RCLK.

Empty Flag ( $\overline{\mathrm{PAE}})$ will be low when the FIFO is empty up to $n$ writes, if the read pointer is not moved.

If there is no Empty offset specified, the Programmable Almost Empty Flag ( $\overline{\mathrm{PAE}}$ ) default value is 63 for 72215 L , and 127 for 72225L.

The Programmable Almost Empty Flag ( $\overline{\mathrm{PA}} \bar{E}$ ) going low is updated on the low-to-high transition of the read clock (RCLK). $\overline{\text { PAE }}$ is reset to high on the low-to-high transition of the wirte clock (WCLK).

## HALF-FULL FLAG ( $\overline{\mathrm{HF}})$

After half of the memory is filled, and at the low-to-high transition of the next write cycle, the Half-Full Flag $(\overline{\mathrm{HF}})$ goes low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{HF}})$ is then reset to high by the low-to-high transition of the read clock (RCLK).

## DATA OUTPUTS (Q0 - Q17)

Q0-Q17 are data outputs for 18-bit wide data.


Figure 3. Offset Register Location and Default Values


Figure 5. Reset Timing ${ }^{(2)}$

## NOTES:

1. After reset, the outputs will be low if $\overline{\mathrm{OE}}=0$ and tri-state if $\overline{\mathrm{OE}}=1$.
2. The clocks (RCLK, WCLK) can be free-running during reset.

$\qquad$
Figure 6. Write Cycle Timing
2761 drw 07
NOTE:
3. tsKEw is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee $\overline{\mathrm{FF}}$ will go high during the current clock cycle. If the time between therising edge of RCLK and the rising edge of WCLK is less than tSKEW1, then FF may not change state until the next WCLK edge.


Figure 7. Read Cycle Timing


Figure 8. First Data Word Latency after Reset with Simultaneous Read and Write

## NOTE:

1. When tskewz $\geq$ minimum specification, trRL (maximum) $=1.5^{*}$ tcLK + tskewz. When tskewz < minimum specification, t trRL (maximum) $=$ either $2.5^{*}$ tcLK + tskEW2 or $1.5^{*}$ tCLK + tskewz. The Latency Timing applies only at the Empty Boundary ( $\overline{\mathrm{EF}}=\mathrm{LOW}$ ).


Figure 9. Full Flag Timing
NOTE:

1. tsKEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee $\overline{F F}$ will go high during the current clock cycle. If the time between therising edge of RCLK and the rising edge of WCLK is less than tSKEW1, then FF may not change state until the next WCLK edge.


Figure 10. Empty Flag Timing
NOTE:

1. When tSKEW2 $\geq$ minimum specification, tFRL (maximum) $=1.5^{*}$ tcLK + tskEW2. When tsKEW2 < minimum specification, tFRL (maximum) $=$ either $2.5^{*}$ tCLK + tskew2 or $1.5^{*}$ tCLK + tskew2. The Latency Timing applies only at the Empty Boundary ( $\overline{\mathrm{EF}}=\mathrm{LOW}$ ).


Figure 11. Write Programmable Registers


Figure 12. Read Programmable Registers


NOTE 1: PAE offset $=\mathbf{n}$. Number of data words written into FIFO already = n .
Figure 13. Programmable Almost Empty Flag Timing


Figure 14. Programmable Almost Full Flag Timing

## NOTES:

1. PAF offset $=\mathrm{m}$. Number of data words written into FIFO already $=511-\mathrm{m}$ for the IDT72215L and $1023-\mathrm{m}$ for the IDT72225L.
2. $512-\mathrm{m}$ words in FIFO for IDT72215L. $1024-\mathrm{m}$ words in FIFO for IDT72225L.
3. 511 - m words in FIFO for IDT72215L. 1023 - m words in FIFO for IDT72225L.


Figure 15. Half-Full Flag Timing

## OPERATING CONFIGURATIONS:

## SINGLE DEVICE CONFIGURATION

A single IDT72215/72225 may be used when the applica-
tion requirements are for $512 / 1024$ words or less.


Figure 16. Block Dlagram of Single $512 \times 18 / 1024 \times 18$ Synchronous FIFO

## WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Asynchronous status flags ( $\overline{\mathrm{PAE}}, \overline{\mathrm{HF}}$, and $\overline{\mathrm{PAF}}$ ) can be detected from any one device. Synchronous status flags (EF and $\overline{\mathrm{FF}}$ ) should be gated through an AND gate because the
flag deassertions may vary among different FIFOs by one cycle. Figure 17 demonstrates a 36 -word width by using two IDT72215L72225Ls. Any word width can be attained by adding additional IDT72215L/72225Ls. Please see the Application Note AN-83 "Width Expansion of SyncFIFOs (Clocked FIFOs).


Figure 17. Block Diagram of $512 \times 36 / 1024 \times 36$ Synchronous FIFO Memory Used in a Width Expansion Configuration

## NOTE:

1. Flag detection is accomplished by monitoring the flag signals on either (any) device used in width expansion configuration. Do not connect any output control signals together.

## DEPTH EXPANSION

The IDT72215L/72225L can be adapted to applications when the requirements are for greater than $512 / 1024$ words. Depth expansion is possible by using expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data accesses from one device to the next
in a sequential manner. Please contact IDT Applications Engineering for details.

The 72215LB/72225LB Depth Expandable versions of this part incorporate an on-chip depth expansion technique. Please see the 72215LB/72225LB data sheet for details. The 72215LB/72225LB version will supersede this part.

## CMOS PARALLEL <br> SyncFIFO™ (CLOCKED FIFO)

 $256 \times 18-$ BIT, $512 \times 18-B I T, 1024 \times 18-B I T$ $2048 \times 18$-BIT \& $4096 \times 18$-BIT
## PRELIMINARY IDT72205LB IDT72215LB IDT72225LB IDT72235LB IDT72245LB

## FEATURES:

- $256 \times 18$-bit memory array (72205B)
- $512 \times 18$-bit memory array (72215B)
- $1024 \times 18$-bit memory array (72225B)
- $2048 \times 18$-bit memory array (72235B)
- $4096 \times 18$-bit memory array (72245B)
- 15 ns read / write cycle time
- Easily expandable in depth and width
- Read and write clocks can be asynchronous or coincident
- Dual-port zero fall-through time architecture
- Programmable almost-empty and almost-full flags
- Empty and Full flags signal FIFO status
- Half-Full flag capability in a single device configuration
- Output enable puts output data bus in high impedance state
- High-performance submicron CEMOS ${ }^{\text {тм }}$ technology
- Available in a 68-lead flat pack (FP), pin grid array (PGA), and plastic leaded chip carrier (PLCC)
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72205LB/72215LB/72225LB/72235LB/72245LB are very high speed, low-power first-in, first-out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and interprocessor communication.

Both FIFOs have 18-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a data input enable pin (WEN). Data is read into the synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin ( $\overline{\operatorname{REN}})$. The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin $(\overline{O E})$ is provided on the read port for three-state control of the output.

The synchronous FIFOs have two fixed flags, Empty ( $\overline{\mathrm{EF}}$ ) and Full ( $\overline{\mathrm{FF}}$ ), and two programmable flags, Almost-Empty ( $\overline{\mathrm{PAE}}$ ) and Almost-Full ( $\overline{\mathrm{PAF}}$ ). The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the load pin ( $\overline{\mathrm{LD}}$ ). A Half-Full flag $(\overline{\mathrm{HF}})$ is available when the FIFO is used in a single device configuration.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB are depth expandable using a daisy-chain technique. The $\overline{\mathrm{XI}}$ and $\overline{\mathrm{XO}}$ pins are used to expand the FIFOs. In depth expansion configuration, FL is grounded on the first device and set to high for all other devices in the daisy chain.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB is fabricated using IDT's high speed submicron CEMOS™ technology. Military grade product is manufactured in compliance with the latest revision of MIL-ST'D-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



2766 drw 01

## PIN CONFIGURATIONS




PLCC TOP VIEW


## PIN DESCRIPTION

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| D0-D17 | Data Inputs | 1 | Data inputs for a 18-bit bus. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | When $\overline{\mathrm{RS}}$ is set low, internal read and write pointers are set to the first location of the RAM array, $\overline{\mathrm{FF}}$ and $\overline{\mathrm{PAF}}$ go high, and $\overline{\mathrm{PAE}}$ and $\overline{\mathrm{EF}}$ go low. A reset is required before an initial WRITE after power-up. |
| WCLK | Write Clock | 1 | When $\overline{\text { WEN }}$ is low, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full. |
| $\overline{\text { WEN }}$ | Write Enable | 1 | When $\bar{W} E N$ is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When $\bar{W} E N$ is high, the FIFO holds the previous data. Data will not be written into the FIFO if the FF is LOW. |
| RCLK | Read Clock | 1 | When $\overline{\text { REN }}$ is low, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty. |
| $\overline{\text { REN }}$ | Read Enable | I | When $\overline{\text { REN }}$ is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When $\overline{R E N}$ is high, the output register holds the previous data. Data will not be read from the FIFO if the $\overline{\mathrm{EF}}$ is LOW. |
| $\overline{O E}$ | Output Enable | I | When $\overline{O E}$ is LOW, the data output bus is active. If $\overline{O E}$ is HIGH, the output data bus will be in a high impedance state. |
| $\overline{\text { LD }}$ | Load | 1 | When $\overline{L D}$ is LOW, data on the inputs Do-D11 is written to the offiset and depth registers on the LOW-to-HIGH transition of the WCLK, when WEN is LOW. When $\overline{L D}$ is LOW, data on the outputs Q0-Q11 is read from the offset and depth registers on the LOW-toHIGH transition of the RCLK, when REN is LOW. |
| $\overline{\text { FL }}$ | First Load | 1 | In the single device or width expansion configuration, $\overline{\mathrm{FL}}$ is grounded. In the depth expansion configuration, $\overline{\mathrm{FL}}$ is grounded on the first device (first load device) and set to high for all other devices in the daisy chain. |
| $\overline{\text { WXI }}$ | Write Expansion Input | I | In the single device or width expansion configuration, $\overline{\mathrm{WXI}}$ is grounded. In the depth expansion configuration, $\overline{\mathrm{WXI}}$ is connected to $\overline{\mathrm{WXO}}$ (Write Expansion Out) of the previous device. |
| $\overline{\mathrm{RXI}}$ | Read Expansion Input | 1 | In the single device or width expansion configuration, $\overline{\mathrm{RXI}}$ is grounded. In the depth expansion configuration, $\overline{\mathrm{RXI}}$ is connected to $\overline{\mathrm{RXO}}$ (Read Expansion Out) of the previous device. |
| $\overline{\mathrm{EF}}$ | Empty Flag | 0 | When $\overline{E F}$ is LOW, the FIFO is empty and further data reads from the output are inhib ited. When $\overline{E F}$ is HIGH, the FIFO is not empty. $\overline{E F}$ is synchronized to RCLK. |
| $\overline{\text { PAE }}$ | Programmable Almost-Empty Fiag | 0 | When $\overline{\text { PAE }}$ is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is 31 from empty for 72205B, 63 from empty for 72215B, and 127 from empty for 72225B/72235B/72245B. |
| $\overline{\text { PAF }}$ | Programmable Almost-Full Flag | 0 | When $\overline{\text { PAF }}$ is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is 31 from full for 72205B, 63 from full for 72215B, and 127 from full for $72225 \mathrm{~B} / 72235 \mathrm{~B} / 72245 \mathrm{~B}$. |
| $\overline{\mathrm{FF}}$ | Full Flag | 0 | When $\overline{F F}$ is LOW, the FIFO is full and further data writes into the input are inhibited. When $\overline{F F}$ is HIGH, the FIFO is not full. $\overline{F F}$ is synchronized to WCLK. |
| $\overline{\mathrm{WXO}} / \overline{\mathrm{HF}}$ | Write Expansion Out/Half-Full Flag | 0 | In the single device or width expansion configuration, the device is more than half full when $\overline{\mathrm{HF}}$ is LOW. In the depth expansion configuration, a pulse is sent from $\overline{\mathrm{WXO}}$ to $\overline{\mathrm{WXI}}$ of the next device when the last location in the FIFO is written. |
| $\overline{\mathrm{RXO}}$ | Read Expansion Out | 0 | In the depth expansion configuration, a pulse is sent from $\overline{\mathrm{RXO}}$ to $\overline{\mathrm{RXI}}$ of the next device when the last location in the FIFO is read. |
| Q0-Q17 | Data Outputs | 0 | Data outputs for a 18 -bit bus. |
| VCC | Power |  | Eight +5 volt power supply pins. |
| GND | Ground |  | Eight ground pins. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Mlilitary | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under <br> Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output Current | 50 | 50 | mA |

## NOTE:

2766 tы 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanentdamage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maimum rating conditions for extended periods may affect reliabilty.

RECOMMENDED DC
OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vccc | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{VIL}^{(1)}$ | Input Low Voltage <br> Commercial \& Military | - | - | 0.8 | V |

NOTE:

1. 1.5V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72205LB <br> IDT72215LB <br> IDT72225LB <br> IDT72235LB IDT72245LB Commercial tCLK $=\mathbf{2 0}, \mathbf{2 5}, \mathbf{3 5}, \mathbf{5 0 n s}$ |  |  | IDT72205LB <br> IDT72215LB <br> ID72225LB <br> IDT72235LB <br> IDT72245LB Military $\text { tclk }=25,30,35,50 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{ILI}^{(1)}$ | Input Leakage Current (any input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{ILO}^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage, $\mathrm{IOH}=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage, $1 \mathrm{OL}=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| ICC1 ${ }^{(3)}$ | Active Power Supply Current | - | - | 200 | - | - | 250 | mA |
| Icc2 ${ }^{(3)}$ | Average Standby Current (All Input $=\mathrm{VcC}-0.2 \mathrm{~V}$, except RCLK and WCLK which are free-running) | - | - | 70 | - | - | 85 | mA |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{V} / \mathrm{N} \leq \mathrm{Vcc}$.
2. $\overline{\mathrm{OE}} \geq \mathrm{V}_{\mathrm{IH}}, 0.4 \leq$ Vout $\leq \mathrm{Vcc}$.
3. Tested at $f=20 \mathrm{MHz}$ with outputs open.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{CIN}^{(2)}$ | Input <br> Capacitance | $\mathrm{VIN}=\mathrm{OV}$ | 10 | pF |
| CouT $^{(1,2)}$ | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 10 | pF |

## NOTES:

2766 tbl 05

1. With output deselected, $(O E=H i g h)$.
2. Characterized values, not currently tested.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military; $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  | Commercial and Military |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { 72205LB15 } \\ & 72215 \text { LB15 } \\ & \text { 72225LB15 } \\ & \text { 72235LB15 } \\ & 72245 \text { LB15 } \end{aligned}$ |  | $\begin{aligned} & \text { 72205LB20 } \\ & \text { 72215LB20 } \\ & \text { 72225LB20 } \\ & \text { 72235LB20 } \\ & \text { 72245LB20 } \end{aligned}$ |  | 72205LB2572215LB2572225LB2572235LB2572245LB25 |  | 72205LB3572215LB3572225LB3572235LB3572245LB35 |  | 72205LB5072215LB5072225LB5072235LB5072245LB50 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Clock Cycle Frequency | - | 66.7 | - | 50 | - | 40 | - | 28.6 | - | 20 | MHz |
| tA | Data Access Time | 2 | 10 | 2 | 12 | 3 | 15 | 3 | 20 | 3 | 25 | ns |
| tCLK | Clock Cycle Time | 15 | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| tCLKH | Clock High Time | 6.5 | - | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| tCLKL | Clock Low Time | 6.5 | - | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| tos | Data Set-up Time | 4 | - | 5 | - | 6 | - | 7 | - | 10 | - | ns |
| tDH | Data Hold Time | 1 | - | 1 | - | 1 | - | 2 | - | 2 | - | ns |
| tens | Enable Set-up Time | 4 | - | 5 | - | 6 | - | 7 | - | 10 | - | ns |
| tenh | Enable Hold Time | 1 | - | 1 | - | 1 | - | 2 | - | 2 | - | ns |
| tRS | Reset Pulse Width ${ }^{(1)}$ | 15 | - | 20 | - | 25 | - | 35 | - | 50 | - | ns |
| trss | Reset Set-up Time | 10* | - | 12 | - | 15 | - | 20 | - | 30 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 12 | - | 15 | - | 20 | - | 30 | - | ns |
| tRSF | Reset to Flag and Output Time | - | 35 | - | 35 | - | 40 | - | 45 | - | 50 | ns |
| toLz | Output Enable to Output in Low Z ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| toe | Output Enable to Output Valid | \% | 8 | - | 9 | - | 12 | - | 15 | - | 20 | ns |
| tohz | Output Enable to Output in High ${ }^{(2)}$ | 1 | 8 | 1 | 9 | 1 | 12 | 1 | 15 | 1 | 20 | ns |
| twFF | Write Clock to Full Flag | \% \% | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tref | Read Clock to Empty Flag | $\stackrel{\text {, }}{\sim}$ | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| tPAF | Clock to Programmable Almost-Full Flag |  | 28 | - | 30 | - | 35 | - | 40 | - | 40 | ns |
| tpat | Clock to Programmable Almost-Empty Flag | $\stackrel{\square}{*}$ | 28 | - | 30 | - | 35 | - | 40 | - | 40 | ns |
| thF | Clock to Half-Full Flag | - | 28 | - | 30 | - | 35 | - | 40 | - | 40 | ns |
| txo | Clock to Expansion Out | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | ns |
| txI | Expansion In Pulse Width | 6.5 | - | 8 | - | 10 | - | 14 | - | 20 | - | ns |
| txIS | Expansion In Set-Up Time | 5 | - | 8 | - | 10 | - | 15 | - | 20 | - | ns |
| tskew1 | Skew time between Read Clock \& Write Clock for Full Flag | 10 | - | 14 | - | 16 | - | 18 | - | 20 | - | ns |
| tskew2 | Skew time between Read Clock \& Write Clock for Empty Flag | 10 | - | 14 | - | 16 | - | 18 | - | 20 | - | ns |

## NOTES:

1. Puise widths less than minimum values are not allowed.
2. Values guaranteed by design, not currently tested.

## AC TEST CONDITIONS

| Input Pulse Levels |
| :--- |
| Input Rise/Fall Times |
| Input Timing Reference Levels |
| Output Reference Levels |
| Output Load |

GND to 3.0 V
3ns
1.5 V
1.5 V

See Figure 1


Figure 1. Output Load

* Includes jig and scope capacitances.


## SIGNAL DESCRIPTIONS:

## INPUTS:

## DATA IN (D0 - D17)

Data inputs for 18 -bit wide data.

## CONTROLS:

## RESET ( $\overline{\mathrm{RS}}$ )

Reset is accomplished whenever the Reset ( $\overline{\mathrm{RS}}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The Full Flag ( $\overline{\mathrm{FF}}$ ), Half-Full Flag ( HF ), and Programmable Almost-Full Flag ( $\overline{\text { PAF }}$ ) will be reset to high after trsF. The Empty Flag (EF) and Programmable Almost-Empty Flag ( $\overline{\text { PAE }}$ ) will be reset to low after thsF.

## WRITE CLOCK (WCLK)

A write cycle is initiated on the low-to-high transition of the write clock (WCLK). Data set-up and hold times must be met with respect to the low-to-high transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

## WRITE ENABLE ( $\overline{\text { WEN }}$ )

When Write Enable (WEN) is low, data can be loaded into the input register and RAM array on the low-to-high transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

When Write Enable ( $\overline{\mathrm{WEN}}$ ) is high, the input register holds the previous data and no new data is loaded into the FIFO.

To prevent data overflow, the Full Flag (源) will go low, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go high after twFF allowing a write to begin. Write Enable ( $\overline{\mathrm{WEN}}$ ) is ignored when the FIFO is full.

## READ CLOCK (RCLK)

Data can be read on the outputs on the low-to-high transition of the read clock (RCLK), when Output Enable ( $\overline{\mathrm{OE}}$ ) is set low.

The write and read clocks can be asynchronous or coincident.

## READ ENABLE ( $\overline{\operatorname{REN}})$

When Read Enable ( $\overline{\operatorname{REN}}$ ) is low, data is loaded into the RAM array to the output register on the low-to-high transition of the read clock (RCLK).

When Read Enable ( $\overline{\operatorname{REN}}$ ) is high, the output register holds the previous data and no new data is loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go low, inhibiting further read operations. Once a write is performed, the Empty Flag (EF) will go high after tref and a read can begin. Read Enable ( $\overline{\operatorname{REN}}$ ) is ignored when the FIFO is empty.

## OUTPUT ENABLE ( $\overline{O E})$

When Output Enable ( $\overline{\mathrm{OE}}$ ) is enabled (low), the parallel output buffers receive data from the output register. When Output Enable ( $\overline{\mathrm{OE}}$ ) is disabled (high), the Q output data bus is in a high impedance state.

## LOAD (드)

The IDT72205LB/72215LB/72225LB/72235LB/72245LB devices contain two 12-bit offset registers with data on the inputs, or read on the outputs. When the Load ( $\overline{\mathrm{LD}})$ pin is set low and WEN is set low, data on the inputs D0-D11 is written into the Empty offset register on the first low-to-high transition of the write clock (WCLK). When the Load (드) pin and Write Enable (WEN) are held low then data is written into the Full offset register on the second low-to-high transition of the write clock (WCLK). The third transition of the write clock (WCLK) again writes to the Empty offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Load ( $\overline{\mathrm{LD}}$ ) pin high, the FIFO is returned to normal read/write operation. When the Load ( $\overline{\mathrm{LD}}$ ) pin is set low, and Write Enable (WEN) is low, the next offset register in sequence is written.

When the Load pin is low and Write Enable is high, the offset register counter increments without writing into the offset registers.

The contents of the offset registers can be read on the output lines when the Load ( $\overline{\mathrm{LD}}$ ) pin is set low and REN is set low. Data can be read on the low-to-hightransition of the read clock (RCLK) when REN is enabled (low).

A read and a write should notbe performed simultaneously to the offset registers.

| LD | WEN | WCLK $^{(1)}$ | SELECTION |
| :--- | :--- | :--- | :--- |
| 0 | 0 | WRITING TO OFFSET REGISTERS: <br> EMPTY OFFSET <br> FULL OFFSET |  |
| 0 | 1 | INCREMENTING OFFSET REGISTER <br> COUNTER BUTNOT WRITING: <br> EMPTY OFFSET <br> FULL OFFSET |  |
| 1 | 0 |  | WRITE INTO FIFO |
| NO OPERATION |  |  |  |

## NOTE:

2766 drw 05

1. The same selection sequence applies to reading from the registers. $\overline{R E N}$ is enabled and read is performed on the low-to-high transition of RCLK.

Figure 2. Write Offset Register

## FIRST LOAD ( $\overline{\mathrm{FL}})$

First Load ( $\overline{\mathrm{FL}}$ ) is grounded to indicate operation in the Single Device or Width Expansion mode. In the Depth Expansion configuration, First Load ( $\overline{\mathrm{FL}}$ ) is grounded to indicate it is the first device loaded and is set to high for all other devices in the daisy chain. (See Operating Configurations for further details.)

## WRITE EXPANSION INPUT ( $\overline{\mathrm{WXI})}$

This is a dual purpose pin. Write Expansion $\ln (\overline{\mathrm{WXI}})$ is grounded to indicate operation in the Single Device or Width Expansion mode. Write Expansion $\ln (\bar{W} X I)$ is connected to Write Expansion Out ( $\overline{\mathrm{WXO}}$ ) of the previous device in the Depth Expansion or Daisy Chain mode.

## READ EXPANSION INPUT ( $\overline{\mathrm{RXI}}$ )

This is a dual purpose pin. Read Expansion $\ln (\overline{\mathrm{RXI}})$ is grounded to indicate operation in the Single Device or Width Expansion mode. Read Expansion in ( $\overline{\mathrm{RXI}})$ is connected to Read Expansion Out ( $\overline{\mathrm{RXO}}$ ) of the previous device in the Depth Expansion or Daisy Chain mode.

## OUTPUTS:

## FULL FLAG (FF)

The Full Flag ( $\overline{\mathrm{FF}})$ will go low, inhibiting further write operation, indicating that the device is full. If no reads are performed after Reset ( $\overline{\mathrm{RS}}$ ), the Full Flag ( $\overline{\mathrm{FF}}$ ) will go low after 256 writes for the IDT72205LB, 512 writes for the IDT72215LB, 1024 writes for the IDT72225LB, 2048 writes for the IDT72235LB and 4096 writes for the IDT72245LB.

The Full Flag ( $\overline{\mathrm{FF}}$ ) is updated on the low-to-high transition of the write clock (WCLK).

## EMPTY FLAG ( $\overline{E F}$ )

The Empty Flag ( $\overline{E F}$ ) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag $(\overline{\mathrm{EF}})$ is updated on the low-to-high transition the read clock (RCLK).


NOTE:
2766 drw 06

1. Any bits of the offset register not being programmed should be set to zero.

Flgure 3. Offset Register Location and Default Values

## TABLE I — STATUS FLAGS

| Number of Words In FIFO |  |  |  |  | F | $\overline{\text { PAF }}$ | HF | PAE | EF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 72205 | 72215 | 72225 | 72235 | 72245 |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | H | H | H | $L$ | L |
| 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | 1 to $\mathrm{n}^{(1)}$ | H | H | H | L | H |
| $(n+1)$ to 128 | $(\mathrm{n}+1)$ to 256 | $(\mathrm{n}+1)$ to 512 | $(\mathrm{n}+1)$ to 1024 | $(\mathrm{n}+1)$ to 2048 | H | H | H | H | H |
| 129 to (256-(m+1)) | 257 to (512-(m+1)) | 513 to (1024-(m+1)) | 1025 to (2048-(m+1)) | 2049 to (4096-(m+1)) | H | H | L | H | H |
| $(256-m)^{(2)}$ to 255 | $(512-m)^{(2)}$ to 511 | $(1024-m)^{(2)}$ to 1023 | $(2048-m)^{(2)}$ to 2047 | $(4096-\mathrm{m})^{(2)}$ to 4095 | H | L | L | H | H |
| 256 | 512 | 1024 | 2048 | 4096 | L' | L | L | H | H |

NOTES:

1. $n=$ Empty Offset (Default Values: $72205 n=31,72215 n=63,72225 / 72235 / 72245 n=127$ )
2. $m=$ Full Offset (Default Values: $72205 n=31,72215 n=63,72225 / 72235 / 72245 n=127$ )

## PROGRAMMABLE ALMOST-FULL FLAG ( $\overline{\mathrm{PAF}})$

The Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}}$ ) will go low when FIFO reaches the Almost-Full condition. If no reads are performed after Reset ( $\overline{\mathrm{RS}}$ ), the Programmable Almost Full Flag $(\overline{\mathrm{PA}})$ will go low after ( $256-\mathrm{m}$ ) writes for the IDT72205LB, ( $512-\mathrm{m}$ ) writes for the IDT72215LB, (1024-m) writes for the IDT72225LB, (2048-m) writes for the IDT72235LB and (4096-m) writes for the IDT72245LB. The offset " m " is defined in the FULL offset register.

If there is no Full offset specified, the Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}})$ will be low when the device is 31 away from completely full for $72205 \mathrm{LB}, 63$ away from completely full for 72215 LB , and 127 away from completely full for $72225 \mathrm{LB} /$ 72235LB/72245LB.

The Programmable Almost-Full Flag ( $\overline{\mathrm{PAF}}$ ) is asserted low on the low-to-high transition of the write clock (WCLK). $\overline{\text { PAF }}$ is reset to high on the low-to-high transition of the read clock (RCLK). Thus' $\overline{\mathrm{PAF}}$ is asychronous.

## PROGRAMMABLE ALMOST-EMPTY FLAG ( $\overrightarrow{\text { PAE }})$

The Programmable Almost-Empty Flag (PAE) will go low when the read pointer is " $\mathrm{n}+1$ " locations less than the write pointer. The offset " $n$ " is defined in the EMPTY offset register.

If there is no Empty offset specified, the Programmable Almost Empty Flag (PAE) will be low when the device is 31 away from completely empty for $72205 \mathrm{LB}, 63$ away from completely empty for 72215 LB, and 127 away from completely empty for 72225LB/72235LB/72245LB.

The Programmable Almost-Empty Flag ( $\overline{\text { PAE }}$ ) is asserted low on the low-to-high transition of the read clock (RCLK). $\overline{\text { PAE }}$ is reset to high on the low-to-high transition of the write clock (WCLK). Thus $\overline{\text { PAF }}$ is asychronous.

## WRITE EXPANSION OUT/HALF-FULL FLAG ( $\overline{\mathrm{WXO}} / \overline{\mathrm{HF}}$ )

This is a dual-purpose output. In the Single Device and Width Expansion mode, when Write Expansion In (WXI) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the low-to-high transition of the next write cycle, the Half-Full Flag goes low
and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\mathrm{HF}}$ ) is then reset to high by the low-to-high transition of the read clock (RCLK). The $\overline{H F}$ is asychronous.

In the Depth Expansion or Daisy Chain mode, Write Expansion In $(\overline{\mathrm{WXI}})$ is connected to Write Expansion Out ( $\bar{W} X O$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device writes to the last location of memory.

## READ EXPANSION OUT ( $\overline{\mathrm{RXO}})$

In the Depth Expansion or Daisy Chain configuration, Read Expansion In ( $\overline{\mathrm{RXI}})$ is connected to Read Expansion Out ( $\overline{\mathrm{RXO}}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device reads from the last location of memory.

## DATA OUTPUTS (Q0-Q17)

Q0-Q17 are data outputs for 18 -bit wide data.


NOTES:
2766 drw 07

1. After reset, the outputs will be low if $\overline{\mathrm{OE}}=0$ and tri-state if $\overline{\mathrm{OE}}=1$.
2. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 5. Reset Timing ${ }^{(2)}$

$\overline{\text { REN }}$


2766 drw 08
NOTE:

1. tskEw1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that $\overline{F F}$ will go high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskEw, then FF may not change state until the next WCLK edge.

Figure 6. Write Cycle Timing

$\overline{W E N}$ $\qquad$

2766 drw 09

## NOTE:

1. tsKEW2 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that $\overline{E F}$ will go high during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then EF may not change state until the next RCLK edge.

Figure 7. Read Cycle Timing


NOTES:

1. When tskew $2 \geq$ minimum specification, trRL (maximum) $=$ tclk + tskew2. When tskew2 < minimum specification, tFRL (maximum) $=$ either $2 *$ tclk + tskewz or tCLK + tSKEW2. The Latency Timing applies only at the Empty Boundary ( $\overline{\mathrm{EF}}=\mathrm{LOW}$ ).
2. The first word is available the cycle after $\overline{\mathrm{EF}}$ goes high, always.

Figure 8. First Data Word Latency after Reset with Simultaneous Read and Write


Figure 9. Full Flag Tlming

## NOTE:

1. tsKEW 1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that $\overline{F F}$ will go high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewi, then $\overline{F F}$ may not change state until the next WCLK edge.


2766 drw 12
Figure 10. Empty Flag Timing

## NOTE:

1. When tSKEW2 $\geq$ minimum specification, $\mathbf{t F R L}$ (maximum) $=$ tcLK + tskewz. When tskew $2<$ minimum specification, tFRL (maximum) $=$ either 2 * tcLK + tskewz. or tcLK + tskewz. The Latency Timing apply only at the Empty Boundary ( $\overline{\mathrm{EF}}=\mathrm{LOW}$ ).


Figure 11. Write Programmable Registers


2766 drw 14

Figure 12. Read Programmable Registers


NOTE:

1. PAE is offset $=\mathrm{n}$. Number of data words written into FIFO already $=\mathrm{n}$.

Figure 13. Programmable Almost Empty Flag Timing


NOTES:

1. PAF offset $=\mathrm{m}$. Number of data words written into FIFO already $=256-\mathrm{m}+1$ for the IDT72205B, $512-\mathrm{m}+1$ for the IDT72215B, $1024-\mathrm{m}+\mathbf{1}$ for the IDT72225B, $2048-m+1$ for the IDT72235B and $4096-m+1$ for the IDT72245B.
2. 256 - m words in IDT72205B,512-mwords in IDT72215B, 1024 - m words in IDT72225B, 2048 - m words in IDT72235B and 4096 - m words in IDT72245B.
3. $256-m+1$ words in IDT72205B, $512-m+1$ words in IDT72215B, $1024-m+1$ words in IDT72225B, $2048-m+1$ words in IDT72235B and $4096-m$ +1 words in IDT72245B.

Figure 14. Programmable Almost-Full Flag Timing


Figure 15. Half-Full Flag Timing


NOTE:

1. Write to Last Physical Location.

Figure 16. Write Expansion Out Timing


Figure 17. Read Expansion Out Timing


Figure 18. Write Expansion In Timing


Figure 19. Read Expansion In Timing

## OPERATING CONFIGURATIONS

## SINGLE DEVICE CONFIGURATION

A single IDT72205LB/72215LB/72225LB/72235LB/ 72245LB may be used when the application requirements are for256/512/1024/2048/4096words or less. The IDT72205LB/ $72215 \mathrm{LB} / 72225 \mathrm{LB} / 72235 \mathrm{LB} / 72245 \mathrm{LB}$ are in a single Device


2766 drw 22

Figure 20. Block Diagram of Single $256 \times 18 / 512 \times 18 / 1024 \times 18 / 2048 \times 18 / 4096 \times 18$ Synchronous FIFO

## WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the Empty Flag and Full Flag. Because of variations in skew between RCLK and WCLK, it is possible for flag assertion and deassertion to vary by one cycle between FIFOs. To avoid
problems the user must create composite flags by ANDing the Empty Flags of every FIFO, and separately ANDing all Full Flags. Figure 21 demonstrates a 36 -word width by using two IDT72205B/72215B/72225B/72235B/72245Bs. Any word width can be attained by adding additional IDT72205B/72215B/ 72225B/72235B/72245Bs. Please see the application note AN-83 "Width Expansion of SyncFIFO (Clocked FIFOs).


2766 drw 23
NOTE:

1. Do not connect any output control signals directly together.

Figure 21. Block Diagram of $256 \times 36 / 512 \times 36 / 1024 \times 36 / 2048 \times 36 / 4096 \times 36$ Synchronous FIFO Memory Used in a Width Expansion Configuration

## DEPTH EXPANSION CONFIGURATION

(WITH PROGRAMMABLE FLAGS)
The IDT72205LB/72215LB/72225LB/72235LB/72245LB can easily be adapted to applications requiring more than 256/ 512/1024/2048/4096 words of buffering. Figure 22 shows Depth Expansionusing three IDT72205LB/72215LB/72225LB/ 72235LB/72245LBs. Maximum depth is limited only by signal loading. Follow these steps:

1. The first device must be designated by grounding the First Load (FL) control input.
2. All other devices must have $\overline{\text { FL in the high state. }}$
3. The Write Expansion Out ( $\overline{\mathrm{WXO}}$ ) pin of each device must be tied to the Write Expansion In (WXI) pin of the next device. See Figure 24.
4. The Read Expansion Out ( $\overline{\mathrm{RXO}})$ pin of each device must be tied to the Read Expansion In ( $\overline{\mathrm{RXI}})$ pin of the next device. See Figure 24.
5. All Load ( $\overline{\mathrm{LD}})$ pins are tied together.
6. The Half-Full Flag $(\overline{\mathrm{FF}})$ is not available in the Depth Expansion Configuration.
7. $\overline{E F}, \overline{F F}, \overline{P A E}$, and $\overline{\text { PAF }}$ are created with composite flags by ORing together every respective flags for monitoring. The composite $\overline{\text { PAE }}$ and $\overline{\text { PAF }}$ flags are not precise.


2766 drw 24

Figure 22. Block Diagram of $768 \times 18 / 1536 \times 18 / 3072 \times 18 / 6144 \times 18 / 12288 \times 18$ Synchronous FIFO Memory With Programmable Flags used in Depth Expansion Configuration


Integrated Device Technology, Inc.

## FEATURES:

- First-In/First-Out dual-port memory
- $64 \times 4$ organization (IDT72401/03)
- $64 \times 5$ organization (IDT72402/04)
- IDT72401/02 pin and functionally compatible with MMI67401/02
- RAM-based FIFO with low fall-through time
- Low power consumption
- Active: 175 mW (typ.)
- Maximum shift rate -45 MHz
- High data output drive capability
- Asynchronous and simultaneous read and write
- Fully expandable by bit width
- Fully expandable by word depth
- IDT72403/04 have Output Enable pin to enable output data
- High-speed data communications applications
- High-performance CEMOSTm technology
- Available in CERDIP, plastic DIP and SOIC
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing\# 5962-86846 and 5962-89523 is listed on this function.


## DESCRIPTION:

The IDT72401 and IDT72403 are asynchronous highperformance First-In/First-Out memories organized 64 words by 4 bits. The IDT72402 and IDT72404 are asynchronous high-performance First-In/First-Out memories organized as 64 words by 5 bits. The IDT72403 and IDT72404 also have an

Output Enable ( $\overline{\mathrm{OE}})$ pin. The FIFOs accept 4-bit or 5 -bit data at the data input (Do-D3,4). The stored data stack up on a first-in/first-out basis.

A Shift Out (SO) signal causes the data at the next to last word to be shifted to the output while all other data shifts down one location in the stack. The Input Ready (IR) signal acts like a flag to indicate when the input is ready for new data (IR = HIGH) or to signal when the FIFO isfull (IR=LOW). The Input Ready signal can also be used to cascade multiple devices together. The Output Ready (OR) signal is a flag to indicate that the output remains valid data ( $\mathrm{OR}=\mathrm{HIGH}$ ) or to indicate that the FIFO is empty (OR = LOW). The Output Ready can also be used to cascade multiple devices together.

Width expansion is accomplished by logically ANDing the input Ready (IR) and Output Ready (OR) signals to form composite signals.

Depth expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device. The Input Ready pin of the receiving device is connected to the Shift Out pin of the sending device and the Output Ready pin of the sending device is connected to the Shift In pin of the receiving device.

Reading and writing operations are completely asynchronous allowing the FIFO to be used as a buffer between two digital machines of widely varying operating frequencies. The 45 MHz speed makes these FIFOs ideal for high-speed communication and controller applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS


2. Pin 1: NC - No Connection IDT72402, $\overline{\mathrm{OE}}$ - IDT72404

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating Temp. | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage Temp. | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

2747 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Mil. Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| Vcc | Com'l. Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{I H}$ | Input High Voltage | 2.0 | - | - | V |
| $\mathrm{V}_{\text {IL }}{ }^{(1)}$ | Input High Voltage | - | - | 0.8 | V |

## NOTE:

2747 tbl 03

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 5 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 7 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VIC}^{(1)}$ | Input Clamp Voltage |  |  | - | - | - |
| VIL | Low-Level Input Current | $\mathrm{Vcc}=$ Max., GND $\leq \mathrm{VI} \leq$ |  | -10 | - | $\mu \mathrm{A}$ |
| VIH | High-Level Input Current | $\mathrm{Vcc}=$ Max., GND $\leq$ VI $\leq$ |  | - | 10 | $\mu \mathrm{A}$ |
| VOL | Low-Level Output Current | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=8 \mathrm{~mA}$ |  | - | 0.4 | V |
| VOH | High-Level Output Current | $\mathrm{Vcc}=$ Min., $\mathrm{IOH}=-4 \mathrm{~mA}$ |  | 2.4 | - | V |
| los ${ }^{(2)}$ | Output Short-Circuit Current | $\mathrm{Vcc}=$ Max., $\mathrm{Vo}=\mathrm{GND}$ |  | -20 | -90 | mA |
| IHZ | Off-State Output Current | $\mathrm{Vcc}=\mathrm{Max} ., \mathrm{Vo}=2.4 \mathrm{~V}$ |  | - | 20 | $\mu \mathrm{A}$ |
| lLZ | (IDT72403 and IDT72404) | $\mathrm{VcC}=\mathrm{Max} ., \mathrm{Vo}=0.4 \mathrm{~V}$ |  | -20 | - | $\mu \mathrm{A}$ |
| Icc ${ }^{(3,4)}$ | Supply Current | $\mathrm{Vcc}=$ Max., $\mathrm{f}=10 \mathrm{MHz}$ | Com'I. Military | — | $\begin{aligned} & 35 \\ & 45 \\ & \hline \end{aligned}$ | mA |

## NOTES:

1. FIFO is able to withstand $\mathrm{a}-1.5 \mathrm{~V}$ undershoot for less than 10 ns .
2. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Guaranteed but not tested.
3. Icc measurements are made with outputs open. $\overline{\mathrm{OE}}$ is HIGH for IDT72403/72404.
4. For frequencies greater than $10 M H Z$, $\operatorname{lcc}=35 \mathrm{~mA}+(1.5 \mathrm{~mA} \times[f-10 \mathrm{MHz}])$ commercial, and $\operatorname{lcc}=45 \mathrm{~mA}+(1.5 \mathrm{~mA} \times[f-10 \mathrm{MHz}]) \mathrm{military}$.

## OPERATING CONDITIONS

(Commercial: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameters | Figure | Commerclal <br> IDT72401L45 <br> IDT72402L45 <br> IDT72403L45 <br> IDT72404L45 |  | Military and Commercial |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | IDT72401L35 IDT72402L35 IDT72403L35 IDT72404L35 |  | IDT72401L25 IDT72402L25 IDT72403L25 IDT72404L25 |  | IDT72401L15 IDT72402L15 IDT72403L15 IDT72404L15 |  | IDT72401L10 <br> IDT72402L10 <br> IDT72403L10 <br> IDT72404L10 |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tsil ${ }^{(1)}$ | Shift in HIGH Time | 2 | 9 | - | 9 | - | 11 | - | 11 | - | 11 | - | ns |
| tsil | Shift in LOW TIme | 2 | 11 | - | 17 | - | 24 | - | 25 | - | 30 | - | ns |
| tios | Input Data Set-up | 2 | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tion | Input Data Hold Time | 2 | 13 | - | 15 | - | 20 | - | 30 | - | 40 | - | ns |
| tson ${ }^{(1)}$ | Shift Out HIGH Time | 5 | 9 | - | 9 | - | 11 | - | 11 | - | 11 | - | ns |
| tsol | Shift Out LOW Time | 5 | 11 | - | 17 | - | 24 | - | 25 | - | 25 | - | ns |
| tmaw | Master Reset Pulse | 8 | 20 | - | 25 | - | 25 | - | 25 | - | 30 | - | ns |
| tmRs | Master Reset Pulse to SI | 8 | 10 | - | 10 | - | 10 | - | 25 | - | 35 | - | ns |
| tsir | Data Set-up to IR | 4 | 3 | - | 3 | - | 5 | - | 5 | - | 5 | - | ns |
| tHIR | Data Hold from IR | 4 | 13 | - | 15 | - | 20 | - | 30 | - | 30 | - | ns |
| tsor ${ }^{(4)}$ | Data Set-up to OR HIGH | 7 | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameters | Flgure | Commercial <br> IDT72401L45 <br> IDT72402L45 <br> IDT72403L45 <br> IDT72404L45 |  | Military and Commercial |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | IDT72401L35 IDT72402L35 IDT72403L35 IDT72404L35 |  | $\begin{aligned} & \text { IDT72401L25 } \\ & \text { IDT72402L25 } \\ & \text { IDT72403L25 } \\ & \text { IDT72404L25 } \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \text { IDT72401L15 } \\ \text { IDT72402L15 } \\ \text { IDT72403L15 } \\ \text { IDT72404L15 } \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline \text { IDT72401L10 } \\ \text { IDT72402L10 } \\ \text { IDT72403L10 } \\ \text { IDT72404L10 } \\ \hline \end{array}$ |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tin | Shift In Rate | 2 | - | 45 | - | 35 | - | 25 | - | 15 | - | 10 | MHz |
| tris ${ }^{(1)}$ | Shift In to Input Ready LOW | 2 | - | 18 | - | 18 | - | 21 | - | 35 | - | 40 | ns |
| tiri ${ }^{(1)}$ | Shitt In to Input Ready HIGH | 2 | - | 18 | - | 20 | - | 28 | - | 40 | - | 45 | ns |
| tout | Shift Out Rate | 5 | - | 45 | - | 35 | - | 25 | - | 15 | - | 10 | MHz |
| tort ${ }^{(1)}$ | Shift Out to Output Ready LOW | 5 | - | 18 | - | 18 | - | 19 | - | 35 | - | 40 | ns |
| tor ${ }^{(1)}$ | Shift Out to Output Ready HIGH | 5 | - | 19 | - | 20 | - | 34 | - | 40 | - | 55 | ns |
| tody | Output Data Hold (Previous Word) | 5 | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tods | Output Data Shift (Next Word) | 5 | - | 19 | - | 20 | - | 34 | - | 40 | - | 55 | ns |
| tPT | Data Throughput or "Fall-Through" | 4,7 | - | 30 | - | 34 | - | 40 | - | 65 | - | 65 | ns |
| tmrorl | Master Reset to OR LOW | 8 | - | 25 | - | 28 | - | 35 | - | 35 | - | 40 | ns |
| tMRIRH | Master Reset to IR HIGH | 8 | - | 25 | - | 28 | - | 35 | - | 35 | - | 40 | ns |
| tMra | Master Reset to Data Output LOW | 8 | - | 20 | - | 20 | - | 25 | - | 35 | - | 40 | ns |
| tooE ${ }^{(3)}$ | Output Valid from $\overline{O E}$ LOW | 9 | - | 12 | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| thzos ${ }^{(3,4)}$ | Output HIGH-Z from ОE HIGH | 9 | - | 12 | - | 12 | - | 15 | - | 25 | - | 30 | ns |
| $\mathrm{tiPH}^{(2,4)}$ | Input Ready Pulse HIGH | 4 | 9 | - | 9 | - | 11 | - | 11 | - | 11 | - | ns |
| toPH ${ }^{(2,4)}$ | Ouput Ready Pulse HIGH | 7 | 9 | - | 9 | - | 11 | - | 11 | - | 11 | - | ns |

## NOTES:

2747 tbl 06

1. Since the FIFO is a very high-speed device, care must be excercised in the design of the hardware and timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between Vcc and GND with very short lead length is recommended.
2. This parameter applies to FIFOs communicating with each other in a cascaded mode. IDT FIFOs are guaranteed to cascade with other IDT FIFOs of like speed grades.
3. IDT72403 and IDT72404 only.
4. Guaranteed by design but not currently tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |
| 2754 tol 07 |  |

ALL INPUT PULSES:



Figure 1. AC Test Load
*Including scope and jig

## OUTPUTS:

## DATA OUTPUT (Q0-3, 4)

Data Output lines. T he IDT72401 and IDT72403 have a 4bit data output. The IDT72402 and IDT72404 have a 5 -bit data output.

## FUNCTIONAL DESCRIPTION

These $64 \times 4$ and $64 \times 5$ FIFOs are designed using a dual port RAM architecture as opposed to the traditional shift register approach. This FIFO architecture has a write pointer, a read pointer and control logic, which allow simultaneous read and write operations. The write pointer is incremented by the falling edge of the Shift $\ln (\mathrm{SI})$ control; the read pointer is incremented by the falling edge of the Shift Out (SO). The Input Ready (IR) signals when the FIFO has an available memory location; Output Ready (OR) signals when there is valid data on the output. Output Enable ( $\overline{\mathrm{OE}})$ provides the capability of three-stating the FIFO outputs.

## FIFO Reset

The FIFO must be reset upon power up using the Master Reset (MR) signal. This causes the FIFO to enter an empty state, signified by Output Ready (OR) being LOW and Input Ready (IR) being HIGH. In this state, the data outputs (Qo-3, 4) will be LOW.

## Data Input

Data is shifted in on the LOW-to-HIGH transition of Shift In (SI). This loads input data into the first word location of the FIFO and causes Input Ready to go LOW. On the HIGH-toLOW transition of Shift In, the write pointer is moved to the next word position and Input Ready (IR) goes HIGH, indicating the readiness to accept new data. If the FIFO is full, Input Ready will remain LOW until a word of data is shifted out.

## Data Output

Data is shifted out on the HIGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, Output Ready will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FIFOs output when it is empty. When the FIFO is not empty, Output Ready (OR) goes LOW on the LOW-to-HIGH transition of Shift Out. Previous data remains on the output until the HIGH-to-LOW transition of Shift Out (SO).

## Fall-Through Mode

The FIFO operates in a fall-through mode when data gets shifted into an empty FIFO. After a fall-through delay the data propagates to the output. When the data reaches the output, the Output Ready (OR) goes HIGH. Fall-through mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO, a location is available for new data. After a fall-through delay, the Input Ready goes HIGH. If Shift In is HIGH, the new data can be written to the FIFO.

## TIMING DIAGRAMS



Figure 2. Input Timing


## NOTES:

1. Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
2. Input Data is loaded into the first word.
3. Input Ready goes LOW indicating the first word is full.
4. The write pointer is incremented.
5. The FIFO is ready for the next word.
6. If the FIFO is full then the Input Ready remains LOW.

NOTE: Shift In pulses applied while Input Ready is LOW will be ignored (see Figure 4).

Figure 3. The Mechanism of Shifting Data Into the FIFO

## TIMING DIAGRAMS (Continued)



NOTES:

1. FIFO is initially full.
2. Shift Out pulse is applied.
3. Shift In is held HIGH.
4. As soon as Input Ready becomes HIGH the Input Data is loaded into the FIFO.
5. The write pointer is incremented. Shift In should not go LOW until (tPT + tIPH).

Figure 4. Data is Shifted In Whenever Shift In and Input Ready are Both HIGH


NOTES:

1. This data is loaded consecutively $\mathrm{A}, \mathrm{B}, \mathrm{C}$.
2. Data is shifted out when Shift Out makes a HIGH to LOW transition.

Figure 5. Output TIming


NOTES:

1. Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied
2. Shift Out goes HIGH causing the next step.
3. Output Ready goes LOW.
4. The read pointer is incremented.
5. Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
6. If the FIFO has only one word loaded (A DATA) then Output Ready stays LOW and the A DATA remains unchanged at the outputs.
7. Shift Out pulses applied when Output Ready is LOW will be ignored.

Figure 6. The Mechanism of Shifting Data Out of the FIFO

TIMING DIAGRAMS (Continued)
TIMING DIAGRAMS (Continued)


NOTE:

1. FIFO initially empty.

Figure 7. tPT and toph Specification


NOTE:

1. Worst case, FIFO initially full.

Figure 8. Master Reset Timing


NOTE:

1. High-Z transitions are referenced to the steady-state $\mathrm{VoH}-500 \mathrm{mV}$ and $\mathrm{Vol}+500 \mathrm{mV}$ levels on the output. thzoe is tested with 5 pF load capacitance instead of 30 pF as shown in Figure 1.

Figure 9. Output Enable Timing, IDT72403 and IDT72404 Only

## APPLICATIONS



NOTE:

1. FIFOs can be easily cascaded to any desired path. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

Figure 10. $128 \times 4$ Depth Expansion


## NOTES:

1. When the memory is empty, the last word will remain on the outputs until the Master Reset is strobed or a new data word falls through to the output. However, OR will remain LOW, indicating data at the output is not valid.
2. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will appear at the output after a fall-through time. OR will go HIGH for one internal cycle (at least toRL) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
4. When the Master Reset is brought Low, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW. If SI is HIGH when the Master Reset goes HIGH , the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the Master Reset is ended, IR will go HIGH, but the data in the inputs will not enter the memory until SI goes HIGH.
5. FIFOs are expandable on depth and width. However, in forming wider words, two external gates are required to generate composite Input and Output Ready flags. This is due to the variation of delays of the FIFOs.

Figure 11. $192 \times 12$ Depth and Width Expansion

## DESCRIPTION:

The IDT72413 is a $64 \times 5$, high speed First-In/First-Out (FIFO) that loads and empties data on a first-in-first-out basis. It is expandable in bit width. All speed versions are cascadable in depth.

The FIFO has a Half-Full Flag, which signals when it has 32 or more words in memory. The Almost-Full/Empty Flag is active when there are 56 or more words in memory or when there are 8 or less words in memory.

The IDT72413 is pin and functionally compatible to the MMI67413. It operates at a shift rate of 45 MHz . This makes it ideal for use in high-speed data buffering applications. The IDT72413 can be used as a rate buffer, between two digital systems of varying data rates, in high-speed tape drivers, hard disk controllers, data communications controllers and graphics controllers.

The IDT72413 is fabricated using IDTs high-performance CEMOS process. This process maintains the speed and high output drive capability of TTL circuits in low-power CMOS.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION



RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Miiitary Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vcc | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH $^{\text {SIL }}$ | Input High Voltage | 2.0 | - | - | V |
| VIL $^{(1)}$ | Input Low Voltage | - | - | 0.8 | V |

NOTE:
2748 tbl 03

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2748 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 5 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 7 | pF |

NOTE:

1. This parameter is sampled and not $100 \%$ tested.
2. Characterized values, not currently listed.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions |  |  |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIC ${ }^{(1)}$ | Input Clamp Voltage |  |  |  |  | - | - |  |
| IIL | Low-Level Input Current | Vcc = Max., GND $\leq \mathrm{VI}^{\text {S }}$ Vcc |  |  |  | -10 | - | $\mu \mathrm{A}$ |
| IIH | High-Level Input Current | $\mathrm{Vcc}=$ Max., GND $\leq$ VI $\leq$ Vcc |  |  |  | - | 10 | $\mu \mathrm{A}$ |
| VOL | Low-Level Output Current | $\mathrm{Vcc}=$ Min. | IOL (Qo-4) | Mil. | 12 mA | - | 0.4 | V |
|  |  |  |  | Com'l. | 24 mA |  |  |  |
|  |  |  | 10L (IR, OR) ${ }^{(2)}$ |  | 8 mA |  |  |  |
|  |  |  | loL (HF, AF/E) |  | 8 mA |  |  |  |
| VOH | High-Level Output Current | $\mathrm{Vcc}=\mathrm{Min}$. | $\mathrm{IOH}(\mathrm{QO-4}$ ) |  | -4mA | 2.4 | - | V |
|  |  |  | IOH (IR, OR) |  | $-4 \mathrm{~mA}$ |  |  |  |
|  |  |  | IOH ( $\mathrm{HF}, \mathrm{AF} / \mathrm{E}$ ) |  | -4mA |  |  |  |
| $10{ }^{(3)}$ | Output Short-Circuit Current | Vcc = Max. | $\mathrm{Vo}=0 \mathrm{~V}$ |  |  | -20 | -90 | mA |
| IHZ | Off-State Output Current | $\mathrm{Vcc}=$ Max. | $\mathrm{Vo}=2.4 \mathrm{~V}$ |  |  | - | 20 | $\mu \mathrm{A}$ |
| ILZ |  | $\mathrm{Vcc}=$ Max. | $\mathrm{Vo}=0.4 \mathrm{~V}$ |  |  | -20 | - |  |
| $\mathrm{Icc}^{(4)}$ | Supply Current | $\begin{aligned} & \text { VcC }=\text { Max., } \overline{\mathrm{OE}}=\mathrm{HIGH} \\ & \text { Inputs LOW, } \mathrm{f}=25 \mathrm{MHz} \end{aligned}$ |  | Mil. |  | - | 70 | mA |
|  |  |  |  | - | 60 |  |  |  |

## NOTES:

2748 tbl 04

1. FIFO is able to withstand a-1.5V undershoot for less than 10 ns .
2. Care should be taken to minimize as much as possible the DC and capactive load on IR and OR when operating at frequencies above 25 mHz .
3. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second. Guaranteed by design, but not currently tested.
4. For frequencies greater than $25 \mathrm{MHz}, \mathrm{IcC}=60 \mathrm{~mA}+(1.5 \mathrm{~mA} \times[\mathrm{f}-25 \mathrm{MHz}])$ commercial and $\mathrm{lcc}=70 \mathrm{~mA}+(1.5 \mathrm{~mA} \times[\mathrm{f}-25 \mathrm{MHz}])$ military .

## OPERATING CONDITIONS

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameters | Figure | Military |  | Military \& Commercia! |  | Commercial |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IDT72413L45 |  | IDT72413L35 |  | IDT72413L25 |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{tSIH}^{(1)}$ | Shift in HIGH Time | 2 | 9 | - | 9 | - | 16 | - | ns |
| tsil ${ }^{(1)}$ | Shift in LOW TIme | 2 | 11 | - | 17 | - | 20 | - | ns |
| tIDS | Input Data Set-up | 2 | 0 | - | 0 | - | 0 | - | ns |
| tIDH | Input Data Hold Time | 2 | 13 | - | 15 | - | 25 | - | ns |
| tSOH ${ }^{(1)}$ | Shift Out HIGH Time | 5 | 9 | - | 9 | - | 16 | - | ns |
| tsol | Shift Out LOW Time | 5 | 11 | - | 17 | - | 20 | - | ns |
| tMRW | Master Reset Pulse | 8 | 20 | - | 30 | - | 35 | - | ns |
| tMRS ${ }^{(3)}$ | Master Reset Pulse to SI | 8 | 20 | - | 35 | - | 35 | - | ns |

## NOTE:

2748 tbl 05

1. Since the FIFO is a very high-speed device, care must be excercised in the design of the hardware and timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between VCC and GND with very short lead length is recommended.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameters | Figure |  |  | Milltary \& Commerclal |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IDT72413L45 |  | IDT72413L35 |  | IDT72413L25 |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fin | Shift In Rate | 2 | - | 45 | - | 35 | - | 25 | MHz |
| tIRL ${ }^{(1)}$ | Shift In $\uparrow$ to Input Ready LOW | 2 | - | 18 | - | 18 | - | 28 | ns |
| tIRH ${ }^{(1)}$ | Shift In $\downarrow$ to Input Ready HIGH | 2 | - | 18 | - | 20 | - | 25 | ns |
| fout | Shift Out Rate | 5 | - | 45 | - | 35 | - | 25 | MHz |
| torL ${ }^{(1)}$ | Shift Out $\downarrow$ to Output Ready LOW | 5 | - | 18 | - | 18 | - | 28 | ns |
| tort ${ }^{(1)}$ | Shift Out $\downarrow$ to Output Ready HIGH | 5 | - | 19 | - | 20 | - | 25 | ns |
| OODH ${ }^{(1)}$ | Output Data Hold Previous Word | 5 | 5 | - | 5 | - | 5 | - | ns |
| tods | Output Data Shift Next Word | 5 | - | 19 | - | 20 | - | 20 | ns |
| tPT | Data Throughput or "Fall-Through" | 4,7 | - | 25 | - | 28 | - | 40 | ns |
| tmRORL | Master Reset $\downarrow$ to Output Ready LOW | 8 | - | 25 | - | 28 | - | 30 | ns |
| tMAIRH $^{(3)}$ | Master Reset $\uparrow$ to Input Ready HIGH | 8 | - | 25 | - | 28 | - | 30 | ns |
| tMAIRL ${ }^{(2)}$ | Master Reset $\downarrow$ to Input Ready LOW | 8 | - | 25 | - | 28 | - | 30 | ns |
| tMRQ | Master Reset $\downarrow$ to Outputs LOW | 8 | - | 20 | - | 25 | - | 35 | ns |
| tmatf | Master Reset $\downarrow$ to Half-Full Flag | 8 | - | 25 | - | 28 | - | 40 | ns |
| tmpafe | Master Reset $\downarrow$ to AF/E Flag | 8 | - | 25 | - | 28 | - | 40 | ns |
| tIPH ${ }^{(3)}$ | Input Ready Pulse HIGH | 4 | 5 | - | 5 | - | 5 | - | ns |
| toph ${ }^{(3)}$ | Ouput Ready Pulse HIGH | 7 | 5 | - | 5 | - | 5 | - | ns |
| TORD ${ }^{(3)}$ | Output Ready $\uparrow$ HIGH to Valid Data | 5 | - | 5 | - | 5 | - | 7 | ns |
| taEH | Shift Out $\uparrow$ to AF/E HIGH | 9 | - | 28 | - | 28 | - | 40 | ns |
| tAEL | Shift $\ln \uparrow$ to AF/E | 9 | - | 28 | - | 28 | - | 40 | ns |
| tAFL | Shift Out $\uparrow$ to AF/E LOW | 10 | - | 28 | - | 28 | - | 40 | ns |
| taft | Shift In $\uparrow$ to AF/E HIGH | 10 | - | 28 | - | 28 | - | 40 | ns |
| thFH | Shift In $\uparrow$ to HF HIGH | 11 | - | 28 | - | 28 | - | 40 | ns |
| tHFL | Shif Out $\uparrow$ to HF LOW | 11 | - | 28 | - | 28 | - | 40 | ns |
| tPHZ ${ }^{(3)}$ | Output Disable Delay | 12 | - | 12 | - | 12 | - | 15 | ns. |
| tPLZ ${ }^{(3)}$ |  | 12 | - | 12 | - | 12 | - | 15 |  |
| tPLZ ${ }^{(3)}$ | Output Enable Delay | 12 | - | 15 | - | 15 | - | 20 | ns |
| tPHZ ${ }^{(3)}$ |  | 12 | - | 15 | - | 15 | - | 20 |  |

## NOTES:

2748 tbl 06

1. Since the FIFO is a very high-speed device, care must be taken in the design of the hardware and the timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of $0.1 \mu \mathrm{~F}$ directly between VCC and GND with very short lead length is recommended.
2. If the FIFO is full, (IR = HIGH), MR $\downarrow$ forces IR to go LOW, and MR $\uparrow$ causes IR to go HIGH.
3. Guaranteed by design but not currently tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

STANDARD TEST LOAD

or equivalent circuit
DESIGN TEST LOAD
*Including scope and jig
RESISTOR VALUES FOR STANDARD TEST LOAD

| IOL | R1 | R2 |
| :---: | :---: | :---: |
| 24 mA | $200 \Omega$ | $300 \Omega$ |
| 12 mA | $390 \Omega$ | $760 \Omega$ |
| 8 mA | $600 \Omega$ | $1200 \Omega$ |

Figure 1. Output Load

## DATA OUTPUT

Data is shifted out on the HIGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, Output Ready will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FIFOs output when it is empty. When the FIFO is not empty Output Ready (OR) goes LOW on the LOW-to-HIGH transition of Shift Out.

## FALL-THROUGH MODE

The FIFO operates in a Fall-Through Mode when data gets shifted into an empty FIFO. After the fall-through delay the data propagates to the output. When the data reaches the output, the Output Ready (OR) goes HIGH.

A Fall-Through Mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO a location is available for new data. After a fall-through delay, the Input Ready goes HIGH. If Shift In is HIGH, the new data can be written to the FIFO. The fall-through delay of a RAMbased FIFO (one clock cycle) is far less than the delay of a Shift register-based FIFO.

## SIGNAL DESCRIPTIONS:

## INPUTS:

DATA INPUT (D0-4)
Data input lines. The IDT72413 has a 5-bit data input.

## CONTROLS:

## SHIFT IN (SI)

Shift In controls the input of the data into the FIFO. When SI is HIGH , data can be written to the FIFO via the D0-4 lines. The data has to meet set-up and hold time requirements with respect to the rising edge of SI .

## SHIFT OUT (SO)

Shift Out controls the outputs data from the FIFO.

## MASTER RESET ( $\overline{\mathrm{MR}}$ )

Master Reset clears the FIFO of any data stored within. Upon power up, the FIFO should be cleared with a Master Reset. Master Reset is active LOW.

## HALF-FULL FLAG (HF)

Half-Full Flag signals when the FIFO has 32 or more words in it.

## INPUT READY(IR)

When Input Ready is HIGH, the FIFO is ready for new input data to be written to it. When IR is LOW, the FIFO is unavailable for new input data, Input Ready is also used to cascade many FIFOs together, as shown in Figure 13 in the Applications section.

## OUTPUT READY (OR)

When Output Ready is HIGH, the output (Q0-4) contains valid data. When OR is LOW, the FIFO is unavailable for new output data. Output Ready is also used to cascade many FIFOs together, as shown in Figure 13 in the Applications section.

## OUTPUT ENABLE ( $\overline{\mathrm{OE}}$ )

Output Enable is used to enable the FIFO outputs onto a bus. Output Enable is active LOW.

## ALMOST-FULL/EMPTY FLAG (AFE)

Almost-Full/Empty Flag signals when the FIFO is $7 / 8$ full ( 56 or more words) or $1 / 8$ from empty ( 8 or less words).

## OUTPUTS: <br> DATA OUTPUT (Q0-4)

Data output lines, three-state. The IDT72413 has a 5-bit output.

## TIMING DIAGRAMS



Figure 2. Input Timing

## TIMING DIAGRAMS (Continued)



## NOTES:

1. Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
2. Input Data is loaded into the FIFO.
3. Input Ready goes LOW indicating the FIFO is unavailable for new data.
4. The write pointer is incremented.
5. The FIFO is ready for the next word.
6. If the FIFO is full, then the Input Ready remains LOW.
7. Shift In pulses applied while Input Ready is LOW will be ignored (see Figure 4).

Figure 3. The Machanism of Shifting Data Into the FIFO


метоал

## NOTES:

1. FIFO is initially full.
2. Shift Out pulse is applied.
3. Shift In is held HIGH.
4. As soon as Input Ready becomes HIGH the Input Data is loaded into the FIFO.
5. The write pointer is incremented. Shift In should not go LOW until (tPT + tIPH).

Figure 4. Data is Shifted In Whenever Shift In and Input Ready are Both HIGH

## TIMING DIAGRAMS (Continued)



## NOTES:

1. This data is loaded consecutively $A, B, C$.
2. Output data changes on the falling edge of SO after a valid Shift Out sequence, i.e., OR and SO are both high together.

Figure 5. Output Tlming


## NOTES:

1. Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
2. Shift Out goes HIGH causing the next step.
3. Output Ready goes LOW.
4. Read pointer is incremented.
5. Output Ready goes HIGH indicating that new data (B) will be available at the FIFO outputs after toRD ns.
6. If the FIFO has only one word loaded (A DATA) , Output Ready stays LOW and the A-DATA remains unchanged at the outputs.
7. Shift Out pulses applied when Output Ready is LOW will be ignored.

Figure 6. The Mechanism of Shifting Data Out of the FIFO

## TIMING DIAGRAMS (Continued)



NOTE:

1. FIFO initailly empty.

Figure 7. tPT and toph Specification


NOTE:

1. FIFO is partially full.

Figure 8. Master Reset TIming

## TIMING DIAGRAMS (Continued)



1. FlFO contains 9 words (one more than Almost-Empty).

Figure 9. taeh and tael Specifications


1. FIFO contains 55 words (one short of Almost-Full).

Figure 10. taFH and tafl Specifications


Figure 11. thFL and thFH Specifications


NOTES:
2748 drw 14

1. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control
2. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Figure 12. Enable and Disable

## APPLICATIONS



## NOTE:

1. FIFOs are expandable in width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This requirement is due to the different fall-through times of the FIFOs.

Figure 13. $\mathbf{6 4 \times 1 5} \mathbf{~ F I F O}$ with IDT72413


2748 drw 16

## NOTE:

1. Cascading the FIFOs in word width is done by ANDing the IR and OR as shown in Figure 13.

Figure 14. Application for IDT72413 for Two Asynchronous Systems


NOTE:

1. FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

Figure 15. $128 \times 5$ Depth Expansion

IDT7251
IDT7252
IDT72510
IDT72520

## FEATURES:

- Two side-by-side FIFO memory arrays for bidirectional data transfers
- $512 \times 18$ - Bit $-1024 \times 9$ - Bit (IDT7251, IDT72510)
- $1024 \times 18$ - Bit $-2048 \times 9$ - Bit (IDT7252, IDT72520)
- 18 bit data bus on Port A side and 9 bit data bus on Port $B$ side
- Can be configured for 18-to-9-bit, 36-to-9-bit, or 36-to-18bit communication
- Fast 35 ns access time
- Fully programmable standard microprocessor interface
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Two programmable flags, Almost-Empty and Almost-Full for each FIFO
- Programmable flag offset can be set to any depth in the FIFO
- Any of the eight internal flags can be assigned to four external flag pins
- Flexible reread/rewrite capabilities.
- On-chip parity checking and generation
- Standard DMA control pins for data exchange with peripherals
- IDT7251 and IDT7252 available in 48-pin plastic or ceramic DIP
- IDT72510 and IDT72520 available in 52-pin PLCC packages (includes LDRER, LDREW, RESET, and one extra GND pin)
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7251, IDT72510, IDT7252, and IDT72520 are highly integrated first-in, first-out memories that enhance processor-to-processor and processor-to-peripheral communications. IDT BiFIFOs integrate two side-by-side memory arrays for data transfers in two directions.

The BiFIFOs have two ports, A and B , that both have standard microprocessor interfaces. All BiFIFO operations are controlled from the 18 -bit wide Port A. The BiFIFOs incorporate bus matching logic to convert the 18-bit wide memory data paths to the 9-bit wide Port B data bus. The BiFIFOs have a bypass path that allows the device connected to Port $A$ to pass messages directly to the Port B device.

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The IDT BiFIFOs have programmable flags. Each FIFO memory array has four internal flags, Empty, Almost-Empty, Almost-Full and Full, for a total of eight internal flags. The Almost-Empty and Almost-Full flag offsets can be set to any depth through the Configuration Registers. These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through one Configuration Register.

Port B has parity, reread/rewrite and DMA functions. Parity generation and checking can be done by the BiFIFO on data passing through Port B. The Reread and Rewrite controls will read or write Port B data blocks multiple times. The BiFIFOs have three pins, REQ, ACK and CLK, to control DMA transfers from Port B devices.

SIMPLIFIED BLOCK DIAGRAM


## PIN CONFIGURATIONS



## PIN DESCRIPTIONS

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| DAO-DA15 | Data A | 1/0 | Data inputs and outputs for 16 bits of the 18 -bit Port A bus. |
| Da1g Dai7 | Parity A | $1 / 0$ | DA16 is the parity bit for DAO-DA7. DA17 is the parity bit for DA8-DA15. Da16 and DA17can be used as two extra data bits if the parity generate function is disabled. |
| $\overline{\mathrm{CSA}}$ | Chip Select A | 1 | Port A is accessed when Chip Select A is LOW. |
| $\overline{\mathrm{DSA}}$ | Data Strobe A | 1 | Data is written into Port A on the rising edge of Data Strobe when Chip Select is LOW. Data is read out of Port A on the falling edge of Data Strobe when Chip Select is LOW. |
| R $\bar{W}_{\text {A }}$ | Read/Write A | 1 | This pin controls the read or write direction of Port A. When $\overline{C S} A$ is LOW and R $\bar{W} A$ is HIGH, data is read from Port A on the falling edge of $\overline{\mathrm{DS}} \mathrm{A}$. When $\overline{\mathrm{CS}} \mathrm{A}$ is LOW and $\mathrm{RW} A$ is LOW, data is written into Port A on the rising edge of $\overline{\mathrm{DS}} \mathrm{A}$. |
| Ao, A1 | Addresses | 1 | When Chip Select A is asserted, $\mathrm{A}_{0}, \mathrm{~A}_{1}$, and Read/Write A are used to select one of six internal resources. |
| Deo-Da7 | Data B | $1 / 0$ | Data inputs \& outputs for 8 bits of the 9 -bit Port $B$ bus. |
| D88 | Parity B | $1 / 0$ | D88 is the parity bit for D80-D87. D8s can be used as a data bit if the parity generate function is disabled. |
| $\left.\overline{\mathrm{R}} \overline{\mathrm{DS}}_{\mathrm{B}}\right)$ | Read B | I or 0 | If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface $\overline{\mathrm{P}}$ ) or as part of a Motorola-style interface ( $\overline{\mathrm{DSB}}$ ). As an Intel-style interface, data is read from Port B on a falling edge of $\overline{\mathrm{RB}}$. As a Motorola-style interface, data is read on the falling edge of $\overline{\mathrm{DS}}$ or written on the rising edge of $\overline{D S B}$ through Port B. The Default is Intel-style processor mode ( $\overline{\mathrm{RB}}$ as an input). |
| $\bar{W} \mathrm{~B}(\mathrm{R} \bar{W} \mathrm{~B})$ | Write B | I or 0 | If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface (WB) or as part of a Motorola-style interface ( $\mathrm{R} \overline{\mathrm{N} B}$ ). As an Intel-style interface, data is writtento Port B on a rising edge of $\bar{W} B$. As a Motorola-style interface, data is read ( $\mathrm{R} \overline{W_{B}}=\mathrm{HIGH}$ ) or written $\left(\mathrm{R} \bar{N}_{B}=\right.$ LOW) to Port B in conjunction with a Data Strobe B falling or rising edge. The Default is Intel-style processor mode ( $\overline{\mathrm{W}} \mathrm{B}$ as an input). |
| $\overline{\mathrm{RER}}$ | Reread | 1 | Loads A $\rightarrow$ B FIFO Read Pointer with the value of the Reread Pointer when LOW. |
| REW | Rewrite | 1 | Loads B $\rightarrow$ A FIFO Write Pointer with the value of the Rewrite Pointer when LOW. |
| LDRER | Load Reread | 1 | Loads the Reread Pointer with the value of the $A \rightarrow B$ FIFO Read Pointer when HIGH. This signal is a pin on the IDT72510/520; it is accessible through the Command Register on all four parts. |
| LDREW | Load Rewrite | 1 | Loads the Rewrite Pointer with the value of the B-AA FIFO Write Pointer when HIGH. This signal is a pin on the IDT72510/520; it is accessible through the Command Register on all four parts. |
| REQ | Request | 1 | When Port B is programmed in peripheral mode, asserting this pin begins a data transfer. Request can be programmed either active HIGH or active LOW. |
| ACK | Acknowledge | 0 | When Port B is programmed in peripheral mode, Acknowledge is asserted in response to a Request signal. This confirms that a data transfer may begin. Acknowledge can beprogrammed either active HIGH or active LOW. |
| CLK | Clock | 1 | This pin is used to generate timing for $A C K, \bar{F}_{B}, \bar{W}_{B}, \overline{D_{S} B}$ and $\mathrm{R} \bar{W} \mathrm{~B}$ when Port B is in the peripheral mode. |
| FLGA-FLGD | Flags | 0 | These four outputs pins can be assigned any one of the eight internal flags in the BiFIFO. Each of the two internal FIFOs $(A>B$ and $B \rightarrow A)$ has four internal flags: Empty, Almost-Empty, Almost-Full, and Full. If parity checking is enabled, the FLGA pin can also be assigned as a parity error output. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | A LOW on this pin will perform a reset of ail BiFIFO functions. Hardware reset pin is only available for IDT72510/72520. Software reset can be achieved through command register for all four devices. |
| Vcc | Power |  | There are two +5 V power pins on all four devices. |
| GND | Ground |  | There are three Ground pins at OV for the IDT7251/52. There are four ground pins for the IDT72510/520. |


NOTES:
(*) Can be programmed either active high or active low in internal configuration registers.
(t) Available as a pin on the IDT72510/520. Accessible on all parts through internal registers.
( $\mathrm{t} \dagger$ ) Can be programmed through an internal configuration register to be either an input or an output.

## FUNCTIONAL DESCRIPTION

IDT's BiFIFO family is versatile for both multiprocessor and peripheral applications. Data can be sent through both FIFO memories concurrently, thus freeing both processors from laborious direct memory access (DMA) protocols and frequent interrupts.

Two full 18 -bit wide FIFOs are integrated into the IDT BiFIFO, making simultaneous data exchange possible. Each FIFO is monitored by separate internal read and write pointers, so communication is not only bidirectional, it is also totally independent in each direction. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the BiFIFO's 9 -bit bypass path.

The BiFIFOs can be used in three different bus configurations: 18 bits to 9 bits, 36 bits to 9 bits and 36 bits to 18 bits. One BiFIFO can be used for the 18- to 9 -bit configuration, and two BiFIFOs are required for 36 - to 9 -bit or 36 - to 18 -bit configurations. Bits 11 and 12 of Configuration Register 5 determine the BiFIFO configuration (see Table 11 for Configuration Register 5 format).

The microprocessor or microcontroller connected to Port A controls all operations of the BiFIFOs. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B can be programmed to interface either with a second processor or a peripheral device. When Port B is programmed in processor interface mode, the Port B interface pins are inputs driven by the second processor. If a peripheral device is connected to the BiFIFOs, Port B is programmed to peripheral interface mode and the interface pins are outputs.

## 18- to 9-bit Configurations

A single BiFIFO can be configured to connect an 18-bit processor to another 9 -bit processor or a 9 -bit peripheral. Bits 11 and 12 of Configuration Register 5 should be set to 00 for a stand-alone configuration. Figures 1 and 2 show the BiFIFO in 18- to 9 -bit configurations for processor and peripheral interface modes respectively.

## 36- to 9-bit Configurations

Two BiFIFOs can be hooked together to create a 36 -bit to 9 -bit configuration. This means that a 36 -bit processor can talk to a 9-bit processor or a 9 -bit peripheral. Both BiFIFOs are programmed simultaneously through Port A by placing one command word on the most significant 16 data bits and one command word on the least significant 16 data bits (parity bits should be ignored).

One BiFIFO must be programmed as the master device and the other BiFIFO is the slave device. Bits 11 and 12 of Configuration Register 5 are set to 10 for the slave device and 11 for the master device. The first two 9 -bit words on Port B are read from or written to the slave device and the next two 9 -bit words go to the master device.

When both BiFIFOs are in peripheral interface mode, the Port B interface pins of the master device are outputs and this BiFIFO controls the bus. The Port B interface pins of the slave device are inputs driven by the master BiFIFO. Two BiFIFOs are connected in Figure 4 to create a 36 - to 9 -bit peripheral interface.

The two BiFIFOs shown in Figure 3 are configured to connect a 36 -bit processor to a 9 -bit processor.

## 36-BIT PROCESSOR to 18-BIT PROCESSOR CONFIGURATION



Figure 1. 36- to 18-Blt Processor Interface Configuration
NOTE:

1. Upper BiFIFO only is used in 18 - to 9 -bit configuration. Note that Cntl $A$ refers to $\overline{\mathrm{CS}} \mathrm{A}, \mathrm{A} 1, \mathrm{~A}, \mathrm{R} / \overline{\mathrm{W}} \mathrm{A}$ and $\overline{\mathrm{DS}} \mathrm{A} ; \mathrm{Cntl}^{B}$ refers to $\mathrm{R} \overline{\mathrm{W}} \mathrm{B}$ and $\overline{\mathrm{DS} B}$ or $\stackrel{\rightharpoonup}{\mathrm{R}} \mathrm{B}$ and $\overline{\mathrm{W}} \mathrm{B}$.

## 36-BIT PROCESSOR to 18-BIT PERIPHERAL CONFIGURATION



Figure 2. 36- to 18-Blt Peripheral Interface Configuration
NOTE:

1. Upper BiFIFO only is used in 18- to 9-bit configuration. Note that Cnt/ $A$ refers to $\overline{C S} A, A 1, A 0, R \bar{W} A$ and $\overline{\mathrm{DS}} \mathrm{A} ; C_{n t /} B$ refers to $R \bar{W} B$ and $\overline{\mathrm{DS}} \mathrm{B}$ or $\bar{R}_{B}$ and $\bar{W} B$.

## 36- to 18-bit Configurations

In a 36- to 18 -bit configuration, two BiFIFOs operate in parallel. Both BiFIFOs are programmed simultaneously, 16 data bits to each device with the 4 parity bits ignored.

Both BiFIFOs must be programmed into stand-alone mode for a 36-bit processor to communicate with an 18-bit processor or an 18-bit peripheral. This means that bits 11 and 12 of Configuration Register 5 must be set to 00.

This configuration can be extended to wider bus widths (54- to 27-bits, 72 - to 36 -bits, ...) by adding more BiFIFOs to the configuration. Figures 1 and 2 show multiple BiFIFOs configured for processor and peripheral interface modes respectively.

## Processor Interface Mode

When a microprocessor or microcontroller is connected to Port B, all BiFIFOs in the configuration must be programmed to processor interface mode. In this mode, all Port B interface controls are inputs. Both REQ and CLK pins should be pulled LOW to ensure that the set-up and hold time requirements for these pins are met during reset. Figures 1 and 3 show BiFIFOs in processor interface mode.

## Peripheral Interface Mode

If Port B is connected to a peripheral controller, all BiFIFOs in the configuration must be programmed in the peripheral interface mode. To assure fixed high states for $\bar{R}_{B}$ and $\bar{W}_{B}$ before they are programmed into an output, both pins should
be pulled-up to Vcc with 10 K resistors.
If the BiFIFOs are in stand-alone configuration mode (18-to 9-bit, 36- to 18-bit, ...), then the Port B interface pins are all outputs. Of course, only one set of Port B interface pins should be used to control a single peripheral device, while the other interface pins are all ignored. Figure 2 shows standalone configuration BiFIFOs connected to a peripheral.

In a 36- to 9-bit configuration, the master device controls the bus. The Port B interface pins of the master device are outputs and the interface pins of the slave device are inputs. A 36- to 9-bit configuration of two BiFIFOs connected to a peripheral is shown in Figure 4.

## Port A Interface

The BiFIFO is straightforward to use in microprocessorbased systems because each BiFIFO port has a standard microprocessor control set. Port $A$ has access to six resources: the $\mathrm{A} \rightarrow \mathrm{B}$ FIFO, the $\mathrm{B} \rightarrow \mathrm{A}$ FIFO, the 9 -bit direct data bus (bypass path), the configuration registers, status and command registers. The Port A Address and Read/Write pins determine the resource being accessed as shown in Table 1. Data Strobe is used to move data in and out of the BiFIFO.

When either of the internal FIFOs are accessed 18 bits of data are transferred across Port A. Since the bypass path is only 9 bits wide, the least significant byte with parity (DaO-DA7, DA16) is used on Port A. All of the registers are 16 bits wide which means only the data bits (DaO-DA15) are passed by Port A.

## 36-BIT PROCESSOR to 9-BIT PROCESSOR CONFIGURATION



Figure 3. 36- to 9-Bit Processor Interface Configuration
NOTE:

## 36-BIT PROCESSOR to 9-BIT PERIPHERAL CONFIGURATION



Figure 4. 36- to 9-Bit Peripheral Interface Configuration
NOTE:

1. Cnt/ $A$ refers to $\overline{C S}_{A}, A 1, A 0, R / \bar{W} A$ and $\overline{D S A}$; Cntl $B$ refers to $R \bar{W} B$ and $\overline{\mathrm{DS}} \mathrm{B}$ or $\overline{\mathrm{R}} \mathrm{B}$ and $\bar{W} B$.

PORT A RESOURCES

| $\bar{C} S_{A}$ | $A_{1}$ | Ao | Read | Wrlte |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | B $\rightarrow$ A FIFO | A $\rightarrow$ B FIFO |
| 0 | 0 | 1 | 9-bit Bypass Path | 9-bit Bypass Path |
| 0 | 1 | 0 | Configuration <br> Registers | Configuration <br> Registers |
| 0 | 1 | 1 | Status Register | Command Register |
| 1 | X | X | Disabled | Disabled |

Table 1. Accessing Port A Resources Using $\overline{\mathrm{CS}} \mathbf{A}, \mathrm{A} 0$, and A 1

## Bypass Path

The bypass path acts as a bidirectional bus transceiver directly between Port A and Port B. The direct connection requires that the Port A interface pins are inputs and the Port B interface pins are outputs. The bypass path is 9 bits wide in an 18 - to 9 -bit configuration or in a 36 - to 9 -bit configuration. Only in the 36 -to 18 -bit configuration is the bypass path 18 bits wide.

During bypass operations, the BiFIFOs must be programmed into peripheral interface mode. Bit 10 of Configuration Register 5(see Table 11) is set to 1 for peripheral interface mode. In a 36 - to 9 -bit configuration, both Port B data buses will be active. Data written into Port A will appear on both master and slave Port B buses concurrently. To avoid Port B bus contention, the data on DA0-DA7 and DA16 of both BiFIFOs should be exactly the same. Data read from Port A will appear on pins Da0-DA7 and DA16 of both BiFIFOs within the same 36bit word.

## Command Register

Ten registers are accessible through Port A, a Command Register, a Status Register, and eightConfiguration Registers.

The Command Register is written by setting $\overline{C S A}=0$, $\mathrm{A}_{1}=1, \mathrm{~A} 0=1$. Commands written into the BiFIFO have a 4 -bit opcode (bit 8 -bit 11) and a 3-bit operand (bit 0 -bit 2) as shown in Figure 5. The commands can be used to reset the BiFIFO, to select the Configuration Register, to perform intelligent reread/rewrite, to set the Port BDMA direction, to set the Status Register format, to modify the Port B Read and Write Pointers, and to clear Port B parity errors. The command opcodes are shown in Table 2.

The reset command initializes different portions of the BiFIFO depending on the command operand. Table 3 shows the reset command operands.

The Configuration Register address is set directly by the command operands shown in Table 4.

Intelligent reread/rewrite is performed by changing the Port B Read Pointer with the Reread Pointer or by changing the

## COMMAND OPERATIONS

| Command <br> Opcode | Function |
| :---: | :--- |
| 0000 | Reset BiFIFO (see Table 3) |
| 0001 | Select Configuration Register (see Table 4) |
| 0010 | Load Reread Pointer with Read Pointer Value |
| 0011 | Load Rewrite Pointer with Write Pointer Value |
| 0100 | Load Read Pointer with Reread Pointer Value |
| 0101 | Load Write Pointer with Rewrite Pointer Value |
| 0110 | Set DMA Transfer Direction (see Table 5) |
| 0111 | Set Status Register Format (see Table 6) |
| 1000 | Increment in byte for A $\rightarrow$ B FIFO Read Pointer <br> (Port B) |
| 1001 | Increment in byte for B $\rightarrow$ A FIFO Write Pointer <br> (Port B) |
| 1010 | Clear Write Parity Error Flag |
| 1011 | Clear Read Parity Error Flag |

2669 tbl 03
Table 2. Functions Performed by Port A Commands
Port B Write Pointer with the Rewrite Pointer. No command operands are required to perform a reread/rewrite operation.

When Port B of the BiFIFO is in peripheral mode, the DMA direction is controlled by the Command Register. Table 5 shows the Port B read/write DMA direction operands.

The BiFIFO supports two Status Register formats. Status Register format 1 gives all the internal flag status, while Status Register format 0 provides the data in the Odd Byte Register. Table 6 gives the operands for selecting the appropriate Status Register format. See Table 8 for the details of the two Status Register formats.

Two commands are provided to increment the Port B Read and Write Pointers in case reread/rewrite is performed. Incrementing the pointers guarantees that pointers will be on a word boundary when an odd number of bytes is transmitted through Port B . Nooperands are required for these commands.

When parity check errors occur on Port B, a clear parity error command is needed to remove the parity error. There are no operands for these commands.

## Reset

The IDT72510 and IDT72520 have a hardware reset pin $(\overline{\mathrm{RS}})$ that resets all BiFIFO functions. A hardware reset requires the following four conditions: $\bar{R}_{B}$ and $\bar{W}_{B}$ must be HIGH, RER and REW must be HIGH, LDRER and LDREW must be LOW, and $\overline{\mathrm{DS}} \mathrm{A}$ must be HIGH (Figure 9). After a hardware reset, the BiFIFO is in the following state: Configuration Registers $0-3$ are $\mathbf{0 0 0 0} \mathbf{H}$, Configuration Register 4 is set

## COMMAND FORMAT



Figure 5. Format for Commands Written Into Port A

## RESET COMMAND FUNCTIONS

| Reset <br> Operands | Function |
| :---: | :--- |
| 000 | No Operation |
| 001 | Reset B $\rightarrow$ A FIFO (Read, Write, and Rewrite <br> Pointers $=0$ ) |
| 010 | Reset A $\rightarrow$ B FIFO (Read, Write, and Reread <br> Pointers $=0)$ |
| 011 | Reset B $\rightarrow$ A and A $\rightarrow$ B FIFO |
| 100 | Reset Internal DMA Request Circuitry |
| 101 | No Operation |
| 110 | No Operation |
| 111 | Reset All |

## Table 3. Reset Command Functions

to $\mathbf{6 4 2 0 H}$, and Configuration Registers 5 and 7 are $\mathbf{0 0 0 0 H}$. Additionally, Status Register format 0 is selected, all the pointers including the Reread and Rewrite Pointers are set to $\mathbf{0}$, the odd byte register valid bit is cleared, the DMA direction is set to $B \rightarrow A$ write, the internal DMA request circuitry is cleared (set to its initial state), and all parity errors are cleared.
$A$ software reset command can reset $A \rightarrow B$ pointers and the $B \rightarrow A$ pointers to 0 independently or together. The request (REQ) DMA circuitry can also be reset independently. A software Reset All command resets all the pointers, the DMA request circuitry, and sets all the Configuration Registers to their default condition. Note that a hardware reset is NOT the same as a software Reset All command. Table 7 shows the BiFIFO state after the different hardware and software resets.

## SELECT CONFIGURATION REGISTER

 COMMAND FUNCTIONS| Operands | Function |
| :---: | :--- |
| 000 | Select Configuration Register 0 |
| 001 | Select Configuration Register 1 |
| 010 | Select Configuration Register 2 |
| 011 | Select Configuration Register 3 |
| 100 | Select Configuration Register 4 |
| 101 | Select Configuration Register 5 |
| 110 | Select Configuration Register 6 |
| 111 | Select Configuration Register 7 |

2669 tbl 06
Table 4. Select Configuration Register Command Functions.

## DMA DIRECTION COMMAND FUNCTIONS

| Operands | Function |
| :---: | :--- |
| $X X 0$ | Write $B \rightarrow$ A FIFO |
| $X X 1$ | Read $A \rightarrow$ B FIFO |

Table 5. Set DMA Direction Command Functions. Command Only Operates in Peripheral Interface Mode

## STATUS REGISTER FORMAT COMMAND FUNCTIONS

| Operands | Function |
| :---: | :--- |
| XX0 | Status Register Format 0 |
| XX1 | Status Register Format 1 |

Table 6. Command Functions to Set the Status Register Format

## STATE AFTER RESET

|  | Hardware Reset | Software Reset |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ( $\overline{\mathrm{RS}}$ asserted, IDT72510 <br> \& IDT72520 only) | $\mathrm{B} \rightarrow \mathrm{A}(001)$ | $\mathrm{A} \rightarrow \mathrm{B}(010)$ | $\begin{aligned} & \mathrm{B} \rightarrow \mathrm{~A} \text { and } \\ & \mathrm{A} \rightarrow \mathrm{~B}(011) \end{aligned}$ | Internal Request (100) | All (111) |
| Configuration Registers 0-3 | 0000H | - | - | - | - | 0000H |
| Configuration Register 4 | 6420 H | - | - | - | - | 6420 H |
| Configuration Register 5 | 0000 H | - | - | - | - | 0000 H |
| Configuration Register 7 | 0000H | - | - | - | - | 0000 H |
| Status Register format | 0 | - | - | - | - | - |
| $\mathrm{B} \rightarrow \mathrm{A}$ Read, Write, Rewrite Pointers | 0 | 0 | - | 0 | - | 0 |
| $\mathrm{A} \rightarrow \mathrm{B}$ Read, Write, Reread Pointers | 0 | - | 0 | 0 | - | 0 |
| Odd byte register valid bit | clear | clear | - | clear | - | clear |
| DMA direction | $B \rightarrow A$ write | - | - | - | - | - |
| DMA internal request | clear | - | - | - | clear | clear |
| Parity errors | clear | - | - | - | - | - |

Table 7. The BiFIFO State After a Reset Command

## Status Register

The Status Register reports the state of the programmable flags, the DMA read/write direction, the Odd Byte Register valid bit, and parity errors. The Status Register is read by setting $\overline{C S} A=0, A_{1}=1, A_{0}=1$ (see Table 1).

There are two Status Register formats that are set by a Status Register format command. Format 0 stores the Odd Byte Register data in the lower eight bits of the Status Register, while format 1 reports the flag states and the DMA read/write direction in the lower eight bits. The upper eight bits are identical forboth formats. The flag states, the parity errors, the Odd Byte Register valid bit, and the Status Register format are all in the upper eight bits of the Status Register. See Table 8 for both Status Register formats.

## Configuration Registers

The eight Configuration Register formats are shown in Table 9. Configuration Registers 0-3 contain the programmable flag offsets for the Almost Empty and Almost Full flags. These offsets are set to 0 when a hardware reset or a software reset all is applied. Note that Table 9 shows that Configuration Registers $0-3$ are 10 bits wide to accommodate the 1024 locations in each FIFO memory of the IDT7252/520. Only 9 least significant bits are used for the 512 locations of the IDT7251/510; the most significant bit, bit 9 , must be set to 0 .

Configuration Register 4 is used to assign the internal flags to the external flag pins (FLGA-FLGD). Each external flag pin is assigned an internal flag based on the four bit codes shown in Table 10. The default condition for Configuration Register 4 is 6420 H as shown in Table 7. The default flag assignments are: $F L G D$ is assigned $B \rightarrow A$ Full, $F L G c$ is assigned $B \rightarrow A$ Empty, FLGB is assigned $A \rightarrow B$ Full, FLGA is assigned $A \rightarrow B$ Empty.

## STATUS REGISTER FORMAT 0

| Bit | Signal |
| :---: | :---: |
| 0 | Odd Byte Register |
| 1 |  |
| 2 |  |
| 3 |  |
| 4 |  |
| 5 |  |
| 6 |  |
| 7 |  |
| 8 | Valid Bit |
| 9 | Write Parity Error |
| 10 | Read Parity Error |
| 11 | Status Register Format = 0 |
| 12 | $A \rightarrow B$ Full Flag |
| 13 | $\mathrm{A} \rightarrow \mathrm{B}$ Almost-Full Flag |
| 14 | $\mathrm{B} \rightarrow \mathrm{A}$ Empty Flag |
| 15 | $\mathrm{B} \rightarrow \mathrm{A}$ Almost-Empty Flag |

Configuration Register 5 is a general control register. The format of Configuration Register 5 is shown in Table 11. Bit 0 sets the Intel-style interface ( $\overline{\mathrm{R}} \mathrm{B}, \overline{\mathrm{W}} \mathrm{B}$ ) or Motorola-style interface ( $\overline{\mathrm{DS}} \mathrm{B}, \mathrm{R} / \overline{\mathrm{W}} \mathrm{B})$ for Port B . Bit 1 changes the byte order for data coming through Port B. Bits 2 and 3 redefine Full and Empty Flags for reread/rewrite data protection.

Bits 4-9 control the DMA interface and are only applicable in peripheral interface mode. In processor interface mode, these bits are don't care states. Bits 4 and 5 set the polarity of the DMA control pins REQ and ACK, respectively. An internal clock controls all DMA operations. This internal clock is derived from the external clock (CLK). Bit 9 determines the internal clock frequency: the internal clock $=$ CLK or the internal clock $=$ CLK divided by 2 . Bit 8 sets whether $\bar{R} B, \bar{W} B$, and $\overline{\mathrm{DS}} \mathrm{B}$ are asserted for either one or two internal clocks. Bits 6 and 7 set the number of internal clocks between REQ assertion and ACK assertion. The timing can be from 2 to 5 cycles as shown in Figure 17.

Bit 10 controls Port B processor or peripheral interface mode. In processor mode, the Port $B$ control pins ( $\overline{\mathrm{R}}$ B, $\overline{\mathrm{W}} \mathrm{B}$, $\overline{\mathrm{DS}}_{\mathrm{B}}, \mathrm{R} \overline{\mathrm{W}_{\mathrm{B}}}$ ) are inputs and the DMA controls are ignored. In peripheral mode, the Port $B$ control pins are outputs and the DMA controls are active.

Bits 11 and 12 set the width expansion mode. For 18 - to 9 -bit configurations or 36 - to 18 -bit configurations, the BiFIFO should be set in stand-alone mode. For a 36- to 9-bit configuration, one BiFIFO must be in slave mode and the other BiFIFO must be in master mode. The master BiFIFO allows the first two bytes transierred across Port B to go to the slave BiFIFO, then the next two bytes go to the master BiFIFO.

Configuration Register 7 controls the parity functions of Port B as shown in Table 12. Either parity generation or parity

## STATUS REGISTER FORMAT 1

| Bit | Signal |
| :---: | :--- |
| 0 | Reserved |
| 1 | Reserved |
| 2 | Reserved |
| 3 | DMA Direction |
| 4 | A $\rightarrow$ B Empty Flag |
| 5 | A $\rightarrow$ B Almost-Empty Flag |
| 6 | B $\rightarrow$ A Full Flag |
| 7 | B $\rightarrow$ A Almost-Full Flag |
| 8 | Valid Bit |
| 9 | Write Parity Error |
| 10 | Read Parity Error |
| 11 | Status Register Format $=1$ |
| 12 | A $\rightarrow$ B Full Flag |
| 13 | A $\rightarrow$ B Almost-Full Flag |
| 14 | B $\rightarrow$ A Empty Flag |
| 15 | B $\rightarrow$ A Almost-Empty Flag |

Table 8. The Two Status Register Formats

CONFIGURATION REGISTER FORMATS


## NOTE:

1. Bit 9 of Configuration Registers $0-3$ must be set to 0 on the IDT7251 and IDT72510.

## Table 9. The BiFIFO Configuration Register Formats

checking is enabled for data read and written through Port B. Bit 8 controls parity checking and generation for $\mathrm{B} \rightarrow \mathrm{A}$ write data. Bit 9 controls parity checking and generation for $\mathrm{A} \rightarrow \mathrm{B}$ read data. Bit 10 controls whether the parity is odd or even. Bit 11 is used to assign the internal parity checking error to the FLGA pin. When the parity error is assigned to FLGa, the Configuration Register 4 flag assignment for FLGA is ignored.

## Programmable Flags

The IDT BiFIFO has eight internal flags; four of these flags have programmable offsets, the other four are empty or full. Associated with each FIFO memory array are four internal flags, Empty, Almost-Empty, Almost-Full and Full, for the total of eight internal flags. The Almost-Empty and Almost-Full offsets can be set to any depth through the Configuration Registers 0-3 (see Table 9). The offset (or depth) of FIFO RAM array is based on the unit of an 18 -bit word. The flags are asserted at the depths shown in Table 13. After a hardware reset or a software reset all, the almost flag offsets are set to 0. Even though the offsets are equivalent, the Empty and Al-most-Empty flags have different timing which means that the flags are not coincident. Similarly, the Full and Almost-Full flags are not coincident because of timing.

These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through Configuration Register 4 (see Table 10). For the specific flag timings, see Figures 20-23.

The current state of all eight flags is available in the Status Register in Status Register format 1. In Status Register format 0 , only four flags can be found in the Status Register (see Table 8).

EXTERNAL FLAG ASSIGNMENT CODES

| Assignment <br> Code | Internal Flag Assigned to Flag Pin |
| :--- | :--- |
| 0000 | $\mathrm{~A} \rightarrow \mathrm{~B} \overline{\text { Empty }}$ |
| 0001 | $\mathrm{~A} \rightarrow \mathrm{~B} \overline{\text { Almost-Empty }}$ |
| 0010 | $\mathrm{~A} \rightarrow \mathrm{~B} \overline{\text { Full }}$ |
| 0011 | $\mathrm{~A} \rightarrow \mathrm{~B} \overline{\text { Almost-Full }}$ |
| 0100 | $\mathrm{~B} \rightarrow \mathrm{~A} \overline{\text { Empty }}$ |
| 0101 | $\mathrm{~B} \rightarrow \mathrm{~A} \overline{\text { Almost-Empty }}$ |
| 0110 | $\mathrm{~B} \rightarrow \mathrm{~A} \overline{\text { Full }}$ |
| 0111 | $\mathrm{~B} \rightarrow \mathrm{~A} \overline{\text { Almost-Full }}$ |
| 1000 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Empty |
| 1001 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Almost-Empty |
| 1010 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Full |
| 1011 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Almost-Full |
| 1100 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Empty |
| 1101 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Almost-Empty |
| 1110 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Full |
| 1111 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Almost-Full |

2669 tbl 13
Table 10. Configuration Register 4 Internal Flag Assignments to External Flag Pins.

## Port B Interface

Port B also has parity, reread/rewrite and DMA functions. Port B can be configured to interface to either Intel-style ( $\overline{\mathrm{R}} \mathrm{B}$, $\bar{W}_{\mathrm{B}}$ ) or Motorola-style ( $\overline{\mathrm{DS}} \mathrm{B}, \mathrm{R} / \bar{W}_{\mathrm{B}}$ ) devices in Configuration Register 5 (see Table 11). Port B can also be configured to talk to a processor or a peripheral device through Configuration Register 5. In processor interface mode, the Port B interface controls are inputs. In peripheral interface mode, the Port B interface controls are outputs. After a hardware reset or a software Reset All command, Port B defaults to an Intel-style processor interface; the controls are inputs.

Two 9-bit words are put together to create each 18 -bit word stored in the internal FIFOs. The first 9 -bit word written to Port

B goes into the Odd Byte Register shown in the detailed block diagram. The Odd Byte Register valid bit (Bit 8) in the Status Register is 1 when this first 9 -bit word is written. The data bits from Port B (Dво-D87) are also stored in the lower 8 bits of the Status Register when Status Register format 0 is selected (see Table 8). The second write on Port B moves the 9 -bits from Port B and the 9 -bits in the Odd Byte Register into the $B \rightarrow A$ FIFO and advances the $B \rightarrow A$ Write Pointer. The Status Register valid bit is set to 0 after the second write.

When Port B reads data from the $\mathrm{A} \rightarrow \mathrm{B}$ FIFO, two buffers choose which 9 of the 18 memory bits are sent to Port B. These buffers alternate between the upper 9 bits (DA8-DA15, Da17) and the lower 9 bits (Da0-DA7, Da16). The $A \rightarrow B$ Read

## CONFIGURATION REGISTER 5 FORMAT

| Bit | Function |  |  |
| :---: | :---: | :---: | :---: |
| 0 | Select Port B Interface $\bar{R}_{B} \& \bar{W}_{B}$ or $\overline{D S}_{B} \& R \overline{N W}_{B}$ | 0 | Pins are $\overline{\mathrm{R}}_{\mathrm{B}}$ and $\bar{W}_{\mathrm{B}}$ (Intel-style interface) |
|  |  | 1 | Pins are $\overline{\mathrm{DS}} \mathrm{B}$ and $\mathrm{R} \overline{\mathrm{W}} \mathrm{B}$ (Motorola-style interface) |
| 1 | Byte Order of 18-bit Word | 0 | Lower byte Da7-Da0 and parity Da16 are read or written first on Port B |
|  |  | 1 | Upper byte Da15-Da8 and parity Da17 are read or written first on Port B |
| 2 | Full Flag Definition | 0 | Full Flag is asserted when write pointer meets read pointer |
|  |  | 1 | Full Flag is asserted when write pointer meets reread pointer |
| 3 | Empty Flag Definition | 0 | Empty Flag is asserted when read pointer meets write pointer |
|  |  | 1 | Empty Flag is asserted when read pointer meets rewrite pointer |
| 4 | REQ Pin Polarity | 0 | REQ pin active HIGH |
|  |  | 1 | REQ pin active LOW |
| 5 | ACK Pin Polarity | 0 | ACK pin active LOW |
|  |  | 1 | ACK pin active HIGH |
| 7-6 | REQ / ACK Timing | 00 | 2 internal clocks between REQ assertion and ACK assertion |
|  |  | 01 | 3 internal clocks between REQ assertion and ACK assertion |
|  |  | 10 | 4 internal clocks between REQ assertion and ACK assertion |
|  |  | 11 | 5 internal clocks between REQ assertion and ACK assertion |
| 8 | Port B Read and Write <br> Timing Control for Peripheral Mode | 0 | $\overline{\mathrm{R}} \mathrm{B}, \bar{W}_{\mathrm{W}}$, and $\overline{\mathrm{DS}}_{\mathrm{B}}$ are asserted for 1 internal clock |
|  |  | 1 | $\overline{\mathrm{R}} \mathrm{B}^{\prime}, \bar{W}_{\mathrm{B}}$, and $\overline{\mathrm{DS}}_{\mathrm{B}}$ are asserted for 2 internal clocks |
| 9 | Internal Clock <br> Frequency Control | 0 | internal clock = CLK |
|  |  | 1 | internal clock = CLK divided by 2 |
| 10 | Port B Interface Mode Control | 0 | Processor interface mode (Port B controls are inputs) |
|  |  | 1 | Peripheral interface mode (Port B controls are outputs) |
| 12-11 | Width Expansion Mode Control | 00 | Stand-alone mode (18- to 9-bits, 36- to 18-bits) |
|  |  | 01 | Reserved |
|  |  | 10 | Slave width expansion mode (36- to 9-bits) |
|  |  | 11 | Master width expansion mode (36-to 9-bits) |
| 13 | Unused |  |  |
| 14 | Unused |  |  |
| 15 | Unused |  |  |

Table 11. BiFIFO Configuration Register 5 Format

## CONFIGURATION REGISTER 7 FORMAT



2669 tbl 15
Table 12. BIFIFO Configuration Register 7 Format

Pointer is advanced after every two Port B reads.
The BiFIFO can be set to order the 9 -bit data so the first 9 bits go to the LSB (DAo-DA7, DA16) or the MSB (DA8-DA15, Da17) of Port A. This data ordering is controlled by bit 1 of Configuration Register 5 (see Table 11).

## DMA Control Interface

The BiFIFO has DMA control to simplify data transfers with peripherals. For the BiFIFO DMA controls (REQ, ACK and CLK) to operate, the BiFIFO must be in peripheral interface mode (Configuration Register 5, Table 11).

DMA timing is controlled by the external clock input, CLK. An internal clock is derived from this CLK signal to generate the $\overline{\mathrm{R}} \mathrm{B}, \overline{\mathrm{W}}_{\mathrm{B}}, \overline{\mathrm{DS}}_{\mathrm{B}}$ and $\mathrm{R} / \bar{W}_{\mathrm{B}}$ output signals. The internal clock also determines the timing between REQ assertion and ACK assertion. Bit 9 of Configuration Register 5 determines whether the internal clock is the same as CLK or whether the internal clock is CLK divided by 2.

Bit 8 of Configuration Register 5 sets whether $\overline{\mathrm{R}} \mathrm{B}, \overline{\mathrm{W}} \mathrm{B}$ and $\overline{\mathrm{DSB}}$ are asserted for 1 or 2 internal clocks. Bits 6 and 7 of Configuration Register 5 set the number of clocks between REQ assertion and ACK assertion. The clocks between REQ assertion and ACK assertion can be 2, 3, 4 or 5.

Bits 4 and 5 of Configuration Register 5 set the polarity of
the REQ and ACK pins, respectively.
A DMA transfer command sets the Port B read/write direction (see Table 5). The timing diagram for DMA transfers is shown in Figure 17. The basic DMA transfer starts with REQ assertion. After 2 to 5 internal clocks, ACK is asserted by the BiFIFO. ACK will not be asserted if a read is attempted on an Empty $\mathrm{A} \rightarrow \mathrm{B}$ FIFO or if a write is attempted on a Full $\mathrm{B} \rightarrow \mathrm{A}$ FIFO. If the BiFIFO is in Motorola-style interface mode, R/WB is set at the same time that ACK is asserted. One internal clock later, $\overline{\mathrm{DS}}_{\mathrm{B}}$ is asserted. If the BiFIFO is in Intel-style interface mode, either $\overline{\mathrm{R}}_{\mathrm{B}}$ or $\bar{W}_{B}$ is asserted one internal clock atter ACK assertion. These read/write controls stay asserted for 1 or 2 internal clocks, then $A C K, \overline{D_{B}}, \bar{R} B$ and $\bar{W}$ B are made inactive. This completes the transfer of one 9-bit word.

On the next rising edge of CLK, REQ is sampled. If REQ is still asserted, another DMA transfer starts with the assertion of ACK. Data transfers will continue as long as REQ is asserted.

## Parity Checking and Generation

Parity generation or checking is performed by the BiFIFO on data passing through Port B. Parity can either be odd or even as determined by Bit 10 of Contiguration Register 7.

When parity checking is enabled, DB8 is treated as a data bit. Dbs data will be passed to Da16 (bypass operation) or stored in the RAM array (FIFO operation) for B->A operation;

INTERNAL FLAG TRUTH TABLE

| Number of Words In FIFO |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| From | To | Empty Flag | Almost-Empty Flag |  | Full Flag |
| 0 | 0 | Asserted | Asserted | Not Asserted | Not Asserted |
| 1 | n | Not Asserted | Asserted | Not Asserted | Not Asserted |
| $\mathrm{n}+1$ | $\mathrm{D}-(\mathrm{m}+1)$ | Not Asserted | Not Asserted | Not Asserted | Not Asserted |
| $\mathrm{D}-\mathrm{m}$ | $\mathrm{D}-1$ | Not Asserted | Not Asserted | Asserted | Not Asserted |
| D | D | Not Asserted | Not Asserted | Asserted | Asserted |

## NOTE:

1. BiFIFO flags can be assigned to external flag pins to be observed. $D=$ FIFO depth (IDT7251/510 = 512, IDT7252/520 = 1024), $n=$ Almost-Empty flag offiset, $m=$ Almost-Full flag offset.

Table 13. Internal Flag Truth Table.
similarly, DA16 or parity bits from the RAM array will be passed to DB8 for $\mathrm{A}->\mathrm{B}$ operations. A->B read parity errors and $\mathrm{B}->\mathrm{A}$ write parity errors are shown in Bit 9 and 10 in the Status Register. If an external parity error signal is required, a logical OR of the two parity error bits is brought out to FLGA pin by setting Bit 11 of Configuration Register 7.

Parity generation creates the ninth bit. This ninth bit is placed on DB8 for A->B read operation, and on DA16 or RAM array for $\mathrm{B}->\mathrm{A}$ write operation.

It is recommended that if the parity pins (Db8, Da16, and Da17) are not used, they should be pulled down with 10K resistors for noise immunity.

## Intelligent Reread/Rewrite

Intelligent reread/rewrite is a method the BiFIFO uses to help assure data integrity. Port B of the BiFIFO has two extra pointers, the Reread Pointer and the Rewrite Pointer. The Reread Pointer is associated with the A->B FIFO Read Pointer, while the Rewrite Pointer is associated with the $B->A$ FIFO Write Pointer. The Reread Pointer holds the start address of a data block in the A->B FIFO RAM, and the Read Pointer is the current address of the same FIFO RAM array. By loading the Read Pointer with the value held in the Reread Pointer (RER asserted), reads will start over at the beginning of the data block. In order to mark the beginning of a data block, the Reread Pointer should be loaded with the Read

## REREAD OPERATIONS



2669 drw 09

Figure 6. BIFIFO Reread Operations

Pointer value (LDRER asserted) before the first read is performed on this data block. Figure 6 shows a Reread operation.

Similarly, the Rewrite Pointer holds the start address of a data block in the B->A FIFO RAM, while the Write Pointer is the current address withinthe RAM array. The operation of the REW and LDREW is identical to the RER and LDRER discussed above. Figure 7 shows a Rewrite operation.

For the reread data protection, Bit 2 of Configuration Register 5 can be set to 1 to prevent the data block form being overwritten. In this way, the assertion of A->B fullflag will occur when the write pointer meets the reread pointer instead of the read pointer as in the normal definition. For the rewrite data protection, Bit 3 of Configuration Register 5 can be set to 1 to prevent the datablock from being read. In this case, the assertion of $\mathrm{B}->\mathrm{A}$ empty flag will occur when the read pointer meets the rewrite pointer instead of the write pointer.

In conclusion, Bit 2 and 3 of Configuration Register 5 are used to redefine Full \& Empty flags for data block partition. Although it can serve the purpose of data protection, the setting of these 2 bits is independent of the functions caused by RER/REW, or LDRER/LDREW assertions.

## REWRITE OPERATIONS



2669 drw 10
Figure 7. BiFIFO Rewrite Operations

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> With Respect To <br> Ground | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

2669 tы 17

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCCM | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| VCCC | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input HIGH Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input HIGH Voltage <br> Military | 2.2 | - | - | V |
| VIL(1) | Input LOW Voltage <br> Commercial and <br> Military | - | - | 0.8 | V |

## NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT7251L IDT7252L IDT72510L IDT72520L Commercial$t_{A}=35,40,50,80 \mathrm{~ns}$ |  |  | IDT7251L IDT7252L IDT72510L IDT72520L Military$t_{A}=40,50,80 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| IIL ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| lol ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage lout $=-1 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| Vol | Output Logic "0" Voltage lout = 4mA | - | - | 0.4 | - | - | 0.4 | V |
| lccl ${ }^{(3)}$ | Average Vcc Power Supply Current | - | 150 | 220 | - | 180 | 250 | mA |
| $\operatorname{lcc}^{(3)}$ | Average Standby Current ( $\overline{\mathrm{R}} \mathrm{B}=\overline{\mathrm{W}} \mathrm{B}=\overline{\mathrm{DS}} \mathrm{A}=$ V IH) | - | 16 | 30 | - | 24 | 50 | mA |

NOTES:

1. Measurements with $0.4 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{VCc}, \overline{\mathrm{DS}}_{\mathrm{A}}=\overline{\mathrm{DS}} \mathrm{B} \geq \mathrm{V}_{\mathrm{V}}$. 2. Measurements with $0.4 \mathrm{~V} \leq \mathrm{VouT}^{\prime} \leq \mathrm{VCC}^{-}, \overline{\mathrm{DS}}_{\mathrm{A}}=\overline{\mathrm{DS}}_{\mathrm{B}} \geq \mathrm{V}_{\mathrm{IH}}$. 3. Masurements are made with outputs open. Tested at $\mathrm{f}=\mathbf{2 0} \mathrm{MHz}$.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 3 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 8 |

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN $^{(2)}$ | Input Capacitance | VIN $=0 \mathrm{~V}$ | 8 | pF |
| Cout ${ }^{(1,2)}$ | Output Capacitance | Vout $=0 \mathrm{~V}$ | 12 | pF |

## NOTES:

2669 tbl 21

[^8]2669 tbl 20

電
D.U.T.

or Equivalent Circuit
Figure 8. Output Load

* Includes jig and scope capacitances


## AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commerclal <br> IDT7251L35 <br> IDT7252L35 <br> IDT72510L35 <br> IDT72520L35 |  | Commercial and Military |  |  |  |  |  | Unit | Tlming <br> Flgure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | IDT7251L40 <br> IDT7252L40 <br> IDT72510L40 <br> IDT72520L40 |  | IDT7251L50 <br> IDT7252L50 <br> IDT72510L50 <br> IDT72520L50 |  | IDT7251L80 IDT7252L80 IDT72510L80 IDT72520L80 |  |  |  |
|  |  | Min. | Max. | Min. | Max. | MIn. | Max. | Min. | Max. |  |  |
| RESET TIMING (Port A and Port B) |  |  |  |  |  |  |  |  |  |  |  |
| trsc | Reset cycle time | 45 | - | 50 | - | 65 | - | 100 | - | ns | 9 |
| tRS | Reset pulse width | 35 | - | 40 | - | 50 | - | 80 | - | ns | 9 |
| tRSs | Reset set-up time | 35 | - | 40 | - | 50 | - | 80 | - | ns | 9 |
| thSR | Reset recovery time | 10 | - | 10 | - | 15 | - | 20 | - | ns | 9 |
| trsf | Flag reset pulse width | - | 45 | - | 50 | - | 65 | - | 100 | ns | 9 |
| PORT A TIMING |  |  |  |  |  |  |  |  |  |  |  |
| taA | Port A access time | - | 35 | - | 40 | - | 50 | - | 80 | ns | 12, 14, 15 |
| taLz | Read or write pulse LOW to data bus at low $\mathbf{Z}$ | 5 | - | 5 | - | 5 | - | 10 | - | ns | 12, 15, 16 |
| tanz | Read or write pulse HIGH to data bus at high Z | - | 20 | - | 25 | - | 30 | - | 30 | ns | 12, 14, 15, 16 |
| tavv | Data valid from read pulse HIGH | 5 | - | 5 | - | 5 | - | 5 | - | ns | 12, 14, 16 |
| tanc | Read cycle time | 45 | - | 50 | - | 65 | - | 100 | - | ns | 12 |
| taRPW | Read pulse width | 35 | - | 40 | - | 50 | - | 80 | - | ns | 12,14, 15 |
| tanR | Read recovery time | 10 | - | 10 | - | 15 | - | 20 | - | ns | 12 |
| tas | $\overline{\mathrm{CS}} \mathrm{A}, \mathrm{A} 0, \mathrm{~A}_{1}, \mathrm{R} \bar{W}$ A set-up time | 5 | - | 5 | - | 5 | - | 10 | - | ns | 10, 12, 16 |
| taH | $\overline{\mathrm{CS}}, \mathrm{A} 0, \mathrm{~A}_{1}, \mathrm{R} \bar{W} \mathrm{~A}$ hold time | 5 | - | 5 | - | 5 | - | 10 | - | ns | 10, 12 |
| tads | Data set-up time | 18 | - | 20 | - | 30 | - | 40 | - | ns | 11, 12, 14, 15 |
| taph ${ }^{(1)}$ | Data hold time | 0 | - | 5 | - | 5 | - | 10 | - | ns | 11, 12, 14, 15 |
| tawe | Write cycle time | 45 | - | 50 | - | 65 | - | 100 | - | ns | 12 |
| tawPW | Write pulse width | 35 | - | 40 | - | 50 | - | 80 | - | ns | 11, 12, 14 |
| tawn | Write recovery time | 10 | - | 10 | 二 | 15 | - | 20 | - | ns | 12 |
| tawncom | Write recovery time after a command | 35 | - | 40 | - | 50 | - | 80 | - | ns | 11 |

## NOTE:

1. The minimum data hold time is 5 ns (10ns for the 80 ns speed grade) when writing to the Command or Configuration registers.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  | Commercial and Military |  |  |  |  |  | Unit | Timing <br> Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IDT7251L35 <br> IDT7252L35 <br> IDT72510L35 <br> IDT72520L35 |  | IDT7251L40 <br> IDT7252L40 <br> IDT72510L40 <br> IDT72520L40 |  | IDT7251L50 <br> IDT7252L50 <br> IDT72510L50 <br> IDT72520L50 |  | IDT7251L80 <br> IDT7252L80 <br> IDT72510L80 <br> IDT72520L80 |  |  |  |
| PORT B PROCESSOR INTERFACE TIMING |  |  |  |  |  |  |  |  |  |  |  |
| tba1 | Port B access time with no parity | - | 35 | - | 40 | - | 50 | - | 80 | ns | 13, 14, 15 |
| tba2 | Port B access time with parity | - | 42 |  | 48 | - | 60 | - | 90 | ns | 13, 14, 15 |
| tblz | Read or write pulse LOW to data bus at low Z | 5 | - | 5 | - | 5 | - | 10 | - | ns | 13, 14, 15 |
| tbHz | Read or write pulse HIGH to data bus at high Z |  | 20 |  | 25 | - | 30 | - | 30 | ns | 13, 14, 15 |
| tbov | Data valid from read pulse HIGH | 5 | - | 5 | - | 5 | - | 10 | - | ns | 13, 14, 15, 16 |
| tbrc | Read cycle time | 45 | - | 50 | - | 65 | - | 100 | - | ns | 13 |
| tbrpw | Read pulse width | 35 | - | 40 | - | 50 | - | 80 | - | ns | 13 |
| tbRR | Read recovery time | 10 | - | 10 | - | 15 | - | 20 | - | ns | 13 |
| tbs | $\mathrm{R} \bar{W}$ B set-up time | 5 | - | 5 | - | 5 | - | 10 | - | ns | 13 |
| tb | $\mathrm{R} \bar{W} \mathrm{~B}$ hold time | 5 | - | 5 | - | 5 | - | 10 | - | ns | 13 |
| tbDS1 | Data set-up time with no parity | 18 | - | 20 | - | 30 | - | 40 | - | ns | 13, 14, 15 |
| tboh1 | Data hold time with no parity | 0 | - | 5 | - | 5 | - | 10 | - | ns | 13, 14, 15 |
| tbos2 | Data set-up time with parity | 22 | - | 25 | - | 35 | - | 45 | - | ns | 13, 14, 15 |
| tboh2 | Data hold time with parity | 0 | - | 5 | - | 5 | - | 10 | - | ns | 13, 14, 15 |
| tbwc | Write cycle time | 45 | - | 50 | - | 65 | - | 100 | - | ns | 13 |
| tbwPW | Write pulse width | 35 | - | 40 | - | 50 | - | 80 | - | ns | 13, 15 |
| tbwR | Write recovery time | 10 | - | 10 | - | 15 | - | 20 | - | ns | 13 |


| PORT B PERIPHERAL INTERFACE TIMING |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| tbAi | Port B access time with <br> no parity | - | 40 | - | 45 | - | 55 | - | 85 | ns | 17 |
| tbA2 | Port B access time with <br> parity | - | 42 | - | 48 | - | 60 | - | 90 | ns | 17 |
| tbcKc | Clock cycle time | 20 | - | 20 | - | 25 | - | 40 | - | ns | 17 |
| tbcKH | Clock pulse HIGH time | 6 | - | 8 | - | 10 | - | 16 | - | ns | 17 |
| tbcKL | Clock pulse LOW time | 6 | - | 8 | - | 10 | - | 16 | - | ns | 17 |
| tbREQS | Request set-up time | 5 | - | 5 | - | 10 | - | 10 | - | ns | 17 |
| tbREQH | Request hold time | 5 | - | 5 | - | 5 | - | 5 | - | ns | 17 |
| tbACKL | Delay from a rising clock <br> edge to ACK switching | - | 18 | - | 20 | - | 25 | - | 35 | ns | 17 |

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  | Commercial and Military |  |  |  |  |  | Unit | Timing <br> Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IDT7251L35 <br> IDT7252L35 <br> IDT72510L35 <br> IDT72520L35 <br> Min. Max. |  | IDT7251L40 <br> IDT7252L40 <br> IDT72510L40 <br> IDT72520L40 |  | IDT7251L50 <br> IDT7252L50 <br> IDT72510L50 <br> IDT72520L50 |  | IDT7251L80 <br> IDT7252L80 <br> IDT72510L80 <br> IDT72520L80 |  |  |  |
| PORT B RETRANSMIT and PARITY TIMING |  |  |  |  |  |  |  |  |  |  |  |
| tbosb | $\overline{\text { RER }}, \overline{R E W}$, LDRER, LDREW set-up and recovery time | 10 | - | 10 | - | 15 | - | 15 | - | ns | 9, 18 |
| tbPER | Parity error time | 25 | - | 25 | - | 30 | - | 30 | - | ns | 19 |
| BYPASS TIMING |  |  |  |  |  |  |  |  |  |  |  |
| tBYA | Bypass access time | - | 20 | - | 25 | - | 30 | - | 40 | ns | 16 |
| tBy | Bypass delay | - | 15 | - | 20 | - | 20 | - | 30 | ns | 16 |
| tagydy | Bypass data valid time from $\overline{\mathrm{DSA}}$ | 15 | - | 15 | - | 15 | - | 15 | - | ns | 16 |
| tbsydv ${ }^{(3)}$ | Bypass data valid time from $\overline{D S}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns | 16 |
| FLAG TIMING |  |  |  |  |  |  |  |  |  |  |  |
| tref | Read clock edge to Empty Flag asserted | - | 35 | - | 40 | - | 45 | - | 60 | ns | 14, 15, 20, 22 |
| twef | Write clock edge to Empty Flag not asserted | - | 35 | - | 40 | - | 45 | - | 60 | ns | 14, 15, 20, 22 |
| trff | Read clock edge to Full Flag not asserted | - | 35 | - | 40 | - | 45 | - | 60 | ns | 14, 15, 21, 23 |
| twff | Write clock edge to Full Flag asserted | - | 35 | - | 40 | - | 45 | - | 60 | ns | 14, 15, 21, 23 |
| traef | Read clock edge to Almost-Empty Flag asserted | - | 50 | - | 55 | - | 60 | - | 75 | ns | 20,22 |
| twaEF | Write clock edge to Almost-Empty Flag not asserted | - | 50 | - | 55 | - | 60 | - | 75 | ns | 20,22 |
| tRAFF | Read clock edge to Almost-Full Flag not asserted | - | 50 | - | 55 | - | 60 | - | 75 | ns | 21, 23 |
| twaff | Write clock edge to Almost-Full Flag asserted | - | 50 | - | 55 | - | 60 |  | 75 | ns | 21, 23 |

## NOTES:

1. Read and Write are internal signals derived from $\overline{D S}_{A}, R \bar{W}_{A}, \overline{D S}_{B}, R / \bar{W}_{B}, \bar{R}_{B}$, and $\bar{W}_{B}$.
2. Although the flags, Empty, Almost-Empty, Almost-Full, and Full Flags are internal flags, the timing given is for those assigned to external pins.
3. Values guaranteed by design, not currently tested.


Figure 9. Hardware Reset Timing for IDT72510/520


Figure 10. Basic Port A Control Signal Timing (Applies to All Port A Timing)
$\mathrm{R} \overline{\mathrm{N}} \mathrm{A}$


Figure 11. Port A Command Timing (Write)

WRITE


READ


Figure 12. Read and Write Timing for Port $A$
2669 drw 15

WRITE


NOTES:

1. tbos 1 and tbDH1 are with parity checking or if parity is ignored, tbos2 and tbort are with parity generation.
2. $\bar{B} B=1$

READ


## NOTES:

2669 drw 18

1. tbat is with parity checking or if parity is ignored, tbA2 is with parity generation.
2. $\bar{W} B=1$

Figure 13. Port B Read and Write Timing. Processor Interface Mode Only

## $\mathrm{A} \rightarrow \mathrm{B}$ FIFO WRITE FLOW-THROUGH



NOTES:

1. Assume the flag pin is programmed active low.
2. tbA1 is with parity checking or if parity is ignored, tbA2 is with parity generation.
3. $\mathrm{R} \overline{W_{\mathrm{A}}}=0$.

B $\rightarrow$ A FIFO READ FLOW-THROUGH


NOTES:

1. Assume the flag pin is programmed active low.
2. tbosi \& tbDH1 is with parity checking or if parity is ignored, tbDS2 \& tboH2 is with parity generation.
3. $\mathrm{R} \bar{N}_{\mathrm{A}}=1$.

Figure 14. Port A Read and Write Flow-Through Timing. Processor Interface Mode Only

## $\mathrm{B} \rightarrow \mathrm{A}$ FIFO WRITE FLOW-THROUGH



NOTES:

1. Assume the flag pin is programmed active low.
2. tbosi \& tbort are with parity checking or if parity is ignored, tbos2 \& tboHz are with parity generation.
3. $\mathrm{R} / \mathrm{W}_{\mathrm{A}}=1$.

## $A \rightarrow B$ FIFO READ FLOW-THROUGH



1. Assume the flag pin is programmed active low.
2. tbal are with parity checking or if parity is ignored, tba2 are with parity generation.
3. $\mathrm{R} \vec{W}_{\mathrm{A}}=0$.

Figure 15. Port B Read and Write Flow-Through Timing

## $B \rightarrow A$ READ BYPASS



NOTE:

1. Once the bypass starts, any data changes on Port B bus (Byte $0 \rightarrow$ Byte 1) will be passed to Port A bus.
2. $\overline{W_{B}}=1$.

## A $\rightarrow$ B WRITE BYPASS



NOTE:

1. Once the bypass starts, any data changes on Port $A$ bus (Byte $0 \rightarrow B y t e 1$ ) will be passed to Port $B$ bus.
$2 \bar{F}_{\mathrm{B}}^{\mathrm{B}}=1$
Figure 16. Bypass Path Timing. BiFIFO Must be in Peripheral Interface Mode

## SINGLE WORD DMA TRANSFER



1. tbA1, tbDS1 \& tbDH1 are with parity checking or if parity is ignored, tbA2, tbDS2 \& tbOH2 are with parity.


Figure 17. Port B Read and Write DMA TIming. Peripheral Interface Mode Only


Figure 18. Port B Reread and Rewrite Timing for Intelligent Retransmit

Set Parity Error: FLGA is assigned as the parity error pin


Clear Parity Error: Command written into Port A clears parity error on FLGA pin


Figure 19. Port B Parity Error Timing


1. $\mathrm{B} \rightarrow \mathrm{A}$ FIFO is initially empty.
2. Assume the flag pins are programmed active low.
3. For stand-alone mode only; in a 36 - to 9 -bit configuration, Port B reads must be doubled.
4. $R W_{A}=1$

Figure 20. Empty and Almost-Empty Flag Timing for B $\rightarrow$ A FIFO. ( $\mathbf{n}=$ Programmed Offset)


## NOTES:

1. $\mathrm{B} \rightarrow \mathrm{A} \mathrm{FIFO}$ initially contains $\mathrm{D}-(\mathrm{M}+1)$ data words. $\mathrm{D}=512$ for IDT $7251 / 510$; $\mathrm{D}=1024$ for IDT7252/520.
2. Assume the flag pins are programmed active low.
3. For stand-alone mode only; in a 36 - to 9 -bit configuration, Port B reads must be doubled.
4. $R \bar{N}_{A}=1$

Figure 21. Full and Almost-Full Flag Timing for $\mathbf{B} \rightarrow \mathbf{A}$ FIFO. ( $\mathbf{m}=$ Programmed Offset)


Flgure 22. Empty and Almost-Empty Flag Timing for $\mathbf{A} \rightarrow \mathbf{B}$ FIFO. ( $\mathbf{n}=$ Programmed Offset)


## NOTES:

1. $A \rightarrow B$ FIFO initially contains $D-(M+1)$ data words. $D=512$ for IDT7251/510; $D=1024$ for IDT7252/520.
2. Assume the flag pins are programmed active low.
3. For stand-alone mode only; in a 36- to 9 -bit configuration, Port $B$ reads must be doubled.
4. $R W_{A}=0$

Figure 23. Full and Almost-Full Flag TIming for $A \rightarrow B$ FIFO. ( $m=$ Programmed Offset)

PARALLEL BIDIRECTIONAL FIFO $512 \times 18$-BIT \& $1024 \times 18-$ BIT

IDT72511
IDT72521

## FEATURES:

- Two side-by-side FIFO memory arrays for bidirectional data transfers
- $512 \times 18$ - Bit - $512 \times 18$ - Bit (IDT72511)
- $1024 \times 18$ - Bit - $1024 \times 18$ - Bit (IDT72521)
- 18-bit data buses on Port A side and Port B side
- Can be configured for 18-to-18-bit or 36-to-36-bit communication
- Fast 35ns access time
- Fully programmable standard microprocessor interface
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Two programmable flags, Almost-Empty and Almost-Full for each FIFO
- Programmable flag offset can be set to any depth in the FIFO
- Any of the eight flags can be assigned to four external flag pins
- Flexible reread/rewrite capabilities
- Six general-purpose programmable I/O pins
- Standard DMA control pins for data exchange with peripherals
- 68-pin PGA and PLCC packages


## DESCRIPTION:

The IDT72511 and IDT72521 are highly integrated first-in, first-out memories that enhance processor-to-processor and processor-to-peripheral communications. IDT BiFIFOs integrate two side-by-side memory arrays for data transfers in two directions.

The BiFIFOs have two ports, A and B , that both have standard microprocessor interfaces. All BiFIFO operations are controlled from the 18 -bit wide Port A. Port B is also 18 bits wide and can be connected to another processor or a peripheral controller. The BiFIFOs have a 9-bit bypass path that allows the device connected to Port A to pass messages directly to the Port B device.

Ten registers are accessible through Port $A$, a Command Register, a Status Register, and eight Configuration Registers.

The IDT BiFIFO has programmable flags. Each FIFO memory array has four internal flags, Empty, Almost-Empty, Almost-Full and Full, for a total of eight internal flags. The Almost-Empty and Almost-Full flag offsets can be set to any depth through the Configuration Registers. These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through one Configuration Register.

Port B has programmable I/O, reread/rewrite and DMA functions. Six programmable l/O pins are manipulated through two Configuration Registers. The Reread and Rewrite controls will read or write Port B data blocks multiple times. The BiFIFO has three pins, REQ, ACK and CLK, to control DMA transfers from Port $B$ devices.

## SIMPLIFIED BLOCK DIAGRAM



2668 dww 01

## PIN CONFIGURATIONS




## PIN DESCRIPTION

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| Da0-Da17 | Data A | I/O | Data inputs and outputs for the 18-bit Port A bus. |
| $\overline{\mathrm{CSA}}$ | Chip Select A | 1 | Port $A$ is accessed when Chip Select $A$ is LOW. |
| $\overline{\text { DSA }}$ | Data Strobe A | 1 | Data is written into Port A on the rising edge of Data Strobe when Chip Select is LOW. Data is read out of Port A on the falling edge of Data Strobe when Chip Select is LOW. |
| $\mathrm{R} \bar{W}_{A}$ | Read/Write A | 1 | This pin controls the read or write direction of Port A. When $\overline{C S}_{A}$ is LOW and $R \bar{W}_{A}$ is HIGH, data is read from Port $A$ on the falling edge of $\overline{D S A}$. When $\overline{C S A}$ is LOW and RWWA is LOW, data is written into Port $A$ on the rising edge of $\overline{D S A}$. |
| A0, A1 | Addresses | 1 | When Chip Select $A$ is asserted, $A 0, A 1$, and Read/Write $A$ are used to select one of six internal resources. |
| D80-D817 | Data B | $1 / 0$ | Data inputs and outputs for the 18-bit Port B bus. |
| $\overline{\mathrm{R}} \mathrm{B}(\overline{\mathrm{DSB}})$ | Read B | Ior 0 | If Port $B$ is programmed to processor mode, this pin functions as an input. If Port $B$ is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface ( $\overline{\mathrm{R}}$ ) or as part of a Motorola-style interface ( $\overline{\mathrm{DS}} \mathrm{B}_{\mathrm{B}}$ ). As an Intel-style interface, data is read from Port $B$ on a falling edge of $\bar{R} B$. As a Motorola-style interface, data is read on the falling edge of $\overline{\mathrm{DS}}$ or written on the rising edge of $\overline{\mathrm{DS}}$ through Port B . The default is Intel-style processor mode. ( $\overline{\mathrm{R}} \mathrm{B}$ as an input). |
| $\bar{W}_{B}\left(\mathrm{R} \overline{\mathrm{W}} \mathrm{B}^{\prime}\right.$ | Write B | 1 or 0 | If Port $B$ is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface ( $\bar{W}_{B}$ ) or as part of a Motorola-style interface ( $\mathrm{R} \overline{\mathrm{W}} \mathrm{B}$ ). As an Intel-style interface, data is written to Port B on a rising edge of WB. As a Motorola-style interface, data is read $\left(\mathrm{R} \bar{W}_{\mathrm{W}}=\mathrm{HIGH}\right)$ or written $\left(\mathrm{R} \bar{W}_{B}=\right.$ LOW $)$ to Port $B$ in conjunction with a Data Strobe $B$ falling or rising edge. The default is Intel-style processor mode ( $\bar{W} B$ as an input.) |
| $\overline{\text { RER }}$ | Reread | 1 | Loads A $\rightarrow$ B FIFO Read Pointer with the value of the Reread Pointer when LOW. |
| $\overline{\text { REW }}$ | Rewrite | 1 | Loads B $\rightarrow$ A FIFO Write Pointer with the value of the Rewrite Pointer when LOW. |
| LDRER | Load Reread | 1 | Loads the Reread Pointer with the value of the A $\rightarrow$ B FIFO Read Pointer when HIGH. |
| LDREW | Load Rewrite | 1 | Loads the Rewrite Pointer with the value of the B $\rightarrow$ A FIFO Write Pointer when HIGH. |
| REQ | Request | 1 | When Port B is programmed in peripheral mode, asserting this pin begins a data transfer. Request can be programmed either active HIGH or active LOW. |
| ACK | Acknowledge | 0 | When Port B is programmed in peripheral mode, Acknowledge is asserted in response to a Request signal. This confirms that a data transfer may begin. Acknowledge can be programmed either active HIGH or active LOW. |
| CLK | Clock | 1 | This pin is used to generate timing for $A C K, \bar{R}_{B}, \bar{W} B, \overline{D S}$ and $R / \bar{W} B$ when Port $B$ is in the peripheral mode. |
| $\begin{aligned} & \text { FLGA- } \\ & \text { FLGD } \end{aligned}$ | Flags | 0 | These four outputs pins can be assigned any one of the eight internal flags in the BiFIFO. Each of the two internal FIFOs $(A \rightarrow B$ and $B \rightarrow A)$ has four internal flags: Empty, Almost-Empty, Almost-Full and Full. |
| PIOO-PIO5 | Programmable Inputs/ Outputs | 1/0 | Six general purpose I/O pins. The input or output direction of each pin can be set independently. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | A LOW on this pin will perform a reset of all BiFIFO functions. |
| Vcc | Power |  | There are two +5 V power pins. |
| GND | Ground |  | There are five Ground pins at OV. |

## DETAILED BLOCK DIAGRAM



NOTES:
2668 drw 04
(*) Can be programmed either active high or active low in internal configuration registerers
( $\dagger \mathrm{t})$ Can be programmed through an internal configuration register to be either an input or an output.

## FUNCTIONAL DESCRIPTION

IDT's BiFIFO family is versatile for both multiprocessor and peripheral applications. Data can be sent through both FIFO memories concurrently, thus freeing both processors from laborious direct memory access (DMA) protocols and frequent interrupts.

Two full 18 -bit wide FIFOs are integrated into the IDT BiFIFO, making simultaneous data exchange possible. Each FIFO is monitored by separate internal read and write pointers, so communication is not only bidirectional, it is also totally independent in each direction. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the BiFIFO's 9-bit bypass path.

The BiFIFO can be used in different bus configurations: 18 bits to 18 bits and 36 bits to 36 bits. One BiFIFO can be used for the 18 - to 18 -bit configuration, and two BiFIFOs are required for 36 - to 36 -bit configuration. This configuration can be extended to wider bus widths ( 54 - to 54 -bits, 72 - to 72 -bits, ...) by adding more BiFIFOs to the configuration.

The microprocessor or microcontroller connected to Port A controls all operations of the BiFIFO. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B can be programmed to interface either with a second processor or a peripheral device. When Port B is programmed in processor interface mode, the Port B interface pins are inputs driven by the second processor. If a peripheral device is connected to the BiFIFO, Port B is programmed to peripheral interface mode and the interface pins are outputs.

## 18- to 18-bit Configurations

A single BiFIFO can be configured to connect an 18-bit processor to another 18 -bit processor or an 18 -bit peripheral. The upper BiFIFO shown in each of the Figures 1 and 2 can be used in 18- to 18 -bit configurations for processor and peripheral interface modes respectively.

## 36- to 36-bit Configurations

In a 36 - to 36 -bit configuration, two BiFIFOs operate in parallel. Both BiFIFOs are programmed simultaneously, 18 data bits to each device. Figures 1 and 2 show multiple BiFIFOs configured for processor and peripheral interface modes respectively.

## Processor Interface Mode

When a microprocessor or microcontroller is connected to Port B , all BiFIFOs in the configuration must be programmed to processor interface mode. In this mode, all Port B interface controls are inputs. Both REQ and CLK pins should be pulled LOW to ensure that the setup and hold time requirements for these pins are met during reset. Figure 1 shows the BiFIFO in processor interface mode.

## Peripheral Interface Mode

If Port B is connected to a peripheral controller, all BiFIFOs in the configuration must be programmed in peripheral interface mode. In this mode, all the Port B interface pins are all outputs. To assure fixed high states for $\bar{R} B$ and $\bar{W}_{B}$ before they are programmed into an output, these two pins should be pulled up to Vcc with 10K resistors. Of course, only one set of Port B interface pins should be used to control a single peripheral device, while the other interface pins are all ignored. Figure 2 shows a BiFIFO configuration connected to a peripheral.


Figure 1. 36-Bit Processor to $\mathbf{3 6 - B i t}$ Processor Configuration

## NOTE:

1. 36- to 36-bit processor interface configuration. Upper BiFIFO only is used in 18-to 18-bit configuration. Note that Cnt/ $A$ refers to $\overline{\mathrm{CS}} \mathrm{A}, \mathrm{A} 1, \mathrm{~A} 0, \mathrm{R} /$ $\bar{W} A$, and $\overline{\mathrm{DS}}$; Cntl $B$ refers to $\mathrm{R} / \overline{\mathrm{W}} \mathrm{B}$ and $\overline{\mathrm{DS}} \mathrm{B}$ or $\overline{\mathrm{RB}}$ and $\mathrm{W}_{\mathrm{B}}$.


Figure 2. 36-Bit Processor to 36-Bit Peripheral Configuration
NOTE:

1. 36- to 36 -bit peripheral interface configuration. Upper BiFIFO only is used in 18 - to 18 -bit configuration. Note that Cnt/ $A$ refers to CSA, $A 1, A 0, R /$ $\bar{W}_{A}$, and $\overline{D S A}$; Cnt/ $B$ refers to $R / \bar{W} B$ and $\overline{D S} B$ or $\overline{R B}$ and $\bar{W} B$.

## Port A Interface

The BiFIFO is straightforward to use in microprocessorbased systems because each BiFIFO port has a standard microprocessor control set. Port A has access to six resources: the $\mathrm{A} \rightarrow \mathrm{B}$ FIFO, the $\mathrm{B} \rightarrow \mathrm{A}$ FIFO, the 9 -bit direct data bus (bypass path), the configuration registers, status and command registers. The Port A Address and Read/Write pins determine the resource being accessed as shown in Table 1. Data Strobe is used to move data in and out of the BiFIFO.

When either of the internal FIFOs are accessed, 18 bits of data are transferred across Port A. Since the bypass path is only 9 bits wide, the least significant byte (Dao-DA7, DA16) is used on Port A. All of the registers are 16 bits wide which means only the data bits (DA0-DA15) are passed by Port A.

## Bypass Path

The bypass path acts as a bidirectional bus transceiver directly between Port A and Port B. The direct connection requires that the Port A interface pins are inputs and the Port B interface pins are outputs. The bypass path is 9 bits wide in an 18- to 18 -bit configuration or 18 bits wide in a 36 - to 36-bit configuration.

During bypass operations, the BiFIFOs must be programmed into peripheral interface mode. Bit 10 of Configu-
ration Register 5 (see Table 10) is set to $\mathbf{1}$ for peripheral interface mode.

## Command Register

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The Command Register is written by setting $\overline{\mathrm{CS}} \mathrm{A}=0$, $\mathrm{A} 1=1, \mathrm{~A} 0=1$. Commands written into the BiFIFO have a 4 -bit opcode (bit 8 -bit 11 ) and a 3 -bit operand (bit 0 -bit 2 ) as shown in Figure 3. The commands can be used to reset the BiFIFO, to select the Configuration Register, to perform intelligent reread/rewrite, to set the Port B DMA direction, to set the Status Register format, and to modify the Port B Read and Write Pointers. The command opcodes are shown in Table 2.

The reset command initializes different portions of the BiFIFO depending on the command operand. Table 3 shows the reset command operands.

The Configuration Register address is set directly by the command operands shown in Table 4.

Intelligent reread/rewrite is performed by interchanging the Port B Read Pointer with the Reread Pointer or by interchanging the Port B Write Pointer with the Rewrite Pointer. No command operands are required to perform a reread/ rewrite operation.

## COMMAND FORMAT



Figure 3. Format for Commands Written into Port A

When Port B of the BiFIFO is in peripheral mode, the DMA direction is controlled by the Command Register. Table 5 shows the Port B read/write DMA direction operands.

Two commands are provided to increment the Port B Read and Write Pointers. No operands are required for these commands.

## Reset

The IDT72511 and IDT72521 have a hardware reset pin ( $\overline{\mathrm{RS}})$ that resets all BiFIFO functions. A hardware reset requires the following four conditions: $\overline{\mathrm{R}} \mathrm{B}$ and $\bar{W}_{B}$ must be HIGH, $\overline{\text { RER }}$ and $\overline{R E W}$ must be HIGH, LDRER and LDREW must be LOW, and $\overline{\mathrm{DS}}$ A must be HIGH (Figure 9). After a hardware reset, the BiFIFO is in the following state: Configuration Registers $0-3$ are $\mathbf{0 0 0 0 H}$, Configuration Register 4 is set to $\mathbf{6 4 2 0 H}$, and Configuration Registers 5, 6 and 7 are $\mathbf{0 0 0 0 H}$. Additionally, all the pointers including the Reread and Rewrite Pointers are set to 0 , the DMA direction is set to $B \rightarrow A$ write, and the internal DMA request circuitry is cleared (set to its initial state).

A software reset command can reset $\mathrm{A} \rightarrow \mathrm{B}$ pointers and the $B \rightarrow A$ pointers to 0 independently or together. The internal request DMA circuitry can also be reset independently. A

## PORT A RESOURCE SELECTION

| CSA | A1 | A 0 | Read | Write |
| :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | B $\rightarrow$ A FIFO | A $\rightarrow$ B FIFO |
| 0 | 0 | 1 | 9-bit Bypass Path | 9-bit Bypass Path |
| 0 | 1 | 0 | Configuration <br> Registers | Configuration <br> Registers |
| 0 | 1 | 1 | Status Register | Command <br> Register |
| 1 | X | X | Disabled | Disabled |

2668 tbl 03
Table 1. Accessing Port A Resources Using © CSA, A0 and A1
COMMAND OPERATIONS

| Command <br> Opcode | Function |
| :---: | :--- |
| 0000 | Reset BiFIFO (see Table 3) |
| 0001 | Select Configuration Register (see Table 4) |
| 0010 | Load Reread Pointer with Read Pointer Value |
| 0011 | Load Rewrite Pointer with Write Pointer Value |
| 0100 | Load Read Pointer with Reread Pointer Value |
| 0101 | Load Write Pointer with Rewrite Pointer Value |
| 0110 | Set DMA Transfer Direction (see Table 5) |
| 0111 | Reserved |
| 1000 | Increment A $\rightarrow$ B FIFO Read Pointer (Port B) |
| 1001 | Increment B $\rightarrow$ A FIFO Write Pointer (Port B) |
| 1010 | Reserved |
| 1011 | Reserved |

Table 2. Functions Performed by Port A Commands
software Reset All command resets all the pointers, the DMA request circuitry, and sets all the Configuration Registers to their default condition. Note that a hardware reset is NOT the same as a software Reset All command. Table 6 shows the BiFIFO state after the different hardware and software resets

## Status Register

The Status Register reports the state of the programmable flags and the DMA read/write direction. The Status Register is read by setting $\overline{C S} A=0, A 1=1, A 0=1$ (see Table 1). See Table 7 for the Status Register format.

## Configuration Registers

The eight Configuration Register formats are shown in Table 8. Configuration Registers 0-3 contain the programmable

## RESET COMMAND FUNCTIONS

| Reset <br> Operands | Function |
| :---: | :--- |
| 000 | No Operation |
| 001 | Reset B $\rightarrow$ A FIFO (Read, Write, and Rewrite <br> Pointers $=0$ ) |
| 010 | Reset A $\rightarrow$ B FIFO (Read, Write, and Reread <br> Pointers $=0$ ) |
| 011 | Reset B $\rightarrow$ A and A $\rightarrow$ B FIFO |
| 100 | Reset Internal DMA Request Circuitry |
| 101 | No Operation |
| 110 | No Operation |
| 111 | Reset All |

Table 3. Reset Command Functions

## SELECT CONFIGURATION REGISTER/ COMMAND FUNCTIONS

| Operands | Function |
| :---: | :--- |
| 000 | Select Configuration Register 0 |
| 001 | Select Configuration Register 1 |
| 010 | Select Configuration Register 2 |
| 011 | Select Configuration Register 3 |
| 100 | Select Configuration Register 4 |
| 101 | Select Configuration Register 5 |
| 110 | Select Configuration Register 6 |
| 111 | Select Configuration Register 7 |

Table 4. Select Configuration Register Functions.

## DMA DIRECTION COMMAND FUNCTIONS

| Operands | Function |
| :---: | :--- |
| $\mathrm{XX0}$ | Write B $\rightarrow$ A FIFO |
| $\mathrm{XX1}$ | Read A $\rightarrow$ B FIFO |

Table 5. Set DMA Direction Command Functions. Command Only Operates in Peripheral Interface Mode

| STATE AFTER RESET |  | Software Reset |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Hardware Reset (RS asserted) | $\mathrm{B} \rightarrow \mathrm{A}(001)$ | $\mathrm{A} \rightarrow \mathrm{B}(010)$ | $\begin{aligned} & B \rightarrow A \text { and } \\ & A \rightarrow B(011) \end{aligned}$ | Internal <br> Request (100) | All(111) |
| Configuration Registers 0-3 | 0000H | - | - | - | - | 0000H |
| Configuration Register 4 | 6420 H | - | - | - | - | 6420 H |
| Configuration Register 5 | 0000 H | - | - | - | - | 0000 H |
| Configuration Register 6-7 | 0000H | - | - | - | - | 0000H |
| Status Register format | 0 | - | - | - | - | - |
| $B \rightarrow A$ Read, Write, Rewrite Pointers | 0 | 0 | - | 0 | - | 0 |
| $\mathrm{A} \rightarrow \mathrm{B}$ Read, Write, Reread Pointers | 0 | - | 0 | 0 | - | 0 |
| DMA direction | $\mathrm{B} \rightarrow \mathrm{A}$ write | - | - | - | - | - |
| DMA internal request | clear | - | - | - | clear | clear |

2668 tbl 08
Table 6. The BiFIFO State After a Reset Command
flag offsets for the Almost-Empty and Almost-Full flags. These offisets are set to 0 when a hardware reset or a software Reset All is applied. Note that Table 8 shows that Configuration Registers $0-3$ are 10 bits wide to accommodate the 1024 locations in each FIFO memory of the IDT7252/520. Only 9 least significant bits are used for the 512 locations of the IDT7251/510; the most significant bit, bit 9 , must be set to 0 .

Configuration Register 4 is used to assign the internal flags to the external flag pins (FLGA-FLGD). Each external flag pin is assigned an internal flag based on the four bit codes shown in Table 9. The default condition for Configuration Register 4 is $\mathbf{6 4 2 0 H}$ as shown in Table 6. The default flag assignments are: $F L G D$ is assigned $B \rightarrow A$ Full, $F L G c$ is assigned $B \rightarrow A$ Empty, $F L G B$ is assigned $A \rightarrow B$ Full, $F L G A$ is assigned $A \rightarrow B$ Empty.

Configuration Register 5 is a general control register. The format of Configuration Register 5 is shown in Table 10.

Bit 0 sets the Intel-style interface ( $\overline{\mathrm{R} B}, \overline{\mathrm{~W}}$ ) or Motorola-style interface ( $\overline{\mathrm{DS}}, \mathrm{R} / \overline{\mathrm{W}}$ ) for Port B . Bits 2 and 3 redefine Full and Empty Flags for reread/rewrite data protection.

Bits 4-9 control the DMA interface and are only applicable in peripheral interface mode. In processor interface mode, these bits are don't care states. Bits 4 and 5 set the polarity of the DMA control pins REQ and ACK respectively. An internal clock controls all DMA operations. This internal clock is derived from the external clock (CLK). Bit 9 determines the internal clock frequency: the internal clock $=$ CLK or the internal clock $=$ CLK divided by 2 . Bit 8 sets whether $\overline{\mathrm{RB}}, \overline{\mathrm{W}} \mathrm{B}$, and $\overline{\mathrm{DS}} \mathrm{B}$ are asserted for either one or two internal clocks. Bits 6 and 7 set the number of internal clocks between REQ assertion and ACK assertion. The timing can be from 2 to 5 cycles as shown in Figure 17.

Bit 10 controls Port B processor or peripheral interface mode. In processor mode, the Port $B$ control pins ( $\bar{R} B, \bar{W} B$, $\overline{\mathrm{DS}}_{\mathrm{B}}, \mathrm{R} \overline{W_{B}}$ ) are inputs and the DMA controls are ignored. In peripheral mode, the Port $B$ control pins are outputs and the DMA controls are active.

Six PIO pins can be programmed as an input or output by the corresponding mask bits in Configuration Register 7.

The format of Configuration Register 7 is shown in Figure 5. Each bit of the register set the I/O direction independently. A logic 1 indicates that the corresponding PIO pin is an output, while a logic 0 indicates that the PIO pin is an input. This I/O mask register can be read or written.

A programmed output PlOi pin ( $\mathrm{i}=0,1, \ldots 5$ ) displays the datalatched in Biti of ConfigurationRegister 6. A programmed input PIOi pin allows Port A bus to sample the data on Dai by reading Configuration Register 6.

## STATUS REGISTER FORMAT

| Blt |  |
| :---: | :--- |
| 0 | Reserved |
| 1 | Reserved |
| 2 | Reserved |
| 3 | DMA Direction |
| 4 | A $\rightarrow$ B Empty Flag |
| 5 | A $\rightarrow$ B Almost-Empty Flag |
| 6 | B $\rightarrow$ A Full Flag |
| 7 | B $\rightarrow$ A Almost-Full Flag |
| 8 | Reserved |
| 9 | Reserved |
| 10 | Reserved |
| 11 | Reserved |
| 12 | A $\rightarrow$ B Full Flag |
| 13 | A $\rightarrow$ B Almost-Full Flag |
| 14 | B $\rightarrow$ A Empty Flag |
| 15 | B $\rightarrow$ A Almost-Empty Flag |

Table 7. The Status Register Format

## CONFIGURATION REGISTER FORMATS



Table 8. The BiFIFO Configuration Register Formats

## Programmable Flags

The IDT BiFIFO has eight internal flags. Associated with each FIFO memory array are four internal flags, Empty, Almost-Empty, Almost-Full and Full, for the total of eight internal flags. The Almost-Empty and Almost-Full offsets can be set to any depth through the Configuration Registers 0-3 (see Table 8). The flags are asserted at the depths shown in Table 11. After a hardware reset or a software Reset All, the almost flag offsets are set to $\mathbf{0}$. Even though the offsets are equivalent, the Empty and Almost-Empty flags have different timing which means that the flags are not coincident. Similarly, the Full and Almost-Full flags are not coincident after reset because of timing.

These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through Configuration Register 4 (see Table 9). For the specific flag timings, see Figures 20-23.

The current state of all eight flags is available in the Status Register.

EXTERNAL FLAG ASSIGNMENT CODES

| Assignment <br> Code | Internal Flag Assigned to Flag Pin |
| :--- | :--- |
| 0000 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Empty |
| 0001 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Almost-Empty |
| 0010 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Full |
| 0011 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Almost-Full |
| 0100 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Empty |
| 0101 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Almost-Empty |
| 0110 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Full |
| 0111 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Almost-Full |
| 1000 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Empty |
| 1001 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Almost-Empty |
| 1010 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Full |
| 1011 | $\mathrm{~A} \rightarrow \mathrm{~B}$ Almost-Full |
| 1100 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Empty |
| 1101 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Almost-Empty |
| 1110 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Full |
| 1111 | $\mathrm{~B} \rightarrow \mathrm{~A}$ Almost-Full |

Table 9. Configuration Register 4 Internal Flag Assignments to External Flag Pins

## CONFIGURATION REGISTER 5 FORMAT



Table 10. BiFIFO Configuration Register 5 Format

## CONFIGURATION REGISTER 6 FORMAT

| 15 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  | PIO5 | PIO4 | PIO3 | PIO2 | PIO1 | PIOO |

Figure 4. BiFIFO Configuration Register 6 Format for Programmable l/O Data

CONFIGURATION REGISTER 7 FORMAT

| 15 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Unused |  | MIO5 | M1O4 | M1O3 | MIO2 | MIO1 | MIOO |

Figure 5. BIFIFO Configuration Register 7 Format for Programmable I/O Direction Mask

## Port B Interface

Port B has reread/rewrite and DMA functions. Port B can be configured to interiace to either Intel-style ( $\overline{\mathrm{R}} \mathrm{B}, \overline{\mathrm{W}}$ ) or Motorola-style ( $\overline{\mathrm{DS}} \mathrm{B}, \mathrm{R} / \bar{W}_{\mathrm{B}}$ ) devices in Configuration Register 5 (see Table 10). Port B can also be configured to talk to a processor or a peripheral device through Configuration Register 5. In processor interface mode, the Port B interface controls are inputs. In peripheral interface mode, the Port B interface controls are outputs. After a hardware reset or a software Reset All command, Port B defaults to an Intel-style processor interface; the controls are inputs.

## DMA Control Interface

The BiFIFO has DMA control to simplify data transfers with peripherals. For the BiFIFO DMA controls (REQ, ACK and CLK) to operate, the BiFIFO must be in peripheral interface mode (Configuration Register 5, Table 10).

DMA timing is controlled by the external clock input, CLK. An internal clock is derived from this CLK signal to generate the $\overline{\mathrm{R}}, \overline{\mathrm{W}} \mathrm{B}, \overline{\mathrm{DS}} \mathrm{B}$ and $\mathrm{R} / \overline{\mathrm{W}}$ output signals. The internal clock also determines the timing between REQ assertion and ACK assertion. Bit 9 of Configuration Register 5 determines whether the internal clock is the same as CLK or whether the internal clock is CLK divided by 2.

Bit 8 of Configuration Register 5 set whether $\bar{R}, \bar{W} \bar{B}$ and
 Configuration Register 5 set the number of clocks between REQ assertion and ACK assertion. The clocks between REQ assertion and ACK assertion can be 2, 3, 4 or 5.

Bits 4 and 5 of Configuration Register 5 set the polarity of the REQ and ACK pins respectively.

A DMA transfer command sets the Port B read/write direction (see Table 5). The timing diagram for DMA transfers is shown in Figure 17. The basic DMA transfer starts with REQ assertion. After 2 to 5 internal clocks, ACK is asserted by the BiFIFO. ACK will not be asserted if a read is attempted on an empty $\mathrm{A} \rightarrow \mathrm{B}$ FIFO or if a write is attempted on a full $\mathrm{B} \rightarrow \mathrm{A}$ FIFO. If the BiFIFO is in Motorola-style interface mode, $\mathrm{R} / \overline{\mathrm{WB}}$ is set
at the same time that ACK is asserted. One internal clock later, $\overline{\mathrm{DSB}}$ is asserted. If the BiFIFO is in Intel-style interface mode, either $\overline{\mathrm{R}}$ or $\bar{W}_{B}$ is asserted one internal clock after ACK assertion. These read/write controls stay asserted for 1 or 2 internal clocks, then $\mathrm{ACK}, \overline{\mathrm{DS}} \mathrm{B}, \overline{\mathrm{R}} \mathrm{B}$ and $\overline{\mathrm{W}}$ в are made inactive. This completes the transfer of one 9-bit word.

On the next rising edge of CLK, REQ is sampled. If REQ is still asserted, another DMA transfer starts with the assertion of ACK. Data transfers will continue as long as REQ is asserted.

## Intelligent Reread/Rewrite

Intelligent reread/rewrite is a method the BiFIFO uses to help assure data integrity. Port B of the BiFIFO has two extra pointers, the Reread Pointer and the Rewrite Pointer. The Reread Pointer is associated with the A->B FIFO Read Pointer, while the Rewrite Pointer is associated with the B->A FIFO Write Pointer. The Reread Pointer holds the start address of a data block in the A->B FIFO RAM, and the Read Pointer is the current address of the same FIFO RAM array. By loading the Read Pointer with the value held in the Reread Pointer (RER asserted), reads will start over at the beginning of the data block. In order to mark the beginning of a data block, the Reread Pointer should be loaded with the Read Pointer value (LDRER asserted) before the first read is performed on this data block. Figure 6 shows a Reread operation.

Similarly, the Rewrite Pointer holds the start address of a data block in the B->A FIFO RAM, while the Write Pointer is the current address within the RAM array. The operation of the REW and LDREW is identical to the RER and LDRER discussed above. Figure 7 shows a Rewrite operation.

For the reread data protection, Bit 2 of Configuration Register 5 can be set to 1 to prevent the data block from being overwritten. In this way, the assertion of $\mathrm{A} \rightarrow$ B full flag will occur when the write pointer meets the reread pointer instead of the read pointer as in the normal definition. For the rewrite data protection, Bit 3 of Configuration Register 5 can be set to 1 to

## INTERNAL FLAG TRUTH TABLE

| Number of Words in FIFO |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| From | To | Empty Flag | Almost-Empty Flag | Almost-Full Flag | Full Flag |
| 0 | 0 | Asserted | Asserted | Not Asserted | Not Asserted |
| 1 | $n$ | Not Asserted | Asserted | Not Asserted | Not Asserted |
| $n+1$ | $D-(m+1)$ | Not Asserted | Not Asserted | Not Asserted | Not Asserted |
| $D-m$ | $D-1$ | Not Asserted | Not Asserted | Asserted | Not Asserted |
| $D$ | $D$ | Not Asserted | Not Asserted | Asserted | Asserted |

## NOTE:

2668 tbl 14

1. BiFIFO flags must be assigned to external flag pins to be observed. $D=F I F O$ depth (IDT72511 = 512, IDT72521 = 1024), $n=$ Almost-Empty flag offset, $m=$ Almost-Full flag offset.

Table 11. Internal Flag Truth Table
prevent the data block from being read. In this case the assertion of B->A empty flag will occur when the read pointer meets the rewrite pointer instead of the write pointer.

In conclusion, Bit 2 and 3 of Contiguration Register 5 are used to redefine Full \& Empty flags for data block partition. Although it can serve the purpose of data protection, the setting of these 2 bits is independent of the functions caused by RER/REW, or LDRER/LDREW assertions.

## Programmable Input/Output

The BiFIFO has six programmable $1 / 0$ pins ( $\mathrm{PlOo}-\mathrm{PlO} 5$ ) which are controlled by Port A through Configuration Registers 6 and 7. Data from the programmable $1 / O$ pins is mapped directly to the six least significant bits of Configuration Register 6 . Figure 4 shows the format of Configuration Register 6.

## REREAD OPERATIONS



Figure 6. BiFIFO Reread Operations

This data is read or written by Port $A$ on the data pins (DAO-DA5). A programmed output PIOi pin ( $\mathrm{i}=0,1, \ldots, 5$ ) displays the data latched in Bit i of Configuration Register 6. A programmed input PIOi pin allows Port A bus to sample its data on Dai by reading Configuration Register 6. The read and write timing for the programmable $/ / \mathrm{O}$ pins is shown in Figure 19. The direction of each programmable l/O pin can be set independently by programming the mask in Configuration Register 7. Each P10 pin has a corresponding input/output direction mask bit in Configuration Register 7. Figure 5 shows the format of Configuration Register 7. Setting a mask bit to a logic 1 makes the corresponding I/O pin an output. Mask bits set to logic 0 force the corresponding $I / O$ pin to an input.

REWRITE OPERATIONS


2668 drw 08

Figure 7. BiFIFO Rewrite Operations

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> With Respect To <br> Ground | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2668 tbl 15

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vccc | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input HIGH Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input HIGH Voltage <br> Military | 2.2 | - | - | V |
| VIL $^{(1)}$ | Input LOW Voltage <br> Commercial and <br> Military | - | - | 0.8 | V |

NOTE:
2668 tbl 16

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72511LIDT72521LCommercial$t_{A}=35,40,50,80 n s$ |  |  | IDT72511LIDT72521LMilitarytA $=40,50,80 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| ILL ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| loL ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage but $=-1 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic "0" Voltage but $=4 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| lcc1 ${ }^{(3)(4)}$ | Average VCC Power Supply Current | - | 150 | 230 | - | 180 | 250 | mA |
| ICC2 ${ }^{(3)}$ | Average Standby Current ( $\overline{\mathrm{R}} \mathrm{B}=\overline{\mathrm{W}} \mathrm{B}=\overline{\mathrm{DS}} \mathrm{A}=$ $\mathrm{V}(\mathrm{H})$ | - | 16 | 30 | - | 24 | 50 | mA |

NOTES:
2668 tbl 17

1. Measurements with $0.4 \mathrm{~V} \leq \mathrm{V} I \mathrm{~N} \leq \mathrm{Vcc}, \overline{\mathrm{S}} \mathrm{A}=\overline{\mathrm{DS}} \geq \mathrm{V} I \mathrm{H}$
2. Measurements with $0.4 \mathrm{~V} \leq$ Vout $\leq \mathrm{Vcc}, \overline{\mathrm{D}} \mathrm{S}=\overline{\mathrm{DSB}} \geq \mathrm{VIH}$
3. Measurements are made with outputs open.
4. Tested at $\mathrm{f}=20 \mathrm{MHz}$.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 8 |

CAPACITANCE $\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\operatorname{CIN}^{(2)}$ | Input Capacitance | VIN $=\mathrm{OV}$ | 8 | pF |
| COUT $^{(1,2)}$ | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 12 | pF |

## NOTES:

1. With output deselected.
2. Characterized values, not currently tested.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial <br> IDT72511L35 <br> IDT72521L35 |  | Commercial and Military |  |  |  |  |  | Unit | Timing Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | IDT72511L40 IDT72521L40 |  | IDT72511L50 IDT72521L50 |  | IDT72511L80 IDT72521L80 |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| RESET TIMING (Port A and Port B) |  |  |  |  |  |  |  |  |  |  |  |
| tRSC | Reset cycle time | 45 | - | 50 | - | 65 | - | 100 | - | ns | 9 |
| ths | Reset pulse width | 35 | - | 40 | - | 50 | - | 80 | - | ns | 9 |
| tass | Reset set-up time | 35 | - | 40 | - | 50 | - | 80 | - | ns | 9 |
| tRSR | Reset recovery time | 10 | - | 10 | - | 15 | - | 20 | - | ns | 9 |
| tRSF | Reset to flag time | - | 45 | - | 50 | - | 65 | - | 100 | ns | 9 |

## PORT A TIMING

| taA | Port A access time | - | 35 | - | 40 | - | 50 | - | 80 | ns | 12, 14, 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| taLz | Read or write pulse LOW to data bus at low Z | 5 | - | 5 | - | 5 | - | 10 | - | ns | 12, 15, 16 |
| taHz | Read or write pulse HIGH to data bus at high Z | - | 20 | - | 25 | - | 30 | - | 30 | ns | 12, 14, 15, 16 |
| taDV | Data valid from read pulse HIGH | 5 | - | 5 | - | 5 | - | 5 | - | ns | 12, 14, 16 |
| tanc | Read cycle time | 45 | - | 50 | - | 65 | - | 100 | - | ns | 12 |
| taRPW | Read pulse width | 35 | - | 40 | - | 50 | - | 80 | - | ns | 12, 14, 15 |
| taRR | Read recovery time | 10 | - | 10 | - | 15 | - | 20 | - | ns | 12 |
| tas | $\overline{\mathrm{CSA}}_{\mathrm{A}}, \mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{R} \bar{W}_{A}$ set-up time | 5 | - | 5 | - | 5 | - | 10 | - | ns | 10, 12, 16 |
| taH | $\overline{\mathrm{CS}}, \mathrm{A} 0, \mathrm{~A} 1, R \bar{W} \mathrm{~A}$ hold time | 5 | - | 5 | - | 5 | - | 10 | - | ns | 10,12 |
| tads | Data set-up time | 18 | 一 | 20 | - | 30 | - | 40 | - | ns | 11, 12, 14, 15 |
| tadH ${ }^{(1)}$ | Data hold time | 2 | - | 5 | - | 5 | - | 10 | - | ns | 11, 12, 14, 15 |
| tawc | Write cycle time | 45 | - | 50 | - | 65 | - | 100 | - | ns | 12 |
| tawpw | Write pulse width | 35 | - | 40 | - | 50 | - | 80 | - | ns | 11, 12, 14 |
| tawn | Write recovery time | 10 | - | 10 | - | 15 | - | 20 | - | ns | 12 |
| tawncom | Write recovery time after a command | 35 | - | 40 | - | 50 | - | 80 | - | ns | 11 |

NOTE:
2668 tbl 20

1. The minimum data hold time is 5 ns (10ns for the 80 ns speed grade) when writing to the Command or Configuration registers.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commerclal <br> IDT72511L35 <br> IDT72521L35 |  | Commercial and Military |  |  |  |  |  | Unit | Timing <br> Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | IDT72511L40 IDT72521L40 |  | IDT72511L50 <br> IDT72521L50 |  | IDT72511L80 <br> IDT72521L80 |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| PORT B PROCESSOR INTERFACE TIMING |  |  |  |  |  |  |  |  |  |  |  |
| tba | Port B access time | - | 35 | - | 40 | - | 50 | - | 80 | ns | 13, 14, 15 |
| tblz | Read or write pulse LOW to data bus at low $Z$ | 5 | - | 5 | - | 5 | - | 10 | - | ns | 13, 14, 15 |
| tbHz | Read or write pulse HIGH to data bus at high Z | - | 20 | - | 25 | - | 30 | - | 30 | ns | 14, 13, 15 |
| tbov | Data valid from read pulse HIGH | 5 | - | 5 | - | 5 | - | 10 | - | ns | 13, 14, 15, 16 |
| tbrc | Read cycle time | 45 | - | 50 | - | 65 | - | 100 | - | ns | 13 |
| tbrPw | Read pulse width | 35 | - | 40 | - | 50 | - | 80 | - | ns | 13 |
| tbRR | Read recovery time | 10 | - | 10 | - | 15 | - | 20 | - | ns | 13 |
| tbs | $\mathrm{R} / \overline{\mathrm{W}}_{\text {B }}$ set-up time | 5 | - | 5 | - | 5 | - | 10 | - | ns | 13 |
| tbH | $\mathrm{R} \overline{\mathrm{W}} \mathrm{B}$ hold time | 5 | - | 5 | - | 5 | - | 10 | - | ns | 13 |
| tbDS | Data set-up time | 18 | - | 20 | - | 30 | - | 40 | - | ns | 13, 14, 15 |
| tbdi | Data hold time | 2 | - | 5 | - | 5 | - | 10 | - | ns | 13, 14, 15 |
| tbwc | Write cycle time | 45 | - | 50 | - | 65 | - | 100 | - | ns | 13 |
| tbwPW | Write pulse width | 35 | - | 40 | - | 50 | - | 80 | - | ns | 13, 15 |
| tbwR | Write recovery time | 10 | - | 10 | - | 15 | - | 20 | - | ns | 13 |
| PORT B PERIPHERAL INTERFACE TIMING |  |  |  |  |  |  |  |  |  |  |  |
| tba | Port B access time | - | 40 | - | 45 | - | 55 | - | 85 | ns | 17 |
| tbekc | Clock cycle time | 20 | - | 20 | - | 25 | - | 40 | - | ns | 17 |
| tbckH | Clock pulse HIGH time | 6 | - | 8 | - | 10 | - | 16 | - | ns | 17 |
| tbckl | Clock pulse LOW time | 6 | - | 8 | - | 10 | - | 16 | - | ns | 17 |
| tbreas | Request set-up time | 5 | - | 5 | - | 10 | - | 10 | - | ns | 17 |
| tbrEaH | Request hold time | 5 | - | 5 | - | 5 | - | 5 | - | ns | 17 |
| tbackl | Delay from a rising clock edge to ACK switching | - | 18 | - | 20 | - | 25 | - | 35 | ns | 17 |

2668 tbl 21

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commerclal |  | Commerclal and Military |  |  |  |  |  | Unit | Timing <br> Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IDT72511L35 <br> IDT72521L35 |  | IDT72511L40 IDT72521L40 |  | IDT72511L50 <br> IDT72521L50 |  | IDT72511L80 IDT72521L80 |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| PORT B RETRANSMIT TIMING |  |  |  |  |  |  |  |  |  |  |  |
| tboseh | $\overline{R E R}, \overline{R E W}$, LDRER, LDREW set-up and recovery time | 10 | - | 10 | - | 15 | - | 15 | - | ns | 9, 18 |
| PROGRAMMABLE I/O TIMING |  |  |  |  |  |  |  |  |  |  |  |
| tPIOA | Programmable I/O access time | - | 25 | - | 25 | - | 30 | - | 30 | ns | 19 |
| tPIOS | Programmable I/O setup time | 10 | - | 10 | - | 15 | - | 15 | - | ns | 19 |
| tPIOH | Programmable //O hold time | 10 | - | 10 | - | 15 | - | 15 | - | ns | 19 |
| BYPASS TIMING |  |  |  |  |  |  |  |  |  |  |  |
| tBYA | Bypass access time | - | 20 | - | 25 | - | 30 | - | 40 | ns | 16 |
| tBYD | Bypass delay | - | 15 | - | 20 | - | 20 | - | 30 | ns | 16 |
| tabydv | Bypass data valid time from $\overline{D S A}$ | 15 | - | 15 | - | 15 | - | 15 | - | ns | 16 |
| tbByov ${ }^{(3)}$ | Bypass data valid time from $\overline{\mathrm{DS}}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns | 16 |
| FLAG TIMING ${ }^{(1)}{ }^{(2)}$ |  |  |  |  |  |  |  |  |  |  |  |
| tref | Read clock edge to Empty Flag asserted | - | 35 | - | 40 | - | 45 | - | 60 | ns | 14, 15, 20, 22 |
| tweF | Write clock edge to Empty Flag not asserted | - | 35 | - | 40 | - | 45 | - | 60 | ns | 14, 15, 20, 22 |
| tRFF | Read clock edge to Full Flag not asserted | - | 35 | - | 40 | - | 45 | - | 60 | ns | 14, 15, 21, 23 |
| twFF | Write clock edge to Full Flag asserted | - | 35 | - | 40 | - | 45 | - | 60 | ns | 14, 15, 21, 23 |
| traEF | Read clock edge to Almost-Empty Flag asserted | - | 50 | - | 55 | - | 60 | - | 75 | ns | 20,22 |
| twaEF | Write clock edge to Almost-Empty Flag not asserted | - | 50 | - | 55 | - | 60 | - | 75 | ns | 20, 22 |
| trAFF | Read clock edge to Almost-Full Flag not asserted | - | 50 | - | 55 | - | 60 | - | 75 | ns | 21, 23 |
| twaff | Write clock edge to Almost-Full Flag asserted | - | 50 | - | 55 | - | 60 | - | 75 | ns | 21, 23 |

## NOTES:

2668 tbl 22

1. Read and write are internal signals derived from $\overline{D S}_{A}, R / W_{A}, \overline{D S} B, R / W_{B}, R_{B}$, and $W_{B}$.
2. Although the flags, Empty, Almost-Empty, Almost-Full, and Full Flags are internal flags, the timing given is for those assigned to external pins.
3. Values guaranteed by design, not currently tested.


2668 drw 10
Figure 9. Hardware Reset Timing


Figure 10. Basic Port A Control Signal Timing (Applies to All Port A Timing)


Figure 11. Port A Command Timing (write).

WRITE


READ


Figure 12. Read and Write Timing for Port A

WRITE


NOTE:

1. $\stackrel{\rightharpoonup}{\ominus}=1$

READ


NOTE:

1. $\overline{W_{B}}=1$

Figure 13. Port B Read and Write Timing, Processor Interface Mode Only

## $A \rightarrow B$ FIFO WRITE FLOW-THROUGH



NOTES:

1. Assume the flag pin is programmed active low.
2. $\mathrm{R} \bar{W}_{A}=0$

## B $\rightarrow$ A FIFO READ FLOW-THROUGH



## NOTES:

1. Assume the flag pin is programmed active low.
2. $\mathrm{R} \bar{W}_{A}=1$

Figure 14. Port A Read and Write Flow-Through Timing, Processor Interface Mode Only

## $B \rightarrow A$ FIFO WRITE FLOW-THROUGH



NOTES:

1. Assume the flag pin is programmed active low.
2. $R \bar{W} A=1$

## $A \rightarrow B$ FIFO READ FLOW-THROUGH



Figure 15. Port B Read and Write Flow-Through Timing, Processor Interface Mode Only

## B $\rightarrow$ A READ BYPASS



## NOTES:

1. Once the bypass mode starts, any data change on Port $B$ bus (Byte $0 \rightarrow B y t e$ 1) will be passed to Port $A$ bus.
2. $\bar{W}_{B}=1$

## A $\rightarrow$ B WRITE BYPASS



## NOTES:

1. Once the bypass mode starts, any data change on Port A bus (Byte $0 \rightarrow$ Byte 1) will be passed to Port B bus.
2. $\overline{\mathrm{R}} \mathrm{B}=1$

Figure 16. Bypass Path Timing, BiFIFO Must Be in Peripheral Interface Mode

## SINGLE WORD DMA TRANSFER



## BLOCK DMA TRANSFER



Figure 17. Port B Read and Write DMA timing. Peripheral Interface Mode Only


Figure 18. Port B Reread and Rewrite Timing for Intelligent Reread/Rewrite

Port A $\rightarrow$ PIO WRITE


PIO $\rightarrow$ Port A READ


Figure 19. Programmable I/O Timing


## NOTES:

1. B $\rightarrow \mathrm{A}$ FIFO is initially empty.
2. Assume the flag pins are programmed active low.
3. $R \bar{W}_{A}=1$

Figure 20. Empty and Almost-Empty Flag Timing for $\mathbf{B} \rightarrow \mathbf{A}$ FIFO, ( $\mathbf{n}=$ programmed offset)


NOTES:

1. $B \rightarrow A$ FIFO initially contains $D-(M+1)$ data words. $D=512$ for IDT72511; $D=1024$ for IDT72521.
2. Assume the flag pins are programmed active low.
3. $R W_{A}=1$

Figure 21. Full and Almost-Full Flag Timing for $\mathbf{B} \rightarrow \mathbf{A}$ FIFO, ( $\mathbf{m}=$ programmed offset)


## NOTES:

1. $A \rightarrow B$ FIFO is initially empty.
2. Assume the flag pins are programmed active low.
3. $\mathrm{R} \bar{W}_{\mathrm{A}}=1$

Figure 22. Empty and Almost-Empty Flag Timing for $\mathbf{A} \rightarrow$ B FIFO, ( $\mathrm{n}=$ programmed offset)


NOTES:

1. $B \rightarrow A$ FIFO initially contains $D-(M+1)$ data words. $D=512$ for IDT72511; $D=1024$ for IDT72521.
2. Assume the flag pins are programmed active low.
3. $R \bar{W}_{A}=1$

Figure 23. Full and Almost-Full Flag Timing for $\mathbf{A} \rightarrow \mathrm{B}$ FIFO, ( $\mathrm{m}=$ programmed offset)

# PARALLEL SyncBiFIFO ${ }^{\text {m }}$ (CLOCKED BIDIRECTIONAL FIFO) $256 \times 18$-BIT AND $512 \times 18$-BIT 

## PRELIMINARY IDT72605 IDT72615

## FEATURES:

- Two independent FIFO memories for fully bidirectional data transfers
- $256 \times 18$ organization (IDT 72605)
- $512 \times 18$ organization (IDT 72615)
- Synchronous interface for fast ( 25 ns ) read and write cycle times
- Each data port has an independent clock and read/write control
- Output enable is provided on each port as a three-state control of the data bus
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Programmable flag offset can be set to any depth in the FIFO
- The synchronous BiFIFO is packaged in a 68 -pin PGA and PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT72605 and IDT72615 are very high speed, low power bidirectional FIFO memories with synchronous interface
for fast read and write cycle times. The SyncBiFIFO ${ }^{\text {TM }}$ is a data buffer that can store or retrieve information from two sources simultaneously. Two dual-port FIFO memory arrays are contained in the SyncBiFIFO; one data buffer for each direction.

The SyncBiFIFO has registers on all inputs and outputs. Data is only transferred into the I/O registers on clock edges, hence the interfaces are synchronous. Each Port has its own independent clock. Data transfers to the I/O registers are gated by the enable signals. The transfer direction for each port is controlled independently by a read/write signal. Individual output enable signals control whether the SyncBiFIFO is driving the data lines of a port or whether those data lines are in a high impedance state.

Bypass control allows data to be directly transferred from input to output register in either direction.

The SyncBiFIFO has eight flags. The flag pins are full, empty, almost-full, and almost-empty for both FIFO memories. The offset depths of the almost-full and almost-empty flags can be programmed to any location.

The SyncBiFIFO is fabricated using IDT's high speed submicron CEMOS ${ }^{T M}$ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.


## PIN CONFIGURATIONS




PIN DESCRIPTION

| Symbol | Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| Da0-Dat7 | Data A | I/O | Data inputs \& outputs for the 18-bit Port A bus. |
| $\overline{\mathrm{CS}}$ A | Chip Select A | 1 | Port $A$ is accessed when $\overline{C S}^{\prime}$ is LOW. Port $A$ is inactive if $\overline{C S}_{A}$ is HIGH. |
| $\mathrm{R} / \bar{W}_{A}$ | Read/Write A | 1 | This pin controls the read or write direction of Port A. If $R \bar{W} A$ is LOW, Data $A$ input data is written into Port A. If $R \bar{W}_{A}$ is HIGH, Data $A$ output data is read from Port $A$. In bypass mode, when $R \bar{W}_{A}$ is LOW, message is written into $A \rightarrow B$ output register. If $R \bar{W} A$ is HIGH, message is read from $B \rightarrow A$ output register. |
| CLKA | Clock A | 1 | CLKA is typically a free running clock. Data is read or written into Port A on the rising edge of CLKA. |
| $\overline{\mathrm{EN}} \mathrm{A}$ | Enable A | 1 | When $\overline{\operatorname{EN}} \mathrm{A}$ is LOW, data can be read or written to Port $A$. When $\overline{\mathrm{EN}} \mathrm{A}$ is HJGH, no data transfers occur. |
| $\overline{\mathrm{OE}} \mathrm{A}$ | Output Enable A | 1 | When R/W $\bar{W}$ is HIGH, Port $A$ is an output bus and $\overline{\mathrm{E}} \mathrm{A}$ controls the high impedance state of DAO-DA17. If $\overline{O E}_{A}$ is HIGH, Port $A$ is in a high impedance state. If $\overline{O E}_{A}$ is LOW while $\overline{\mathrm{CS}}_{\mathrm{A}}$ is LOW and $\mathrm{R} \bar{W}_{A}$ is HIGH, Port $A$ is in an active (low impedance) state. |
| $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}_{2}$ | Addresses | 1 | When $\overline{\mathrm{CS}}_{\mathrm{A}}$ is asserted, $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}_{2}$ and $\mathrm{R} / \bar{W}_{A}$ are used to select one of six internal resources. |
| D80-D817 | Data B | 1/O | Data inputs \& outputs for the 18 -bit Port B bus. |
| $\mathrm{R} / \overline{\mathrm{W}} \mathrm{B}$ | Read/Write B | 1 | This pin contro's the read or write direction of Port $B$. If $R \bar{W} B$ is LOW, Data B input data is written into Port B. If $\mathrm{F} \bar{W}_{B}$ is HIGH, Data B output data is read from Port $B$. In bypass mode, when $R \bar{W} \bar{W}_{B}$ is LOW, message is written into $A \rightarrow B$ output register. If $R \bar{W} B$ is $H I G H$, message is read from $B \rightarrow A$ output register. |
| CLKв | Clock B | I | Clock B is typically a free running clock. Data is read or written into Port B on the rising edge of CLKB. |
| $\overline{\mathrm{EN}} \mathrm{B}$ | Enable B | 1 | When $\overline{\mathrm{EN}} \mathrm{B}$ is LOW, data can be read or written to Port B . When $\overline{\mathrm{EN}} \mathrm{B}$ is HIGH, no data transfers occur. |
| $\overline{\mathrm{OE}}$ | Output Enable B | 1 | When $R \bar{W} \bar{B}$ is HIGH, Port $B$ is an output bus and $\overline{\mathrm{OE}} \mathrm{B}$ controls the high impedance state of Deo-Db17. If OEB is HIGH, Port $B$ is in a high impedance state. If $\overline{O E}_{B}$ is LOW while $R \bar{W} B$ is HIGH, Port B is in an active (low impedance) state. |
| EFAB | $\mathrm{A} \rightarrow \mathrm{B}$ Empty Flag | 0 | When $\overline{E F}_{A B}$ is LOW, the $A \rightarrow B$ FIFO is empty and further data reads from Port $B$ are inhibited. When $\overline{E F}_{A B}$ is HIGH, the FIFO is not empty. $\overline{E F}_{A B}$ is synchronized to CLKB. In the bypass mode, $\overline{E F F}_{A B}$ HIGH indicates that data DAO-DA17 is available for passing through. After the data Dbo-DB17 has been read, EFAB goes LOW. |
| $\overline{\text { PAEAB }}$ | $\begin{array}{\|l\|} \hline \mathrm{A} \rightarrow \mathrm{~B} \\ \text { Programmable } \\ \text { Almost-Empty Flag } \end{array}$ | 0 | When PAEAB is LOW, the $\mathrm{A} \rightarrow \mathrm{B}$ FIFO is almost empty. An almost empty FIFO contains less than or equal to the offset programmed into $\overline{\text { PAEAB Register. When PAEAB is HIGH, the }}$ $A \rightarrow B$ FIFO contains more than offset in $\overline{\text { PAE }}_{A B}$ Register. The default offset value for $\overline{\mathrm{PAE}}_{\mathrm{AB}}$ Register is $8 . \overline{P A E A B ~}_{A B}$ is synchronized to CLKB. |
| $\overline{\text { PAFAB }}$ | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{~B} \\ & \text { Programmable } \\ & \text { Almost-Full Flag } \end{aligned}$ | 0 | When $\overline{\text { PAF }}$ AB is LOW, the $\mathrm{A} \rightarrow \mathrm{B}$ FIFO is almost full. An almost full FIFO contains greater than the FIFO depth minus the offset programmed into $\overline{\text { PAF }}_{\text {AB }}$ Register. When PAFAB is HIGH, the $A \rightarrow B$ FIFO contains less than or equal to the depth minus the offset in PAFAB Register. The default offset value for PAFAB Register is 8 . $\overline{P A F}_{A B}$ is synchronized to CLKA. |
| $\overline{F F}_{A B}$ | $\mathrm{A} \rightarrow \mathrm{B}$ Full Flag | 0 | When $\overline{F F}_{A B}$ is LOW, the $A \rightarrow B$ FIFO is full and further data writes into Port $A$ are inhibited. When $\overline{F F}_{A B}$ is HIGH, the FIFO is not full. $\overline{F F}_{A B}$ is synchronized to CLKKA. In bypass mode, $\overline{F F}_{A B}$ tells Port $A$ that a message is waiting in Port $B^{\prime}$ 's output register. If $\overline{F F}_{A B}$ is LOW, a bypass message is in the register. If $\overline{F F}_{A B}$ is HIGH , Port $B$ has read the message and another message can be written into Port A. |
| $\overline{\mathrm{EF}} \mathrm{BA}$ | B $\rightarrow$ A Empty Flag | 0 | When $\overline{E F}_{B A}$ is LOW, the B $\rightarrow$ A FIFO is empty and further data reads from Port A are inhibited. When EFBA is HIGH, the FIFO is not empty. EFBA is synchronized to CLKA. In the bypass mode, $\overline{E F}$ BA HIGH indicates that data D8o-Db17 is available for passing through. After the data DAO-DA17 has been read, EFBA goes LOW on the following cycle. |
| $\overline{\text { PAEBA }}$ | $\begin{aligned} & \mathrm{B} \rightarrow \mathrm{~A} \\ & \text { Programmable } \\ & \text { Almost-Empty Flag } \end{aligned}$ | 0 | When $\overline{\text { PAE }} \mathrm{BA}$ is LOW, the $\mathrm{B} \rightarrow \mathrm{A}$ FIFO is almost empty. An almost empty FIFO contains less than or equal to the offset programmed into $\overline{\text { PAE }}_{B A}$ Register. When $\overline{\text { PAE }}_{B A}$ is HIGH, the $B \rightarrow A$ FIFO contains more than offset in $\overline{\text { PAEBA Register. The default offset value for } \overline{\text { PAE }}_{B A}}$ Register is $8 . \overline{P A E}_{B A}$ is synchronized to CLKA. |
| $\overline{\mathrm{PAFBA}}$ | $\begin{aligned} & \mathrm{B} \rightarrow \mathrm{~A} \\ & \text { Programmable } \\ & \text { Almost-Full Flag } \end{aligned}$ | 0 | When $\overline{\mathrm{PAF}} \mathrm{BA}$ is LOW, the $\mathrm{B} \rightarrow \mathrm{A}$ FIFO is almost full. An almost full FIFO contains greater than the FIFO depth minus the offset programmed into $\overline{\text { PAF }}_{B A}$ Register. When $\overline{\text { PAF }}_{B A}$ is HIGH, the B $\rightarrow$ A FIFO contains less than or equal to the depth minus the offset in PAFBA Register. The default offset value for $\overline{\mathrm{PAF}} \mathrm{BA}$ Register is 8 . $\overline{\mathrm{PAF}} \mathrm{BA}$ is synchronized to CLKB. |

## PIN DESCRIPTION (Continued)

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| $\overline{F F F A}^{\text {B }}$ | $\mathrm{B} \rightarrow \mathrm{A}$ Full Flag | 0 | When $\overline{F F} B A$ is LOW, the $B \rightarrow A$ FIFO is full and further data writes into Port $B$ are inhibited. When $\overline{F F}_{B A}$ is HIGH, the FIFO is not full. $\overline{\text { FFBA }}$ is synchronized to CLKB. In bypass mode, $\overline{F F}_{B A}$ tells Port $B$ that a message is waiting in Port A's output register. If $\overline{F F}_{B A}$ is LOW, a bypass message is in the register. If $\overline{F F}_{B A}$ is HIGH, Port A has read the message and another message can be written into Port $B$. |
| $\overline{\text { BYPB }}$ | $\begin{aligned} & \text { Port B Bypass } \\ & \text { Flag } \end{aligned}$ | 0 | This flag informs Port B that the Synchronous BiFIFO is in bypass mode. When BYPB is LOW, Port A has placed the FIFO into bypass mode. If $\overline{\mathrm{BYP}}$ is HIGH , the Synchronous BiFIFO passes data into memory. $\overline{\mathrm{BYP}}_{\mathrm{B}}$ is synchronized to CLKB. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | A LOW on this pin will perform a reset of all Synchronous BiFIFO functions. |
| Vcc | Power |  | There are three +5 V power pins. |
| GND | Ground |  | There are seven Ground pins at OV. |

2704 tbl 02

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to Ground | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC

## OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCCM | Military Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| VCCC | Commercial Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| VIH | Input High Voltage Military | 2.2 | - | - | V |
| VIL $^{(1)}$ | Input Low Voltage <br> Commercial and Military | - | - | 0.8 | V |

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN $^{(2)}$ | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| COUT $^{(1,2)}$ | Output Capacitance | VoUT $=0 \mathrm{~V}$ | 10 | pF |

NOTES:

1. With output deselected.
2. Characterized values, not currently tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT72615L <br> IDT72605L <br> Commercial <br> tcLK $=\mathbf{2 5}, \mathbf{3 5}, 50 \mathrm{~ns}$ |  |  | IDT72615L <br> IDT72605L Military tcLK $=30,35,50 \mathrm{~ns}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| liL ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| $10 L^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic " 1 " Voltage Iout $=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| VOL | Output Logic "0" Voltage lout = 8mA | - | - | 0.4 | - | - | 0.4 | V |
| $1 \mathrm{IcC}^{(3)}$ | Average Vcc Power Supply Current | - | - | 230 | - | - | 250 | mA |

## NOTES:

1. Measurements with $0.4 \mathrm{~V} \leq \mathrm{V} \operatorname{IN} \leq \mathrm{Vcc}$.
2. $\overline{\mathrm{OE}} \geq \mathrm{VIH}_{\mathrm{H}} ; 0.4 \leq \mathrm{VOUT} \leq \mathrm{Vcc}$.
3. Tested with outputs open. Testing frequency $\mathrm{f}=20 \mathrm{MHz}$

## AC TEST CONDITIONS

In Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load

GND to 3.0 V
3 s
1.5 V
1.5 V

or equivalent circuit 2704 drw 05
Figure 2. Output Load

* Includes jig and scope capacitances.


## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Com'l. |  |  | Mil. | Com'l. and Mil. |  |  |  | Unit | Timing Figures |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|l\|} \hline \text { IDT726 } \\ \text { IDT726 } \\ \text { Min. } \\ \hline \end{array}$ | $\begin{gathered} \hline \text { 615L25 } \\ \text { 605L25 } \\ \text { Max. } \end{gathered}$ | $\begin{array}{\|c} \hline \text { IDT726 } \\ \text { IDT726 } \\ \text { Min. } \end{array}$ | $\begin{gathered} \hline \text { 615L30 } \\ \text { 605L30 } \\ \text { Max. } \end{gathered}$ | $\begin{array}{\|c} \hline \text { IDT726 } \\ \text { IDT726 } \\ \text { Min. } \end{array}$ | $\begin{gathered} \hline 615 \mathrm{~L} 35 \\ \text { 605L35 } \\ \text { Max. } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { IDT7261 } \\ \text { IDT7260 } \\ \text { Min. } \end{array}$ | $\begin{aligned} & 15 \mathrm{~L} 50 \\ & \text { O5L50 } \\ & \text { Max. } \end{aligned}$ |  |  |
| fCLK | Clock frequency | - | 40 |  | 33 | - | 28 | - | 20 | MHz | - |
| tCLK | Clock cycle time | 25 | - | 30 | - | 35 | - | 50 | - | ns | 4,5,6,7 |
| tCLKH | Clock high time | 10 | - | 12 | - | 14 | - | 20 | - | ns | 4,5,6,7,12,13,14,15 |
| tCLKL | Clock low time | 10 | - | 12 | - | 14 | - | 20 | - | ns | 4,5,6,7,12,13,14,15 |
| ths | Reset pulse width | 25 | - | 30 | - | 35 | - | 50 | - | ns | 3 |
| trss | Reset set-up time | 15 | - | 18 | - | 21 | - | 30 | - | ns | 3 |
| tRSR | Reset recovery time | 15 | - | 18 | - | 21 | - | 30 | - | ns | 3 |
| tRSF | Reset to flags in intial state |  | 25 |  | 30 |  | 35 | - | 50 | ns | 3 |
| tA | Data access time | 3 | 15 | 3 | 18 | 3 | 21 | 3 | 25 | ns | 5,7,8,9,10,11 |
| tcs | Control signal set-up time ${ }^{(1)}$ | 6 | - | 7 | - | 8 | - | 10 | - | ns | $\begin{aligned} & 4,5,6,7,8,9,10,11,12 \\ & 13,14,15 \end{aligned}$ |
| tch | Control signal hold time ${ }^{(1)}$ | 1 | - | 1 | - |  | - | 1 | - | ns | $\begin{aligned} & 4,5,6,7,10,11,12,13 \\ & 14,15 \end{aligned}$ |
| tDS | Data set-up time | 6 | - | 7 | - | 8 | - | 10 | - | ns | 4,6,8,9,10,11 |
| tDH | Data hold time | 1 | - | 1 | - | 1 | - | 1 | 二 | ns | 4,6 |
| toe | Output Enable LOW to output data valid ${ }^{(2)}$ | 3 | 13 |  | 16 | 3 | 20 | 3 | 28 | ns | 5,7,8,9,10,11 |
| tolz | Output Enable LOW to data bus at low $\mathbf{Z}^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns | 5,7,8,9,10,11 |
| tohz | Output Enable HIGH to data bus at high $\mathrm{Z}^{(2)}$ | 3 | 13 |  | 16 |  | 20 |  | 28 | ns | 5,7,10,11 |
| tFF | Clock to Full Flag time | - | 15 | - | 18 | - | 21 | - | 30 | ns | 4,6,10,11 |
| tEF | Clock to Empty Flag time | - | 15 |  | 18 | - | 21 | 二 | 30 | ns | 5,7,8,9,10,11 |
| tPAE | Clock to Programmable Almost Empty Flag time |  | 15 |  |  |  | 21 | - |  | ns | 12,14 |
| tPAF | Clock to Programmable Almost Full Flag time |  | 15 |  |  |  | 21 | - | 30 | ns | 13,15 |
| tSKEW1 | Skew between CLKA \& CLKв for Empty/Full Flags ${ }^{(2)}$ | 12 | - | 15 | - | 17 | - | 20 | - | ns | 4,5,6,7,8,9,10,11 |
| tsKEW2 | Skew between CLKA \& CLKB for Programmable Flags ${ }^{(2)}$ | 19 | - |  | - | 25 | - | 34 | - | ns | 4, 7,12,13,14,15 |

## NOTES

1. Control signals refer to $\overline{C S} A, R \bar{W} A_{A}, \overline{E N} A_{1}, A_{2}, A_{1}, A 0, R \bar{W} B, \overline{E N} B$.
2. Minimum values are guaranteed by design.

## FUNCTIONAL DESCRIPTION

IDT's SyncBiFIFO is versatile for both multiprocessor and peripheral applications. Data can be stored or retrieved from two sources simultaneously.

The SyncBiFIFO has registers on all inputs and outputs. Data is only transferred into the I/O registers on clock edges, hence the interfaces are synchronous. Two dual-port FIFO memory arrays are contained in the SyncBiFIFO; one data buffer for each direction. Each Port has its own independent clock. Data transfers to the I/O registers are gated by the enable signals. The transfer direction for each port is controlled independently by a read/write signal. Individual output enable signals control whether the SyncBiFIFO is driving the data lines of a port or whether those data lines are in a high impedance state. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port $B$ device using the 18 -bit bypass path.

The SyncBiFIFO can be used in multiples of 18-bits. In a 36- to 36-bit configuration, two SyncBiFIFOs operate in parallel. Both devices are programmed simultaneously, 18 data bits to each device. This configuration can be extended to wider bus widths (54- to 54 -bits, 72 - to 72 -bits, etc.) by adding more SyncBiFIFOs to the configuration. Figure 1 show multiple SyncBiFIFOs configured for multiprocessor communication.

The microprocessor or microcontroller connected to Port A controls all operations of the SyncBiFIFO. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B interfaces with a second processor. The Port B control pins are inputs driven by the second processor.

## RESET

Reset is accomplished whenever the Reset ( $\overline{\mathrm{RS}}$ ) input is taken to a low state with $\overline{\mathrm{CS}}$, ENA and ENB HIGH. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The $\mathrm{A} \rightarrow \mathrm{B}$ and $\mathrm{B} \rightarrow \mathrm{A}$ FIFO Empty Flags ( $\overline{E F A B}, \mathrm{EFBA}$ ) and Programmable Almost Empty Flags (PAEAB, PAEBA) will be set to low after trsF. The $A \rightarrow B$ and $B \rightarrow A$ FIFO Full Flags ( $\overline{F F} A B, \overline{F F B A}$ ) and Programmable Almost Full Flags ( $\overline{\mathrm{PAF} A B}, \overline{\mathrm{PAF}} \mathrm{BA}$ ) will be set to high after tRisF. After the reset, the offsets of the Almost-Empty Flags and Almost- Full Flags for the $A \rightarrow B$ and B $\rightarrow \mathrm{A}$ FIFO offset default to 8 .

## PORT A INTERFACE

The SyncBiFIFO ${ }^{\text {M }}$ is straightforward to use in micro-processor-based systems because each port has a standard microprocessor control set. Port A interfaces with microprocessor through the three address pins (A2-A0) and a Chip Select CSA pins. When CSA is asserted, A2,A1,Ao and $\mathrm{R} / \bar{W}_{A}$ are used to select one of six internal resources (Table 1).

With $\mathrm{A}_{2}=0$ and $\mathrm{A}_{1}=0, \mathrm{~A} 0$ determines whether data can be read out of output register or be written into the FIFO ( $\mathrm{A} 0=0$ ), or the data can pass through the FIFO through the bypass path ( $\mathrm{A} 0=1$ ).

With $\mathrm{A} 2=1$, four programmable flags (two $\mathrm{A} \rightarrow \mathrm{B}$ FIFO programmable flags and two $B \rightarrow A$ FIFO programmable flags) can be selected: the A $\rightarrow$ B FIFO Almost-Empty Flag Offset ( $\mathrm{A}_{1}=0, \mathrm{~A} 0=0$ ), $\mathrm{A} \rightarrow \mathrm{B}$ FIFO Almost-Full Flag Offset ( $\mathrm{A} 1=0, \mathrm{~A} 0=1$ ), $\mathrm{B} \rightarrow \mathrm{A}$ FIFO Almost-Empty Flag Offset ( $\mathrm{A} 1=1$, $A 0=0$ ), $B \rightarrow A$ FiFO Almost-Full Flag Offset ( $A 1=1, A 0=1$ ).

Port A is disabled when $\overline{\mathrm{CS}}_{\mathrm{A}}$ is deasserted and data A is in high impedance state.


2704 drw 04
NOTES:

1. Upper SyncBiFIFO only is used in 18 - to 18 -bit configuration.
2. Control $A$ Consists of $R / \bar{W}_{A}, \overline{E N}_{A}, \overline{O E}_{A}, \overline{C S}_{A}, A_{2}, A_{1}, A_{0}$. Control $B$ consists of $R \bar{W}_{B}, \overline{E N}_{B}, \overline{O E} B$.

Figure 1. 36- to 36-bit Processor Interface Configuration

| $\overline{C S} A$ | R $/ \overline{W r}_{A}$ | ENA | $\overline{O E A}$ | Data A I/O | Port A Operation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | Data $A$ is written on CLKA $\uparrow$. This write cycle immediately following low impedance cycle is prohibited. |
| 0 | 0 | 0 | 1 | 1 | Data $A$ is written on CLKA $\uparrow$. |
| 0 | 0 | 1 | X | 1 | Data $A$ is ignored |
| 0 | 1 | 0 | 0 | 0 | Data is read ${ }^{(1)}$ from RAM array to output register on CLKA $\uparrow$, Data $A$ is low impedance |
| 0 | 1 | 0 | 1 | 0 | Data is read (1) from RAM array to output register on CLKA $\uparrow$, Data $A$ is high impedance |
| 0 | 1 | 1 | 0 | 0 | Output register does not change ${ }^{(2)}$, Data $A$ is low impedance |
| 0 | 1 | 1 | 1 | 0 | Output register does not change ${ }^{(2)}$, Data $A$ is high impedance |
| 1 | 0 | X | X | 1 | Data $A$ is ignored (3) |
| 1 | 1 | X | X | 0 | Data $A$ is high impedance ${ }^{(3)}$ |

NOTES

1. When $A_{2} A_{1} A_{0}=000$, the next $B \rightarrow A$ FIFO value is read out of the output register and the read pointer advances. If $A_{2} A_{1} A_{0}=001$, the bypass path is selected and bypass data from the Port $B$ input register is read from the Port $A$ output register. If $A_{2} A_{1} A_{0} 0=1 X X$, a flag offset register is selected and its offset is read out through Port A output register.
2. Regardless of the condition of $A_{2} A_{1} A_{0}$, the data in the Port $A$ output register does not change and the $B \rightarrow A$ read pointer does not advance.
3. If $\overline{\mathrm{CS}}_{\mathrm{A}}$ is HIGH, then BYPB is HIGH. No bypass occur under this condition.

Table 1. Port A Operation Control Signals

## BYPASS PATH

The bypass paths provide direct communication between Port A and Port B. There are two full 18 -bit bypass paths, one in each direction. During a bypass operation, data is passed directly between the input and output registers, and the FIFO memory is undisturbed.

Port A initiates and terminates all bypass operations. The bypass flag, $\overline{B Y P} \mathrm{~B}$, is asserted to inform Port B that a bypass operation is beginning. The bypass flag state is controlled by the Port A controls, although the $\overline{\mathrm{BYPB}}$ signal is synchronized to CLKB. So, $\overline{\text { BYPB }}$ is asserted on the next rising edge of CLKb when $\mathrm{A}_{2} \mathrm{~A}_{1} \mathrm{~A} 0=001$ and CSA is Low. When Port A returns to normal FIFO mode (A2A1A0=000 or CSA is High), $\overline{B Y P B}$ is deasserted on the next CLKB rising edge.

Once the SyncBiFIFO is in bypass mode, all data transfers are controlled by the standard Port $\mathrm{A}(\mathrm{R} / \overline{\mathrm{W}} \mathrm{A}, \mathrm{CLKA}, \mathrm{EN} \mathrm{A}$, $\overline{O E A})$ and Port $B(R / \bar{W} B, C L K B, E N b, \overline{O E} B)$ interiace pins. Each bypass path can be considered as a one word deep FIFO. Data is held in each input register until it is read. Since the controls of each port operate independentiy, Port A can be reading bypass data at the same time Port $B$ is reading bypass data.

When R/ $\bar{W}_{A}$ and $\overline{E N}_{A}$ is LOW, data on pins DAO-DA17 is written into Port A input register. Following the rising edge of CLKA for this write, the $A \rightarrow B$ Full Flag ( $\mathrm{FF} A B$ ) goes LOW. Subsequent writes into Port A are blocked by internal logic until FFAB goes HIGH again. On the next CLKb rising edge, the A $\rightarrow$ B Empty Flag ( $\overline{\mathrm{EF}} \mathrm{AB}$ ) goes HIGH indicating to Port $B$ that data is available. Once $R \bar{W} B$ is HIGH and ENB is LOW, data is read into the Port B output register. $\overline{\mathrm{OE}} \mathrm{B}$ still controls whether Port B is in a high-impedance state. When $\overline{O E B}$ is LOW, the output register data appears at DBoDb17. EFAB goes LOW following the CLKB rising edge for this read. FFAB goes HIGH on the next CLKA rising edge,
letting Port A know that another word can be written through the bypass path.

Bypass data transfers from Port B to Port A work in a similar manner with EFBA and FFBA indicating the Port A output register state.

When the Port A address changes from bypass mode ( $\mathrm{A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{\mathrm{O}}=001$ ) to FIFO mode ( $\mathrm{A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{\mathrm{O}}=000$ ) on the rising edge of CLKA, the data held in the Port B output register may be overwritten. Unless Port A monitors the $\overline{\mathrm{BYP}}$ pin and waits for Port $B$ to clock out the last bypass word, data from the $A \rightarrow B$ FIFO will overwrite data in the Port B output register. $\overline{\mathrm{BYPB}}_{\mathrm{B}}$ will go HIGH on the rising edge of CLKB signifying that Port B has finished its last bypass operation. Port B must read any bypass data in the output register on this last CLKB clock or it is lost and the SyncBiFIFO returns to FIFO operations. It is especially important to monitor $\overline{B Y P B}$ when CLKB is much slower than CLKA to avoid this condition. $\overline{\mathrm{BYP}} \mathrm{B}$ will also go HIGH after $\overline{\mathrm{CS}} \mathrm{A}$ is brought HIGH; in this manner the Port B bypass data may also be lost.

Since the Port A processor controls $\overline{\mathrm{CS}} \mathrm{A}$ and the bypass mode, this scenario can be handled for $B \rightarrow A$ bypass data. The Port A processor must be set up to read the last bypass word before leaving bypass mode.

## PORT A CONTROL SIGNALS

The Port A control signals pins dictate the various operations shown in Table 2. Port A is accessed when $\overline{\mathrm{CS}} \mathrm{A}$ is LOW, and is inactive if $\overline{\mathrm{CS}} \mathrm{A}$ is HIGH. R/W W and $\overline{\mathrm{EN}} \mathrm{A}$ lines determine when Data A can be written or read. If R/ $\bar{W} A$ and $\operatorname{EN} A$ are LOW, data is written into input register on the low-to-high transition of CLKA. If R/WA is HIGH and $\overline{O E A}_{A}$ is LOW, data comes out of bus and is read from output register into three-state buffer. Refer to pin descriptions for more information.

| $\overline{\mathrm{CS}} \mathrm{A}$ | A2 | A1 | A 0 | Read | Write |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $\mathrm{~B} \rightarrow \mathrm{~A}$ FIFO | A $\rightarrow$ B FIFO |
| 0 | 0 | 0 | 1 | 18-bit Bypass Path |  |
| 0 | 1 | 0 | 0 | $\mathrm{A} \rightarrow$ B FIFO Almost-Empty <br> Flag Offset |  |
| 0 | 1 | 0 | 1 | A $\rightarrow$ B FIFO Almost-Full <br> Flag Offset |  |
| 0 | 1 | 1 | 0 | B $\rightarrow$ A FIFO Almost-Empty <br> Flag Offset |  |
| 0 | 1 | 1 | 1 | B $\rightarrow$ A FIFO Almost-Full <br> Flag Offset |  |
| 1 | X | X | X | Port A Disabled |  |

2704 tbl 10

Table 2. Accessing Port A Resources Using $\overline{C S A}, A 2, A 1$, and $A 0$

## PROGRAMMABLE FLAGS

The IDT SyncBiFIFO has eight flags: four flags for $A \rightarrow B$ FIFO ( $\overline{E F}_{A B}, \overline{\mathrm{PAEA}}_{\mathrm{PAB}}, \overline{\mathrm{PAF}}_{\mathrm{AB}}, \overline{\mathrm{FF}} \mathrm{AB}$ ), and four flags for $\mathrm{B} \rightarrow \mathrm{A}$ FIFO ( $\left.\overline{E F}_{B A}, \overline{P A E B A}^{\text {PAF }} \overline{\mathrm{PA}} \mathrm{BA}, \overline{\mathrm{FF}} \mathrm{BA}\right)$. The Empty and Full flags are fixed, while the Almost Empty and Almost Full offsets can be set to any depth through the Flag Offset Registers (see Table 3). The flags are asserted at the depths shown in the Flag Truth Table (Table 4). After reset, the programmable flag offsets are set to 8 . This means the Almost Empty flags are asserted at Empty +8
words deep, and the Almost Full flags are asserted at Full 8 words deep.

The $\overline{P A E A B}_{A B}$ is synchronized to CLKB, while $\overline{\mathrm{PAF}}_{A B}$ is synchronized to CLKA; and $\overline{\text { PAE }} B A$ is synchronized to CLKA, while $\overline{P A F}_{B A}$ is synchronized to CLKB. If the minimum time (tskew2) between a rising CLKb and a rising CLKA is met, the flag will change state on the current clock; otherwise, the flag may not change state until the next clock rising edge. For the specific flag timings, refer to Figures 12-15.

|  | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { PAEAB }}^{\text {Register }}$ | X | X | X | X | X | X | X | X | X | A $\rightarrow$ B FIFO Almost-Empty Flag Offset |  |  |  |  |  |  |  |  |
|  | 17 | 10 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\overline{\text { PAFAB }}$ R Register $^{\text {a }}$ | X | X | X | X | X | X | X | X | X | A $\rightarrow$ B FIFO Almost-Full Flag Offset |  |  |  |  |  |  |  |  |
| $\overline{\text { PAEbA Register }}$ | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | X | X | X | X | X | X | X | X | X | B $\rightarrow$ A FIFO Almost-Empty Flag Offset |  |  |  |  |  |  |  |  |
|  | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\overline{\text { PAFBA Register }}$ | X | X | X | X | X | X | X | X | X | $\mathrm{B} \rightarrow \mathrm{A}$ FIFO Almost-Full Flag Offset |  |  |  |  |  |  |  |  |

NOTE:
2704 tbl 11

1. Bit 8 must be set to 0 for the IDT72605 $(256 \times 18)$ Synchronous BiFIFO.

Table 3. Flag Offset Register Format

| Number of Words <br> in FIFO <br> From |  | To |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $\overline{E F}$ | $\overline{\text { PAE }}$ | $\overline{\text { PAF }}$ |  |
| 0 | n | Low | Low | High | $\overline{\text { FF }}$ |
| 1 | High | Low | High | High |  |
| $\mathrm{n}+1$ | $\mathrm{D}-(\mathrm{m}+1)$ | High | High | High | High |
| $\mathrm{D}-\mathrm{m}$ | $\mathrm{D}-1$ | High | High | Low | High |
| D | D | High | High | Low | Low |

[^9]Table 4. Internal Flag Truth Table

## PORT B CONTROL SIGNALS

The Port B control signal pins dictate the various operations shown in Table 5. Port B is independent of $\overline{\mathrm{CS}} \mathrm{A}$. $\mathrm{R} / \overline{\mathrm{W}} \mathrm{B}$ and ENB lines determine when Data can be written or read in Port B. If $\mathrm{R} / \overline{\mathrm{W}}$ B and $\overline{\mathrm{EN}} \mathrm{B}$ are LOW, data is written into input register, and on low-to-high transition of CLKB data is written into input register and the FIFO memory.

If $\mathrm{R} / \bar{W}_{\mathrm{B}}$ is HIGH and $\overline{\mathrm{OE}}_{\mathrm{B}}$ is LOW, data comes out of bus and is read from output register into three-state buffer. In bypass mode, if $R / \bar{W} B$ is LOW, bypass messages are transferred into $B \rightarrow A$ output register. If $R / \bar{W} A$ is HIGH, bypass messages are transferred into $\mathrm{A} \rightarrow \mathrm{B}$ output register. Refer to pin descriptions for more information.

| $\mathrm{R} / \overline{M r a}^{\text {a }}$ | ENB | OEB | $\begin{gathered} \hline \text { Data B } \\ / / O \end{gathered}$ | Port B Operation |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | Data $B$ is written on CLKB $\uparrow$. This write cycle immediately following output low impedance cycle is prohibited |
| 0 | 0 | 1 | 1 | Data B is written on CLKB $\uparrow$. |
| 0 | 1 | X | 1 | Data B is ignored |
| 1 | 0 | 0 | 0 | Data is read ${ }^{(1)}$ from RAM array to output register on CLKB $\uparrow$, Data B is low impedance |
| 1 | 0 | 1 | 0 | Data is read ${ }^{(1)}$ from RAM array to output register on CLKB $\uparrow$, Data $B$ is high impedance |
| 1 | 1 | 0 | 0 | Output register does not change ${ }^{(2)}$, Data B is low impedance |
| 1 | 1 | 1 | 0 | Output register does not change ${ }^{(2)}$, Data B is high impedance |

NOTES:
2704 tbl 13

1. When $A_{2} A_{1} A_{0}=000$ or $1 X X$, the next $A \rightarrow B$ FIFO value is read out of the output register and the read pointer advances. If $A_{2} A_{1} A_{0}=001$, the bypass path is selected and bypass data is read from the Port B output register.
2. Regardless of the condition of $A_{2} A_{1} A 0$, the data in the Port $B$ output register does not change and the $A \rightarrow B$ read pointer does not advance.

Table 5. Port B Operation Control Signals


Figure 3. Reset Timing


Figure 4. Port $A(A \rightarrow B)$ Write Timing


2704 drw 08
Figure 5. Port $A(B \rightarrow A)$ Read Timing


2704 dww 09

Figure 6. Port $B(B \rightarrow A)$ Write Timing


Figure 7. Port $B(A \rightarrow B)$ Read Timing


2704 drw 11

## NOTE:

1. When tskew $1 \geq$ minimum specification, tFRL(Max.) $=$ tcLK + tskew 1 tSKEW1 < minimum specification, tFRL(Max.) $=2$ tCLK + tSKEW1 or tCLK + tSKEW1
The Latency Timing applies only at the Empty Boundary ( $\overline{E F}=$ Low).
Figure 8. $\mathbf{A} \rightarrow$ B First Data Word Latency after Reset for Simultaneous Read and Write


Figure 9. B $\rightarrow$ A First Data Word Latency after Reset for Simultaneous Read and Write


2704 drw 13

## NOTES:

1. When $\overline{\mathrm{CS}} \mathrm{A}$ is brought $\mathrm{HIGH}, \mathrm{A} \rightarrow \mathrm{B}$ Bypass mode will switch to FIFO mode on the following CLKA low-to-high transition.
2. After the bypass operation is completed, the $\overline{B Y P B}$ goes from low-to-high; this will reset all bypass flags. The bypass path becomes available for the next bypass operation.
3. When A-side changed from bypass mode into FIFO mode, B-side only has one cycle to read the bypass data. On the next cycle, B-side will be forced back to FIFO mode.

Figure 10. $A \rightarrow B$ Bypass Timing


2704 drw 14

## NOTES:

1. When $\overline{C S}_{A}$ is brought $\mathrm{HIGH}, \mathrm{A} \rightarrow \mathrm{B}$ Bypass mode will switch to FIFO mode on the following CLKA going low-to-high.
2. After the bypass operation is completed, the $\overline{\mathrm{BYP}} \mathrm{goes}$ from low-to-high; this will reset all bypass flags. The bypass path becomes available for the next bypass operation.
3. When A-side changed from bypass mode into FIFO mode, B-side only has one cycle to read the bypass data. On the next cycle, B-side will be forced back to FIFO mode.

Figure 11. $B \rightarrow A$ Bypass Timing


## NOTES:

1. tSKEW2 the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{PAEA}}_{A B}$ to change during that clock cycle. If the time between the rising edge of CLKA and the rising edge of CLKB is less than tsKEW, then PAEAB may not go HIGH until the next CLKB rising edge.
2. If a read is performed on this rising edge of the read clock, there will be Empty $+(n+1)$ words in the FIFO when PAE goes low.

Figure 12. $\mathbf{A} \rightarrow \mathrm{B}$ Programmable Almost-Empty Flag Timing


## NOTES:

1. tskewz is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{P A F}_{A B}$ to change during that clock cycle. If the time between the rising edge of CLKB and the rising edge of CLKA is less than tskewz, then PAFAB may not go HIGH until the next CLKA rising edge.
2. If a write is performed on this rising edge of the write clock, there will be Full - $(m+1)$ words in the FIFO when PAF goes low.

Flgure 13. $\mathbf{A} \rightarrow \mathrm{B}$ Programmable Almost-Full Flag Timing


## NOTES:

1. tskEW2 is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\text { PAE }}$ BA to change during that clock cycle. If the time between the rising edge of CLKB and the rising edge of CLKA is less than tskEw2, then PAEBA may not go HIGH until the next CLKA rising edge.
2. If a read is performed on this rising edge of the read clock, there will be Empty $+(n-1)$ words in the FIFO when PAE goes low.

Figure 14. B $\rightarrow$ A Programmable Almost-Empty Flag Timing


## NOTES:

1. tskewz is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\text { PAFBA }}$ to change during that clock cycle. If the time between the rising edge of CLKB and the rising edge of CLKA is less than tskEwz, then PAFBA may not go HIGH until the next CLKA rising edge.
2. If a write is performed on this rising edge of the write clock, there will be Full - $(m+1)$ words in the FIFO when PAF goes low.

Figure 15. $\mathbf{B} \rightarrow \mathrm{A}$ Programmable Almost-Full Flag Timing

PARALLEL ASYNCHRONOUS
PRELIMINARY SINGLE-BANK BIDIRECTIONAL FIFO

IDT7271 $512 \times 9-B I T, 1024 \times 9-B I T, 2048 \times 9-B I T$

## FEATURES:

- Bidirectional data transfer
- $512 \times 9$ organization (IDT7271)
- $1024 \times 9$ organization (IDT7272)
- $2048 \times 9$ organization (IDT7273)
- Fast $25 n$ access time
- Single bank FIFO memory with data flow in one direction at a time
- Direction pin controls data flow from Port A-to-B, or Port B-to-A
- Full and Empty flags
- Fixed Almost-Full and Almost-Empty partial flags
- Bypass and Diagnostic modes
- 32-pin DIP, PLCC, LCC and SOJ
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7271/7272/7273 are very high speed, low power FIFO memories that enhance processor-to-processor and processor-to-peripheral communications. The $727 x$ family use a single bank of memory; therefore, allowing one port to be accessed at any time. A direction pin (DIR) is provided to
determine data flow direction. When the DIR pin is Low, data flows from port A-to-B. Data flows in the opposite direction when the DIR pin is High .

A device reset can be initiated at any time by bringing the Reset ( $\overline{\mathrm{RS}}$ ) pin LOW while holding the Read ( $\overline{\mathrm{R} D}$ ), Bypass ( $\overline{\mathrm{BYP}}$ ), Diagnostic ( $\overline{\mathrm{DIAG}}$ ) and Write ( $\overline{\mathrm{WR}}$ ) pins High .

There are four separate flags on these BiFIFOs. The two end-point flags are Empty ( $\overline{\mathrm{EF}}$ ) and Full ( $\overline{\mathrm{FF}}$ ); and the two partial flags with fixed offset size of 07 H (eight bytes from the boundaries) are Almost-Empty ( $\overline{\mathrm{AE}}$ ) and Almost-Full ( $\overline{\mathrm{AF}}$ ): All flags are active low.

Bypass control allows data to be directly transferred from port A to port B, or vice versa, without going through the memory array. The bypass mode can be set by asserting the $\overline{\text { BYP }}$ pin (active Low).

The diagnostic mode allows written data to be read through the same port. This provides systems memory self-test upon power up or after a system failure.

The IDT7271/2/3 are fabricated using IDT's high speed submicron CEMOS ${ }^{\mathrm{m}}$ technology. Military grade products are manufactured in compliant with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAMS


2529 dww 01

## PIN CONFIGURATIONS

| DQA4 1 | 32 | $\square$ DQas |
| :---: | :---: | :---: |
| DQa3 2 | 31 | $\square$ DQas |
| DQA2 ${ }^{\text {a }}$ | 30 | $\square$ DQa7 |
| DQA1.-4 | 29 | $\square$ DQas |
| DQao $\square 5$ | 28 | $\square \mathrm{EF}$ |
| $\overline{A E} \square 6$ | 27 | $\square$ DIR |
| WRA ${ }^{-1}$ | 26 | $\square \overline{\mathrm{RD}} \mathrm{A}$ |
| GND-8 | P32-1 25 | $\square \mathrm{Vcc}$ |
| $\overline{\mathrm{WR}} \mathrm{C}_{\square} 9$ | 24 | $\square \overline{\mathrm{RS}}$ |
| $\overline{\text { AF }} 10$ | 23 | $\square \overline{R D}_{\text {B }}$ |
| $\overline{\text { DIAG }} \square 11$ | 22 | $\square \overline{\mathrm{BYP}}$ |
| DQbo 12 | 21 | $\square \overline{\mathrm{FF}}$ |
| DQ31 13 | 20 | $\square$ DQBs |
| DQb2 14 | 19 | $\square$ DQb7 |
| DQb3 15 | 18 | $\square$ DQB6 |
| DQB4 16 | 17 | $\square$ DQB5 |

## $\begin{array}{ll}\text { DIP } & 2529 \mathrm{drw} 02 \\ \text { TOP VIEW }\end{array}$



## PIN DESCRIPTION

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| DQAO-DQab | Data A | I/O | 9 -bit data pins for port A. The DIR pin controls direction of these pins (input or output) |
| DQ80-DQ88 | Data B | 1/O | 9 -bit data pins for port B. The DIR pin controls state of these pins (inputs or outputs) |
| $\overline{\mathrm{RD}}_{\mathrm{A}}$ | Read A | 1 | This input pin controls port A read operation. In bypass mode this pin controls the A port output enables. Active Low input. |
| $\overline{\mathrm{RD}} \mathrm{B}$ | Read B | 1 | This input pin controls port B read operation. Active Low input. |
| $\overline{\mathrm{WR}}$ A | Write A | 1 | This input pin controls port A write operation. In bypass mode this pin controls the port B output enables. Active Low input. |
| $\overline{\mathrm{WR}} \mathrm{B}^{\text {I }}$ | Write B | 1 | This input pin controls port B write operation. Active Low input. |
| DIR | Direction | 1 | This input pin determines data flow direction. When it is Low, data flows from port A to port B . When it is High, data flows in the opposite direction. |
| $\overline{\text { DIAG }}$ | Diagnostic | 1 | Once the data is loaded, the $\overline{\text { DIAG }}$ pin can be asserted followed by the DIR pin's state change, the written data can then be read through the same port. |
| $\overline{\overline{B Y P}}$ | Bypass | I | This input pin sets the FIFO in the bypass mode, in which the FIFO acts as a transceiver. Active Low input. |
| $\overline{\mathrm{RS}}$ | Reset | 1 | This pin resets all functions. Active Low input. |
| $\overline{\mathrm{AE}}$ | Partial Flag | 0 | This output pin is asserted when the FIFO is almost empty. Active Low output. |
| $\overline{\mathrm{AF}}$ | Partial Flag | 0 | This output pin is asserted when the FIFO is almost full. Active Low output. |
| $\overline{\mathrm{FF}}$ | Full Flag | 0 | This output is asserted when the FIFO is completely full. Active Low output. |
| $\overline{\mathrm{EF}}$ | Empty Flag | 0 | This output is asserted when the FIFO is completely empty. Active Low output. |
| Vcc | Power |  | One +5 V power pins. |
| GND | Ground |  | One ground pin at OV. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +155 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.

RECOMMENDED DC
OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vccc | Commercial Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Votage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{VIH}^{\text {Con }}$ | Input High Votage <br> Military | 2.2 | - | - | V |
| $\mathrm{V}_{\text {IL }}{ }^{(1)}$ | Input Low Voltage <br> Com'l. and Mil. | - | - | 0.8 | V |

## NOTE:

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
(Commercial: $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | IDT7271L <br> IDT7272L <br> IDT7273L <br> Commercial <br> t $\mathrm{A}=\mathbf{2 5}, \mathbf{3 5}, 50 \mathrm{~ns}$ |  |  | IDT7271LIDT7272LIDT7273LMilitary$t_{A}=30,35,50 n s$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| IIL ${ }^{(1)}$ | Input Leakage Current (Any Input) | -1 | - | 1 | -10 | - | 10 | $\mu \mathrm{A}$ |
| IoL ${ }^{(2)}$ | Output Leakage Current | -10 | - | 10 | -10 | - | 10 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage lout $=-2 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
| VoL | Output Logic "0" Voltage lout $=8 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| Icci ${ }^{(3)}$ | Average VCC Power Supply Current | - | 75 | 120 | - | 100 | 150 | mA |
| ICc2 ${ }^{(3)}$ | $\begin{aligned} & \text { Average Standby Current }(\bar{R} A=\bar{W} A= \\ & \left.\overline{\mathrm{R}} \mathrm{~B}=\overline{W_{B}}=\overline{\mathrm{RS}}=\mathrm{VIH}\right) \end{aligned}$ | - | 8 | 15 | - | 12 | 25 | mA |
| $1 \mathrm{Cc3}^{(3)}$ | $\begin{aligned} & \text { Power Down Current (All Inputs = Vcc - } \\ & 0.2 \mathrm{~V} \text { ) } \end{aligned}$ | - | - | 8 | - | - | 12 | mA |

## NOTES:

1. Measurements with $0.4 \leq \mathrm{VIN} \leq \mathrm{VCC}$.
2. $\overline{\mathrm{OE}} \geq \mathrm{V}_{\mathrm{H}}, 0.4 \leq$ Vout $\leq \mathrm{Vcc}$.
3. Tested at $\mathrm{f}=20 \mathrm{MHz}$.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure 1 |

CAPACITANCE ${ }^{(1)}\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Condition | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| $\operatorname{CIN}^{(3)}$ | Input Capacitance | VIN $=0 \mathrm{~V}$ | 10 | pF |
| COUT $^{(2,3)}$ | Output Capacitance | VouT $=0 \mathrm{~V}$ | 10 | pF |

## NOTES:

2529 tbl 06

1. This parameter is sampled and not $100 \%$ tested.
2. With output deselected.
3. Characterized values, not currently tested.

## AC ELECTRICAL CHARACTERISTICS

(Commercial: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}+125^{\circ} \mathrm{C}$ )

|  |  | Com | rclal | Milltary <br> IDT7271L30 <br> IDT7272L30 <br> IDT7273L30 |  | Commerclal and Military |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { IDT7: } \\ & \text { IDT7 } \\ & \text { IDT7: } \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~L} 25 \\ & 2 \mathrm{~L} 25 \\ & \text { 3L25 } \end{aligned}$ |  |  | IDT7271L35 IDT7272L35 IDT7273L35 |  | IDT7271L50IDT7272L50IDT7273L50 |  |  |
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit |


| Reset Timing |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| trsc | Reset Cycle Time | 35 | - | 40 | - | 45 | - | 65 | - |
| nRS | Reset Pulse Width | 25 | - | 30 | - | 35 | - | 50 | - |
| ns |  |  |  |  |  |  |  |  |  |
| tRSS | Reset Set-up Time | 25 | - | 30 | - | 35 | - | 50 | - |
| tRSR | Reset Recovery Time | 10 | - | 10 | - | 10 | - | 15 | - |
| ns |  |  |  |  |  |  |  |  |  |
| tRFV | Reset to Flag Valid | - | 25 | - | 30 | - | 35 | - | 50 |

## Read/Write Timing

| tA | Read Access Time | - | 25 | - | 30 | - | 35 | - | 50 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRC | Read Cycle Time | 35 | - | 40 | - | 45 | - | 65 | - | ns |
| tRPW | Read Pulse Width | 25 | - | 30 | - | 35 | - | 50 | - | ns |
| tRR | Read Recovery Time | 10 | - | 10 | - | 10 | - | 15 | - | ns |
| tov | Data valid from read pulse HIGH | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tRHZ | Read HIGH to data bus at High Z | - | 18 | - | 20 | - | 20 | - | 30 | ns |
| triz | Read LOW to data bus at Low Z | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| twc | Write Cycle Time | 35 | - | 40 | - | 45 | - | 65 | - | ns |
| tWPW | Write Pulse Width | 25 | - | 30 | - | 35 | - | 50 | - | ns |
| twR | Write Recovery Time | 10 | - | 10 | - | 10 | - | 15 | - | ns |
| tDS | Data Set-up Time | 15 | - | 18 | - | 18 | - | 30 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 1 | - | 5 | - | ns |

Direction Change, Dlagnostic and Bypass Timing

| tDFWL | DIR Change to Write Low | 25 | - | 30 | - | 35 | - | 50 | - |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tDFV | DIR Change to Valid Flags | - | 20 | - | 25 | - | 30 | - | 45 |
| tDRL | DIR Change to Read Low | 20 | - | 25 | - | 30 | - | 35 | - |
| ns |  |  |  |  |  |  |  |  |  |
| tDHDGL | DIR Change to DIAG High | 0 | - | 0 | - | 1 | - | 5 | - |
| ns |  |  |  |  |  |  |  |  |  |
| tDRSU | DIR Setup | 10 | - | 15 | - | 20 | - | 30 | - |
| tDGLDC | DIAG Low to DIR Change | 10 | - | 15 | - | 20 | - | 30 | - |
| ns |  |  |  |  |  |  |  |  |  |
| tDGHWL | DIAG High to Write Low | 25 | - | 30 | - | 35 | - | 50 | - |
| tDGWR | DIAG Low to Write Low (either port) | 10 | - | 15 | - | 20 | - | 30 | - |
| ns |  |  |  |  |  |  |  |  |  |
| tBYSU | BYP Set-up Time | 10 | - | 15 | - | 20 | - | 30 | - |
| tBYA | Bypass Access Time | - | 25 | - | 30 | - | 35 | - | 50 |
| tBYD | Bypass Delay Time | - | 25 | - | 30 | - | 35 | - | 50 |

Flag Timing

| tFEFV | Full or Empty Flag Valid | - | 20 | - | 25 | - | 30 | - | 40 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| tAFAEV | Almost-Full or Empty Flag Valid | - | 35 | - | 40 | - | 45 | - | 65 |

## FUNCTIONAL DESCRIPTION

IDT's Single-Bank BiFIFO family is versatile for both multiprocessor and peripheral applications. The $727 x$ family is a low-cost solution for bidirectional systems where data flow in only one direction at a time is needed. The Single-Bank BiFIFO implies that there is only one bank of memory shared by two ports, with a direction pin provided for altering data flow direction.

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. $\overline{\mathrm{FF}}$ is monitored on the writing side; $\overline{\mathrm{EF}}$ is monitored on the reading side). In general a write cycle cannot be allowed to begin if $\overline{F F}$ is asserted and a read cycle cannot be allowed to begin if $\overline{E F}$ is asserted. For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

## Reset

A reset is initiated by bringing the Reset ( $\overline{\mathrm{RS}}$ ) pin Low, while holding the Read ( $\overline{\mathrm{RD}}$ ), Bypass ( $\overline{\mathrm{BYP}}$ ), Diagnostic ( $\overline{\mathrm{DIAG}}$ ) and Write (WR) pins High. After a device reset, all internal pointers are cleared and flags are adjusted accordingly. For proper device operation, all control inputs pins must be stable before the reset signal is deasserted. A recovery time is required before loading the device or altering operation mode (Bypass, Diagnostic, etc).

## Flags

There are four separate flags on the $7271 / 2 / 3 \mathrm{BiFIFO}$, two partial flags, a full flag and an empty flag. All are active low. The two partial flags are the Almost Full ( $\overline{\mathrm{AF}}$ ) and the Almost Empty ( $\overline{\mathrm{AE}}$ ) flags, each with a fixed offset size of 07H (eight bytes from the empty or full conditions). These can be used as an early warning signal. The two other flags are fixed at Empty $\overline{\mathrm{EF}}$ and Full $\overline{\mathrm{FF}}$. These are asserted during the last read or write operation respectively. These are used to prevent device overflow or underflow.

## Data Fiow Direction

Data can only flow from one port to another at any given time. The direction of data flow is determined by the state of the DIR pin. When the DIR pin is Low, data can be written only into port A. Data can be read only out of port B. Data flows in the opposite direction when the DIR pin is High. Data flow function can be changed at any time. By altering the DIR state, the two read and write pointers are reset and data flows in the opposite direction. The falling edge of the first write cycle is used to determine the end of the reset cycle. Flags outputs reflect the pointer states and thus change on the change of the DIR signal.

## Bypass Mode

Asserting the $\overline{B Y P}$ pin (active Low) places the device in the bypass mode. The FIFO functions as a simple transciever in this mode. Data can be directly written into or read out of a device which is connected to the B port by a device connected to the A port.
While in this mode, both $\overline{\mathrm{RD}} \mathrm{B}$ and $\overline{\mathrm{WR}} \mathrm{B}$ must be held High.

By asserting the WRA, data on the A port will be driven out the $B$ port. By asserting the $\overline{R D} A$, data on the $B$ port will be driven out the A port. The WRA signal is used to enable the B port's bus drivers. The RDA signal is used enable the A ports. WRA and $\overline{R D} A$ must not be low at the same time.

Entering and exiting the bypass mode does not affect the internal pointers. The state of the DIR pin is ignored in the bypass mode. If DIR changes state in Bypass mode, the pointers will not reset until leaving the Bypass mode. If DIR changes state momentarily in Bypass mode there is no effect. Bypass mode does not alter flag states.

## Diagnostic Mode

Many systems require memory testing upon power up or after a system failure. The $727 \times$ family has a built-in diagnostic mode for self test. When in the diagnostic mode, written data can be read through the same port by altering the state of the DIR pin. In this case, the pointers are not reset (with direction change) allowing the retrieval of written data. The read and write pointers are reset upon exiting the diagnostic mode. The leading edge of the first write cycle experienced after leaving diagnostic mode is used to terminate the reset cycle. Flag operations are normal in diagnostic mode, reflecting only the relative states of the read and write pointers: Thus they change on the rising edge of the DIAG signal when the pointers are reset upon leaving diagnostic mode.

The state of the DIR pin is latched when DIAG is brought low, determining which port of the FIFO is used for diagnostics. If DIR is Low at the High-to-Low transition of DIAG, A port is used for diagnostics. If High, B port is used. Figure 12 shows diagnostics for B port, but the timing also applies to $A$ port diagnostics if DIR is inverted.

Data can be loaded into the memory array before or after setting the part into diagnostic mode. The \IAG pin must be asserted before by the DIR pin's first state change. Once in the diagnostic mode, data that has been written can be retrieved through the same port by reading from that port. Reading and writing can continue indefinately until the diagnostic mode has been exited.


Figure 2. Reset Cycle Timing


Figure 3. Write Timing (A or B)


Figure 4. Read Timing (A or B)


Figure 5. Full Flag Assertion/Deassertion Timing, In either directlon or in Diagnostic mode
2529 drw 08


Figure 6. Empty Flag Assertion/Deassertion Timing, In elther direction or In Dlagnostic mode


Figure 7. Almost Full Flag Assertion/Deassertion Timing, in elther direction or in Dlagnostic mode


Figure 8. Almost Empty Flag Assertion/Deassertion Timing, In either direction or in Dlagnostic mode


Figure 9. Bypass mode: Data flow from $A$ to $B$
2529 drw 12


Figure 10. Bypass mode: Data Flow from B to $A$


Figure 11. Data Flow Direction Change and Reset cycle Timing


Flgure 12. Dlagnostic Mode Read/Write Timing and Dlagnostic Reset Cycle.

## TABLEI - OPERATING MODES

| $\overline{\mathrm{RS}}$ | $\overline{\text { BYP }}$ | $\overline{\text { DIAG }}$ | DIR | $\overline{\mathrm{RD}} \mathrm{A}$ | WRA | $\overline{\mathrm{RD}} \mathrm{B}$ | $\overline{\text { WRB }}$ | Operating Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\square$ | 1 | 1 | X | 1 | 1 | 1 | 1 | Device reset |
| 1 | 1 | 0 | 0 | 1 | $\square$ | 1 | 1 | Diagnostic mode: data is being loaded through A port |
| 1 | 1 | 0 | 1 | ■ | 1 | 1 | 1 | Diagnostic mode: data is being retrieved through A port |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | $\square$ | Diagnostic mode: data is being loaded through B port |
| 1 | 1 | 0 | 0 | 1 | 1 | $\square$ | 1 | Diagnostic mode: data is being retrieved through B port |
| 1 | 0 | 1 | X | 1 | 0 | 1 | 1 | Bypass mode: Data flows from A port to B port |
| 1 | 0 | 1 | X | 0 | 1 | 1 | 1 | Bypass mode: Data flows from B port to A port |
| 1 | 1 | 1 | 0 | 1 | ■ | $\square$ | 1 | FIFO Mode: Asynchronous read/write. Data flows from port A to port B. |
| 1 | 1 | 1 | 1 | $\square$ | 1 | 1 | $\square$ | FIFO Mode: Asynchronous read/write. Data flows from port B to port A |

Unspecified states are not allowed

## GENERAL WHFORMATION <br> TECHNOLOGY AND GAPABHLIES <br> QUALIV AND BELABILITY <br> PACKAGE DIACGAM OUTLINES <br> fro pronucts

## MULTI-PORT RAMS

Integrated Device Technology has emerged as the leading multi-port RAM supplier by combining CEMOS/BiCEMOS technology with innovative circuit design. With system performance advantages as a goal, we have brought system design expertise together with circuit and technology expertise in defining dual-port and four-port RAM products. Our dual-port memories are now industry standards. The synergistic relationship between advanced process technology, system expertise and unique design capability add value beyond that normally achieved. As an example, our dual-port memories provide arbitration along with a completely tested solution to the metastability problem. Various arbitration techniques are available to the designer to prevent contention and system wait states. On-chip hardware arbitration, "semaphore" token passing or software arbitration allow the
most efficient memory to be selected for each application. At IDT, innovation counts only when it provides system advantages to the user.

Both commercial and military versions of all IDT memories are available. Our military devices are manufactured and processed strictly in conformance with all the administrative processing and performance requirements of MIL-STD-883. Because we anticipated increased military radiation resistance requirements, all devices are also offered with special radiation resistant processing and guarantees. As the leading supplier of military specialty RAMs, IDT provides performance and quality levels second to none.

Our commercial dual-port and four-port memories, in fact, share most processing steps with military devices.

## TABLE OF CONTENTS

PAGE
SPECIALTY MEMORY PRODUCTS
IDT7130SA/LA 8K ( $1 \mathrm{~K} \times 8$ ) Dual-Port RAM (Master) ..... 6.1
IDT7140SA/LA $8 \mathrm{~K}(1 \mathrm{~K} \times 8$ ) Dual-Port RAM (Slave) ..... 6.1
IDT7030SA/LA 8K ( $1 \mathrm{~K} \times 8$ ) Dual-Port RAM (Master) ..... 6.2
IDT7040SA/LA 8 K ( $1 \mathrm{~K} \times 8$ 8) Dual-Port RAM (Slave) ..... 6.2
IDT7132SA/LA 16K (2K x 8) Dual-Port RAM (Master) ..... 6.3
16K (2K x 8) Dual-Port RAM (Slave) ..... 6.3
IDT7142SA/LA
16K (2K $\times 8$ ) Dual-Port RAM (Master)
16K (2K $\times 8$ ) Dual-Port RAM (Master) ..... 6.4 ..... 6.4
IT7032SA/LA
IT7032SA/LA
16K (2K x 8) Dual-Port RAM (Slave) ..... 6.4
$16 \mathrm{~K}(2 \mathrm{~K} \times 8$ ) Dual-Port RAM (Master with Interrupts) ..... 6.5
IDT71321SA/LA
16K (2K x 8) Dual-Port RAM (Slave with Interrupts) ..... 6.5
18K (2K x 9) Dual-Port RAM ..... 6.6
$18 \mathrm{~K}(2 \mathrm{~K} \times 9$ ) Dual-Port RAM (Master with Busy and Interrupt) ..... 6.7
18K (2K x 9) Dual-Port RAM (Slave with Busy and Interrupt) ..... 6.7
32K (2K $\times 16$ ) Dual-Port RAM (Master) ..... 6.8
$32 \mathrm{~K}(2 \mathrm{~K} \times 16)$ Dual-Port RAM (Slave) ..... 6.8
32K (4K x 8) Dual-Port RAM ..... 6.9
32K (4K x 8) Dual-Port RAM (with Semaphore) ..... 6.10
36K (4K x 9-Bit) Dual-Port RAM ..... 6.11
36K (4K x 9) Synchronous Dual-Port RAM ..... 6.12
$64 \mathrm{~K}(8 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... 6.13
64K ( $4 \mathrm{~K} \times 16$ ) Dual-Port RAM ..... 6.14
128K ( $16 \mathrm{~K} \times 8$ ) Dual-Port RAM ..... 6.15
$128 \mathrm{~K}(8 \mathrm{~K} \times 16$ ) Dual-Port RAM ..... 6.16
$8 \mathrm{~K}(1 \mathrm{~K} \times 8)$ FourPor ${ }^{\text {TM }}$ Static RAM ..... 6.17
16K ( $2 \mathrm{~K} \times 8$ ) FourPort ${ }^{\text {TM }}$ Static RAM ..... 6.18
SUBSYSTEMS PRODUCTS (Please refer to pages indicated in Section 7 of this book.) MULTI-PORT MODULES
IDT70M74 $4 \mathrm{~K} \times 16$ FourPort ${ }^{\text {™ }}$ Static RAM Multichip Module ..... 7.2
IDT7M1002 $16 \mathrm{~K} \times 32$ Dual-Port Static RAM Module ..... 7.3
IDT7M1014 $4 \mathrm{~K} \times 36$ BiCMOS Dual-Port Static RAM Module ..... 7.4
IDT7M1024 $4 \mathrm{~K} \times 36$ Synchronous Dual-Port Static RAM Module ..... 7.5
IDT7M1012 $2 \mathrm{~K} \times 36$ Dual-Port Static RAM Module ..... 7.6
IDT7MB6036 $128 \mathrm{~K} \times 16$ Dual-Port RAM (Shared Memory Module) ..... 7.7
IDT7MB6046 $64 \mathrm{~K} \times 16$ Dual-Port RAM (Shared Memory Module) ..... 7.7
IDT7MB1006 $64 \mathrm{~K} \times 16$ Dual-Port Static RAM Module ..... 7.8
IDT7MB6056
32K $\times 16$ Dual-Port RAM (Shared Memory Module) ..... 7.8
IDT7MB1008 $32 \mathrm{~K} \times 16$ Dual-Port Static RAM Module ..... 7.8
IDT7M1005 16K $\times 9$ Dual-Port Static RAM Module ..... 7.9
IDT7M1004 $8 \mathrm{~K} \times 9$ Dual-Port Static RAM Module ..... 7.9
IDT7M1001 128K $\times 8$ Dual-Port Static RAM Module ..... 7.10
IDT7MP1021 128K $\times 8$ Dual-Port Static RAM Module ..... 7.11
IDT7M1003
IDT7MP1023
64K x 8 Dual-Port Static RAM Module ..... 7.10
64K x 8 Dual-Port Static RAM Module ..... 7.11


Integrated Device Technology, Inc.

## FEATURES

- High-speed access
-Military: 25/30/35/45/55/70/90/100/120ns (max.)
-Commercial: 20/25/30/35/45/55/70/90/100ns (max.)
- Low-power operation
-IDT7130/IDT7140SA
Active: 325 mW (typ.)
Standby: 5 mW (typ.)
-IDT7130/IDT7140LA
Active: 325 mW (typ.)
Standby: 1 mW (typ.)
- MASTER IDT7130 easily expands data bus width to 16-or-more-bits using SLAVE IDT7140
- On-chip port arbitration logic (IDT7130 Only)
- BUSY output flag on IDT7130; BUSY input on IDT7140
- INT flag for port-to-port communication
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL-compatible, single $5 \mathrm{~V} \pm 10 \%$ power supply
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing \#5962-86875
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION

The IDT7130/IDT7140 are high speed $1 \mathrm{~K} \times 8$ dual-port static RAMs. The IDT7130 is designed to be used as a stand-alone 8 -bit dual-port RAM or as a "MASTER" dualport RAM together with the IDT7140 "SLAVE" dual-port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16 -or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.
Both devices provide two independent ports with separate control, address, and I/O pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{C E}$, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 325 mW of power at maximum access times as fast as 20 ns . Lowpower (LA) versions offer battery backup data retention capability, with each dual-port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7130/IDT7140 devices are packaged in 48-pin sidebraze or plastic DIPs, 48 - or 52 -pin LCCs, 52 -pin PLCCs, and 48 -Lead flatpacks. Military grade product is manufactured in compliance with the latest revision of MIL-STD883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## NOTES:

1. IDT7130 (MASTER): BUSY is open drain output and requires pullup
resistor.
IDT7140 (SLAVE): $\overline{B U S Y}$ is input.
2. Open drain output: requires pullup resistor.

CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS



| ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | Rating | Commercial | Military | Unit |
| $V$ term $^{(2)}$ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than thoselisted under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.


48-PIN LCC/FLATPACK TOP VIEW


RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2689 tbl 02

1. VIL (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .
2. Vterm must not exceed Vcc +0.5 V .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT7130SA <br> IDT7140SA <br> Min. <br> Max. |  | IDT7130LAIDT7140LAMax. Max. |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \|lu| | Input Leakage Current ${ }^{(9)}$ | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|lLO) | Output Leakage Current | $\overline{\mathrm{C} E}=\mathrm{VIH}, \mathrm{VOUT}=O \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage $\left(/ / \mathrm{O}_{0} \cdot / \mathrm{O}_{7}\right)$ | $\mathrm{loL}=4.0 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| Vol | Open Drain Output Low Voltage (BUSY, INT) | $\mathrm{loL}=16 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,8)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Conditions | Version | $\begin{array}{\|c\|} 7130 \times 20^{(2,6)} \\ 7140 \times 20(2,6) \\ \text { Typ. Max. } \\ \hline \end{array}$ | $\begin{aligned} & 7130 \times 25{ }^{(6)} \\ & 7140 \times 25^{(6)} \\ & \text { Typ. Max. } \end{aligned}$ |  | $\begin{aligned} & 7130 \times 30^{(6)} \\ & 7140 \times 30^{(6)} \\ & \text { Typ. } \end{aligned}$ |  | $\begin{aligned} & 7130 \times 35^{(7)} \\ & 7140 \times 35(7) \\ & \text { Typ. Max. } \end{aligned}$ |  | $\begin{aligned} & 7130 \times 45 \\ & 7140 \times 45 \\ & \text { Typ. Max. } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{VIL} \\ & \text { Outputs Open } \\ & \mathrm{f}=\mathrm{fmAX}^{(4)} \end{aligned}$ | Mil. SA | - - | 125 125 | 300 240 | 125 | $\begin{aligned} & 295 \\ & 235 \end{aligned}$ | 125 125 | $\begin{aligned} & 290 \\ & 230 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 230 \\ & 185 \end{aligned}$ |  |
|  |  |  | Com'l. LA | $\begin{array}{ll} \hline 125 & 265 \\ 125 & 216 \\ \hline \end{array}$ | $\begin{aligned} & 125 \\ & 125 \\ & \hline \end{aligned}$ | $\begin{aligned} & 260 \\ & 210 \\ & \hline \end{aligned}$ | $\begin{aligned} & 120 \\ & 125 \\ & 125 \\ & \hline \end{aligned}$ | $\begin{array}{r} 2005 \\ 255 \\ 205 \\ \hline \end{array}$ | $\begin{aligned} & 75 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathbf{2 0 0} \\ & 195 \\ & 155 \\ & \hline \end{aligned}$ | $\begin{array}{r} 75 \\ 75 \\ \hline \end{array}$ | $\begin{aligned} & 190 \\ & \hline 190 \\ & 145 \end{aligned}$ |  |
| ISB1 | Standby Current (Both Ports - TTL Level Inputs) | $\begin{aligned} & \overline{C E} L \text { and } \overline{C E R} \geq V I H \\ & f=f \text { MAX }^{(4)} \end{aligned}$ | Mil. SA | $\stackrel{1}{4}$ | 30 30 | $\begin{aligned} & 80 \\ & 60 \\ & \hline \end{aligned}$ | 30 30 | $\begin{aligned} & 80 \\ & 60 \\ & \hline \end{aligned}$ | 30 30 | 80 60 | 25 25 | 65 55 |  |
|  |  |  | Com'l. SA | 30 65 <br> 30 65 | 30 30 | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | 30 30 | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | 25 | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{array}{r} 65 \\ 45 \\ \hline \end{array}$ |  |
| ISB2 | Standby Current (One Port - TTL Level Inputs) | $\overline{\mathrm{CE}}$ or $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{V}_{\mathrm{IH}}$ Active Port Outputs Open, $f=f$ max $^{(4)}$ | Mil. SA |  | 80 80 | $\begin{aligned} & 195 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{array}{r} 190 \\ 155 \\ \hline \end{array}$ | $\begin{aligned} & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 185 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & \hline 135 \\ & 110 \\ & \hline \end{aligned}$ | mA |
|  |  |  | Com't. SA | $\begin{aligned} & 80.180 \\ & 80 \% 145 \\ & \hline \end{aligned}$ | 80 80 | $\begin{aligned} & 175 \\ & 140 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{array}{r} 170 \\ 135 \\ \hline \end{array}$ | 40 | $\begin{gathered} 130 \\ 95 \\ \hline \end{gathered}$ | $\begin{aligned} & 40 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{gathered} 120 \\ 85 \\ \hline \end{gathered}$ |  |
| IsB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}}$ L and $\overline{\mathrm{CE}} \mathrm{Z} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ <br> VIN $\geq$ Voc -0.2 V or $\operatorname{VIN} \leq 0.2 V, f=0^{(5)}$ | Mil. SA |  | 1.0 0.2 | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | 1.0 0.2 | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & \hline 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ |  |
|  |  |  | Com'l. ${ }_{\text {LA }}$ | $\begin{aligned} & 1,0.15 \\ & 0.2 .5 \end{aligned}$ | 1.0 0.2 | $\begin{gathered} \hline 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 . \\ 5 \end{gathered}$ |  | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | mA |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) | One Port CEL or <br> $\overline{\mathrm{CER}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> VIn $\geq$ Vcc -0.2 V or <br> $\mathrm{VIN} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs <br> Open, $f=$ fmax ${ }^{(4)}$ | Mil.SA <br> LA |  | 70 70 | 185 150 |  | 180 <br> 145 |  | 175 <br> 140 | 40 <br> 35 | 125 <br> 95 |  |
|  |  |  | Com'l <br> SA | 70 175 <br> 70 140 |  | $\begin{aligned} & 170 \\ & 135 \end{aligned}$ |  | $\begin{aligned} & 165 \\ & 130 \end{aligned}$ | 40 35 | 115 90 | 40 35 | 105 80 | mA |

## NOTES:

2689 tbl 05

1. " $x$ " in part numbers indicates power rating (SA or LA).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. At $f=f M A X$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ trc, and using
"AC TEST CONDITIONS" of input levels of GND to 3V.
5. $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
6. Not available in DIP packages, see 7030/40 data sheet.
7. DIP packages for $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ only, see $7030 / 40$ data sheet.
8. $V c C=5 V, T A=+25^{\circ} \mathrm{C}$ for Typ.
9. At $V \operatorname{Vc} \leq 2.0 \mathrm{~V}$ input leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,6)}$ (Continued) (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | Version | $\begin{aligned} & 7130 \times 55 \\ & 7140 \times 55 \\ & \text { Typ. Max. } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 7130 \times 70 \\ & 7140 \times 70 \\ & \text { Typ. Max. } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 7130 \times 90 \\ & 7140 \times 90 \\ & \text { Typ. Max. } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 7130 \times 100 \\ & 7140 \times 100 \\ & \text { Tvo. Max } \end{aligned}$ |  | $7130 \times 120^{(3)}$ <br> $7140 \times 120^{(3)}$ <br> Typ. Max. |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{VIL}^{\prime} \\ & \text { Outputs Open } \\ & \mathrm{f}=\mathrm{fmAX}^{(4)} \end{aligned}$ | Mil. SA | $\begin{array}{r} 65 \\ 65 \\ \hline \end{array}$ | $\begin{aligned} & 230 \\ & 185 \\ & \hline \end{aligned}$ | $\begin{array}{r} 65 \\ 65 \\ \hline \end{array}$ | $\begin{array}{r} 225 \\ 180 \end{array}$ | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 200 \\ & 160 \\ & \hline \end{aligned}$ | $\begin{array}{r} 65 \\ 65 \\ \hline \end{array}$ | $\begin{array}{r} 190 \\ 155 \\ \hline \end{array}$ | $\begin{aligned} & 65 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{array}{r} 190 \\ 155 \\ \hline \end{array}$ |  |
|  |  |  | Com'l. SA | $\begin{aligned} & \hline 65 \\ & \hline 65 \end{aligned}$ | $\begin{aligned} & 10.0 \\ & \hline 180 \\ & 140 \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 180 \\ & 185 \end{aligned}$ | 65 | $\begin{aligned} & 180 \\ & \hline 100 \end{aligned}$ | $\begin{aligned} & 65 \\ & 65 \\ & 65 \end{aligned}$ | $\begin{aligned} & 180 \\ & \hline 130 \end{aligned}$ | - | - | mA |
| IsB1 | Standby Current (Both Ports - TTL Level Inputs) | $\overline{\mathrm{CE} L} \text { and } \overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{VIH}^{\prime}$$f=f \operatorname{MAX}^{(4)}$ | Mil. SA | 25 25 | $\begin{aligned} & 65 \\ & 55 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 65 \\ & 55 \end{aligned}$ | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 65 \\ & \hline 45 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | 65 45 | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ |  |
|  |  |  | Com'l. SA | $\begin{aligned} & 25 \\ & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 65 \\ & \hline 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $60$ | $\begin{aligned} & c \\ & \hline 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 55 \\ & 35 \end{aligned}$ | $\begin{aligned} & 20 \\ & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & \hline 55 \\ & \hline 35 \end{aligned}$ | - | - |  |
| ISB2 | Standby Current (One Port - TTL Level Inputs) | $\overline{\mathrm{CE}}$ or 득 $\geq \mathrm{VIH}_{\mathrm{I}}$ Active Port Outputs Open, $f=f m a x(4)$ | Mil. SA | 40 40 | $\begin{aligned} & 135 \\ & 110 \\ & \hline \end{aligned}$ | 40 40 | 135 110 | 40 | 125 100 | 40 40 | 125 100 | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & \hline 125 \\ & 100 \\ & \hline \end{aligned}$ | m |
|  |  |  | Com'l. ${ }_{\text {LA }}$ | 40 40 | 115 85 | 40 | 110 85 | 40 | $\begin{aligned} & 110 \\ & 75 \end{aligned}$ | 40 40 | 110 75 | - | - |  |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}} \mathrm{E}$ and $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> VIN $\geq$ Vcc -0.2 V or <br> $\mathrm{V} \operatorname{IN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)}$ | Mil. ${ }^{\text {SA }}$ | 1.0 0.2 | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & \hline 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | 1.0 0.2 | 30 10 | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ |  |
|  |  |  | Com'l. ${ }_{\text {LA }}$ | 1.0 0.2 | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ |  | - |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) | One Port CEL or <br> $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> Vin $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or <br> $\mathrm{VIN} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs <br> Open, $f=f$ MAX ${ }^{(4)}$ | Mil. $\begin{aligned} & \text { SA } \\ & \\ & \text { LA }\end{aligned}$ | 40 <br> 35 | $\begin{gathered} 120 \\ 90 \end{gathered}$ | 40 35 | $\begin{gathered} 115 \\ 85 \end{gathered}$ | 40 35 | $\begin{gathered} 110 \\ 80 \end{gathered}$ | 40 35 | 110 80 |  | $\begin{gathered} 110 \\ 80 \end{gathered}$ |  |
|  |  |  | Com'l. ${ }^{\text {SA }}$ |  | $\begin{gathered} 100 \\ 75 \end{gathered}$ |  | 100 75 |  | $\begin{aligned} & 95 \\ & 70 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ |  |  | - | mA |

NOTES:

1. " $x$ " in part numbers indicates power rating (SA or LA).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. At $f=$ fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ tre, and using "AC TEST CONDITIONS" of input levels of GND to 3 V .
5. $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
6. $V c c=5 V, T A=+25^{\circ} \mathrm{C}$ for Typ.

DATA RETENTION CHARACTERISTICS (LA Version Only)

| Symbol | Parameter | Test Conditions |  | $\begin{aligned} & \text { IDT7130LA/IDT7140LA } \\ & \text { Min. } \quad \text { Typ. }{ }^{1} \text { Max. } \\ & \hline \end{aligned}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Vcc for Data Retention |   <br> $\mathrm{Vcc}=2.0 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ Mil. <br> $\mathrm{Com}^{\prime}$.  <br> $\mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or $\mathrm{VIN} \leq 0.2 \mathrm{~V}$  |  | 2.0 | - | 0 | V |
| ICCDR | Data Retention Current |  |  | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  |  | - | 100 | 1500 | $\mu \mathrm{A}$ |
| tCDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{ta}^{(3)}$ | Operation Recovery Time |  |  | tRC ${ }^{(2)}$ | - | - | ns |

## NOTES:

1. $V C C=2 V, T A=+25^{\circ} \mathrm{C}$
2. $t \mathrm{taC}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load

GND to 3.0 V
5ns
1.5 V
1.5 V

See Figures 1, 2, and 3

2689 tы 08


Figure 1. Output Load


Figure 3. $\overline{B U S Y}$ and INT
Output Load


Figure 2. Output Load (for thz, tLz, twz, and tow)

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$| Symbol | Parameter | $\begin{aligned} & 7130 \times 20^{(2,6)} \\ & 7140 \times 20^{(2,6)} \end{aligned}$ | $\begin{aligned} & 7130 \times 25^{(6)} \\ & 7140 \times 25^{(6)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 30^{(6)} \\ & 7140 \times 30^{(6)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 35^{(7)} \\ & 7140 \times 35^{(7)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 45 \\ & 7140 \times 45 \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 20 \% | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| tAA | Address Access Time | - $\% 20$ | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| tace | Chip Enable Access Time | - 20 | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| taoe | Output Enable Access Time | - \% 10 | - | 12 | - | 15 | - | 25 | - | 30 | ns |
| tor | Output Hold From Address Change | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tLZ | Output Low Z Time ${ }^{(1,4)}$ | 0 - | 0 | - | 0 | - | 5 | - | 5 | - | ns |
| thz | Output High Z Time ${ }^{(1,4)}$ | 一》8 | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(4)}$ | 0 \% - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(4)}$ | -2. 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$ (Continued)

| Symbol | Parameter | $\begin{aligned} & 7130 \times 55 \\ & 7140 \times 55 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 70 \\ & 7140 \times 70 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 90 \\ & 7140 \times 90 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 100 \\ & 7140 \times 100 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 120^{(3)} \\ & 7140 \times 120^{(3)} \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 55 | - | 70 | - | 90 | - | 100 | - | 120 | - | ns |
| tAA | Address Access Time | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| tace | Chip Enable Access Time | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| taoe | Output Enable Access Time | - | 35 | - | 40 | - | 40 | - | 40 | - | 60 | ns |
| tor | Output Hold From Address Change | 0 | - | 0 | - | 10 | - | 10 | - | 10 | - | ns |
| tLZ | Output Low Z Time $(1,4)$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| thz | Output High Z Time ${ }^{(1,4)}$ | - | 30 | - | 35 | - | 40 | - | 40 | - | 40 | ns |
| tPu | Chip Enable to Power Up Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(4)}$ | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |

## NOTES:

2689 tbl 10

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 , and 3 ).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. " $x$ " in part numbers indicates power rating (SA or LA).
6. Not available in DIP packages, see 7030/40 data sheet.
7. DIP packages for $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ only, see $7030 / 40$ data sheet.

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE $(1,2,4)$



NOTES:
2689 drw 07

1. $R / \bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{C E}=V_{I L}$.
3. Addresses valid prior to or coincident with $\overline{C E}$ transition low.
4. $\overline{O E}=V I L$.

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE $(1,3)$


## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(7)

| Symbol | Parameter | $\begin{aligned} & 7130 \times 20^{(2,8)} \\ & 7140 \times 20^{(2,8)} \end{aligned}$ | $\begin{aligned} & 7130 \times 25^{(8)} \\ & 7140 \times 25^{(8)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 30^{(8)} \\ & 7140 \times 30^{(8)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 35^{(9)} \\ & 7140 \times 35^{(9)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 45 \\ & 7140 \times 45 \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time(5) | 20 * - | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| tEW | Chip Enable to End of Write | $15 \%$ | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tAW | Address Valid to End of Write | 15 \% | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tAS | Address Set-up Time | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWP | Write Pulse Width ${ }^{(6)}$ | 15 \%- | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tWR | Write Recovery Time | $0 \stackrel{\text { \% }}{\sim}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 10\%\% | 12 | - | 15 | - | 20 | - | 20 | - | ns |
| thZ | Output High Z Time (1, 4) | -\% 8 | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| tDH | Data Hold Time | $0 \%$ - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWZ | Write Enabled to Output in High Z (1, 4) | 一** 8 | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| tow | Output Active From End of Write (1, 4) | $0^{+\cdots}$ - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(7)

| Symbol | Parameter | $\begin{aligned} & 7130 \times 55 \\ & 7140 \times 55 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 70 \\ & 7140 \times 70 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 90 \\ & 7140 \times 90 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 100 \\ & 7140 \times 100 \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 7130 \times 120^{(3)} \\ 7140 \times 120^{(3)} \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time ${ }^{(5)}$ | 55 | - | 70 | - | 90 | - | 100 | - | 120 | - | ns |
| tEW | Chip Enable to End of Write | 40 | - | 50 | - | 85 | - | 90 | - | 100 | - | ns |
| taw | Address Valid to End of Write | 40 | - | 50 | - | 85 | - | 90 | - | 100 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWP | Write Pulse Width ${ }^{(6)}$ | 40 | - | 50 | - | 55 | - | 55 | - | 65 |  | ns |
| tWR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tDW | Data Valid to End of Write | 20 | - | 30 | - | 40 | - | 40 | - | 40 | - | ns |
| thz | Output High Z Time (1, 4) | - | 30 | - | 35 | - | 40 | - | 40 | - | 40 | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twZ | Write Enabled to Output in High Z (1, 4) | - | 30 | - | 35 | - | 40 | - | 40 | - | 50 | ns |
| tow | Output Active From End of Write (1, 4) | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 , and 3 ).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. For MASTER/SLAVE combination, twc $=$ tBAA $+t w P$.
6. Specified for $\overline{\mathrm{OE}}$ at high (Refer to "Timing Waveform of Write Cycle", Note 7)
7. " $x$ " in part numbers indicates power rating (SA or LA).
8. Not available in DIP packages, see 7030/40 data sheet.
9. DIP packages for $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ only, see $7030 / 40$ data sheet.

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter(1) | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 11 | pF |
| COUT | Output Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 11 | pF |

## NOTE:

2689 tbl 13

1. This parameter is determined by device characterization but is not production tested.

TIMING WAVEFORM OF WRITE CYCLE NO. $1,\left(\mathrm{R} \overline{\mathrm{W}}\right.$ CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


2689 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{\text { CE }}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $R / W$ must be high during all address transitions.
2. A write occurs during the overlap (tEw or twp) of a low $\overline{C E}$ and a low $R / \bar{W}$.
3. twR is measured from the earlier of $\overline{C E}$ or $R / W$ going high to the end of the write cycle.
4. During this period, the l/O pins are in the output state and input signals must not be applied.
5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
7. If $\overline{O E}$ is low during a $\mathrm{R} / \bar{W}$ controlled write cycle, the write pulse width must be larger of twp or ( $\mathrm{twz}+$ tow) to allow the $/ / O$ drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $R W$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(8)}$

| Symbol | Parameter | $\begin{aligned} & 7130 \\ & 7140 \end{aligned}$ | $\begin{aligned} & \times 20(1,10) \\ & \times 20(1,10) \end{aligned}$ | $\begin{aligned} & 7130 \times 25(10) \\ & 7140 \times 25(10) \end{aligned}$ |  | $\begin{aligned} & 7130 \times 30^{(10)} \\ & 7140 \times 30^{(10)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 35^{(11)} \\ & 7140 \times 35^{(11)} \end{aligned}$ |  | $\begin{aligned} & 7130 \times 45 \\ & 7140 \times 45 \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (FOR MASTER IDT7130 ONLY) |  |  |  |  |  |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time to Address | - | 20 | - | 25 | - | 30 | - | 35 | - | 35 | ns |
| tBDA | BUSY Disable Time to Address | - | 20 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tBAC | BUSY Access Time to Chip Enable | - | ¢ 20 | - | 20 | - | 25 | - | 30 | - | 30 | ns |
| tBCC | BUSY Disable Time to Chip Enable | - | \% 20 | - | 20 | - | 25 | - | 25 | - | 25 | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(3)}$ | - | $\cdots 50$ | - | 50 | - | 50 | - | 60 | - | 70 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(3)}$ | - | , 35 | - | 35 | - | 35 | - | 35 | - | 45 | ns |
| taps | Arbitration Priority Set-up Time (4) | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tBDD | BUSY Disable to Valid Data(5) | - | Note 5 | - | Note 5 | - | Note 5 | - | Note 5 | - | Note 5 | ns |
| BUSY INPUT TIMING (FOR SLAVE IDT7140 ONLY) \lll |  |  |  |  |  |  |  |  |  |  |  |  |
| tWB | Write to BUSY Input(6) |  | $\stackrel{\square}{1}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWH | Write Hold After BUSY(7) | 12. | - | 15 | - | 20 | - | 20 | - | 20. | - | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(9)}$ | - | 50 | - | 50 | - | 50 | - | 60 | - | 70 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(9)}$ | - | 35 | - | 35 | - | 35 | - | 35 | - | 45 | ns |

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(8)}$| Symbol | Parameter | $\begin{aligned} & 7130 \times 55 \\ & 7140 \times 55 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 70 \\ & 7140 \times 70 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 90 \\ & 7140 \times 90 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 100 \\ & 7140 \times 100 \end{aligned}$ |  | $\begin{aligned} & 7130 \times 120^{(2)} \\ & 7140 \times 120^{(2)} \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (FOR MASTER IDT7130 ONLY) |  |  |  |  |  |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time to Address | - | 45 | - | 45 | - | 45 | - | 50 | - | 60 | ns |
| tBDA | BUSY Disable Time to Address | - | 40 | - | 40 | - | 45 | - | 50 | - | 60 | ns |
| tBAC | BUSY Access Time to Chip Enable | - | 35 | - | 35 | - | 45 | - | 50 | - | 60 | ns |
| tBDC | BUSY Disable Time to Chip Enable | - | 30 | - | 30 | - | 45 | - | 50 | - | 60 | ns |
| twDD | Write Pulse to Data Delay ${ }^{(3)}$ | - | 80 | - | 90 | - | 100 | - | 120 | - | 140 | ns |
| todo | Write Data Valid to Read Data Delay ${ }^{(3)}$ | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(4)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tBDD | BUSY Disable to Valid Data ${ }^{(5)}$ | - | Note 5 | - | Note 5 | - | Note 5 | - | Note 5 | - | Note 5 | ns |
| BUSY INPUT TIMING (FOR SLAVE IDT7140 ONLY) |  |  |  |  |  |  |  |  |  |  |  |  |
| tWB | Write to BUSY Input(6) | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWH | Write Hold After BUSY(7) | - 20 | - | 20 | - | 20 | - | 20 | - | 20 | - | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(9)}$ | - | 80 | - | 90 | - | 100 | - | 120 | - | 140 | ns |
| tDD | Write Data Valid to Read Data Delay (9) | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT7130 only)".
4. To ensure that the earlier of the two ports wins.
5. tBDD is a calculated parameter and is the greater of 0 , twDD-twP (actual) or tDDD-tDW (actual).
6. To ensure that the write cycle is inhibited during contention.
7. To ensure that a write cycle is completed after contention.
" $x$ " in part numbers indicates power rating (SA or LA).
8. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7140 Only)".
9. Not available in DIP packages, see 7030/40 data sheet.
10. DIP packages for $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ only, see $7030 / 40$ data sheet.

TIMING WAVEFORM OF READ WITH BUSY ${ }^{(1,2,3)}$ (FOR MASTER IDT7130 ONLY)


## NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{O E}$ at LO for the reading port.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$ (FOR SLAVE IDT7140 ONLY)


NOTES:

1. Assume $\bar{B} U S Y$ input at HI for the writing port, and $\overline{\mathrm{OE}}$ at LO for the reading port.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7140 ONLY)


TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, С्CE ARBITRATION (FOR MASTER IDT7130 ONLY)
$\overline{\text { CEL VALID FIRST: }}$


CER VALID FIRST: $\quad 2689 \mathrm{dww} 14$


## TIMING WAVEFORM OFCONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION ${ }^{(1)}{ }^{2}$ (FOR MASTER IDT7130 ONLY)

LEFT ADDRESS VALID FIRST:


2689 diw 16
RIGHT ADDRESS VALID FIRST:


## NOTE:

1. $\overline{\mathrm{CEL}}=\overline{\mathrm{CER}}=\mathrm{VIL}$

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(3)}$

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

| Symbol | Parameter | $\begin{gathered} 7130 \times 55 \\ 7140 \times 55 \\ \text { Min. Max. } \end{gathered}$ |  | $\begin{array}{r} 7130 \times 70 \\ 7140 \times 70 \\ \text { Min. Max. } \\ \hline \end{array}$ |  | $\begin{aligned} & \hline 7130 \times 90 \\ & 7140 \times 90 \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{aligned} & 7130 \times 100 \\ & 7140 \times 100 \\ & \text { Min. Max. } \\ & \hline \end{aligned}$ |  | $\begin{gathered} \hline 7130 \times 120^{(2)} \\ 7140 \times 120^{(2)} \\ \text { Min. Max. } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interrupt Timing |  |  |  |  |  |  |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | 二 | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 45 | - | 50 | - | 55 | - | 60 | - | 70 | ns |
| tINR | Interrupt Reset Time | - | 45 | - | 50 | - | 55 | - | 60 | - | 70 | ns |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. " $x$ " in part numbers indicates power rating (SA or LA).
4. Not available in DIP packages, see 7030/40 data sheet.
5. DIP packages for $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ only, see $7030 / 40$ data sheet.

## TIMING WAVEFORM OF INTERRUPT MODE ${ }^{(1,2)}$

LEFT SIDE SETS INTR:


2. $\overline{N T L L}$ and $\overline{I N T}_{\text {r }}$ are reset (high) during power up.

## TIMING WAVEFORM OF INTERRUPT MODE ${ }^{(1,2)}$

RIGHT SIDE SETS INTL:


2689 drw 20
LEFT SIDE CLEAR INTL:


2689 drw 21
NOTES:

1. $\overline{C E}=\overline{C E} R=V_{I L}$
2. $\mathbb{N} T_{R}$ and $\mathbb{N T T L}$ are reset (high) during power up.

## 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



2689 drw 22

## NOTE:

1. No arbitration in IDT7140 (SLAVE). BUSY-IN inhibits write in IDT7140 (SLAVE).

## FUNCTIONAL DESCRIPTION:

The IDT7130/IDT7140 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. The IDT7130/ IDT7140 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}})$. In the read mode, the port's $\overline{O E}$ turns on the output drivers when set LOW. Noncontention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag (INT) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag ( $\mathbb{N T}_{R}$ ), the right port must read the memory location 3FF. The message (8-bits) at 3FE or 3FF is user defined. If the interrupt function is not used, address locations 3FE or 3FF are not used as mailboxes, but as part of the random access memory. Refer to Table II for the interrupt operation.

## ARBITRATION LOGIC FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5 ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The $\overline{B U S Y}$ flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the write operation is invalid for the
port that has $\overline{\text { BUSY }}$ set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{\mathrm{CE}}$, on-chip control logic arbitrates between $\overline{\mathrm{CEL}}$ and $\overline{\mathrm{CER}}$ for access; or (2) if the $\overline{\mathrm{CE}}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's $\overline{B U S Y}$ flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its $\overline{B U S Y}$ r signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past $\overline{\text { BUSY }}$ to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

## TRUTH TABLES

TABLE I - NON-CONTENTION
READ/WRITE CONTROL(4)

| Left Or Right Port ${ }^{1}$ ) |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R/W | CE | OE | Do-7 |  |
| X | H | X | Z | Port Disabled and in Power Down Mode Isb2 or ISB4 |
| X | H | X | Z | $\overline{\mathrm{CE}} \mathrm{F}=\overline{\mathrm{CE}} \mathrm{L}=\mathrm{H}$, Power Down Mode, ISB1 or IsB3 |
| L | L | X | DATAIN | Data on Port Written into Memory ${ }^{(2)}$ |
| H | L | L | DATAOUT | Data in Memory Output on Port ${ }^{(3)}$ |
| H | L | H | Z | High Impedance Outputs |

NOTES:

1. $A 0 L-A 9 L \neq A 0 R-A 9 R$
2. If $B U S Y=L$, data is not written
3. If $\overline{B U S Y}=L$, data may not be valid, see twDD and toDD timing.
4. $H=H I G H, L=L O W, X=D O N ' T$ CARE, $Z=H I G H$ IMPEDANCE

TABLE II - INTERRUPT FLAG(1, 4)

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R $\bar{W}^{\text {L }}$ | $\overline{\text { CEL }}$ | $\overline{\mathrm{OE}}$ | Aol-A9L | INTL | R/WR | $\overline{\text { CER }}$ | $\overline{\mathrm{O}} \mathrm{F}$ | AoL-A9R | INTR |  |
| L | L | X | 3FF | X | X | X | X | X | $L^{(2)}$ | Set Right $\mathbb{N T T}^{\text {P }}$ Flag |
| X | X | X | X | X | X | L | L | 3FF | $\mathrm{H}^{(3)}$ | Reset Right INTr Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | 3FE | X | Set Left INTL Flag |
| X | L | L | 3FE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

NOTES:

1. Assumes $\overline{B U S Y} \mathrm{~L}=\overline{B U S Y_{R}}=\mathrm{H}$.
2. If $\overline{B U S Y L}=L$, then $N C$.
3. If $\overline{B U S Y} R=L$, then $N C$.
4. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{X}=$ DON'T CARE, $\mathrm{NC}=\mathrm{NO}$ CHANGE

TABLE III - ARBITRATION (2)

| Left Port |  | Right Port |  | Flags ${ }^{(1)}$ |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CEL }}$ | A0L-A9L | CER | A0R-A9R | BUSYL | BUSYR |  |
| H | X | H | X | H | H | No Contention |
| L | Any | H | X | H | H | No Contention |
| H | X | L | Any | H | H | No Contention |
| L | \# A0R-A9R | L | $\neq$ Aol-AgL | H | H | No Contention |

Address Arbitration With $\overline{\mathrm{CE}}$ Low Before Address Match

| L | LV5R | L | LV5R | H | L | L-Port Wins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | RV5L | L | RV5L | L | H | R-Port Wins |
| L | Same | L | Same | H | L | Arbitration Resolved |
| L | Same | L | Same | L | H | Arbitration Resolved |

$\overline{\mathrm{CE}}$ Arbitration With Address Match Before CE

| LL5R | $=$ AOR-A9R | LL5R | $=$ A0L-A9L | $H$ | L | L-Port Wins |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| RL5L | $=$ A0R-A9R | RL5L | $=$ AOL-A9L | L | $H$ | R-Port Wins |
| LW5R | $=$ A0R-A9R | LW5R | $=$ AOL-A9L | $H$ | L | Arbitration Resolved |
| LW5R | $=$ A0R-A9R | LW5R | $=$ AOL-A9L | L | $H$ | Arbitration Resolved |

## NOTES:

1. INT Flags Don't Care.
2. $X=D O N ' T C A R E, L=L O W, H=H I G H$

LV5R $=$ Left Address Valid $\geq 5$ ns before right address.
RV5L $=$ Right Address Valid $\geq 5$ ns before left address.

Same = Left and Right Addresses match within 5ns of each other.
$\mathrm{LL} 5 \mathrm{R}=\mathrm{Left} \overline{\mathrm{CE}}=\mathrm{LOW} \geq 5$ ns before Right $\overline{\mathrm{CE}}$.
RL5L $=$ Right $\overline{C E}=L O W \geq 5$ ns before Left $\overline{C E}$.
LW5R = Left and Right $\overline{C E}=$ LOW within 5 ns of each other.

| Integrated Device Technology, Inc. | CMOS DUAL-PORT RAM 8 K ( $1 \mathrm{~K} \times 8$-BIT) | PRELIMINARY IDT7030SA/LA IDT7040SA/LA |
| :---: | :---: | :---: |

## FEATURES:

- High-speed access
—Military: 25/35/45ns (max.)
-Commercial: 20/25/35ns (max.)
- Low-power operation
—IDT7030/40SA
Active: 400 mW (typ.)
Standby: 7mW (typ.)
—IDT7030/40LA
Active: 400 mW (typ.)
Standby: 2mW (typ.)
- MASTER IDT7030 easily expands data bus width to 16-or-more-bits using SLAVE IDT7040
- On-chip port arbitration logic (IDT7030 only)
- BUSY output flag on IDT7030; BUSY input on IDT7040
- $\overline{\mathbb{N T}}$ flag for port-to-port communication
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL-compatible, single $5 \mathrm{~V} \pm 10 \%$ power supply
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7030/IDT7040 are high speed $1 \mathrm{~K} \times 8$ dual-port static RAMs. The IDT7030 is designed to be used as a stand-alone 8-bit dual-port RAM or as a "MASTER" dualport RAM together with the IDT7040 "SLAVE" dual-port in 16-bit-or-more word width systems. Using the IDT MASTER/ SLAVE dual-port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and $1 / \mathrm{O}$ pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {тм }}$ high-performance technology, these devices typically operate on only 400 mW of power at maximum access times as fast as 20 ns . Lowpower (LA) versions offer battery backup data retention capability, with each dual-port typically consuming $200 \mu \mathrm{~W}$ from a 2V battery.

The IDT7030/IDT7040 devices are packaged in 48-pin sidebraze or plastic DIPs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## NOTES:

2690 drw 01

1. IDT7030 (MASTER): BUSY is open drain output and requires puilup resistor. IDT7040 (SLAVE): $\overline{B U S Y}$ is input.
2. Open drain output: requires pullup resistor.

## PIN CONFIGURATIONS



$$
\begin{gathered}
\text { DIP } \\
\text { TOP VIEW }
\end{gathered}
$$

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than thoselisted under ABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in theoperational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter (1) | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 11 | pF |
| COUT | Output Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 11 | pF | NOTE:

1. This parameter is determined by device characterization but is not production tested.

RECOMMENDED
DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL $^{2}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2690 tbl 02

1. $\mathrm{VIL}_{\text {IL }}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

## RECOMMENDED OPERATING <br> TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT7030SA IDT7040SA Min. Max. |  | $\begin{array}{r} \text { IDT7030LA } \\ \text { IDT7040LA } \\ \text { Max. Max. } \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \|| $ا$ \| | Input Leakage Current ${ }^{(7)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|lLO| | Output Leakage Current | $\overline{C E}=\mathrm{VIH}^{\prime}, \mathrm{VOUT}=O \mathrm{~V}$ to VcC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage $(\mathrm{VOO}-\mathrm{VO} 7)$ | $1 \mathrm{LL}=4.0 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| Vol | Open Drain Output Low Voltage (BUSY, INT) | $\mathrm{lOL}=16 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

2690 tbl 05
DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,6)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Condition | Version | $\begin{array}{\|l\|} \hline 7030 \times 20^{(2)} \\ 7040 \times 20^{(2)} \\ \hline \end{array}$ | $\begin{aligned} & 7030 \times 25 \\ & 7040 \times 25 \end{aligned}$ |  | $\begin{aligned} & 7030 \times 35 \\ & 7040 \times 35 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 7030 \times 45^{(3)} \\ & 7040 \times 45^{(3)} \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. Max. | Typ. | Max. | Typ. | Max. | Typ. | Max. |  |
| Icc | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{C E}=V \mathrm{VIL} \\ & \text { Outputs Open } \\ & \mathfrak{f}=\text { fmax }^{(4)} \end{aligned}$ | Mil. $\begin{array}{ll}\text { SA } \\ & \text { LA }\end{array}$ | $\text { — } \quad \text { - }$ | $\begin{aligned} & \hline 125 \\ & 125 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 240 \\ & \hline \end{aligned}$ | $\begin{aligned} & 125 \\ & 125 \end{aligned}$ | $\begin{aligned} & 290 \\ & 230 \\ & \hline \end{aligned}$ | $\begin{aligned} & 125 \\ & 125 \\ & \hline \end{aligned}$ | $\begin{aligned} & 285 \\ & 225 \\ & \hline \end{aligned}$ | mA |
|  |  |  | $\begin{array}{\|r\|r\|} \hline \text { Com'l. SA } \\ \text { LA } \\ \hline \end{array}$ | 125 265 <br> 125 $\boxed{215}$ | $\begin{array}{\|l} 125 \\ 125 \\ \hline \end{array}$ | $\begin{array}{r} 260 \\ 210 \\ \hline \end{array}$ | $\begin{aligned} & 125 \\ & 125 \\ & \hline \end{aligned}$ | $\begin{aligned} & 250 \\ & 200 \\ & \hline \end{aligned}$ |  | - |  |
| ISB1 | Standby Current <br> (Both Ports - TTL <br> Level Inputs) | $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CE}} \mathrm{F} \geq \mathrm{V}_{\mathrm{H}}$ $\mathrm{f}=\mathrm{fmAX}{ }^{(4)}$ | $\begin{array}{\|ll} \text { Mil. } & \text { SA } \\ & \text { LA } \\ \hline \end{array}$ | - |  | $\begin{array}{r} 80 \\ 60 \\ \hline \end{array}$ | $\begin{aligned} & 30 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 60 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 60 \\ & \hline \end{aligned}$ | mA |
|  |  |  | $\begin{array}{r}\text { Com'l. SA } \\ \text { LA } \\ \hline\end{array}$ | 30 \% 65 | 30 30 | $\begin{aligned} & 65 \\ & 45 \\ & \hline \end{aligned}$ | 30 30 | $\begin{aligned} & \hline 65 \\ & 45 \\ & \hline \end{aligned}$ |  | - |  |
| IsB2 | Standby Current (One Port - TTL Level Inputs) | $\overline{\mathrm{CE}} \mathrm{L}$ or $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{VIH}$ Active Port Outputs Open, $f=f_{\text {max }}{ }^{(4)}$ | $\begin{array}{\|ll\|} \hline \text { Mil. } & \text { SA } \\ & \text { LA } \\ \hline \end{array}$ |  | $\begin{aligned} & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{array}{r} 195 \\ 160 \\ \hline \end{array}$ | $\begin{aligned} & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{array}{r} 185 \\ 150 \\ \hline \end{array}$ | $\begin{aligned} & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 180 \\ & 145 \\ & \hline \end{aligned}$ | mA |
|  |  |  | Com'l. SA LA | $\begin{aligned} & 80 \% .180 \\ & 80 \% \% 145 \end{aligned}$ |  | $\begin{aligned} & 175 \\ & 140 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 165 \\ & 130 \\ & \hline \end{aligned}$ | - | - |  |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{\mathrm{CEL}}$ and <br> CER $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> $\mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or <br> $\mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)}$ | $\begin{array}{\|ll\|} \hline \text { Mil. } & \text { SA } \\ & \text { LA } \\ \hline \end{array}$ | - |  | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | mA |
|  |  |  | Com'l. SA | $\begin{array}{ll}10.0 & 15 \\ 0.2 \% & 5\end{array}$ | 1.0 0.2 | $\begin{gathered} 15 \\ 5 \end{gathered}$ | 1.0 0.2 | 15 5 | - | - |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) | One Port $\overline{\mathrm{CEL}}$ or <br> $\overline{C E} R \geq V C c-0.2 V$ <br> Vin $\geq$ Vcc - 0.2 V or <br> Vin $\leq 0.2 \mathrm{~V}$ Active Port <br> Outputs Open, $f=f$ max $^{(4)}$ | Mil.SA  <br>  LA | — | $\begin{aligned} & 70 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{aligned} & 185 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{aligned} & 175 \\ & 140 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 170 \\ & 135 \\ & \hline \end{aligned}$ | mA |
|  |  |  | Com'I. SA <br> LA | $70 \times$ 175 <br> 70 140 | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 170 \\ & 135 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 160 \\ & 125 \end{aligned}$ |  | 二 |  |

## NOTES:

1. $x$ in part numbers indicates power rating (SA or LA).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. At $f=f M A X$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / t \mathrm{tc}$, and using "AC TEST CONDITIONS" of input levels of GND to 3 V .
5. $\mathrm{f}=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
6. $V c c=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for Typ.
7. At Vcc $\leq 2.0 \mathrm{~V}$ input leakages are undefined.

DATA RETENTION CHARACTERISTICS (LA Version Only)

| Symbol | Parameter | Test Conditions |  | IDT7030LA/IDDT7040LA |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. ${ }^{(1)}$ | Max. |  |
| Vor | Vcc for Data Retention | $\mathrm{Vcc}=2.0 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ |  | 2.0 | - | 0 | V |
| ICCDR | Data Retention Current | $\mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ or VIN $\leq 0.2 \mathrm{~V}$ | Mil. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | Com'l. | - | 100 | 1500 |  |
| tCDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t \mathrm{R}^{(3)}$ | Operation Recovery Time |  |  | trc ${ }^{(2)}$ | - | - | ns |

## NOTES:

1. $\mathrm{VCC}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
2. t R $\mathrm{C}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1,2 \& 3$ |
| 2690 tol 08 |  |



Figure 2. Output Load (for thz, tLz, twz, and tow)


Figure 3. $\overline{B U S Y}$ and INT
Output Load

* Including scope and jig


## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$

| Symbol | Parameter | $\begin{aligned} & 7030 \times 20^{(2)} \\ & 7040 \times 20^{(2)} \end{aligned}$ | $\begin{aligned} & 7030 \times 25 \\ & 7040 \times 25 \end{aligned}$ |  | $\begin{aligned} & 7030 \times 35 \\ & 7040 \times 35 \end{aligned}$ |  | $\begin{aligned} & 7030 \times 45^{(3)} \\ & 7040 \times 45^{(3)} \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 20 | 25 | - | 35 | - | 45 | - | ns |
| taA | Address Access Time | - \% 20 | - | 25 | - | 35 | - | 45 | ns |
| tace | Chip Enable Access Time | - \% 20 | - | 25 | - | 35 | - | 45 | ns |
| taoe | Output Enable Access Time | - \% 10 | - | 12 | - | 25 | - | 30 | ns |
| tor | Output Hold From Address Change | $0 \%$ - | 0 | - | 0 | - | 0 | - | ns |
| tLz | Output Low $\mathrm{Z} \mathrm{Time}{ }^{(1,4)}$ | 0\% - | 0 | - | 0 | - | 0 | - | ns |
| thz | Output High Z Time ${ }^{(1,4)}$ | - $\downarrow$ | - | 10 | - | 15 | - | 20 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(4)}$ | 0\% - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(4)}$ | - 50 | - | 50 | - | 50 | - | 50 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested
5. " $x$ " in part numbers indicates power rating (SA or LA).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$


## NOTES:

1. $\mathrm{R} / \bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{C E}=\mathrm{VIL}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{O E}=\mathrm{VIL}$.

## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$



NOTES:
2690 drw 06

1. $R / W$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{\mathrm{CE}}=\mathrm{VIL}$.
3. Addresses valid prior to or coincident with $\overline{C E}$ transition low.
4. $\overline{O E}=\mathrm{VIL}$.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(7)}$| Symbol | Parameter | $\begin{aligned} & 7030 \times 20^{(2)} \\ & 7040 \times 20^{(2)} \\ & \text { Min. Max. } \end{aligned}$ | $\begin{aligned} & 7030 \times 25 \\ & 7040 \times 25 \\ & \text { Min. Max. } \end{aligned}$ | $\begin{aligned} & 7030 \times 35 \\ & 7040 \times 35 \\ & \text { Min. Max. } \end{aligned}$ | $\begin{gathered} 7030 \times 45^{(3)} \\ 7040 \times 45^{(3)} \\ \text { Min. Max. } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  | Min. Max. | Min. Max. | Min. Max. | Unit |

## Write Cycle

| twc | Write Cycle Time ${ }^{(5)}$ | 20 \% | 25 | - | 35 | - | 45 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tew | Chip Enable to End of Write | 15 \% | 20 | - | 30 | - | 35 | - | ns |
| taw | Address Valid to End of Write | 15 \% ${ }^{\text {\% }}$ | 20 | - | 30 | - | 35 | - | ns |
| tAS | Address Set-up Time | 0 \% | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width ${ }^{(6)}$ | 15 \%. | 20 | - | 30 | - | 35 | - | ns |
| twr | Write Recovery Time | 0 \% \% - | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | $10^{*} \mathrm{\%}$ - | 12 | - | 20 | - | 20 | - | ns |
| thz | Output High Z Time ${ }^{(1,4)}$ | - 1 < 8 | - | 10 | - | 15 | - | 20 | ns |
| tDH | Data Hold Time | 0\% \% - | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enabled to Output in High Z ${ }^{(1,4)}$ | T\%. 8 | - | 10 | - | 15 | - | 20 | ns |
| tow | Output Active From End of Write ${ }^{(1,4)}$ | $0^{-}$ | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. For MASTER/SLAVE combination, twc $=$ tBAA $+t w P$
6. Specified for $\overline{\mathrm{OE}}$ at high (refer to "Timing Waveform of Write Cycle", Note 7).
7. " $x$ " in part numbers indicates power rating (SA or LA).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING) $)^{(1,2,3,7)}$


2690 drw 07

## TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{\text { CE }}$ CONTROLLED TIMING) $)^{(1,2,3,5)}$



## NOTES:

1. R/W must be high during all address transitions.
2. A write occurs during the overlap (tEw or twp) of a low $\overline{C E}$ and a low $R / W$.
3. twh is measured from the earlier of $\overline{C E}$ or $R / W$ going high to the end of the write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must not be applied.
5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
7. If $\overline{O E}$ is low during a $\mathrm{R} / W$ controlled write cycle, the write pulse width must be larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDw. If $\overline{O E}$ is high during a RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(8)}$

| Symbol | Parameter | $\begin{array}{\|l} \hline 7030 \times 20^{(1)} \\ 7040 \times 20^{(1)} \\ \text { Min. Max. } \\ \hline \end{array}$ | $\begin{gathered} \hline 7030 \\ 7040 \\ \text { Min. } \\ \hline \end{gathered}$ | $\begin{gathered} 0 \times 25 \\ 0 \times 25 \\ \text { Max. } \end{gathered}$ |  | $\begin{aligned} & \times 35 \\ & \times 35 \\ & \text { Max. } \\ & \hline \end{aligned}$ | $\begin{gathered} 7030 x \\ 7040 \times \\ \text { Min. } \\ \hline \end{gathered}$ | $\begin{gathered} \times 45^{(2)} \\ \times 45^{(2)} \\ \text { Max. } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Busy Timing（For Master IDT7030 Only） |  |  |  |  |  |  |  |  |  |
| tBaA | BUSY Access Time to Address | 20 | － | 25 | － | 35 | － | 35 | ns |
| tBDA | BUSY Disable Time to Address | － 20 | － | 20 | － | 30 | － | 35 | ns |
| tBAC | BUSY Access Time to Chip Enable | －\％ 20 | － | 20 | － | 30 | － | 30 | ns |
| tBDC | BUSY Disable Time to Chip Enable | －． 20 | － | 20 | － | 25. | － | 25 | ns |
| twD | Write Pulse to Data Delay ${ }^{(3)}$ | －$\quad 50$ | － | 50 | － | 60 | － | 70 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(3)}$ | －\％ 35 | － | 35 | － | 45 | － | 55 | ns |
| tAPS | Arbitration Priority Set－up Time ${ }^{(4)}$ | 5 － | 5 | 二 | 5 | － | 5 | － | ns |
| tBDD | BUSY Disable to Valid Data ${ }^{(5)}$ | －Note 5 | － | Note 5 | － | Note 5 | － | Note 5 | ns |
| Busy Input Timing（For Slave IDT7040 Only） |  |  |  |  |  |  |  |  |  |
| tWB | Write to BUSY Input ${ }^{(6)}$ | 0 \％－ | 0 | － | 0 | 二 | 0 | 二 | ns |
| twh | Write Hold After BUSY ${ }^{(7)}$ | 12，\％－ | 15 | － | 20 | － | 20 | 一 | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(9)}$ | － 50 | － | 50 | － | 60 | － | 70 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(9)}$ | － 35 | － | 35 | － | 45 | － | 55 | ns |

NOTES：
1． $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only．
2．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only．
3．Port－to－port delay through RAM cells from writing port to reading port，refer to＂Timing Waveform of Read With BUSY（For Master IDT7030 only）＂．
4．To ensure that the earlier of the two ports wins．
5．tGDD is a calculated parameter and is the greater of 0 ，twDD－twP（actual）or tDDD－tDW（actual）．
6．To ensure that the write cycle is inhibited during contention．
7．To ensure that a write cycle is completed after contention．
8．＂x＂in part numbers indicates power rating（SA or LA）．
9．Port－to－port delay through RAM cells from writing port to reading port，refer to＂Timing Waveform of Read With Port－to－Port Delay（for Slave IDT7040 Only）＂．

TIMING WAVEFORM OF READ WITH $\overline{\operatorname{BUSY}}{ }^{(1,2,3)}$ (FOR MASTER IDT7030 ONLY)


NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{O E}$ at LO for the reading port.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$ (FOR SLAVEIDT7040 ONLY)


NOTES:

1. Assume $\overline{B U S Y}$ input at HI for the writing port, and $\overline{\mathrm{OE}}$ at LO for the reading port.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7040 ONLY)


TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\mathrm{CE}}$ ARBITRATION (FOR MASTER IDT7030 ONLY)

CEL VALID FIRST:


TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION ${ }^{(1)}$ (FOR MASTER IDT7030 ONLY)

LEFT ADDRESS VALID FIRST:


2690 drw 14
RIGHT ADDRESS VALID FIRST:


## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(3)}$

| Symbol | Parameter | $\begin{aligned} & 7030 \times 20^{(1)} \\ & 7040 \times 20^{(1)} \end{aligned}$ | $\begin{aligned} & 7030 \times 25 \\ & 7040 \times 25 \end{aligned}$ |  | $\begin{aligned} & 7030 \times 35 \\ & 7040 \times 35 \end{aligned}$ |  | $\begin{aligned} & 7030 \times 45^{(2)} \\ & 7040 \times 45^{(2)} \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Interrupt Timing |  |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 \% - | 0 | - | 0 | - | 0 | - | ns |
| twn | Write Recovery Time | $0 \%$ - | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | -\% ${ }^{\text {\% }} 20$ | - | 25 | - | 35 | - | 40 | ns |
| tINR | Interrupt Reset Time | -\% 20 | - | 25 | - | 35 | - | 40 | ns |

## NOTES:

2690 tbl 12

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. " $x$ " in part numbers indicates power rating (SA or LA).

## TIMING WAVEFORM OF INTERRUPT MODE ${ }^{(1,2)}$

LEFT SIDE SETS INTR:


RIGHT SIDE CLEARS $\overline{N_{N T}}$ :


NOTES:
2690 drw 17

1. $\overline{C E}_{L}=\overline{C E}_{R}=V_{I L}$
2. $\mathbb{N T L}_{L}$ and $\mathbb{N N T R}_{\mathrm{R}}$ are reset (high) during power up.

## TIMING WAVEFORM OF INTERRUPT MODE ${ }^{(1,2)}$

RIGHT SIDE SETS $\overline{\text { INTL }}$ :


2690 diw 18

## LEFT SIDE CLEARS $\overline{\operatorname{INT}} \mathrm{L}:$



## NOTES:

1. $\overline{C E L}=\overline{C E}_{\mathrm{R}}=\mathrm{V} \mathrm{L}$
2. $\mathbb{N T T R}^{2}$ and INTL are reset (high) during power up.

## 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:

1. No arbitration in IDT7040 (SLAVE). BUSY-IN inhibits write in IDT7040 (SLAVE).

## FUNCTIONAL DESCRIPTION

The IDT7030/IDT7040 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. The IDT7030/ IDT7040 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}})$. In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. Noncontention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag ( $\overline{\mathrm{NT}}$ ) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE (HEX). Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag (INTR) the right port must read the memory location 3FF. The message (8-bits) at 3FE or 3FF is user defined. If the interrupt function is not used, address locations 3FE or 3FF are not used as mailboxes, but as part of the random access memory. Refer to Table II for the interrupt operation.

## ARBITRATION LOGIC FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5 ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The $\overline{\text { BUSY }}$ flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's $\overline{B U S Y}$ flag. $\overline{B U S Y}$ is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the write operation is invalid for the port that has BUSY set LOW. The delayed port will have access when $\overline{B U S Y}$ goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{\mathrm{CE}}$, on-chip control logic arbitrates between $\overline{\mathrm{CE}}$. and $\overline{\mathrm{CE}} \mathrm{R}$ for access; or (2) if the $\overline{\mathrm{CEs}}$ are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's $\overline{\mathrm{BUSY}}$ flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another acitivates its $\overline{B U S Y} R$ signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMS in width, the writing of the SLAVE RAMS must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than on chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to $\overline{B U S Y}$ from the MASTER.

## TRUTH TABLES

## TABLE I - NON-CONTENTION <br> READ/WRITE CONTROL ${ }^{(4)}$

| Left or Right Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R/W | $\overline{\text { CE }}$ | OE | D0-7 |  |
| X | H | X | Z | Port Disabled and in Power Down Mode ISB2 or ISB4 |
| X | H | X | Z | $\overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{CE}} \mathrm{L}=\mathrm{H}$, Power Down Mode, ISB1 or ISB3 |
| L | L | X | DATAIN | Data on Port Written into Memory ${ }^{(2)}$ |
| H | L | L | DATAOUT | Data in Memory Output on Port ${ }^{(3)}$ |
| H | 1 | H. | Z | High Impedance Outputs |
| NOTES: <br> 1. $A O L-A 9 L \neq A 0 R-A 9 R$ <br> 2. If $\overline{B U S Y}=L$, data is not written. <br> 3. If $\operatorname{BUSY}=L$, data may not be valid, see twDD and toDD timing. <br> 4. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{X}=\mathrm{DON}$ 'T CARE, $\mathrm{Z}=\mathrm{HIGH}$ IMPEDANCE |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

## TABLE II - INTERRUPT FLAG ${ }^{(1,4)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/WL | $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{\mathrm{OE}} \mathrm{L}$ | A0L-A9L | INTL | $\mathrm{R} / \bar{W}_{\mathrm{F}}$ | $\overline{\mathrm{CE}}$ R | OER | Aor-A9R | INTR |  |
| L | L | X | 3FF | $X$ | $X$ | X | X | $X$ | $L^{(2)}$ | Set Right INTR Flag |
| X | X | X | X | X | X | L | L | 3FF | $\mathrm{H}^{(3)}$ | Reset Right INTR Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | 3FE | $X$ | Set Left INTL Flag |
| X | L | L | 3FE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

NOTES:
3. If $\overline{B U S Y} R=L$, then $N C$.

1. Assume $\overline{B U S Y_{L}}=\bar{B} U_{S Y}=H$.
2. If $\overline{B U S Y} L=L$, then $N C$.

TABLE II - ARBITRATION ${ }^{(1,2)}$

| Left Port |  | Right Port |  | Flags ${ }^{(1)}$ |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | AoL-A9L | $\overline{C E}{ }_{\text {R }}$ | A0r-A9R | BUSYL | BUSYR |  |
| H | X | H | X | H | H | No Contention |
| L | Any | H | X | H | H | No Contention |
| H | X | L | Any | H | H | No Contention |
| L | $\nRightarrow A 0 R-A 9 R$ | L | \#A0L-A9L | H | H | No Contention |
| Address Arbitration With CE Low Before Address Match |  |  |  |  |  |  |
| L | LV5R | L | LV5R | H | L | L-Port Wins |
| L | RV5L | L | RV5L | L | H | R-Port Wins |
| L | Same | L | Same | H | L | Arbitration Resolved |
| L | Same | L | Same | L | H | Arbitration Resolved |
|  |  |  |  |  |  |  |
| LL5R | =A0R-A9R | LL5R | =A0L-A9L | H | L | L-Port Wins |
| RL5L | =A0R-A9R | RL5L | =AOL-A9L | L | H | R-Port Wins |
| LW5R | =AOR-A9R | LW5R | =A0L-A9L | H | L | Arbitration Resolved |
| LW5R | =A0R-A9R | LW5R | =AOL-A9L | L | H | Arbitration Resolved |

## NOTES:

1. INT Flags Don't Care.
2. $\mathrm{X}=\mathrm{DON}$ 'T CARE, $\mathrm{L}=\mathrm{LOW}, \mathrm{H}=\mathrm{HIGH}$. LV5R = Left Address Valid $\geq 5 \mathrm{~ns}$ before right address. RV5L $=$ Right Address Valid $\geq 5 \mathrm{~ns}$ before left address. Same $=$ Left and Right Addresses match within 5 ns of each other. LL5R $=$ Left $\overline{\mathrm{CE}}=\mathrm{LOW} \geq 5 \mathrm{~ns}$ before Right $\overline{\mathrm{CE}}$.
RL5L $=$ Right $\overline{C E}=L O W \geq 5$ ns before Left $\overline{C E}$. LW5R $=$ Left and Right $\overline{C E}=$ LOW within 5 ns of each other.

## FEATURES:

- High-speed access
- Military: 25/30/35/45/55/70/90/100/120ns (max.)
— Commercial: 20/25/30/35/45/55/70/90/100ns (max.)
- Low-power operation
- IDT7132/42SA

Active: 325 mW (typ.)
Standby: 5mW (typ.)

- IDT7132/42LA

Active: 325 mW (typ.)
Standby: 1mW (typ.)

- Fully asynchronous operation from either port
- MASTER IDT7132 easily expands data bus width to 16-ormore bits using SLAVE IDT7142
- On-chip port arbitration logic (IDT7132 only)
- BUSY output flag on IDT7132; BUSY input on IDT7142
- Battery backup operation -2V data retention
- TTL-compatible, single $5 \mathrm{~V} \pm 10 \%$ power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD, Class B
- Standard Military Drawing \# 5962-87002
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to miliary electrical specifications


## DESCRIPTION:

The IDT7132/IDT7142 are high-speed 2K $\times 8$ dual-port static RAMs. The IDT7132 is designed to be used as a standalone 8 -bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7142 "SLAVE" dual-port in 16-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {m }}$ high-performance technology, these devices typically operate on only 325 mW of power at maximum access times as fast as 20 ns . Low-power (LA) versions offer battery backup data retention capability, with each dual-port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7132/7142 devices are packaged in a 48 -pin sidebraze or plastic DIPs, 48 - or 52 -pin LCCs, 52 -pin PLCCs, and a 48 -lead flatpacks. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM


NOTE:

1. IDT7132 (MASTER): BUSY is open drain output and requires pullup resistor.

IDT7142 (SLAVE): BUSY is input.

## PIN CONFIGURATIONS

| CEL 1 | 48 | $\square \mathrm{Vcc}$ |
| :---: | :---: | :---: |
| R $\mathrm{WL}_{\text {L }} \mathrm{C}^{2}$ | 47 | $\square \mathrm{CER}$ |
| BUSYL 3 | 46 | 月R／ $\bar{W}_{R}$ |
| A10L ${ }^{\text {¢ }}$ | 45 | BUSYR |
| OEL 5 | 44 | Al0R |
| Aol $\square_{6}$ | 43 | OER |
| A1L ${ }^{\text {a }}$ | 42 | Aor |
| A2L $\mathrm{C}_{8}$ | 41 | $\square^{\text {A }}$ 1R |
| A3L $^{1} 9$ | P48－1 40 | В ${ }^{2} 2$ |
| $A_{4 L} 10$ | P48－1 39 | A3R |
| ASL -11 | \＆ 38 | A4R |
| A6L 12 | C48－2 37 | A5R |
| A7L－ 13 | 36 | A6R |
| A8L 14 | 35 | A7R |
| A9L－15 | 34 | $\square \mathrm{A} 8 \mathrm{R}$ |
| I／Ool ${ }^{\text {S }} 16$ | 33 | $\square \mathrm{AgR}$ |
| ／／O1L 17 | 32 | 口1／O7R |
| $1 / \mathrm{O}_{2 L} \mathrm{C} 18$ | 31 | 日l／O6R |
| $1 / \mathrm{O}_{31} \mathrm{C}_{19}$ | 30 | $\square^{1 / O 5 R}$ |
| $1 / \mathrm{O} 4 \mathrm{~L}$－ 20 | 29 | －1／O4R |
| $1 / \mathrm{O}_{51} \mathrm{\square} 21$ | 28 | －1／ОзR |
| 1／O6L 22 | 27 | 1／02R |
| I／O7L ${ }^{\text {a }}$ | 26 | －1／O1R |
| GNDCL 24 | 25 | I／Oor |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE：

2692 tbl 01
1．Stresses greater than those iisted under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device．This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied．Exposure to absolute maximum rating conditions for extended periods may affect reliability．
2．Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$ ．

## RECOMMENDED

DC OPERATING CONDITIONS

| Symbol | Parameter | Min． | Typ． | Max． | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE：

1． $\mathrm{VIL}(\mathrm{min})=.-3.0 \mathrm{~V}$ for puise width less than 20 ns ．
2．Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$ ．


RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE（Vcc $=5.0 \mathrm{~V} \pm 10 \%$ ）

| Symbol | Parameter | Test Conditions | IDT7132SA IDT7142SA Min． Max． |  | IDT7132LA <br> IDT7142LA <br> Max． $\qquad$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ｜｜LI｜ | Input Leakage Current ${ }^{(9)}$ | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to VCC | － | 10 | － | 5 | $\mu \mathrm{A}$ |
| ｜LLO｜ | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{OV}$ to Vcc | － | 10 | － | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage $\left(\mathrm{VOO}-\mathrm{VO}_{7}\right)$ | $10 \mathrm{~L}=4 \mathrm{~mA}$ | － | 0.4 | － | 0.4 | V |
| Vol | Open Drain Output <br> Low Voltage（BUSY） | $\mathrm{loL}=16 \mathrm{~mA}$ | － | 0.5 | － | 0.5 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | － | 2.4 | － | V |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLE VOLTAGE RANGE ${ }^{(1,8)}(\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Conditions | Version | $\left.\begin{array}{\|c\|} \hline 7132 \times 20^{(2,6)} \\ 7142 \times 20^{(2,6)} \\ \text { Typ. Max. } \end{array} \right\rvert\,$ | $\begin{aligned} & 7132 \times 25^{(6)} \\ & 7142 \times 25^{(6)} \\ & \text { Typ. Max. } \end{aligned}$ |  | $\begin{gathered} 7132 \times 30^{(6)} \\ 7142 \times 30{ }^{(6)} \\ \text { Typ. Max. } \end{gathered}$ |  | $\begin{aligned} & 7132 \times 35(7) \\ & 7142 \times 35(7) \\ & \text { Typ. Max. } \end{aligned}$ |  | $\begin{array}{r} 7132 \times 45 \\ 7142 \times 45 \\ \text { Typ. Max. } \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current（Both Ports Active） | $\begin{aligned} & \overline{C E}=V \mathrm{VIL} \\ & \text { Outputs Open } \\ & \mathrm{f}=\mathrm{fmAX}{ }^{(4)} \end{aligned}$ | Mil．SA | －－ | 125 | 300 240 | 125 | $\begin{aligned} & 295 \\ & 235 \end{aligned}$ | 125 | $\begin{aligned} & 290 \\ & 230 \\ & \hline \end{aligned}$ | 75 | 230 185 |  |
|  |  |  | Com＇l．LA | 125． 265 | 125 | 260 | 125 | $\begin{array}{r} 255 \\ 205 \\ \hline \end{array}$ | 75 | 195 | 75 | 190 |  |
| IsB1 | Standby Current （Both Ports－TTL Level Inputs） | $\begin{aligned} & \overline{\mathrm{CEL}} \text { and } \overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{VIH} \\ & \mathrm{f}=\mathrm{fmAX} \mathrm{X}^{(4)} \end{aligned}$ | Mil．SA | 二》， | 30 30 | $\begin{aligned} & 80 \\ & 60 \\ & \hline \end{aligned}$ | 30 30 | $\begin{aligned} & 80 \\ & 60 \\ & \hline \end{aligned}$ | 30 30 | 80 | 25 25 | 65 <br> 55 |  |
|  |  |  | Com＇s．LA | 30\％＊＊ 65 | 30 | $\begin{aligned} & 65 \\ & 45 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \\ & \hline \end{aligned}$ | 25 | 65 | 25 | 65 |  |
| ISB2 | Standby Current （One Port－TTL Level Inputs） | $\overline{\mathrm{CEL}}$ or $\overline{\mathrm{CER}} \geq \mathrm{V}_{\mathrm{IH}}$ Active Port Outputs Open，$f=$ fmax $^{(4)}$ | Mil．SA | 二ぇ．）－ | 80 | 195 160 | 80 80 | 190 | 80 80 | 185 <br> 150 | 40 | 135 110 |  |
|  |  |  | Com＇L．LA | 80.130 $80 \% 45$ | 80 80 | $\begin{aligned} & 175 \\ & 140 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 170 \\ & 135 \end{aligned}$ | 40 | $\begin{gathered} 130 \\ 95 \end{gathered}$ | 40 | 120 85 |  |
| ISB3 | Full Standby Current （Both Ports－All CMOS Level Inputs | Both Ports $\overline{\mathrm{CE}} \mathrm{L}$ and $\overline{\mathrm{CE}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ $\operatorname{Vin} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or $\mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)}$ | Mil．SA | 二，\％－ | 1.0 0.2 | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | 1.0 0.2 | $\begin{aligned} & \hline 30 \\ & 10 \\ & \hline \end{aligned}$ | 1.0 0.2 | 30 <br> 10 | 1.0 0.2 | 30 <br> 10 <br> 15 |  |
|  |  |  | Com＇l．LA | 1.0 0.2 $\# \% 5$ | 1.0 0.2 |  | 1.0 0.2 | 15 5 | 1.0 | 15 4 | 1.0 | 15 4 | mA |
| ISB4 | Full Standby Current （One Port－All CMOS Level Inputs） | One Port CEL or <br> $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> VIN $\geq$ Vcc -0.2 V or <br> Vin $\leq 0.2 \mathrm{~V}$ <br> Active Port Outputs <br> Open，$f=$ fmax ${ }^{(4)}$ | Mil．SA | 二श\＃ | 70 | $\begin{array}{r} 185 \\ 150 \\ \hline \end{array}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{array}{r} 180 \\ 145 \\ \hline \end{array}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{array}{r} 175 \\ 140 \\ \hline \end{array}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{array}{r}125 \\ 95 \\ \hline\end{array}$ | mA |
|  |  |  | Com＇l．SA | $\begin{aligned} & 70 \% 175 \\ & 70 \% 40 \end{aligned}$ | 70 | $\begin{aligned} & \hline 170 \\ & 135 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 165 \\ & 130 \end{aligned}$ | 40 | $\begin{gathered} 115 \\ 90 \end{gathered}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 105 \\ 80 \end{gathered}$ |  |

## NOTES：

1．$x$ in part numbers indicates power rating（ $S A$ or LA）．
2． $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only．
3．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only．
4．At $f=$ fmax，address and control lines（except Output Enable）are cycling at the maximum frequency read cycle of $1 /$ trc，and using＂AC TEST CONDITIONS＂ of input levels of GND to 3 V ．
5．$f=0$ means no address or control lines change．Applies only to inputs at CMOS level standby．
6．Not available in DIP packages－see 7032／7042 data sheet．
7．DIP packages for $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only－see $7032 / 7042$ data sheet．
8．$V c c=5 \mathrm{~V}, T_{A}=+25^{\circ} \mathrm{C}$ for Typ．
9．At $\mathrm{V} \mathrm{cc} \leq 2.0 \mathrm{~V}$ input leakages are undefined．

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,8)}$（Continued）（VCC $=5.0 \mathrm{~V} \pm 10 \%$ ）

| Symbol | Parameter | Test Conditions | Version | $\begin{aligned} & 7132 \times 55 \\ & 7142 \times 55 \\ & \text { Typ. Max. } \end{aligned}$ | $\begin{array}{\|l\|} \hline 7132 \times 70 \\ 7142 \times 70 \\ \text { Typ. Max. } \end{array}$ | $\begin{aligned} & 7132 \times 90 \\ & 7142 \times 90 \\ & \text { Typ. Max. } \end{aligned}$ | $\begin{aligned} & 7132 \times 100 \\ & 7142 \times 100 \\ & \text { Typ. Max. } \end{aligned}$ | $7132 \times 120(3)$ $7142 \times 120$ Typ．Max． | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current（Both Ports Active | $\begin{aligned} & \overline{C E}=V_{I L} \\ & \text { Outputs Open } \\ & f=\text { fmAX }^{(4)} \end{aligned}$ | Mil．SA | 65230 65185 | 65 225 <br> 65 180 <br> 65  | 65200 65160 | $\begin{array}{lr} 65 & 190 \\ 65 & 155 \\ \hline \end{array}$ | $\begin{aligned} & 65190 \\ & 65155 \\ & \hline \end{aligned}$ | mA |
|  |  |  | Com＇l．LA | 65180 65140 | $\begin{array}{lll}65 & 180 \\ 65 & 135\end{array}$ | 65180 65130 | $\begin{array}{ll} 65 & 180 \\ 65 & 130 \\ \hline \end{array}$ | 二 二 |  |
| IsB1 | Standby Current （Both Ports－TTL Level Inputs） | $\begin{aligned} & \text { CEL and CER } \geq \text { VIH } \\ & f=f M A X{ }^{(4)} \end{aligned}$ | Mil． LA | 25 65 <br> 25 55 | 25 65 <br> 25 55 | 25 65 <br> 25 45 | 25 65 <br> 25 45 | 2565 <br> 2545 | mA |
|  |  |  | Com＇l．LA | 25 65 <br> 25 45 | $\begin{array}{ll}25 & 60 \\ 25 & 40\end{array}$ | 25 <br> 25 <br> 25 | 25 55 <br> 25 35 | 二 二 |  |
| ISB2 | Standby Current （One Port－TTL Level Inputs） | $\overline{\mathrm{CEL}}$ or $\overline{\mathrm{CER}} \geq \mathrm{VIH}$ Active Port Outputs Open，$f=f$ max ${ }^{(4)}$ | Mil．SA | $\begin{array}{ll}40 & 135 \\ 40 & 110\end{array}$ | 40 135 <br> 40 110 | 40125 <br> 40100 | 40 125 <br> 40 100 | $\begin{aligned} & 40125 \\ & 40100 \\ & \hline \end{aligned}$ | mA |
|  |  |  | Com＇l．LA | $\begin{array}{lll}40 & 115 \\ 40 & 85\end{array}$ | $\begin{array}{lll}40 & 110 \\ 40 & 85\end{array}$ | 40 <br> 40 <br> 40 <br> 10 | $\begin{array}{ll}40 & 110 \\ 40 & 75\end{array}$ | 二 二 |  |
| ISB3 | Full Standby Current （Both Ports－All CMOS Level Inputs） | Both Ports $\overline{\mathrm{CE}} \mathrm{L}$ and $\overline{C E} R \geq$ Vcc－0．2V $\mathrm{V} \operatorname{IN} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or $\mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)}$ | Mil．SA | 1.0 30 <br> 0.2 10 | 1.0 30 <br> 0.2 10 | 1.030 0.210 | 1.0 30 <br> 0.2 10 | 1.030 <br> 0.210 | mA |
|  |  |  | Com＇l．LA | $\begin{array}{ll}1.0 & 15 \\ 0.2 & 4\end{array}$ | $\begin{array}{ll}1.0 & 15 \\ 0.2 & 4\end{array}$ | $\begin{array}{ll}1.0 & 15 \\ 0.2 & 4\end{array}$ | $\begin{array}{ccc}1.0 & 15 \\ 0.2 & 4\end{array}$ | 二 |  |
| ISB4 | Full Standby Current （One Port－All CMOS Level Inputs） | One Port CEL or $\overline{C E} \mathrm{~F} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> VIN $\geq$ Vcc－0．2V or VIN $\leq 0.2 \mathrm{~V}$ <br> Active Port Outputs Open，$f=$ fmax ${ }^{(4)}$ | Mil．SA | 40120 3590 | 40 115 <br> 35 85 | 40 110 <br> 35 80 | 40110 <br> 35 <br> 80 | 40110 <br> 3580 | mA |
|  |  |  | Com＇l．LA | 40100 3575 | $\begin{array}{ll}40 & 100 \\ 35 & 75\end{array}$ | $\begin{array}{ll}40 \\ 35 & 95 \\ \end{array}$ | $\begin{array}{ll}40 \\ 35 & 70\end{array}$ | 二 |  |

NOTES：
1．$x$ in part numbers indicates power rating（SA or LA）．
2． $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only．
3．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only．
4．At $f=$ fmax，address and control lines（except Output Enable）are cycling at the maximum frequency read cycle of $1 /$ thc，and using ＂AC TEST CONDITIONS＂of input levels of GND to 3V．
5．$f=0$ means no address or control lines change．Applies only to inputs at CMOS level standby．
6．Not available in DIP packages－see 7032／7042 data sheet．
7．DIP packages for $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only－see 7032／7042 data sheet．
8．$V c c=5 V, T A=+25^{\circ} \mathrm{C}$ for Typ．

DATA RETENTION CHARACTERISTICS（LA Version Only）

| Symbol | Parameter | Test Conditions |  | IDT71 <br> Min． | $\begin{aligned} & \text { A/IDT7 } \\ & \text { Typ. } \end{aligned}$ | A | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Vcc for Data Retention | $\begin{aligned} & V c c=2.0 \mathrm{~V}, \overline{C E} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \mathrm{VIN} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 2.0 | － | 0 | V |
| ICCDR | Data Retention Current |  | Mil． | － | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | Com＇l． | － | 100 | 1500 | $\mu \mathrm{A}$ |
| tCDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | － | － | ns |
| tR（3） | Operation Recovery Time |  |  | $\operatorname{trc}(2)$ | － | － | ns |

NOTES：
2692 tbl 07
1．$V C C=2 V, T_{A}=+25^{\circ} \mathrm{C}$
2．tre＝Read Cycle Time
3．This parameter is guaranteed but not tested．

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND TO 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1,2,\&3 |



Figure 2. Output Load (for thv, tlz, twz, and tow)


Figure 3. Busy Output Load (IDT7132 only)

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$

| Symbol | Parameter | $\begin{aligned} & 7132 \times 20^{(2,6)} \\ & 7142 \times 20^{(2,6)} \end{aligned}$ | $\begin{aligned} & 7132 \times 25^{(6)} \\ & 7142 \times 25^{(6)} \end{aligned}$ |  | $\begin{aligned} & 7132 \times 30^{(6)} \\ & 7142 \times 30^{(6)} \end{aligned}$ |  | $\begin{aligned} & 7132 \times 35^{(7)} \\ & 7142 \times 35^{(7)} \end{aligned}$ |  | $\begin{array}{r} 7132 \times 45 \\ 7142 \times 45 \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | $20 \div$ | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| tAA | Address Access Time | 20 | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| tace | Chip Enable Access Time | 20 | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| taoe | Output Enable Access Time | \% 10 | - | 12 | - | 15 | - | 25 | - | 30 | ns |
| tor | Output Hold From Address Change | 0 \% - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tLz | Output Low Z Time ${ }^{(1,4)}$ | 0 * | 0 | - | 0 | - | 5 | - | 5 | - | ns |
| thz | Output High Z Time ${ }^{(1,4)}$ | - \% 8 | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| tPu | Chip Enable to Power Up Time ${ }^{(4)}$ | 0 | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(4)}$ | $\stackrel{50}{ }$ | - | 50 | - | 50 | - | 50 | - | 50 | ns |

2692 tbl 09

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$ (Continued)

|  |  | $7132 \times 55$ | $7132 \times 70$ | $7132 \times 90$ | $7132 \times 100$ | $7132 \times 120^{(3)}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $7142 \times 55$ | $7142 \times 70$ | $7142 \times 90$ | $7142 \times 100$ | $7142 \times 120^{(3)}$ |  |  |
| Symbol |  | Parameter | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Min. Max. | Unit |


| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRC | Read Cycle Time | 55 | - | 70 | - | 90 | - | 100 | - | 120 | - | ns |
| tAA | Address Access Time | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| tace | Chip Enable Access Time | - | 55 | - | 70 | - | 90 | - | 100 | - | 120 | ns |
| taie | Output Enable Access Time | - | 35 | - | 40 | - | 40 | - | 40 | - | 60 | ns |
| tor | Output Hold From Address Change | 0 | - | 0 | - | 10 | - | 10 | - | 10 | - | ns |
| tLZ | Output Low Z Time ${ }^{(1,4)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| thz | Output High Z Time ${ }^{(1,4)}$ | - | 30 | - | 35 | - | 40 | - | 40 | - | 40 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(4)}$ | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |

NOTES:
2692 tbl 10

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. " $x$ " in part numbers indicates power rating (SA or LA).
6. Not available in DIP packages - see $7032 / 7042$ data sheet.
7. DIP packages for $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only - see $7032 / 7042$ data sheet.

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$



NOTES:
2692 drw 07

1. $R / \bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{\mathrm{CE}}=\mathrm{VIL}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$.

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE $(1,3)$


NOTES:
2692 drw 08

1. $R / \bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{\mathrm{CE}}=\mathrm{VIL}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{O E}=V / L$.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(7)}$| Symbol | Parameter | $\begin{aligned} & 7132 \times 20^{(2,8)} \\ & 7142 \times 20^{(2,8)} \\ & \text { Min. Max. } \end{aligned}$ | $\begin{aligned} & 7132 \times 25^{(8)} \\ & 7142 \times 25^{(8)} \end{aligned}$ |  | $\begin{gathered} 7132 \times 30^{(8)} \\ 7142 \times 30^{(8)} \\ \text { Min. Max. } \end{gathered}$ |  | $\begin{aligned} & 7132 \times 35^{(9)} \\ & 7142 \times 35^{(9)} \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{aligned} & 7132 \times 45 \\ & 7142 \times 45 \\ & \text { Min. Max. } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time ${ }^{(5)}$ | 20 - | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| tew | Chip Enable to End of Write | 15 - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| taw | Address Valid to End of Write | 15 \% | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tAS | Address Set-up Time | 0 | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width ${ }^{(6)}$ | 15 | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| twn | Write Recovery Time | 0 - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tDW | Data Valid to End of Write | $10 \%$ - | 12 | - | 15 | - | 20 | - | 20 | - | ns |
| thz | Output High $\mathrm{Z} \mathrm{Time}{ }^{(1,4)}$ | -\% 8 | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| tDH | Data Hold Time | 0.\% - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enabled to Output in High Z ${ }^{(1,4)}$ | $\stackrel{*}{*}$ | - | 10 | - | 12 | - | 15 | - | 20 | ns |
| tow | Output Active From End of Write ${ }^{(1,4)}$ | 0 | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1, 2, and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. For MASTER/SLAVE combination, twc $=t B A A+t w P$.
6. Specified for $\overline{O E}$ at high (Refer to "Timing Waveform of Write Cycle", Note 7)
7. " $x$ " in part numbers indicates power rating (SA or LA).
8. Not available in DIP packages - see 7032/7042 data sheet.
9. DIP packages for $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only - see $7032 / 7042$ data sheet.

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(7)}$ (Continued)

| Symbol | Parameter | $\begin{aligned} & 7132 \times 55 \\ & 7142 \times 55 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 70 \\ & 7142 \times 70 \end{aligned}$ |  | $\begin{aligned} & 7132 \times 90 \\ & 7142 \times 90 \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{aligned} & 7132 \times 100 \\ & 7142 \times 100 \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{aligned} & 7132 \times 120^{(3)} \\ & 7142 \times 120^{(3)} \\ & \text { Min. Max. } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time (5) | 55 | - | 70 | - | 90 | - | 100 | - | 120 | - | ns |
| tew | Chip Enable to End of Write | 40 | - | 50 | - | 85 | - | 90 | - | 100 | - | ns |
| taw | Address Valid to End of Write | 40 | - | 50 | - | 85 | - | 90 | - | 100 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width (6) | 40 | - | 50 | - | 55 | - | 55 | - | 65 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 20 | - | 30 | - | 40 | - | 40 | - | 40 | - | ns |
| thZ | Output High Z Time (1,4) | - | 30 | - | 35 | - | 40 | - | 40 | - | 40 | ns |
| toh | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enabled to Output in High Z(1,4) | - | 30 | - | 35 | - | 40 | - | 40 | - | 50 | ns |
| tow | Output Active From End of Write(1,4) | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTES:
2692 tbl 12

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. For MASTER/SLAVE combination, twc $=$ tBAA $+t w P$.
6. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 7)
7. " $x$ " in part numbers indicates power rating (SA or LA).

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter (1) | Conditions | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 11 | pF |
| COUT | Output Capacitance | VIN $=0 \mathrm{~V}$ | 11 | pF |

## NOTE:

2692 tbl 13

1. This parameter is sampled and not $100 \%$ tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. $1,(\mathrm{R} / \overline{\mathrm{W}} \text { CONTROLLED TIMING })^{(1,2,3,7)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{\text { CE }}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $R \bar{W}$ must be high during all address transitions.
2. A write occurs during the overlap (tEw or twP) of a low $\overline{C E}$ and a low $R / \bar{W}$.
3. tw is measured from the earlier of $\overline{C E}$ or $R / \bar{W}$ going high to the end of the write cycle.
4. During this period, the $/ / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $\mathrm{R} / \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
7. If $\overline{O E}$ is low during a $R / \bar{W}$ controlled write cycle, the write pulse width must be larger of twP or (twz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $R / W$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(8)}$

Busy Timing（For Master IDT7132 Only）

| tbas | BUSY Access Time to Address | － | 20 | － | 25 | － | 30 | － | 35 | － | 35 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tBda | BUSY Disable Time to Address | － | 20. | － | 20 | － | 25 | － | 30 | － | 35 | ns |
| tBAC | BUSY Access Time to Chip Enable | － | 20 | － | 20 | － | 25 | － | 30 | － | 30 | ns |
| tBDC | BUSY Disable Time to Chip Enable | － | 20 | － | 20 | － | 25 | － | 25 | － | 25 | ns |
| tWDD | Write Pulse to Data Delay（3） | － | 50 | － | 50 | － | 50 | － | 60 | － | 70 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(3)}$ | － | ， 35 | － | 35 | － | 35 | － | 35 | － | 45 | ns |
| taps | Arbitration Priority Set－up Time（4） | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | ns |
| tBDD | BUSY Disable to Valid Data（5） |  | Note 5 | － | Note 5 | 二 | Note 5 | － | Note 5 | － | Note 5 | ns |

Busy Input Timing（For Slave IDT7142 Only）

| twb | Write to BUSY Input（6） | 0, | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twh | Write Hold After BUSY（7） | 12 | － | 15 | － | 20 | － | 20 | － | 20 | － | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(9)}$ | $\stackrel{-}{4}$ | 50 | － | 50 | － | 50 | － | 60 | － | 70 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(9)}$ | － | 35 | － | 35 | － | 35 | － | 35 | － | 45 | ns |

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(8)}$| Symbol | Parameter |  | $\begin{aligned} & 2 \times 55 \\ & 2 \times 55 \\ & \text { Max. } \end{aligned}$ |  | $\begin{aligned} & \times 70 \\ & \times 70 \\ & \text { Max. } \end{aligned}$ | $\begin{aligned} & 7132 \\ & 7142 \\ & \text { Min. } \end{aligned}$ | $\begin{aligned} & 2 \times 90 \\ & \times 90 \\ & \text { Max. } \end{aligned}$ | $\begin{aligned} & 7132 \\ & 7142 \\ & \text { Min. } \end{aligned}$ | $\begin{array}{r} \times 100 \\ \times 100 \\ \text { Max. } \end{array}$ | $\begin{gathered} 7132 x \\ 7142 x \\ M i n . \end{gathered}$ | $\begin{gathered} \times 120^{(2)} \\ \times 120^{(2)} \\ \operatorname{Max} . \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Busy Timing（For Master IDT7132 Only） |  |  |  |  |  |  |  |  |  |  |  |  |
| teas | BUSY Access Time to Address | － | 45 | － | 45 | － | 45 | － | 50 | － | 60 | ns |
| tBDA | BUSY Disable Time to Address | － | 40 | － | 40 | － | 45 | － | 50 | － | 60 | ns |
| tBac | BUSY Access Time to Chip Enable | － | 35 | － | 35 | － | 45 | － | 50 | － | 60 | ns |
| tBDC | BUSY Disable Time to Chip Enable | － | 30 | － | 30 | － | 45 | － | 50 | － | 60 | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(3)}$ | － | 80 | － | 90 | － | 100 | － | 120 | － | 140 | ns |
| toDd | Write Data Valid to Read Data Delay ${ }^{(3)}$ | － | 55 | － | 70 | － | 90 | － | 100 | － | 120 | ns |
| taps | Arbitration Priority Set－up Time ${ }^{(4)}$ | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | ns |
| tBD | BUSY Disable to Valid Data（5） | － | Note 5 | － | Note 5 | － | Note 5 | － | Note 5 | 二 | Note 5 | ns |
| Busy Input Timing（For Slave IDT7142 Only） |  |  |  |  |  |  |  |  |  |  |  |  |
| twB | Write to BUSY Input（6） | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| twh | Write Hold After BUSY（7） | 20 | － | 20 | － | 20 | － | 20 | － | 20 | － | ns |
| twDD | Write Pulse to Data Delay ${ }^{(9)}$ | － | 80 | － | 90 | － | 100 | － | 120 | － | 140 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(9)}$ | － | 55 | 二 | 70 | 二 | 90 | － | 100 | 二 | 120 | ns |

NOTES：
2692 tbl 15
1． $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only．
2．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only．
3．Fort－to－port delay through RAM cells from writing port to reading port，refer to＂Timing Waveform of Read With BUSY（For Master IDT7132 only）＂．
4．To ensure that the earlier of the two ports wins．
5．tBDD is a calculated parameter and is the greater of 0 ，twDD－twP（actual）or tDDD－tDW（actual）
6．To ensure that the write cycle is inhibited during contention．
7．To ensure that a write cycle is completed after contention．
8．＂$x$＂in part numbers indicates power rating（SA or LA）．
9．Port－to－port delay through RAM cells from writing port to reading port，refer to＂Timing Waveform of Read With Port－to－Port Delay（For Slave IDT7142 Only）＂．
10．Not available in DIP packages－see $7032 / 7042$ data sheet．
11．DIP packages for $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only－see $7032 / 7042$ data sheet．

TIMING WAVEFORM OF READ WITH $\overline{\text { BUSY }}{ }^{(1,2,3)}$ (FOR MASTER IDT7132 ONLY)


TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$ (FOR SLAVE IDT7142 ONLY)


NOTES:

1. Assume $\bar{B} U S Y$ input at HI for the writing port, and $\overline{\mathrm{OE}}$ at LO for the reading port.

2692 drw 12
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7142 ONLY)


## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text { CE }}$ ARBITRATION (FOR MASTER IDT7132 ONLY)

CEL VALID FIRST:


CER VALID FIRST:
2692 drw 14


2692 drw 15
TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION ${ }^{(1)}$ (FOR MASTER IDT7132 ONLY)


RIGHT ADDRESS VALID FIRST:


NOTE:

1. $\overline{C E}_{L}=\overline{C E}_{R}=V_{I L}$

2692 drw 17

## 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



2692 drw 18
NOTE:

1. No arbitration in IDT7142 (SLAVE). BUSY-IN inhibits write in IDT7142 (SLAVE).

## FUNCTIONAL DESCRIPTION:

The IDT7132/42 provides two ports with separate control, address, and $1 / O$ pins that permit independent access for reads or writes to any locations in memory. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{C E}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}}$ ). In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. Non-contention READ/ WRITE conditions are illustrated in Table 1.

## ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5 ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY fiags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's $\overline{B U S Y}$ flag. $\overline{B U S Y}$ is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the write operation is invalid for the port that has $\overline{\text { BUSY }}$ set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{\mathrm{CE}}$, on-chip control logic arbitrates between $\overline{\mathrm{CE}} \mathrm{L}$
and $\overline{\mathrm{CE}}$ Rfor access; or (2) if the $\overline{\mathrm{CE}}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's BUSY flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSY ${ }_{\text {Lwhile }}$ another acitivates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contentionsituation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than on chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

## TRUTH TABLES

## TABLE I - NON-CONTENTION

READ/WRITE CONTROL ${ }^{(4)}$

| Left Or Right Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R/ $\bar{W}$ | $\overline{C E}$ | $\overline{O E}$ | Do-7 |  |
| X | H | X | Z | Port Disabled and in Power Down Mode ISB2 or ISB4 |
| X | H | X | Z | $\overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{CEL}}=\mathrm{H}$, Power Down Mode, IsB1 or ISB3 |
| L | L | X | DATAIN | Data on Port Written into Memory ${ }^{(2)}$ |
| H | L | L | DATAOUT | Data in Memory Output on Port ${ }^{(3)}$ |
| H | L | H | Z | High Impedance |

NOTES:
2692 tbl 16

1. $A O L-A_{10 L} \neq A_{0 R}-A_{10 R}$
2. If $\overline{B U S Y}=\mathrm{L}$, data is not written
3. If $\overline{B U S Y}=L$, data may not be valid, see twDD and tBDD timing.
4. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{X}=\mathrm{DON}$ 'T CARE, $\mathrm{Z}=\mathrm{HIGH}$ IMPEDANCE

TABLE II - ARBITRATION ${ }^{(1,2)}$

| Left Port |  | Right Port |  | Flags |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | AoL - A10L | $\overline{C E R}$ | A0R - A10R | BUSYL | BUSYR |  |
| H | X | H | X | H | H | No Contention |
| L | Any | H | X | H | H | No Contention |
| H | X | L | Any | H | H | No Contention |
| L | \# A0R -A10R | L | $\neq$ A0L -A10L | H | H | No Contention |
| Address Arbitration With $\overline{\text { CE }}$ Low Before Address Match |  |  |  |  |  |  |
| L | LV5R | L | LV5R | H | L | L-Port Wins |
| L | RV5L | L | RV5L | L | H | R-Port Wins |
| L | Same | L | Same | H | L | Arbitration Resolved |
| L | Same | L | Same | L | H | Arbitration Resolved |
|  |  |  |  |  |  |  |
| LL5R | $=\mathrm{A} 0 \mathrm{R}-\mathrm{A} 10 \mathrm{R}$ | LL5R | $=$ A0L-A10L | H | L | L-Port Wins |
| RL5L | $=A 0 R-A 10 R$ | RL5L | $=$ A0L - ${ }^{\text {a }} 10 \mathrm{~L}$ | L | H | R-Port Wins |
| LW5R | $=A 0 R-A 10 R$ | LW5R | $=A 0 L-A 10 L$ | H | L | Arbitration Resolved |
| LW5R | $=$ A0R - ${ }^{\text {a }} 10 \mathrm{R}$ | LW5R | = A0L - A10L | L | H | Arbitration Resolved |

## NOTES:

1. $X=$ DON'T CARE, $L=L O W, H=H I G H$
2. LV5R $=$ Left Address Valid $\geq 5 n$ s before right address.

RV5L = Right Address Valid $\geq 5$ ns before left address.
Same $=$ Left and Right Addresses match within 5 ns of each other.
LL5R $=$ Left $\overline{C E}=\operatorname{LOW} \geq 5$ ns before Right $\overline{C E}$.
RL5L $=$ Right $\overline{C E}=L O W \geq 5 n s$ before Left $\overline{C E}$.
LW5R = Left and Right $\overline{C E}=$ LOW within 5 ns of each other.

CMOS DUAL-PORT RAM
PRELIMINARY 16 K (2K x 8-BIT)

## IDT7032SA/LA

 IDT7042SA/LA
## FEATURES

- High-speed access
-Military: 25/35/45ns (max.)
-Commercial: 20/25/35ns (max.)
- Low-power operation
—IDT7032/42SA
Active: 400 mW (typ.)
Standby: 7mW (typ.)
--IDT7032/42LA
Active: 400 mW (typ.)
Standby: 2mW (typ.)
- Fully asynchronous operation from either port
- MASTER IDT7032 easily expands data bus width to 16-or-more-bits using SLAVE IDT7042
- On-chip port arbitration logic (IDT7032 only)
- BUSY output flag on IDT7032; BUSY input on IDT7042
- Battery backup operation -2V data retention
- TTL-compatible, single $5 \mathrm{~V} \pm 10 \%$ power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7032/IDT7042 are high speed $2 \mathrm{~K} \times 8$ dual-port static RAMs. The IDT7032 is designed to be used as a stand-alone 8-bit dual-port RAM or as a "MASTER" dualport RAM together with the IDT7042 "SLAVE" dual-port in 16-bit-or-more word width systems. Using the IDT MASTER/ SLAVE dual-port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independant ports with separate control, address, and l/O pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {T }}$ high-performance technology, these devices typically operate on only 400 mW of power at maximum access times as fast as 20 ns . Lowpower (LA) versions offer battery backup data retention capability, with each dual-port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7032/7042 devices are packaged in 48-pin sidebraze or plastic DIPs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## NOTE:

1. IDT7032 (MASTER): $\overline{B U S Y}$ is open drain output and requires pullup resistor.

IDT7042 (SLAVE): BUSY is input.

CEMOS is a trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATIONS

| $\overline{C E L} \square_{1}$ | 48 | 万 $\overline{C E}^{\text {R }}$ |
| :---: | :---: | :---: |
| R/WL-2 | 47 | R/W ${ }_{\text {R }}$ |
| BUSYL-3 | 46 | BUSYR |
| A10L ${ }^{\text {O }} 4$ | 45 |  |
| OEL-5 | 44 | OER |
| Aol $\mathrm{C}^{6}$ | 43 | Aor |
| A1L-7 | 42 | A1R |
| A2L ${ }^{\text {a }}$ | 41 | A2R |
| Азь-9 | P48-1 40 | A3R |
| A4L-10 | P48-1 39 | A4R |
| A5L 11 | C48-2 38 | A ${ }^{\text {a }}$ A |
| GND-12 | C48-2 37 | Vcc |
| A6L-13 | 36 | A 6 R |
| A7L -14 | 35 | A ${ }^{\text {a }}$ R |
| Abl - 15 | 34 | ABR |
| Agt-16 | 33 | Aga |
| //Ool ${ }^{\text {C17 }}$ | 32 | 1/O7R |
| VO1L-18 | 31 | - $/$ O6R |
| 1/O2L - $19^{\text {a }}$ | 30 | 万lO5R |
| //Озь-20 | 29 | - $1 / \mathrm{O} 4 \mathrm{R}$ |
| //O4L-21 | 28 | -1/ОзR |
| /OO5L-22 | 27 | $1 / \mathrm{O}_{2 \mathrm{R}}$ |
| 1/O6L-23 | 26 | - /O1R |
| //O7LL24 | 25 | $\mathrm{l} / \mathrm{OOR}$ |

2693 drw 02
DIP
Top View

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than thoselisted under ABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposureto absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2693 tbl 02

## RECOMMENDED <br> DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

2693 tbl 03

2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE（Vcc＝ $5.0 \mathrm{~V} \pm 10 \%$ ）

| Symbol | Parameter | Test Conditions | IDT7032SAIDT7042SAMin．Max． |  | IDT7032LAIDT7042LAMax．$\quad$ Max． |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ｜｜니 | Input Leakage Current ${ }^{(7)}$ | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to VCC | － | 10 | － | 5 | $\mu \mathrm{A}$ |
| ｜LLO｜ | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | － | 10 | － | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage $\left(V \mathrm{O}_{0}-\mathrm{VO} 7\right)$ | $\mathrm{OL}=4 \mathrm{~mA}$ | － | 0.4 | － | 0.4 | V |
| Vol | Open Drain Output Low Voltage（BUSY） | $\mathrm{lOL}=16 \mathrm{~mA}$ | － | 0.5 | － | 0.5 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | － | 2.4 | － | V |

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,6)}(\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Conditions | Version | $\begin{aligned} & 7032 \times 20^{(2)} \\ & 7042 \times 20^{(2)} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 7032 \times 25 \\ 7042 \times 25 \\ \hline \end{array}$ | $\begin{array}{r} 7032 \times 35 \\ 7042 \times 35 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 7032 \times 45^{(3)} \\ 7042 \times 45(3) \\ \hline \end{array}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ．Max． | Typ．Max． | Typ．Max． | Typ．Max． |  |
| Icc | Dynamic Operating Current（Both Ports Active） | $\begin{aligned} & \overline{C E}=V I L \\ & \text { Outputs Open } \\ & f=\text { fmAX } \end{aligned}$ | MIL．SA | 二口二 | $\begin{array}{rl} \hline 125 & 300 \\ 125 & 240 \\ \hline \end{array}$ | $\begin{array}{ll} \hline 125 & 290 \\ 125 & 230 \\ \hline \end{array}$ | $\begin{array}{ll} 125 & 285 \\ 125 & 225 \\ \hline \end{array}$ | mA <br> mA |
|  |  |  | $\mathrm{COM}^{\prime} \mathrm{L}$ SA ${ }^{\text {LA }}$ | $\begin{aligned} & 125 \% 265 \\ & 125 \% 215 \\ & \hline \end{aligned}$ | $\begin{array}{ll} \hline 125 & 260 \\ 125 & 210 \\ \hline \end{array}$ | $\begin{array}{ll} 125 & 250 \\ 125 & 200 \\ \hline \end{array}$ | 二 二 |  |
| ISB1 | Standby Current （Both Ports－TTL Level Inputs） | $\begin{aligned} & \overline{C E L} \text { and } \overline{C E R} \geq V_{I H} \\ & \mathrm{f}=\mathrm{fmAX}^{(4)} \end{aligned}$ |   <br> MIL． SA <br>  LA | － | $\begin{array}{ll} \hline 30 & 80 \\ 30 & 60 \\ \hline \end{array}$ | $\begin{array}{ll} \hline 30 & 80 \\ 30 & 60 \\ \hline \end{array}$ | $\begin{array}{ll} \hline 30 & 80 \\ 30 & 60 \\ \hline \end{array}$ | $\begin{aligned} & \hline \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  |  |  | ${ }^{\text {COM＇L．}}$ SA | 30,46 30,45 | $\begin{array}{ll} \hline 30 & 65 \\ 30 & 45 \end{array}$ | $\begin{array}{ll}30 & 65 \\ 30 & 45\end{array}$ | － |  |
| ISB2 | Standby Current （One Port－TTL Level Inputs） | $\overline{\mathrm{CE}}_{\mathrm{L}}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{H}}$ Active Port Outputs Open，$f=f_{\text {max }}{ }^{(4)}$ | MIL．$\quad$ SA | － | 80 195 <br> 80 160 <br> 80 175 | 80 185 <br> 80 150 | $\begin{array}{ll} \hline 80 & 180 \\ 80 & 145 \\ \hline \end{array}$ | $\begin{aligned} & \hline \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  |  |  | COM＇L．SA | 80.180 $80 * 145$ | 80 175 <br> 80 140 | 80 165 <br> 80 130 | 二 二 |  |
| Is ${ }^{\text {a }}$ | Full Standby Current （Both Ports－All CMOS Level Inputs） | Both Ports $\overline{\mathrm{CE}} \mathrm{L}$ and $\overline{C E}_{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> $\mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or <br> $\mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)}$ |   <br> MIL． SA | －－ | $\begin{array}{ll} 1.0 & 30 \\ 0.2 & 10 \\ \hline \end{array}$ | $\begin{array}{ll} 1.0 & 30 \\ 0.2 & 10 \\ \hline \end{array}$ | $\begin{array}{ll} \hline 1.0 & 30 \\ 0.2 & 10 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  |  |  | COM＇L．${ }^{\text {SA }}$ | $\begin{aligned} & 19 \\ & 02 \\ & \hline \end{aligned}$ | $\begin{array}{cc} 1.0 & 15 \\ 0.2 & 5 \end{array}$ | $\begin{array}{cc} \hline 1.0 & 15 \\ 0.2 & 5 \end{array}$ | －－ |  |
| ISB4 | Full Standby Current （One Port－All CMOS Level Inputs） | One Port $\overline{C E L}$ or $\overline{\mathrm{CE}}_{\mathrm{F}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ Vin $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or Vin $\leq 0.2 V$ Active Port Outputs Open，$f=$ fmax $^{(4)}$ |  SA <br> MiL． LA | $\xrightarrow{\text { ¢ }}$ | 70 185 <br> 70 150 <br> 70 170 | $\begin{array}{ll} \hline 70 & 175 \\ 70 & 140 \\ \hline \end{array}$ | $\begin{array}{ll} \hline 70 & 170 \\ 70 & 135 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  |  |  | COM＇L．${ }_{\text {LA }}^{\text {SA }}$ | $\begin{array}{r}70 \\ 70.175 \\ \hline 0\end{array}$ | $\begin{array}{ll} \hline 70 & 170 \\ 70 & 135 \end{array}$ | $\begin{array}{ll}70 & 160 \\ 70 & 125\end{array}$ | 二－ |  |

## NOTES：

1．$x$ in part numbers indicates power rating（SA or LA）．
2． $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only．
3．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only．
4．At $f=$ fmax，address and control lines（except Output Enable）are cycling at the maximum frequency read cycle of $1 /$ tra，and using＂AC TEST CONDITIONS＂ of input levels of GND to 3 V ．
5．$f=0$ means no address or control lines change．Applies only to inputs at CMOS level standby．
6．Vcc＝5V，TA $=+25^{\circ} \mathrm{C}$ for Typ．
7．At Vccs2．0V input leakages are undefined．

DATA RETENTION CHARACTERISTICS (LA Version Only)

| Symbol | Parameter | Test Conditions |  | IDT7032LA/IDT7042LAMin. $\quad$ Typ. 1 Max. |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Vcc for Data Retention |   <br> $V C c$ $=2.0 \mathrm{~V}, \overline{C E} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> MIL.  <br> $\mathrm{CIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or $\mathrm{VIN} \leq 0.2 \mathrm{~V}$  |  | 2.0 | - | 0 | V |
| ICCDR | Data Retention Current |  |  | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  |  | - | 100 | 1500 | $\mu \mathrm{A}$ |
| tCDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t n^{(3)}$ | Operation Recovery Time |  |  | tRc ${ }^{(2)}$ | - | - | ns |

NOTES:
2693 tol 06

1. $\mathrm{VCC}=2 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$
2. $\mathrm{tr} \mathrm{C}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



2693 drw 03

## AC TEST CONDITIONS

| Input Pulse Levels | GND TO 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1,2 \& 3$ |



Figure 1. Output Load

Figure 3. BUSY Output Load
(IDT7032 only)

(DT7032


Figure 2. Output Load (for thz, tLz, twz, and tow)

* Including scope and jig


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$

| Symbol | Parameter | $\begin{aligned} & 7032 \times 20^{(2)} \\ & 7042 \times 20^{(2)} \end{aligned}$ | $\begin{aligned} & 7032 \times 25 \\ & 7042 \times 25 \end{aligned}$ |  | $\begin{aligned} & 7032 \times 35 \\ & 7042 \times 35 \end{aligned}$ |  | $\begin{aligned} & 7032 \times 45^{(3)} \\ & 7042 \times 45^{(3)} \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. Max. |  |  | Min. | Max. | Min. | Max. |  |
| Read Cycle |  | $\stackrel{1}{4}$ |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 20 " - | 25 | - | 35 | - | 45 | - | ns |
| tAA | Address Access Time | - \% 20 | - | 25 | - | 35 | - | 45 | ns |
| tace | Chip Enable Access Time | - \% 20 | - | 25 | -- | 35 | - | 45 | ns |
| taoe | Output Enable Access Time | 一\%.110 | - | 12 | - | 25 | - | 30 | ns |
| tor | Output Hold From Address Change | 0 \% - | 0 | - | 0 | - | 0 | - | ns |
| tLZ | Output Low Z Time ${ }^{(1,4)}$ | 0 .... | 0 | - | 0 | - | 0 | - | ns |
| thz | Output High Z Time ${ }^{(1,4)}$ | - ${ }^{2} 8$ | - | 10 | - | 15 | - | 20 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(4)}$ | 0) \% - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Timer (4) | -\% 50 | - | 50 | - | 50 | - | 50 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. " $X$ " in part numbers indicates power rating (SA or LA).

## TIMING WAVEFORM OF READ CYCLE NO. 1 , EITHER SIDE ${ }^{(1,2,4)}$



2693 drw 05
TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE $(1,3)$


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(7)}$

| Symbol | Parameter | $\begin{array}{\|c} 7032 \times 20^{(2)} \\ 7042 \times 20^{(2)} \\ \text { Min. Max. } \end{array}$ | $\begin{aligned} & 7032 \times 25 \\ & 7042 \times 25 \\ & \text { Min. Max. } \end{aligned}$ | $\begin{gathered} 7032 \times 35 \\ 7042 \times 35 \\ \text { Min. Max. } \end{gathered}$ | $\begin{aligned} & 7032 \times 45^{(3)} \\ & 7042 \times 45^{(3)} \\ & \text { Min. Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter |  |  |  |  | Unit |

Write Cycle

| twc | Write Cycle Time(5) | 20: | 25 | - | 35 | - | 45 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tew | Chip Enable to End of Write | 15 \% | 20 | - | 30 | - | 35 | - | ns |
| taw | Address Valid to End of Write | 15 \% | 20 | - | 30 | - | 35 | - | ns |
| tas | Address Set-up Time | 0..... | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width ${ }^{(6)}$ | 15.3. - | 20 | - | 30 | - | 35 | - | ns |
| tWR | Write Recovery Time | 0, \% - | 0 | - | 0 | - | 0 | - | ns |
| tDW | Data Valid to End of Write | 10. | 12 | - | 20 | - | 20 | - | ns |
| thz | Output High Z Time (1,4) | - \% < 8 | - | 10 | - | 15 | - | 20 | ns |
| tDH | Data Hold Time | 0.) - | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enabled to Output in High Z ${ }^{(1,4)}$ | $\stackrel{\square}{4} 8$ | - | 10 | - | 15 | - | 20 | ns |
| tow | Output Active From End of Write (1,4) | 0: - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. For MASTER/SLAVE combination, twc $=$ tEAA + twp.
6. Specified for $\overline{O E}$ at high (Refer to "Timing Waveform of Write Cycle", Note 7)
7. " $x$ " in part numbers indicates power rating (SA or LA).

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter(1) | Conditions | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 11 | pF |
| COUT | Output Capacitance | VIN $=0 \mathrm{~V}$ | 11 | pF |

## NOTE:

1. This parameter is sampled and not $100 \%$ tested.

TIMING WAVEFORM OF WRITE CYCLE NO. $1,\left(\mathrm{R} / \overline{\mathrm{W}}\right.$ CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


2693 drw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $R \bar{W}$ must be high during all address transitions.
2. A write occurs during the overlap (tew or twP) of a low $\overline{C E}$ and a low $R / W$.
3. twR is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $R / \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
7. If $\overline{O E}$ is low during a $R / \bar{W}$ controlled write cycle, the write pulse width must be larger of twP or (twz + tDw) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $R / \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twP.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(8)}$

| Symbol | Parameter | $\begin{aligned} & \hline 7032 \times 20^{(1)} \\ & 7042 \times 20^{(1)} \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{aligned} & \times 25 \\ & \times 25 \\ & \text { Max. } \end{aligned}$ |  | $\begin{aligned} & \times 35 \\ & \times 35 \\ & \text { Max. } \end{aligned}$ |  | $\begin{aligned} & \times 45^{(2)} \\ & \times 45^{(2)} \\ & \text { Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Busy Timing (For Master IDT7032 Only) |  |  |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time to Address | -\% 20 | - | 25 | - | 35 | - | 35 | ns |
| tBDA | BUSY Disable Time to Address | -\% 20 | - | 20 | - | 30 | - | 35 | ns |
| tBac | BUSY Access Time to Chip Enable | - $\% 20$ | - | 20 | - | 30 | - | 30 | ns |
| tBDC | BUSY Disable Time to Chip Enable | - \% 20 | - | 20 | - | 25 | - | 25 | ns |
| twDD | Write Pulse to Data Delay ${ }^{(3)}$ | -\% 50 | - | 50 | - | 60 | - | 70 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(3)}$ | -\%. 35 | - | 35 | - | 45 | - | 55 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(4)}$ | 5 \% - | 5 | - | 5 | - | 5 | - | ns |
| tBDD | BUSY Disable to Valid Data (5) | - Note 5 | - | Note 5 | - | Note 5 | - | Note 5 | ns |
| Busy Input Timing (For Slave IDT7042 Only) |  |  |  |  |  |  |  |  |  |
| twb | Write to BUSY Input (6) | 0\% ${ }^{\text {a }}$ - | 0 | - | 0 | - | 0 | - | ns |
| tWH | Write Hold After BUSY (7) | 12. $\times$ | 15 | - | 20 | - | 20 | - | ns |
| twDD | Write Pulse to Data Delay ${ }^{(9)}$ | $\stackrel{\square}{*}$. 50 | - | 50 | - | 60 | - | 70 | ns |
| tDDD | Write Data Vatid to Read Data Delay ${ }^{(9)}$ | - 35 | - | 35 | - | 45 | - | 55 | ns |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT7032 only)".
4. To ensure that the earlier of the two ports wins.
5. tsDD is a calculated parameter and is the greater of 0 , twDD-twP (actual) or toDD - tow (actual).
6. To ensure that the write cycle is inhibited during contention.
7. To ensure that a write cycle is completed after contention.
8. " $x$ " in part numbers indicates power rating (SA or LA).
9. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7042 Only)".

TIMING WAVEFORM OF READ WITH $\overline{\text { BUSY }}(\mathbf{1 , 2 , 3})(F O R$ MASTER IDT7032 ONLY)


NOTES:
2693 drw 09

1. To ensure that the earlier of the two ports wins.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{O E}$ at $L O$ for the reading port.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$ (FOR SLAVE IDT7042 ONLY)


NOTES:
2693 drw 10

1. Assume $\overline{B U S Y}$ input at HI for the writing port, and $\overline{\mathrm{OE}}$ at LO for the reading port.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.

## TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7042 ONLY)



## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text { CE ARBITRATION }}$

 (FOR MASTER IDT7032 ONLY)
## $\overline{C E}$ VALID FIRST:



## $\overline{\text { CER VALID FIRST: }}$



2693 drw 13
TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION ${ }^{(1)}$ (FOR MASTER IDT7032 ONLY)

## LEFT ADDRESS VALID FIRST:



2693 drw 14
RIGHT ADDRESS VALID FIRST:


NOTE:

1. $\overline{C E}_{L}=\overline{C E}_{R}=V_{I L}$

## 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



2693 drw 16
NOTE:

1. No arbitration in IDT7042 (SLAVE). BUSY-IN inhibits write in IDT7042 (SLAVE).

## FUNCTIONAL DESCRIPTION

The IDT7032/42 provides two ports with separate control, address, and $I / O$ pins that permit independent access for reads or writes to any locations in memory. These devices have an automatic power down feature controlled by $\overline{C E}$. The $\overline{C E}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{C E}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}})$. In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. Non-contention READ/ WRITE conditions are illustrated in Table 1.

## ARBITRATION LOGIC FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5 ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{\mathrm{CE}}$, on-chip control logic arbitrates between $\overline{\mathrm{CE}}$ L
and CERfor access; or (2) if the $\overline{\text { CEs }}$ sare low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's BUSY flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another acitivates its $\overline{B U S Y R}$ signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMS in width, the writing of the SLAVE RAMS must be delayed, until atter the $\overline{B U S Y}$ input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than on chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

## TRUTH TABLES

## TABLE I - NON-CONTENTION

READ/WRITE CONTROL (4)

| Left Or Right Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R/W | $\overline{C E}$ | $\overline{O E}$ | D0-7 |  |
| X | H | X | Z | Port Disabled and in Power Down Mode ISB2 or ISB4 |
| X | H | X | Z | $\overline{C E}_{R}=\overline{\mathrm{CE}} \mathrm{L}=\mathrm{H}$, Power Down Mode, IsB1 or Isb3 |
| L | L | X | DATAIN | Data on Port Written into Memory ${ }^{(2)}$ |
| H | L | L | DATAOUT | Data in Memory Output on Port(3) |
| H | L | H | Z | High Impedance Outputs |

## NOTES:

1. $A 0 L-A 10 L \neq A 0 R-A 10 R$
2. If $\overline{B U S Y}=L$, data is not written
3. If $\overline{B U S Y}=L$, data may not be valid, see twDD and toDD timing.
4. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{X}=$ DON'T CARE, $\mathrm{Z}=\mathrm{HIGH}$ IMPEDANCE

## TABLE II - ARBITRATION ${ }^{(1,2)}$

| Left Port |  | Right Port |  | Flags ${ }^{(2)}$ |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | A0L - A10L | CER | A0R - A10R | BUSYL | BUSYR |  |
| H | X | H | X | H | H | No Contention |
| L | Any | H | X | H | H | No Contention |
| H | X | L | Any | H | H | No Contention |
| L | \# A0R - A10R | L | $\neq \mathrm{AOL}-\mathrm{AlOL}$ | H | H | No Contention |
| Address Arbitration With $\overline{\text { CE }}$ Low Before Address Match |  |  |  |  |  |  |
| L. | LV5R | L | LV5R | H | L | L-Port Wins |
| L | RV5L | L | RV5L | L | H | R-Port Wins |
| L | Same | L | Same | H | L | Arbitration Resolved |
| L | Same | L | Same | L | H | Arbitration Resolved |
| $\overline{\text { CE Arbitration With Address Match Before CE }}$ |  |  |  |  |  |  |
| LL5R | $=$ A0R - A10R | LL5R | = AOL - AtoL | H | L | L-Port Wins |
| RL5L | $=$ A0R - A10R | RL5L | = AoL - A10L | L | H | R-Port Wins |
| LW5R | $=A 0 R-A 10 R$ | LW5R | = A0L - A10L | H | L | Arbitration Resolved |
| LW5R | $=A 0 R-A_{10 R}$ | LW5R | $=\mathrm{A} 0 \mathrm{~L}$ - A10L | L | H | Arbitration Resolved |

## NOTES:

1. $X=D O N$ 'T CARE, $L=L O W, H=H I G H$
2. $L V 5 R=$ Left Address Valid $\geq 5$ ns before right address.

RV5L = Right Address Valid $\geq 5$ ns before left address.
Same = Left and Right Addresses match within 5ns of each other.
LL5R = Left $\overline{C E}=L O W \geq 5 n s$ before Right $\overline{C E}$.
RL5L $=$ Right $\overline{C E}=\mathrm{LOW} \geq 5$ ns before Left $\overline{\mathrm{CE}}$.
LW5R = Left and Right $\overline{C E}=$ LOW within 5 ns of each other.


Integrated Device Technology, Inc.

## FEATURES:

- High-speed access
-Military: 25/30/35/45/55/70ns (max.)
-Commercial: 20/25/30/35/45/55ns (max.)
- Low-power operation
—IDT71321/IDT71421SA
Active: 325 mW (typ.)
Standby: 5mW (typ.)
—IDT71321/421LA
Active: 325 mW (typ.)
Standby: 1 mW (typ.)
- Two INT flags for port-to-port communications
- MASTER IDT71321 easily expands data bus width to 16-or-more-bits using SLAVE IDT71421
- On-chip port arbitration logic (IDT71321 only)
- BUSY output flag on IDT71321; BUSY input on IDT71421
- Fully asynchronous operation from either port
- Battery backup operation -2V data retention
- TTL-compatible, single $5 \mathrm{~V} \pm 10 \%$ power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ) is available, tested to military electrical specifications


## DESCRIPTION:

The IDT71321/IDT71421 are high-speed $2 \mathrm{~K} \times 8$ dualport static RAMs with internal interrupt logic for interprocessor communications. The IDT71321 is designed to be used as a stand-alone 8 -bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT71421 "SLAVE" dualport in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16-or-morebit memory system applications results in full speed, errorfree operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 325 mW of power at maximum access times as fast as 20 ns . Lowpower (LA) versions offer battery backup data retention capability, with each dual-port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT71321/IDT71421 devices are packaged in 52-pin LCCs and PLCCs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM

NOTES:

1. IDT71321 (MASTER): $\overline{\operatorname{BUSY}}$ is open output and requires pullup resistor. IDT71421 (SLAVE): $\overline{B U S Y}$ is input. 2691 drw 01 2. Open drain output: requires pullup resistor.

## PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2691 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{V}_{\mathrm{IL}}($ min. $)=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .
2. Vterm must not exceed Vcc +0.5 V .
3. Vterm must not exceed Vcc +0.5 V .

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT71321SA <br> IDT71421SA <br> Min. Max. |  | $\begin{aligned} & \text { IDT71321LA } \\ & \text { IDT71421LA } \\ & \text { Min. } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \|lu| | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|liol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage $\text { ( } \mathrm{VO}_{0}-\mathrm{VO}_{7} \text { ) }$ | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| Vol | Open Drain Output Low Voltage ( $\overline{\mathrm{BUSY}} / / \overline{\mathrm{NT}}$ ) | $1 \mathrm{LL}=16 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

1. At $\mathrm{Vcc} \leq 2.0 \mathrm{~V}$ input leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,6)}$

| Symbol | Parameter | Test Conditions | Version |  | $\begin{aligned} & 71321 \times 20^{(2)} \\ & 71421 \times 20^{(2)} \end{aligned}$ | $\begin{aligned} & 71321 \times 25 / 30 \\ & 71421 \times 25 / 30 \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l} \hline 71321 \times 35 \\ 71421 \times 35 \\ \hline \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Typ．Max． | Typ． | Max． | Typ． | Max． |  |
| Icc | Dynamic Operating Current（Both Ports | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}} \\ & \text { Outputs Open } \end{aligned}$ | Mil． | $\begin{aligned} & \hline \text { SA } \\ & L A \end{aligned}$ | 二，二 | $\begin{aligned} & 125 / 125 \\ & 125 / 125 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 / 295 \\ & 240 / 235 \\ & \hline \end{aligned}$ | $\begin{aligned} & 125 \\ & 125 \\ & \hline \end{aligned}$ | $\begin{array}{r} 290 \\ 230 \\ \hline \end{array}$ |  |
|  | Active） | $f=$ fmax ${ }^{(4)}$ | Com＇l． | $\begin{aligned} & \text { SA } \\ & \text { LA } \end{aligned}$ | $\begin{aligned} & 125 \% \% 265 \\ & 125 \% .215 \\ & \hline \end{aligned}$ | $\begin{aligned} & 125 / 125 \\ & 125 / 125 \end{aligned}$ | $\begin{aligned} & 260 / 255 \\ & 210 / 205 \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{array}{r} 195 \\ 155 \\ \hline \end{array}$ |  |
| IsB1 | Standby Current <br> （Both Ports－TTL | $\begin{aligned} & \text { CEL and CER } \geq V_{I H} \\ & f=f \max (4) \end{aligned}$ | Mil． | $\begin{aligned} & \hline \text { SA } \\ & \text { LA } \end{aligned}$ |  | $\begin{aligned} & 30 / 30 \\ & 30 / 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 80 / 80 \\ & 60 / 60 \\ & \hline \end{aligned}$ | 30 30 | $\begin{aligned} & 80 \\ & 60 \end{aligned}$ | mA |
|  | Level Inputs） |  | Com＇l． | $\begin{aligned} & \text { SA } \\ & \mathrm{LA} \end{aligned}$ | $\begin{aligned} & 30 \% \% \\ & 30 \% \\ & 35 \end{aligned}$ | $\begin{aligned} & 30 / 30 \\ & 30 / 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 65 / 65 \\ & 45 / 45 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ |  |
| ISB2 | Standby Current （One Port－TTL | $\overline{\mathrm{CE}} \mathrm{or}$ or $\overline{\mathrm{C}} \geq \mathrm{V}_{\mathrm{IH}}$ Active Port Outputs | Mil． | $\begin{aligned} & \text { SA } \\ & \mathrm{LA} \end{aligned}$ |  | $\begin{aligned} & \hline 80 / 80 \\ & 80 / 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 195 / 190 \\ & 160 / 155 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{array}{r} 185 \\ 150 \\ \hline \end{array}$ | mA |
|  | Level Inputs） | Open， $\mathrm{f}=\mathrm{fmax}{ }^{(4)}$ | Com＇l． | $\begin{aligned} & \text { SA } \\ & \text { LA } \end{aligned}$ |  | $\begin{aligned} & 80 / 80 \\ & 80 / 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 175 / 170 \\ & 140 / 135 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{gathered} 130 \\ 95 \\ \hline \end{gathered}$ | mA |
| ISB3 | Full Standby Current （Both Ports－All | Both Ports $\overline{C E L}$ and $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | Mil． | $\begin{aligned} & \text { SA } \\ & \text { LA } \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 1.0 / 1.0 \\ 0.2 / 0.2 \\ \hline \end{array}$ | $\begin{aligned} & 30 / 30 \\ & 10 / 10 \\ & \hline \end{aligned}$ | 1.0 0.2 | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | A |
|  | CMOS Level Inputs） | $\begin{aligned} & \mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)} \end{aligned}$ | Com＇l． | $\begin{aligned} & \text { SA } \\ & \mathrm{LA} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \% 15 \\ & 0.2 . \% 5 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 1.0 / 1.0 \\ 0.2 / 0.2 \\ \hline \end{array}$ | $\begin{gathered} 15 / 15 \\ 5 / 5 \\ \hline \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \\ & \hline \end{aligned}$ | A |
| ISB4 | Full Standby Current （One Port－All | One Port CEL or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | Mil． | $\begin{aligned} & \text { SA } \\ & \text { LA } \\ & \hline \end{aligned}$ | 二\％\％－ | $\begin{aligned} & 70 / 70 \\ & 70 / 70 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 185 / 180 \\ 150 / 145 \\ \hline \end{array}$ | 70 70 | $\begin{array}{r} 175 \\ 140 \\ \hline \end{array}$ |  |
|  | CMOS Level Inputs） | $\mathrm{VIN} \geq \mathrm{VCc}-0.2 \mathrm{~V} \text { or }$ $\mathrm{Vin} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs Open，$f=$ fmax $^{(4)}$ | Com＇l． | $\begin{aligned} & \hline \text { SA } \\ & \text { LA } \end{aligned}$ | $\begin{aligned} & 70 \text { 70 }=175 \\ & 70 \text { \% } 140 \end{aligned}$ | $\begin{aligned} & 70 / 70 \\ & 70 / 70 \end{aligned}$ | $\begin{aligned} & 170 / 165 \\ & 135 / 130 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 115 \\ 90 \end{gathered}$ | mA |

2691 tbl 05
DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,6)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Conditions | Version |  | $\begin{array}{r} 71321 \times 45 \\ 71421 \times 45 \\ \hline \end{array}$ |  | $\begin{array}{r} 71321 \times 55 \\ 71421 \times 55 \\ \hline \end{array}$ |  | $71321 \times 70^{(3)}$ <br> $71421 \times 70^{(3)}$ <br> Typ．Max． | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Typ． | Max． | Typ． | Max． |  |  |
| Icc | Dynamic Operating Current（Both Ports Active） | $\begin{aligned} & \hline \overline{C E}=V I L \\ & \text { Outputs Open } \\ & \mathrm{f}=\mathrm{fmAX}\left({ }^{(4)}\right. \end{aligned}$ | Mil． | $\begin{aligned} & \text { SA } \\ & \text { LA } \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \end{aligned}$ | $\begin{array}{r} 230 \\ 185 \\ \hline \end{array}$ | $\begin{array}{r} 65 \\ 65 \\ \hline \end{array}$ | $\begin{array}{r} 230 \\ 185 \\ \hline \end{array}$ |   <br> 65 225 <br> 65 180 | mA |
|  |  |  | Com＇l． | $\begin{aligned} & \text { SA } \\ & \text { LA } \end{aligned}$ | $\begin{aligned} & 75 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 190 \\ & 145 \end{aligned}$ | $\begin{aligned} & \hline 65 \\ & 65 \end{aligned}$ | $\begin{array}{r} 180 \\ 140 \\ \hline \end{array}$ |  | A |
| Isb1 | Standby Current （Both Ports－TTL Level Inputs） | $\begin{aligned} & \overline{C E L} \text { and } \overline{C E R} \geq V_{I H} \\ & f=\mathrm{fmAX}(4) \end{aligned}$ | Mil． | $\begin{aligned} & \text { SA } \\ & \text { LA } \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 55 \\ & \hline \end{aligned}$ | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | $\begin{array}{r} 65 \\ 55 \\ \hline \end{array}$ | $\begin{array}{ll} \hline 25 & 65 \\ 25 & 55 \\ \hline \end{array}$ | mA |
|  |  |  | Com＇l． | $\begin{aligned} & \hline \text { SA } \\ & \text { LA } \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 65 \\ & 45 \\ & \hline \end{aligned}$ | 二－ |  |
| ISB2 | Standby Current （One Port－TTL Level Inputs） | $\overline{\mathrm{CE}} \mathrm{L}$ or $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{VIH}$ Active Port Outputs Open，$f=f$ max ${ }^{(4)}$ | Mil． | $\begin{aligned} & \hline \text { SA } \\ & \text { LA } \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{array}{r} 135 \\ 110 \\ \hline \end{array}$ | $\begin{aligned} & \hline 40 \\ & 40 \end{aligned}$ | $\begin{array}{r} \hline 135 \\ 110 \\ \hline \end{array}$ | 40 135 <br> 40 110 | mA |
|  |  |  | Com＇l． | $\begin{aligned} & \mathrm{SA} \\ & \mathrm{LA} \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{gathered} 120 \\ 85 \end{gathered}$ | 40 40 | 115 85 | 二－ |  |
| ISB3 | Full Standby Current （Both Ports－All CMOS Level Inputs） | $\begin{aligned} & \text { Both Ports } \overline{C E L} \text { and } \\ & \mathrm{CER}_{2} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=00^{(5)} \\ & \hline \end{aligned}$ | Mil． | $\begin{aligned} & \text { SA } \\ & \text { LA } \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{array}{ll} \hline 1.0 & 30 \\ 0.2 & 10 \\ \hline \end{array}$ | mA |
|  |  |  | Com＇l． | $\begin{aligned} & \text { SA } \\ & \text { LA } \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{array}{r} 15 \\ 4.0 \\ \hline \end{array}$ | $\begin{array}{r} 1.0 \\ 0.2 \\ \hline \end{array}$ | $\begin{array}{r} 15 \\ 4.0 \\ \hline \end{array}$ | －－ |  |
| ISB4 | Full Standby Current （One Port－All CMOS Level Inputs） | One Port $\overline{C E L}$ or <br> $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> Vin $\geq$ Vcc $-0.2 V$ or <br> VIN $\leq 0.2 \mathrm{~V}$ <br> Active Port Outputs <br> Open，$f=f$ max ${ }^{(4)}$ | Mil． | SA | $\begin{array}{r} 40 \\ 35 \\ \hline \end{array}$ | $\begin{array}{r} 125 \\ 95 \\ \hline \end{array}$ | $\begin{array}{r} 40 \\ 35 \\ \hline \end{array}$ | $\begin{gathered} 120 \\ 90 \\ \hline \end{gathered}$ | $\begin{array}{cc} \hline 40 & 110 \\ 35 & 80 \\ \hline \end{array}$ |  |
|  |  |  | Com＇l． | $\begin{aligned} & \text { SA } \\ & \text { LA } \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 115 \\ 80 \end{gathered}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 100 \\ & 75 \end{aligned}$ | －－ | mA |

NOTES：
1．＂$x$＂in part numbers indicates power rating（SA or LA）．
2． $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only．
3．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only．
4．At $f=$ fmax，address and control lines（except Output Enable）are cycling at the maximum frequency of read cycle of $1 / t \mathrm{Rc}$ ，and using＂AC TEST CONDITIONS＂of input levels of GND to 3V．
5．$f=0$ means no address or control lines change．Applies only to inputs at CMOS level standby．
6．$V C C=5 V, T A=+25^{\circ} \mathrm{C}$ for Typ．

DATA RETENTION CHARACTERISTICS (LA Version Only)

| Symbol | Parameter | Test Condition |  | IDT71321LA/IDT71421LAMin. $\quad$ Typ. ${ }^{(1)}$ Max. |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | $\begin{aligned} & V C C=2.0 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \mathrm{VIN} \leq 0.2 \mathrm{~V} \end{aligned}$ |  | 2.0 | - | 0 | V |
| ICCDR | Data Retention Current |  | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$. |
|  |  |  | COM'L. | - | 100 | 1500 | $\mu \mathrm{A}$ |
| tcon ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{tR}^{(3)}$ | Operation Recovery Time |  |  | tRC ${ }^{(2)}$ | - | - | ns |

NOTES:
2691 tbl 07

1. $V C C=2 V, T A=+25^{\circ} \mathrm{C}$
2. $t \mathrm{RC}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1, 2, and 3 |



Figure 2. Output Load (for thz, tLZ, twz, and tow)

> * Including scope and jig.

2691 drw 04

Figure 3. $\overline{B U S Y}$ and $\overline{\text { INT }}$ Output Load

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$

| Symbol | Parameter | $\begin{array}{\|l\|} \hline 71321 \times 20(2) \\ 71421 \times 20(2) \end{array}$ |  | $\begin{aligned} & \hline 71321 \times 25 / 30 \\ & 71421 \times 25 / 30 \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 71321 \times 35 \\ 71421 \times 35 \end{array}$ |  | $\begin{array}{\|l\|} \hline 71321 \times 45 \\ 71421 \times 45 \end{array}$ |  | $\begin{aligned} & 71321 \times 55 \\ & 71421 \times 55 \end{aligned}$ |  | $\left.\begin{array}{\|l\|} \hline 71321 \times 70(3) \\ 71421 \times 70(3) \end{array} \right\rvert\,$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 20 | - | 25/30 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| tAA | Address Access Time | -\% | 20 | - | 25/30 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| tACE | Chip Enable Access Time | - | 20 | - | 25/30 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| taoe | Output Enable Access Time | - | 10 | - | 12/15 | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| tor | Output Hold From Address Change | 0 \% | - | 0/0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tLZ | Output Low Z Time ${ }^{(1,4)}$ |  | - | 0/0 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| thz | Output High Z Time ${ }^{(1,4)}$ | - | 8 | - | 10/12 | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(4)}$ |  | - | 0/0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(4)}$ | -\% |  | - | 50/50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |

NOTES:
2691 tbl 0

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1, 2, and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. " $x$ " in part numbers indicates power rating (SA or LA).

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


NOTES:

1. R/ $\bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{\mathrm{CE}}=\mathrm{VIL}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{O E}=$ VIL.

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE( $)$

| Symbol | Parameter | $\begin{aligned} & 71321 \times 20^{(2)} \\ & 71421 \times 20^{(2)} \end{aligned}$ | $\begin{gathered} 71321 \times 25 / 30 \\ 71421 \times 25 / 30 \\ \text { Min. Max. } \end{gathered}$ |  | $\begin{aligned} & 71321 \times 35 \\ & 71421 \times 35 \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. Max. |  |  |  |  |  |
| Write Cycle |  |  |  |  |  |  |  |
| twc | Write Cycle Time ${ }^{(5)}$ | 20**- | 25/30 | - | 35 | - | ns |
| tew | Chip Enable to End of Write | 15 \% | 20/25 | - | 30 | - | ns |
| taw | Address Valid to End of Write | 15 , | 20/25 | - | 30 | - | ns |
| tAS | Address Set-up Time | 0 \% - | 0/0 | - | 0 | - | ns |
| twp | Write Pulse Width ${ }^{(6)}$ | $15^{\text {\% }}$ 犃- | 20/25 | - | 30 | - | ns |
| tw ${ }^{\text {a }}$ | Write Recovery Time | 0 ${ }^{\text {\% }}$ - | 0/0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 10 \% - | 12/15 | - | 20 | - | ns |
| thz | Output High Z Time ${ }^{(1,4)}$ | -\% 8 | - | 10/12 | - | 15 | ns |
| toh | Data Hold Time | 0 \% - | 0/0 | - | 0 | - | ns |
| twz | Write Enabled to Output in High $\mathbf{Z}^{(1,4)}$ | - \% 8 | - | 10/12 | - | 15 | ns |
| tow | Output Active From End of Write ${ }^{(1,4)}$ | 0 \% | 0/0 | - | 0 | - | ns |

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(7)}$ (CONTINUED)

| Symbol | Parameter | $\begin{aligned} & 71321 \times 45 \\ & 71421 \times 45 \end{aligned}$ |  | $\begin{aligned} & 71321 \times 55 \\ & 71421 \times 55 \end{aligned}$ |  | $\begin{aligned} & 71321 \times 70^{(3)} \\ & 71421 \times 70^{(3)} \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Write Cycle |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time ${ }^{(5)}$ | 45 | - | 55 | - | 70 | - | ns |
| tew | Chip Enable to End of Write | 35 | - | 40 | - | 50 | - | ns |
| taw | Address Valid to End of Write | 35 | - | 40 | - | 50 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width ${ }^{(6)}$ | 35 | - | 40 | - | 50 | - | ns |
| tWR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tDw | Data Valid to End of Write | 20 | - | 20 | - | 30 | - | ns |
| tHz | Output High Z Time ${ }^{(1,4)}$ | - | 20 | - | 30 | - | 35 | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enabled to Output in High Z ${ }^{(1,4)}$ | - | 20 | - | 30 | - | 35 | ns |
| tow | Output Active From End of Write ${ }^{(1,4)}$ | 0 | 一 | 0 | - | 0 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1, 2, and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. For MASTER/SLAVE combination, twc $=$ tBAA + twp.
6. Specified for $\overline{\mathrm{OE}}$ at high (Refer to "Timing Waveform of Write Cycle", Note 7).
7. " $x$ " in part numbers indicates power rating (SA or LA).

TIMING WAVEFORM OF WRITE CYCLE NO. $1, \mathrm{R} \overline{\mathrm{W}}$ CONTROLLED TIMING ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING $(1,2,3,5)$


## NOTES:

1. R/W must be high during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a low $\overline{C E}$ and a low $\mathrm{R} \overline{\mathrm{W}}$.
3. twR is measured from the earlier of $\overline{C E}$ or R/W going high to the end of the write cycle.
4. During this period, the $/ / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{\mathrm{CE}}$ low transition occurs simultaneously with or after the $\mathrm{R} / \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. If $\overline{O E}$ is low during a $\mathrm{R} \bar{W}$ controlled write cycle, the write pulse width must be larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is high during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(8)}$

| Symbol | Parameter | $\begin{aligned} & \hline 71321 \times 20(1) \\ & 71421 \times 20^{(1)} \\ & \text { Min. Max. } \end{aligned}$ | $\begin{aligned} & 71321 \\ & 71421 \\ & \text { Min. } \end{aligned}$ | $\begin{array}{r} \hline \times 25 / 30 \\ \times 25 / 30 \end{array}$ Max. | $\begin{aligned} & 7132 \\ & 7142 \\ & \text { Min. } \end{aligned}$ | $\begin{gathered} 21 \times 35 \\ 21 \times 35 \\ \text { Max. } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Busy Timing（For Master IDT71321 Only） |  |  |  |  |  |  |  |
| tbas | BUSY Access Time to Address | －\％ 20 |  | 25／30 | － | 35 | ns |
| tBDA | $\overline{\text { BUSY }}$ Disable Time to Address | －\％ 20 |  | 20／25 | － | 30 | ns |
| tbac | $\overline{\text { BUSY }}$ Access Time to Chip Enable |  | － | 20／25 | － | 30 | ns |
| tBDC | BUSY Disable Time to Chip Enable | 一， 20 | － | 20／25 | － | 25 | ns |
| twod | Write Pulse to Data Delay ${ }^{(3)}$ | －ヱ． 50 | － | 50／50 | － | 60 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(3)}$ | －\％．． 35 | － | 35／35 | － | 35 | ns |
| tAPS | Arbitration Priority Set－up Time ${ }^{(4)}$ | 5\％－ | 5／5 | － | 5 | － | ns |
| tBDD | BUSY Disable to Valid Data（5） | 一．Note 5 | － | Note 5 | － | Note 5 | ns |
| Busy Timing（For Slave IDT71421 Only） |  | \％\％ |  |  |  |  |  |
| twB | Write to BUSY Input ${ }^{(6)}$ | 0》\＃－ | 0／0 | － | 0 | － | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(7)}$ | 12\％\％－ | 15／20 | － | 20 | － | ns |
| twDD | Write Pulse to Data Delay ${ }^{(9)}$ | 二） |  | 50／50 | － | 60 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(9)}$ | － 35 | － | 35／35 | － | 35 | ns |

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(8)}$（CONTINUED）

| Symbol | Parameter | $\begin{aligned} & 71321 \times 45 \\ & 71421 \times 45 \\ & \text { Min. Max. } \end{aligned}$ |  | $\begin{aligned} & 71321 \times 55 \\ & 71421 \times 55 \\ & \text { Min. Max. } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 71321 \times 70^{(2)} \\ & 71421 \times 70^{(2)} \\ & \text { Min. Max. } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Busy Timing（For Master IDT71321 Only） |  |  |  |  |  |  |  |  |
| tBaA | BUSY Access Time to Address | － | 35 | － | 45 | － | 45 | ns |
| tbda | BUSY Disable Time to Address | － | 35 | － | 40 | － | 40 | ns |
| tBAC | BUSY Access Time to Chip Enable | － | 30 | － | 35 | － | 35 | ns |
| tBDC | $\overline{\text { BUSY }}$ Disable Time to Chip Enable | － | 25 | － | 30 | － | 30 | ns |
| twD | Write Pulse to Data Delay ${ }^{(3)}$ | － | 70 | － | 80 | － | 90 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(3)}$ | － | 45 | － | 55 | － | 70 | ns |
| taps | Arbitration Priority Set－up Time ${ }^{(4)}$ | 5 | － | 5 | － | 5 | － | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(5)}$ | － | Note 5 | 二 | Note 5 | － | Note 5 | ns |
| Busy Timing（For Slave IDT71421 Only） |  |  |  |  |  |  |  |  |
| tw | Write to BUSY Input（6） | 0 | － | 0 | － | 0 | － | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(7)}$ | 20 | － | 20 | － | 20 | － | ns |
| twod | Write Pulse to Data Delay ${ }^{(9)}$ | － | 70 | － | 80 | － | 90 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(9)}$ | － | 45 | － | 55 | － | 70 | ns |

## NOTES：

1． $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only．
2．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only．
3．Port－to－port delay through RAM cells from writing port to reading port，refer to＂Timing Waveform of Read With BUSY（For Master IDT71321 only）＂．
4．To ensure that the earlier of the two ports wins．
5．tBDD is a calculated parameter and is the greater of 0 ，twod－twP（actual）or tDDD－tDw（actual）．
6．To ensure that the write cycle is inhibited during contention．
7．To ensure that a write cycle is completed after contention．
8．＂$x$＂in part numbers indicates power rating（SA or LA）．
9．Port－to－port delay through RAM cells from writing port to reading port，refer to＂Timing Waveform of Read With Port－to－Port Delay（For Slave IDT71421 Only）＂．

TIMING WAVEFORM OF READ WITH $\overline{\operatorname{BUSY}}(\mathbf{1 , 2 , 3 )}$ (FOR MASTER IDT71321)


NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{\mathrm{OE}}$ at LO for the reading port.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$ (FOR SLAVE IDT71421 ONLY)


NOTES:

1. Assume $\overline{\mathrm{BUSY}}$ input at HI for the writing port, and $\overline{\mathrm{OE}}$ at LO for the reading port.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.

## TIMING WAVEFORM OF WRITE WITH BUSY (FOR SLAVE IDT71421)



## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION (FOR MASTER IDT71321 ONLY)

$\overline{\text { CEL VALID FIRST: }}$


CER VALID FIRST:


TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (FOR MASTER IDT71321 ONLY)(1)

LEFT ADDRESS VALID FIRST:


RIGHT ADDRESS VALID FIRST:


NOTE:

1. $\overline{C E}_{L}=\overline{C E}_{R}=V_{I L}$

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

| Symbol | Parameter | $\begin{array}{\|c\|} \hline 71321 \text { SA/LA20(1) } \\ \text { 71421SA/LA20 } \\ \text { Min. } \quad \text { Max. } \end{array}$ | $\begin{aligned} & \text { 71321S.NLA25/30 } \\ & \text { 71421SA/LA25/30 } \\ & \text { Min. Max. } \end{aligned}$ | 71321SA/LA35 71421SA/LA35 Min. Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Interrupt Timing |  |  |  |  |  |
| tas | Address Set-up Time | 0 \% | 0 | 0 | ns |
| twr | Write Recovery Time | 0 | 0 | 0 | ns |
| tins | Interrupt Set Time | - 20 | 25/30 | - 35 | ns |
| tINR | Interrupt Reset Time | - $\geqslant 20$ | 25/30 | 35 | ns |

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (CONTINUED)

| Symbol | Parameter | $\begin{aligned} & \text { 71321SA/LA45 } \\ & \text { 71421SA/LA45 } \\ & \text { Min. Max. } \end{aligned}$ | $\begin{aligned} & \text { 71321SA/LA55 } \\ & \text { 71421SA/LA55 } \\ & \text { Min. Max. } \end{aligned}$ | $\begin{gathered} \text { 71321SA/LA70(2) } \\ \text { 71421SA/LA70(2) } \\ \text { Min. Max. } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Interrupt Timing |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | 0 | 0 | ns |
| twR | Write Recovery Time | 0 | 0 | 0 | ns |
| tins | Interrupt Set Time | 40 | 45 | 50 | ns |
| tINR | Interrupt Reset Time | 40 | 45 | 50 | ns |

NOTES:
2691 tbl 15

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

## TIMING WAVEFORM OF INTERRUPT MODE (1, 2)

LEFT SIDE SETS INTR:


RIGHT SIDE CLEARS $\overline{\operatorname{INT}}_{\mathrm{R}}$ :


TIMING WAVEFORM OF INTERRUPT MODE (1, 2)
RIGHT SIDE SETS INTL:


## LEFT SIDE CLEARS $\overline{\text { INTL }}$ :



## NOTES:

1. $\mathrm{CEL}_{\mathrm{L}}=\mathrm{CE}_{\mathrm{R}}=\mathrm{V}_{\mathrm{IL}}$
2. $\overline{\mathrm{INT}}_{\mathrm{R}}$ and $\overline{\mathrm{INT}}_{\mathrm{L}}$ are reset (HIGH) during power up.

## 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



## NOTE:

1. No arbitration in IDT71421 (SLAVE). $\overline{B U S Y}-$ IN inhibits write in IDT71421 (SLAVE).

## FUNCTIONAL DESCRIPTION

The IDT71321/IDT71421 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{C E}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}) \text {. In the read mode, the port's }}$ OE turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag (INT) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL)is set when the right port writes to memory location 7FE (HEX). The left port clears the interrupt by reading address location 7FE. Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 7FF. The message ( 8 bits) at 7FE or 7FF is user-defined. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

## ARBITRATION LOGIC FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5 ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when $\overline{B U S Y}$ goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before CE , on-chip control logic arbitrates between $\overline{\mathrm{CE}} \mathrm{L}$ and $\overline{\mathrm{CE}} \mathrm{R}$ for access; or (2) if the CEs are low betore an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's $\overline{B U S Y}$ flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another acitivates its $\overline{B U S Y R}$ signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMS in width, the writing of the SLAVE RAMs must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

## TRUTH TABLES

## TABLE I - NON-CONTENTION <br> READ/WRITE CONTROL ${ }^{(4)}$

| Left Or Right Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R $\bar{W}$ | $\overline{C E}$ | $\overline{O E}$ | D0-7 |  |
| X | H | X | Z | Port Disabled and in Power Down Mode IsB2 or IsB4 |
| X | H | X | Z | $\overline{C E R}=\overline{C E L}=\mathrm{H}$, Power Down Mode, ISB1 or ISB3 |
| L | L | X | DATAIN | Data on Port Written into Memory (2) |
| H | L | L | DATAOUT | Data in Memory Output on Port ${ }^{(3)}$ |
| H | L | H | Z | High Impedance Outputs |

NOTES:
2691 tbl 16

1. $A O L-A_{1 O L} \neq A 0 R-A 10 R$
2. If $\overline{B U S Y}=\mathrm{L}$, data is not written.
3. If $\overline{B U S Y}=L$, data may not be valid, see twDD and tBDD timing.
4. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{X}=\mathrm{DON}$ 'T CARE, $\mathrm{Z}=\mathrm{H}$ GH IMPEDANCE

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter (1) | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 11 | pF |
| CoUT | Output Capacitance | V IN $=0 \mathrm{~V}$ | 11 | pF |

## NOTE:

2691 tbl 17

1. This parameter is determined by device characterization but is not $100 \%$ tested.

TABLE II - INTERRUPT FLAG(1, 4)

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W ${ }_{\text {L }}$ | $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{\mathrm{OE}} \mathrm{L}$ | A0L-A10L | $\overline{\text { INTL }}$ | $\mathrm{R} / \bar{W}_{\mathrm{W}}$ | $\overline{\mathrm{CE}}$ R | $\overline{\text { OER }}$ | AOL-A10R | $\overline{\text { INT }}$ |  |
| L | L | X | 7FF | X | X | X | X | X | $L^{(2)}$ | Set Right INTA Flag |
| X | X | X | X | X | X | L | L | 7FF | $H^{(3)}$ | Reset Right $\overline{\text { INTR Flag }}$ |
| X | X | X | X | $L^{(3)}$ | L | L | X | 7FE | X | Set Left INTL Flag |
| X | L | L | 7FE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

NOTES:

1. Assumes $\overline{B U S Y} L=\overline{B U S Y}_{R}=H$.
2. If $\overline{B U S Y_{L}}=L$, then $N C$.
3. If $\overline{B U S Y} R=L$, then $N C$.
4. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{X}=\mathrm{DON}$ 'T CARE, $\mathrm{NC}=\mathrm{NO}$ CHANGE.

TABLE III - ARBITRATION ${ }^{(1,2)}$

| Left Port |  | Right Port |  | Flags |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | A0L-A10L | $\overline{\mathrm{CE}}$ R | Aor-A10R | $\overline{\text { BUSYL }}$ | $\overline{B U S Y}^{\text {R }}$ |  |
| H | X | H | X | H | H | No Contention |
| L | Any | H | X | H | H | No Contention |
| H | X | L | Any | H | H | No Contention |
| L | $\neq$ A0R-A10R | L | \# A0L-A10L | H | H | No Contention |
| Address Arbitration With $\overline{\text { CE }}$ Low Before Address Match |  |  |  |  |  |  |
| L | LV5R | L | LV5R | H | L | L-Port Wins |
| L | RV5L | L | RV5L | L | H | R-Port Wins |
| L | Same | L | Same | H | L | Arbitration Resolved |
| L | Same | L | Same | L | H | Arbitration Resolved |
|  |  |  |  |  |  |  |
| LL5R | $=\mathrm{A} 0 \mathrm{R}-\mathrm{A} 10 \mathrm{R}$ | LL5R | $=$ AOL-A10L | H | L | L-Port Wins |
| RL5L | = A0R-A10R | RL.5L | $=\mathrm{AOL}-\mathrm{AlOL}_{10 \mathrm{~L}}$ | L | H | R-Port Wins |
| LW5R | $=$ A0R-A10R | LW5R | $=A 0 L-A 10 L$ | H | L | Arbitration Resolved |
| LW5R | $=$ A0R-A10R | LW5R | $=\mathrm{AOL}-\mathrm{Al0L}$ | L | H | Arbitration Resolved |

## NOTES:

1. INT Flags Don't Care.
2. $X=$ DON'T CARE, $L=L O W, H=H I G H$

LV5R = Left Address Valid $\geq 5$ ns before right address.
RV5L $=$ Right Address Valid $\geq 5$ ns before left address.
Same = Left and Right Addresses match within 5 ns of each other.
LL5R $=$ Left $\overline{C E}=L O W \geq 5 n s$ before Right $\overline{C E}$.
RL5L $=$ Right $\overline{C E}=L O W \geq 5 n s$ before Left $\overline{C E}$.
LW5R = Left and Right $\overline{C E}=$ LOW within 5 ns of each other.

HIGH-SPEED
2K x 9 DUAL-PORT STATIC RAM

## FEATURES:

- High-speed access
- Military: 35/45/55/70ns (max.)
- Commercial: 25/35/45/55ns (max.)
- Low-power operation
- IDT7012S

Active: 400 mW (typ.)
Standby: 7 mW (typ.)

- IDT7012L

Active: 400 mW (typ.)
Standby: 2mW (typ.)

- Fully asychronous operation from either port
- Each port has a 9-bit wide data path. The 9th bit could be used as the parity bit
- Battery backup operation - 2 V data retention
- TTL compatible, single 5 V ( $\pm 10 \%$ ) power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is avalable, tested to military electrical specifications


## DESCRIPTION:

The IDT7012 is a high-speed 2K $\times 9$ dual-port static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same dual-port location.

The IDT7012 provides two independent ports with separate control, address, and I/O pins that permit independent, asychronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power-down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT7012 utilizes a 9-bit wide data path to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, these devices typically operate on only 400 mW of power at maximum access times as fast as 25 ns . Low-power (L) versions offer battery backup data retention capability, with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7012 is packaged in 48 -pin sidebrazed or plastic DIPs, 48 -pin LCCs and 48 -pin flatpacks. The military devices are processed $100 \%$ in compliance to the test methods of MIL-STD-883, Method 5004.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS



DIP TOP VIEW

2653 drw 02



2653 drw 03
LCC/FLATPACK TOP VIEW

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2653 tы 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure toabsolute maximumrating conditions for extended periods may affect reliabilty.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Condition | Max. | Unlt |
| :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 11 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 11 | pF |

NOTE:
2653 tbl 13

1. This parameter is sampled and not $100 \%$ tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC <br> OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0.0 | V |
| VIH | Input High Votage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2653 tbl 03

1. $\mathrm{VIL}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | 7012 S |  | 7012L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \|lı| | Input Leakage Current ${ }^{(7)}$ | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{~V}$ IN $=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|lLOI | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $10 \mathrm{~L}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING

## TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,6)} \quad$ (Vcc $\left.=5.0 \mathrm{~V} \pm 10 \%\right)$

|  | Parameter | Test Condition | Version | $7012 \times 25^{(2)}$ |  | $7012 \times 35$ |  | $7012 \times 45$ |  | $7012 \times 55$ |  | $7012 \times 70^{(3)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  |  | Typ. | Max. | Typ. | Max. | Typ. | Max. | Typ. | Max. | Typ. | Max. |  |
| Icc | Dynamic | $\begin{aligned} & \hline \text { CE } \leq \text { VIL } \\ & \text { Outputs Open } \\ & f=\text { fmax }^{(4)} \end{aligned}$ | Mil. ${ }^{\text {S }}$ |  | - | $\begin{array}{\|c\|} \hline 125 \\ 105 \\ \hline \end{array}$ | $290$ | $125$ | $\begin{aligned} & 285 \\ & \hline 255 \end{aligned}$ | $\begin{array}{\|c\|} \hline 125 \\ \hline 105 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 280 \\ \hline \end{array}$ | $125$ | $\begin{array}{\|l\|l\|} \hline 275 \\ 115 \end{array}$ | mA |
|  | Current (Both Ports Active) |  | Com'l. S | $\begin{aligned} & \hline 125 \\ & 125 \end{aligned}$ | $\begin{aligned} & 260 \\ & 220 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 125 \\ 125 \\ \hline \end{array}$ | $\begin{aligned} & 250 \\ & 210 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 125 \\ 125 \\ \hline \end{array}$ | $\begin{aligned} & 245 \\ & 205 \end{aligned}$ | $\begin{array}{\|l\|} \hline 125 \\ 125 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 240 \\ 200 \end{array}$ |  | - |  |
| IsB1 | Standby Current (Both Ports-TTL Level Inputs) | $\overline{C E L}$ and $\overline{C E}$ R $\geq V_{I H}$ $f=f M A X^{(4)}$ | Mil. $\quad$ S | - | - | 30 30 | $\begin{aligned} & 80 \\ & 60 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 80 \\ & 60 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 80 \\ & 60 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 80 \\ & 60 \end{aligned}$ | mA |
|  |  |  | $\begin{array}{\|ll\|} \hline \text { Com'l. } & \mathrm{S} \\ & \mathrm{~L} \\ \hline \end{array}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | - | - |  |
| ISB2 | Standby <br> Current (One <br> Port-TTL <br> Level Inputs) | $\overline{\mathrm{CEL}}$ or $\overline{\mathrm{CE}} \mathrm{F} \geq \mathrm{VIH}$ <br> Active Port Outputs Open, $f=f$ MAX $^{(4)}$ |   <br> Mil. S <br>  L | - | - | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 185 \\ & 150 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 180 \\ & 145 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 175 \\ & 140 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & \hline 170 \\ & 135 \end{aligned}$ | mA |
|  |  |  | $\begin{array}{\|cc\|} \hline \text { Com'l. } & \mathrm{S} \\ & \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 80 \\ 80 \end{array}$ | 175 <br> 145 | 80 80 | 165 <br> 135 | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 160 \\ & 130 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{array}{\|l\|} \hline 155 \\ 125 \end{array}$ | — | - |  |
| ISB3 | Full Standby Current (Both Ports-All CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}} \mathrm{E}_{\mathrm{L}}$ and $\overline{C E} R \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> VIn $\geq$ Vcc-0.2V or $\operatorname{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)}$ | Mil. S <br>  L | 二 | - | 0.2 | 10 | 0.2 | 10 | 0.2 | 10 | 0.2 | 10 | mA |
|  |  |  | $\begin{array}{\|cc\|} \hline \text { Com'l. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{array}{\|l\|} \hline 1.0 \\ 0.2 \\ \hline \end{array}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | - | - |  |
| ISB4 | Full Standby Current (One Port-All CMOS Level Inputs) | One Port CEL <br> or $\overline{C E} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$, <br> $\mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or <br> VIN $\leq 0.2 \mathrm{~V}$ <br> Active Port Outputs <br> Open, $f=$ fmax $^{(4)}$ |  Mil. <br>  S <br>   | - | - | $\begin{aligned} & 70 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{aligned} & 175 \\ & 140 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{array}{r} 170 \\ 135 \\ \hline \end{array}$ | $\begin{aligned} & 70 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 165 \\ 130 \\ \hline \end{array}$ | $\begin{aligned} & 70 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{array}{r} 160 \\ 125 \\ \hline \end{array}$ | mA |
|  |  |  | Com'l. S | $\begin{array}{l\|l\|} \hline 70 \\ 70 \\ \hline \end{array}$ | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 160 \\ & 130 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\left.\begin{aligned} & 155 \\ & 125 \end{aligned} \right\rvert\,$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 150 \\ & 120 \end{aligned}$ | - | - |  |

NOTES:
2653 tbl 05

1. " $X$ " in part numbers indicates power rating ( S or L ).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. At $f=\mathrm{fmAx}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 /trc, and using "AC TEST CONDITIONS" of input levels of GND to 3 V .
5. $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
6. $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for Typ.
7. At $V c c \leq 2.0 \mathrm{~V}$ input leakages are undefined.

DATA RETENTION CHARACTERISTICS (L Version Only)

| Symbol | Parameter | Test Condition |  | 7012L |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. ${ }^{(1)}$ | Max. |  |
| VDR | Vcc for Data Retention | $\mathrm{Vcc}=2.0 \mathrm{~V}, \mathrm{CE} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ |  | 2 | - | - | V |
| ICCDR | Data Retention Current |  | Mil. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | Com'l. | - | 100 | 1500 | $\mu \mathrm{A}$ |
| $\mathrm{tCDR}^{(3)}$ | Chip Deselect to Data Retention Time | $\mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or $\mathrm{Vin} \leq 0.2 \mathrm{~V}$ |  | 0 | - | - | ns |
| $\mathrm{tR}^{(3)}$ | Operation Recovery Time |  |  | tRC ${ }^{(2)}$ | - | - | ns |

NOTES:

1. $V c C=2 V, T A=+25^{\circ} \mathrm{C}$.
2. $\mathrm{tRC}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels |
| :--- |
| Input Rise/Fall Times |
| Input Timing Reference Levels |
| Output Reference Levels |
| Output Load |

GND to 3.0V
5ns
1.5 V
1.5 V

See Figures 1 \& 2

2653 tbl 07


* Including scope and jig.

Figure 1. Equivalent Output Load


Figure 2. Output Load (for thz, tlz, twz and tow)

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$| Symbol | Parameter | $7012 \times 25^{(2)}$ |  | $7012 \times 35$ |  | $7012 \times 45$ |  | $7012 \times 55$ |  | $7012 \times 70^{(3)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| thc | Read Cycle Time | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| taA | Address Access Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| tace | Chip Enable Access Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| taoe | Output Enable Access Time | - | 12 | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| tor | Output Hold From Address Change | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tLZ | Output Low Z Time ${ }^{(1,4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| thz | Output High Z Time ${ }^{(1,4)}$ | - | 10 | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| tPU | Chip Enable to Power-Up Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power-Down Time ${ }^{(4)}$ | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. " $x$ " in part numbers indicates power rating ( $S$ or $L$ ).

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


## NOTES:

1. $R / W$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{C E}=\mathrm{VIL}$.
3. Addresses valid prior to coincident with $\overline{C E}$ transition low.
4. $\overline{O E}=V \mathrm{~L}$.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

 Write Cycle

| twC | Write Cycle Time | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tEW | Chip Enable to End of Write | 20 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| taW | Address Valid to End of Write | 20 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twP | Write Pulse Width |  |  |  |  |  |  |  |  |  |  |  |
| twR | Write Recovery Time | 20 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| tDW | Data Valid to End of Write | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tHZ | Output High Z Time ${ }^{(1,4)}$ | 12 | - | 20 | - | 20 | - | 20 | - | 30 | - | ns |
| tDH | Data Hold Time | - | 10 | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| twZ | Write Enabled to Output in High Z |  |  |  |  |  |  |  |  |  |  |  |
| tow | Output Active From End of Write ${ }^{(1,4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twDD | Write Pulse to Data Delay | - | 10 | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| tDDD | Write Data Valid to Read Data Delay | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. Specified for $\overline{O E}$ at high (refer to "Timing Waveform of Write Cycle", Note 7).
6. " $x$ " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1)}$


NOTE:

1. Write cycle parameters should be adhered to in order to ensure proper writing.

TIMING WAVEFORM OF WRITE CYCLE NO. $1,\left(\mathrm{R} / \overline{\mathrm{W}}\right.$ CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING) $)^{(1,2,3,5)}$


## NOTES:

1. $\mathrm{R} / \bar{W}$ must be high during all address transitions.
2. A write occurs during the overlap (tew or twP) of a low $\overline{C E}$ and a low $R / \bar{W}$.
3. twh is measured from the earlier of CE or R/W going high to the end of the write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $R / \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig).
7. If $\overline{O E}$ is low during a $R / \bar{W}$ controlled write cycle, the write pulse width must be the larger of twP or (twz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during a $R / W$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## FUNCTIONAL DESCRIPTION

The IDT7012 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}})$. In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. Non-contention READ/ WRITE conditions are illustrated in the truth table below.

## TRUTH TABLE

NON-CONTENTION
READ/WRITE CONTROL

| Left or Right Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R/W | CE | $\overline{O E}$ | D0-8 |  |
| X | H | X | Z | Port Disabled and in PowerDown Mode, IsB2 or ISB4 |
| X | H | X | Z | $\bar{C} E \mathrm{R}=\stackrel{\mathrm{C}}{\mathrm{E}} \mathrm{L}=\mathrm{H}$, Power-Down Mode, IsB1 or IsB3 |
| L | L | X | DATAIN | Data on Port Written Into Memory ${ }^{(2)}$ |
| H | L | L | DATAOUT | Data in Memory Output on Port |
| X | X | H | 2 | High Impedance Outputs |

NOTES:
2653 tbl 11

1. AOL - A10L $\neq A 0 R-A 10 R$
2. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{X}=\mathrm{DON}$ T CARE, $\mathrm{Z}=\mathrm{HIGH}$ IMPEDANCE


Integrated Device Technology, Inc.

HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY \& INTERRUPT

PRELIMINARY
IDT70121S/L IDT70125S/L

## FEATURES:

- High-speed access
- Military: 35/45/55/70ns (max.)
- Commercial: 25/35/45/55ns (max.)
- Low-power operation
- IDT70121/70125S

Active: 400 mW (typ.)
Standby: 7 mW (typ.)

- IDT70121/70125L Active: 400 mW (typ.) Standby: 2mW (typ.)
- Fully asychronous operation from either port
- MASTER IDT70121 easily expands data bus width to 18 bits or more using SLAVE IDT70125 chip
- On-chip port arbitration logic (IDT70121 only)
- BUSY output flag on Master; BUSY input on Slave
- INT flag for port-to-port communication
- Battery backup operation-2V data retention
- TTL compatible, signal 5 V ( $\pm 10 \%$ ) power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT70121/IDT70125 are high-speed $2 \mathrm{~K} \times 9$ dual-port static RAMs. The IDT70121 is designed to be used as a standalone 9 -bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT70125 "SLAVE" dual-port in 18-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 18 -bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by $\overline{C E}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70121/IDT70125 utilizes a 9-bit wide data path to allow for Data/Control and parity bits atthe user's option. This feature is especially useful in data communications

FUNCTIONAL BLOCK DIAGRAM


## DESCRIPTION (Continued):

applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's CEMOS ${ }^{\text {¹ }}$ high-performance technology, these devices typically operate on only 400 mW of power at maximum access times as fast as 25ns. Low-power
(L) versions offer battery backup data retention capability with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT70121/IDT70125 devices are packaged in 52-pin LCCs and 52-pin PLCCs. The military devices are processed $100 \%$ in compliance to the test methods of MIL-STD-883, Method 5004.

## PIN CONFIGURATIONS



## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.
2. VTERM must not exceed Vcc +0.5 V .

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2654 t10 102

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0.0 | V |
| VIH | Input High Votage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2654 tbl 03

1. $\mathrm{VIL}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE（Vcc $=5.0 \mathrm{~V} \pm 10 \%$ ）

| Symbol | Parameter | Test Condition | $\begin{aligned} & \hline 70121 S \\ & 70125 S \end{aligned}$ |  | $\begin{aligned} & \hline 70121 \mathrm{~L} \\ & 70125 \mathrm{~L} \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min． | Max． | Min． | Max． |  |
| ｜lı｜ | Input Leakage Current ${ }^{(7)}$ | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to VCC | － | 10 | － | 5 | $\mu \mathrm{A}$ |
| ｜LLO］ | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | － | 10 | － | 5 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $\mathrm{lOL}=4 \mathrm{~mA}$ | － | 0.4 | － | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | － | 2.4 | － | V |

## DC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,6)}(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%)$| Symbol | Parameter | Test <br> Condition | Version | $\begin{aligned} & 70121 \times 25^{(2)} \\ & 70125 \times 25^{(2)} \end{aligned}$ |  | $\begin{aligned} & 70121 \times 35 \\ & 70125 \times 35 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 70121 \times 45 \\ 70125 \times 45 \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 70121 \times 55 \\ 70125 \times 55 \\ \hline \end{array}$ |  | $\begin{aligned} & 70121 \times 70^{(3)} \\ & 70125 \times 70^{(3)} \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ． | Max． | Typ． | Max． | Typ． | Max． | Typ． | Max． | Typ． | Max． |  |
| ICC | Dynamic Operating | $\overline{\mathrm{CE}} \leq \mathrm{VIL}$ <br> Outputs Open | Mil．$\quad$ S | － | 二 | $\begin{aligned} & 125 \\ & 125 \end{aligned}$ | $\begin{aligned} & 290 \\ & 230 \end{aligned}$ | $\begin{aligned} & 125 \\ & 125 \\ & \hline \end{aligned}$ | $\begin{aligned} & 285 \\ & 225 \end{aligned}$ | $\begin{aligned} & 125 \\ & 125 \end{aligned}$ | $\begin{array}{\|l\|} \hline 280 \\ 220 \\ \hline \end{array}$ | $\begin{aligned} & \hline 125 \\ & 125 \end{aligned}$ | $\begin{aligned} & 275 \\ & 215 \end{aligned}$ | mA |
|  | Current（Both Ports Active） | $f=\mathrm{fmax}^{(4)}$ | Com＇l．S <br>  | $\begin{aligned} & 125 \\ & 125 \end{aligned}$ | $\begin{aligned} & 260 \\ & 220 \end{aligned}$ | $\begin{array}{\|l\|} \hline 125 \\ 125 \end{array}$ | $\begin{aligned} & 250 \\ & 210 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 125 \\ 125 \end{array}$ | $\begin{aligned} & 245 \\ & 205 \end{aligned}$ | $\begin{aligned} & 125 \\ & 125 \end{aligned}$ | $\begin{array}{\|l\|} \hline 240 \\ 200 \\ \hline \end{array}$ | － | － |  |
| IsB1 | Standby Current（Both <br> Ports－TTL <br> Level Inputs） | $\begin{aligned} & \overline{\overline{C E}} \mathrm{and}^{\mathrm{CE}} \geq V_{I H} \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{(4)} \end{aligned}$ | Mil． S <br>  L | 二 | 二 | $\begin{aligned} & 30 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 60 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 60 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{array}{r} 80 \\ 60 \\ \hline \end{array}$ | $\begin{aligned} & 30 \\ & 30 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 60 \\ & \hline \end{aligned}$ | mA |
|  |  |  | Com＇l． S | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 65 \\ & 45 \end{aligned}$ | － | － |  |
| ISB2 | Standby Current（One <br> Port－TTL <br> Level Inputs） | $\overline{\mathrm{CE}} \mathrm{L}$ or $\overline{\mathrm{CE}} \mathrm{Z} \geq \mathrm{VIH}$ Active Port Outputs Open，$f=\text { fmax }^{(4)}$ | Mil．$\quad$ S | 二 | － | $\begin{aligned} & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 185 \\ & 150 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 180 \\ & 145 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 175 \\ & 140 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 170 \\ & 135 \end{aligned}$ | mA |
|  |  |  | Com＇l．${ }^{\text {S }}$ | $\begin{aligned} & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 175 \\ & 145 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 165 \\ & 135 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \\ & \hline \end{aligned}$ | $\begin{aligned} & 160 \\ & 130 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & 155 \\ & 125 \\ & \hline \end{aligned}$ | 二 | － |  |
| ISB3 | Full Standby Current（Both <br> Ports－CMOS <br> Level Inputs） | Both Ports $\overline{\mathrm{CE}} \mathrm{R}$ and $\overline{\mathrm{CEL}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> VIN $\geq$ Vcc -0.2 V <br> or Vin $\leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)}$ | Mil．S <br>  | 二 | － | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  |  | Com＇l．S <br>  | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \\ \hline \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \\ \hline \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \\ \hline \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \\ \hline \end{gathered}$ | － | 二 |  |
| ISB4 | Full Standby Current（One Port－CMOS Level Inputs） | One Port $\overline{C E}$ or $\overline{C E} R \geq V C C$ -0.2 V ，VIn $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or <br> Vin $\leq 0.2 \mathrm{~V}$ ，Active Port Outputs Open，$f=$ fmax $^{(4)}$ | Mil．$\quad \begin{aligned} & \text { S } \\ & \\ & \text { L }\end{aligned}$ | － | － | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 175 \\ & 140 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 170 \\ & 135 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & \hline 165 \\ & 130 \end{aligned}$ | $\begin{aligned} & \hline 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 160 \\ & 125 \end{aligned}$ | mA |
|  |  |  | Com＇l．S <br>  <br>  | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | 170 140 | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & 160 \\ & 130 \end{aligned}$ | 70 70 | $\begin{aligned} & 155 \\ & 125 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ | $\begin{aligned} & \hline 150 \\ & 120 \end{aligned}$ | － | － |  |

NOTES：
2654 tbl 05
1．＂$x$＂in part numbers indicates power rating（ $S$ or $L$ ）．
2． $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only．
3．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only．
4．At $f=$ fmax，address and control lines（except Output Enable）are cycling at the maximum frequency read cycle of $1 /$ RRC，and using＂AC TEST CONDITIONS＂of input levels of GND to 3 V ．
5．$f=0$ means no address or control lines change．Applies only to inputs at CMOS level standby．
6．$V c C=5 V, T A=+25^{\circ} \mathrm{C}$ for Typ．
7．At $\mathrm{Vcc} \leq 2.0 \mathrm{~V}$ input leakages are undefined．

## DATA RETENTION CHARACTERISTICS (L Version Only)

|  | Parameter | Test Condition |  | 70121L/70125L |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  |  | Min. | Typ. ${ }^{(1)}$ | Max. |  |
| Vor | Vcc for Data Retention | $\mathrm{Vcc}=2.0 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ |  | 2 | - | - | V |
| ICCDR | Data Retention Current |  | Mil. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | Com'l. | - | 100 | 1500 | $\mu \mathrm{A}$ |
| tcDi ${ }^{(3)}$ | Chip Deselect to Data Retention Time | $\mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or $\mathrm{VIN} \leq 0.2 \mathrm{~V}$ |  | 0 | - | - | ns |
| $\mathrm{tR}^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{tRC}^{(2)}$ | - | - | ns |

NOTES:

1. $V C C=2 V, T A=+25^{\circ} \mathrm{C}$.
2. $\mathrm{tRC}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :--- |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1, 2 \& 3 |

2654 tbl 07


Figure 1. Equivalent Output Load
$167 \Omega$


Figure 3. Equivalent BUSY and INT Output Load

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(5)}$

| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| trc | Read Cycle Time | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| tAA | Address Access Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| tace | Chip Enable Access Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| tade | Output Enable Access Time | - | 12 | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| toh | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tLZ | Output Low Z Time ${ }^{(1,4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| thz | Output High Z Time ${ }^{(1,4)}$ | - | 10 | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| tPU | Chip Enable to Power-Up Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power-Down Time ${ }^{(4)}$ | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ range orily.
4. This parameter guaranteed but not tested.
5. " $x$ " in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$


2654 drw 08

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


NOTES:
2654 drw 09

1. $\mathrm{R} / \bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{C E}=\mathrm{VIL}$.
3. Addresses valid prior to, or coincident with, CE transition low.
4. $\overline{O E}=\mathrm{VIL}$.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$| Symbol | Parameter | $\begin{aligned} & 70121 \times 25^{(2)} \\ & 70125 \times 25^{(2)} \end{aligned}$ |  | $\begin{array}{r} 70121 \times 35 \\ 70125 \times 35 \\ \hline \end{array}$ |  | $\begin{aligned} & \hline 70121 \times 45 \\ & 70125 \times 45 \end{aligned}$ |  | $\begin{array}{l\|} \hline 70121 \times 55 \\ 70125 \times 55 \end{array}$ |  | $\begin{aligned} & 70121 \times 70^{(3)} \\ & 70125 \times 70^{13} \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time ${ }^{(5)}$ | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| tew | Chip Enable to End of Write | 20 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| taw | Address Valid to End of Write | 20 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width ${ }^{(/)}$ | 20 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| twh | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 12 | - | 20 | - | 20 | - | 20 | - | . 30 | - | ns |
| thz | Output High Z Time ${ }^{(1,4)}$ | - | 10 | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enabled to Output in High $\mathrm{Z}^{(1,4)}$ | - | 10 | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| tow | Output Active from End of Write ${ }^{(1,4)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high voltage with load (Figures 1,2 and 3 ).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
4. This parameter guaranteed but not tested.
5. For MASTER/SLAVE combination, twc $=$ tBAA + twp.
6. " $X$ " in part numbers indicates power rating ( $S$ or $L$ ).
7. Specified for $\overline{\mathrm{OE}}$ at high (Refer to "Timing Waveform of Write Cycle", Note 7).

TIMING WAVEFORM OF WRITE CYCLE NO. $1, \mathrm{R} / \bar{W}$ CONTROLLED TIMING ${ }^{(1,2,3,7)}$


2654 drw 10
TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING ${ }^{(1,2,3,5)}$


2654 drw 11

## NOTES:

1. $R / \bar{W}$ must be high during all address transitions.
2. A write occurs during the overlap (tew or twP) of a low $\overline{C E}$ and a low $R / \bar{W}$.
3. twr is measured from the earlier of $\overline{C E}$ or $R / \bar{W}$ going high to the end of the write cycle.
4. During this period, the l/O pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $R \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. If $\overline{O E}$ is low during a $R / W$ controlled write cycle, the write pulse width must be the larger of twP or (twz + tow) to allow the l/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is high during a $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE

## OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(8)}$

| Symbol | Parameter | $\begin{aligned} & 70121 \times 25^{(1)} \\ & 70125 \times 25^{(1)} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 70121 \times 35 \\ & 70125 \times 35 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 70121 \times 45 \\ & 70125 \times 45 \end{aligned}$ |  | $\begin{aligned} & 70121 \times 55 \\ & 70125 \times 55 \end{aligned}$ |  | $\begin{aligned} & 70121 \times 70^{(2)} \\ & 70125 \times 70^{(2)} \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Busy Timing (For Master IDT70121 Only) |  |  |  |  |  |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time to Address | - | 25 | - | 35 | - | 35 | - | 45 | - | 45 | ns |
| tBDA | BUSY Disable Time to Address | - | 20 | - | 30 | - | 35 | - | 40 | - | 40 | ns |
| tBac | BUSY Access Time to Chip Enable | - | 20 | - | 30 | - | 30 | - | 35 | - | 35 | ns |
| tBDC | BUSY Disable Time to Chip Enable | - | 20 | - | 25 | - | 25 | - | 30 | - | 30 | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(3)}$ | - | 50 | - | 60 | - | 70 | - | 80 | - | 95 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(3)}$ | - | 35 | - | 45 | - | 55 | - | 65 | - | 80 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(4)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tBD | BUSY Disable to Valid Data ${ }^{(5)}$ | - | Note 5 | - | Note 5 | - | Note 5 | - | Note 5 | - | Note 5 | ns |
| Busy Timing (For Slave IDT70125 Only) |  |  |  |  |  |  |  |  |  |  |  |  |
| twb | Write to BUSY Input ${ }^{(6)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After BUSY ${ }^{(7)}$ | 15 | - | 20 | - | 20 | - | 20 | - | 20 | - | ns |
| twDD | Write Pulse to Data Delay ${ }^{(9)}$ | - | 50 | - | 60 | - | 70 | - | 80 | - | 95 | ns |
| todo | Write Data Valid to Read Data Delay ${ }^{(9)}$ | - | 35 | - | 45 | 二 | 55 | - | 65 | - | 80 | ns |

## NOTES:

2654 tbl 10

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT70121 Only)."
4. To ensure that the earlier of the two ports wins.
5. tBDD is a calculated parameter and is the greater of 0, TWDD - twP (actual) or toDD - tow (actual).
6. To ensure that a write cycle is inhibited during contention.
7. To ensure that a write cycle is completed after contention.
8. " $x$ " in part numbers indicates power rating ( S or L ).
9. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY Port-to-Port Delay (For SLAVE IDT70125 Only)."

TIMING WAVEFORM OF READ WITH $\overline{\text { BUSY }}{ }^{(1,2,3)}$ (FOR MASTER IDT70121)


2654 drw 12
NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write Cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{O E}$ at LOW for the reading port.

## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$ (FOR SLAVE IDT70125 ONLY)



2654 drw 13

## NOTES:

1. Assume BUSY input at HIGH for the writing port, and $\overline{O E}$ at LOW for the reading port.
2. Write Cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enabled for both ports.

TIMING WAVEFORM OF WRITE WITH $\overline{B U S Y}$ (FOR SLAVE IDT70125 ONLY)


2654 drw 14

## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text { CE ARBITRATION }}$ (FOR MASTER IDT70121 ONLY)

$\overline{C E}$ VALID FIRST:


CER VALID FIRST:


TIMING WAVEFORM OF CONTENTION CYCLE NO. 2,

## ADDRESS VALID ARBITRATION (FOR MASTER IDT70121 ONLY) ${ }^{(1)}$

LEFT ADDRESS VALID FIRST:


RIGHT ADDRESS VALID FIRST:


NOTE:

1. $\overline{C E L}=\overline{C E R}=V_{I L}$.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(3)}$|  |  | $70121 \times 25^{(1)}$$70125 \times 25^{(1)}$ |  | $\begin{aligned} & 70121 \times 35 \\ & 70125 \times 35 \end{aligned}$ |  | $\begin{aligned} & 70121 \times 45 \\ & 70125 \times 45 \end{aligned}$ |  | $\begin{array}{l\|} \hline 70121 \times 55 \\ 70125 \times 55 \end{array}$ |  | $\begin{aligned} & 70121 \times 70^{(2)} \\ & 70125 \times 70^{(2)} \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. " $X$ " in part numbers indicates power rating ( S or L ).

## TIMING WAVEFORM OF INTERRUPT MODE ${ }^{(1,2)}$

LEFT SIDE SETS INTR:


RIGHT SIDE CLEARS INTR:


NOTES:

1. $\overline{C E L}=\overline{C E} R=V I L$
2. $\mathbb{N T T L}$ and INTR are reset (high) during power-up.

TIMING WAVEFORM OF INTERRUPT MODE ${ }^{(1,2)}$
RIGHT SIDE SETS INTL:


LEFT SIDE CLEARS INTL:


## NOTES:

1. $\mathrm{CEL}_{\mathrm{L}}=\mathrm{CER}=\mathrm{V}_{\mathrm{V}}$
2. INTL and INTR are reset to Voh during power-up.

## 18-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:

1. No arbitration in IDT70125 (SLAVE). BUSYIN inhibits write in IDT70125 (SLAVE).

## FUNCTIONAL DESCRIPTION

The IDT70121/IDT70125 provide two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected (CE high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}})$. In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. Non-contention READ/ WRITE conditions are illustrated in Table I.

The interrupt flag (INT) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( (INTL) is set when the right port writes to memory location 7FE (HEX). The left port clears the interrupt by reading address location 7FE. Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag ( $\overline{\operatorname{NT}} \mathrm{R}$ ), the right port must read the memory location 7FF. The message ( 9 bits) at 7FE or 7FF is userdefined. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

## ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5 ns minimum and determine which port has access. In all cases, an active $B \overline{U S Y}$ flag will be set for the delayed port.

The $\overline{B U S Y}$ flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determinewhich port has access and sets the delayed port's BUSY flag. $\overline{B U S Y}$ is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the write operation is invalid for the port
that has $\overline{\text { BUSY }}$ set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{\mathrm{CE}}$, on-chip logic arbitrates between $\overline{\mathrm{CE}}$. and $\overline{\mathrm{CE}}$ R for access; or (2) if the $\overline{\mathrm{CE}}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (reter to Table III). In either mode of arbitration, the delayed port's $B \cup \overline{S Y}$ flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION

Expanding the data bus width to eighteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its $\overline{B U S Y} L$ while another activates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the $\overline{B U S Y}$ input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

## TRUTH TABLES

TABLE I. NON-CONTENTION

READ/WRITE CONTROL ${ }^{(4)}$

| Left or Right Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R/W | CE | OE | D0-8 |  |
| X | H | X | Z | Port Disabled and in PowerDown Mode, Isb2 or Isb4 |
| X | H | $\bar{\chi}$ | Z | $\overline{\mathrm{CE}} \mathrm{F}=\overline{\mathrm{CE}} \mathrm{L}=\mathrm{H}$, Power-Down Mode, ISB1 or IsB3 |
| L | L | X | DATAIN | Data on Port Written Into Memory ${ }^{(2)}$ |
| H | L | L | DATAOUT | Data in Memory Output on Port ${ }^{(3)}$ |
| H | L | H | Z | High Impedance Outputs |

NOTES:

1. $A 0 L-A 10 L \neq A 0 R-A 10 R$.
2. If $\overline{B U S Y}=\mathrm{L}$, data is not written.
3. If $\overline{B U S Y}=L$, data may not be valid, see twDD and todo timing.
4. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=$ LOW, $\mathrm{X}=$ DON'T CARE, $\mathrm{Z}=\mathrm{HIGH}$ IMPEDANCE

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Condition | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 11 | pF |
| CouT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 11 | pF |

NOTE:
2654 tbl 13

1. This parameter is determined by device characterization but is not production tested.

## TABLE II. INTERRUPT FLAG ${ }^{(1,4)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/ $\bar{W}$ L | $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{\text { OEL }}$ | A0L - A10L | INTL | R/WR | $\overline{\mathrm{CE}} \mathrm{R}$ | OER | AOL - A10R | $\overline{\text { INTR }}$ |  |
| L | L | X | 7FF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right INTR Flag |
| X | X | X | X | X | X | L | L | 7FF | $H^{(3)}$ | Reset Right $\overline{\text { NT }}$ R Flag |
| X | X | X | X | $\mathrm{L}^{(3)}$ | L | L | X | 7FE | X | Set Left INTL Flag |
| X | L | L | 7FE | $H^{(2)}$ | X | X | X | X | X | Reset Left INTL. Flag |

NOTES:

1. Assumes $\overline{B U S Y L}=\overline{B U S Y R}=H$.
2. If $\mathrm{BUSYL}=\mathrm{L}$, then NC .
3. If $\overline{B U S Y} \mathrm{~A}=\mathrm{L}$, then $N C$.
4. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=$ LOW, $\mathrm{X}=$ DON'T CARE, $\mathrm{NC}=\mathrm{NO}$ CHANGE

TABLE III. ARBITRATION ${ }^{(2)}$

| Left Port |  | Right Port |  | Flags ${ }^{(1)}$ |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | A0L - A10L | $\overline{\text { CER }}$ | A0R - A10R | $\overline{B U S Y L}$ | BUSYR |  |
| H | X | H | X | H | H | No Contention |
| L | Any | H | X | H | H | No Contention |
| H | X | L | Any | H | H | No Contention |
| L | $\neq \mathrm{AoR}$ - A10R | L | \# A0L - A10L | H | H | No Contention |
| Address Arbitration With $\overline{\text { CE }}$ Low Before Address Match |  |  |  |  |  |  |
| L | LV5R | L | LV5R | H | L | L-Port Wins |
| L | RV5L | L | RV5L | L | H | R-Port Wins |
| L | Same | L | Same | H | L | Arbitration Resolved |
| L | Same | L | Same | L | H | Arbitration Resolved |
| $\overline{\text { CE }}$ Arbitration With Address Match Before $\overline{\text { CE }}$ |  |  |  |  |  |  |
| LL5R | $=$ A0R - A 10 R | LL5R | $=A 0 L-A_{10 L}$ | H | L | L-Port Wins |
| RL5L | = A0R - A10R | RL5L | = A0L-A10L | L | H | R-Port Wins |
| LW5R | = A0R - A10R | LW5R | $=\mathrm{AOL}-\mathrm{A} 10 \mathrm{~L}$ | H | L | Arbitration Resolved |
| LW5R | $=\mathrm{A} 0 \mathrm{R}-\mathrm{Al0R}$ | LW5R | $=\mathrm{A}_{0}$ - $\mathrm{A}_{10 \mathrm{~L}}$ | L | H | Arbitration Resolved |

## NOTES:

1. INT Flags Don't Care.
2. $X=$ DON'T CARE, $L=$ LOW, $H=H I G H$

LV5R $=$ Left Address Valid $\geq 5 n$ before right address.
RV5L $=$ Right Address Valid $\geq 5$ ns before left address.

Same $=$ Left and Right Addresses match within 5 ns of each other.
LL5R $=$ Left $\overline{C E}=L O W \geq 5$ ns before Right $\overline{C E}$.
RL5L $=$ Right $\overline{C E}=L O W \geq 5$ ns before Left $\overline{C E}$.
LW5R = Left and right $\overline{C E}=$ LOW within 5 ns of each other.

CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

## FEATURES:

- High-speed access
- Military: 35/45/55/70/90ns (max.)
- Commercial: 25/35/45/55/70/90ns (max.)
- Low-power operation
- IDT7133/43SA

Active: 500 mW (typ.)
Standby: 5 mW (typ.)

- IDT7133/43LA

Active: 500 mW (typ.)
Standby: 1 mW (typ.)

- Versatile control for write: separate write control for lower and upper byte of each port
- MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143
- On-chip port arbitration logic (IDT7133 only)
- BUSY output flag on IDT7133; BUSY input on IDT7143
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL-compatible; single 5 V ( $\pm 10 \%$ ) power supply
- Available in 68 -pin ceramic PGA, Flatpack, and PLCC
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7133/7143 are high-speed 2K $\times 16$ dual-port static RAMs. The IDT7133 is designed to be used as a stand-alone 16 -bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7143 "SLAVE" dual-port in 32-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.
Both devices provide two independent ports with separate control, address, and $/ / O$ pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power downfeature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.
Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, these devices typically operate on only 500 mW of power at maximum access times as fast as 25 ns. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming $200 \mu \mathrm{~W}$ for a 2 V battery.
The IDT7133/7143 devices have identical pinouts. Each is packed in a 68 -pin ceramic PGA, 68 -pin flatpack, and 68 -pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## NOTES:

1. IDT7133 (MASTER): BUSY is open drain output and requires pull-up resistor. IDT7143 (SLAVE): BUSY is input.
2. $L B=L O W E R B Y T E$
3. UB = UPPER BYTE

## PIN CONFIGURATIONS



NOTES:

1. Both Vcc pins must be connected to the supply to assure reliable operation.
2. Both GND pins must be connected to the supply to assure reliable operation.
3. $\mathrm{UB}=$ Upper Byte, LB = Lower Byte


## NOTES:

1. Both Vcc pins must be connected to the supply to assure reliable operation.
2. Both GND pins must be connected to the supply to assure reliable operation.
3. $\mathrm{UB}=$ Upper Byte, LB $=$ Lower Byte

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM ${ }^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power <br> Dissipation | 2.0 | 2.0 | W |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE $\left(T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{OV}$ | 11 | pF |
| COUT | Input/Output <br> Capacitance | $\mathrm{V}_{\mathrm{I}} \mathrm{O}=\mathrm{OV}$ | 11 | pF |

NOTE:
2746 tb 02

1. This parameter is determined by device characterization but is not production tested.

## RECOMMENDED OPERATING <br> TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. VIL (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, Vcc $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | $\begin{aligned} & \text { IDT7133SA } \\ & \text { IDT7143SA } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7133LA } \\ & \text { IDT7143LA } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \||1|| | Input Leakage Current ${ }^{(6)}$ | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|lLO| | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage (//Oo-l/O15) | $\mathrm{lOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| Vol | Open Drain Output Low Voltage (BUSY) | $\mathrm{lOL}=16 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(3)}(\mathrm{VCc}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test <br> Condition | Version |  | $\begin{aligned} & \hline 7133 \times 25(1) \\ & 7143 \times 25(1) \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 7133 \times 35 \\ & 7143 \times 35 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 7133 \times 45 \\ & 7143 \times 45 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 7133 \times 55 \\ & 7143 \times 55 \end{aligned}$ |  | $\begin{aligned} & 7133 \times 70 / 90 \\ & 7143 \times 70 / 90 \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{\text {(2) }}$ | Max. | Typ. ${ }^{\text {(2) }}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{\text {(2) }}$ | Max. |  |
| ICC | Dynamic Operating Current (Both Ports Active) | $\overline{\mathrm{CE}} \leq \mathrm{V}_{\mathrm{IL}}$ <br> Outputs Open $f=\operatorname{fmax}^{(4)}$ | MIL. |  |  | - | - | $\begin{aligned} & 325 \\ & 295 \end{aligned}$ | - | $\begin{aligned} & 320 \\ & 290 \end{aligned}$ | - | $\begin{aligned} & 315 \\ & 285 \end{aligned}$ | - | $\begin{aligned} & 310 \\ & 280 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{array}{\|l} \mathrm{S} \\ \mathrm{~L} \end{array}$ | - | $\begin{aligned} & 300 \\ & 270 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 295 \\ & 265 \end{aligned}$ | - | $\begin{aligned} & 290 \\ & 260 \end{aligned}$ | - | $\begin{aligned} & 285 \\ & 255 \end{aligned}$ | - | $\begin{aligned} & 280 \\ & 250 \\ & \hline \end{aligned}$ |  |
| IsB1 | Standby Current (Both Ports - TTL Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}} L_{\mathrm{L}} \text { and } \overline{\mathrm{CE}} \mathrm{~F} \geq \mathrm{V}_{I H} \\ & \mathrm{f} \mathrm{~S}^{(4)} \end{aligned}$ | MIL. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | 二 | - | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 85 \\ & 75 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 70 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 80 \\ & 70 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{array}{r} 75 \\ 65 \\ \hline \end{array}$ | mA |
|  |  |  | COM'L. | $\begin{array}{\|l\|} \hline \mathrm{S} \\ \mathrm{~L} \\ \hline \end{array}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 80 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{array}{r} 75 \\ 65 \\ \hline \end{array}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 75 \\ & 65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 70 \\ & 60 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 60 \\ & \hline \end{aligned}$ |  |
| ISB2 | Standby Current (One Port — TTL Level Inputs) | Active Port Outputs Open | MIL. | S | - | 二 | - | $\begin{array}{\|l} 220 \\ 200 \\ \hline \end{array}$ | - | $\begin{aligned} & 210 \\ & 190 \\ & \hline \end{aligned}$ | - | $\begin{array}{r} 210 \\ 190 \\ \hline \end{array}$ | - | $\begin{aligned} & 200 \\ & 180 \\ & \hline \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{array}{\|l\|} \hline S \\ L \\ \hline \end{array}$ | - | $\begin{aligned} & 200 \\ & 180 \end{aligned}$ | - | $\begin{aligned} & 190 \\ & 170 \end{aligned}$ | - | $\begin{aligned} & 190 \\ & 170 \end{aligned}$ | - | $\begin{aligned} & 180 \\ & 160 \end{aligned}$ | - | $\begin{aligned} & 180 \\ & 160 \\ & \hline \end{aligned}$ |  |
| ISB3 | Full Standby Current (Both Ports CMOS Level Inputs) | $\begin{aligned} & \text { Both Ports } \overline{C E L} \& \\ & \overline{C E} R \geq \text { Vcc }-0.2 \mathrm{~V} \\ & \text { VIN } \geq \text { Vcc }-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(5)} \end{aligned}$ | MIL. <br> COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | - | - | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{gathered} \hline 1 \\ 0.2 \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  |  |  | $\begin{aligned} & \mathrm{S} \\ & \hline \end{aligned}$ | $\begin{gathered} 1 \\ 0.2 \\ \hline \end{gathered}$ | $\begin{gathered} 15 \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ 0.2 \\ \hline \end{gathered}$ | $\begin{gathered} 15 \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ 0.2 \\ \hline \end{gathered}$ | $\begin{gathered} 15 \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ 0.2 \\ \hline \end{gathered}$ | $\begin{gathered} 15 \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} 1 \\ 0.2 \end{gathered}$ | $\begin{gathered} 15 \\ 4 \end{gathered}$ |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) | One Port $\overline{C E L}$ or $\overline{C E R}_{\mathrm{R}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ VIn $\geq$ Vcc- 0.2 V or Vin $\leq 0.2 \mathrm{~V}$ Active Port Outputs Open, $f=$ fmax $^{(4)}$ | MIL. | $\begin{array}{\|l\|} \hline \mathrm{S} \\ \mathrm{~L} \\ \hline \end{array}$ | - | - | - | 210 | - | 200 <br> 180 | - | 200 180 | - | 190 <br> 170 <br> 170 | mA |
|  |  |  | COM'L. | S |  | $\begin{array}{\|c\|} \hline 190 \\ 170 \\ \hline \end{array}$ | - | $\begin{aligned} & 180 \\ & 160 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \hline 180 \\ & 160 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 170 \\ & 150 \\ & \hline \end{aligned}$ | - | $\begin{array}{\|} \hline 170 \\ 150 \\ \hline \end{array}$ |  |

## NOTES:

2746 tbl 06

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $V C C=5 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$.
3. " $x$ " in part number indicates power rating (SA or LA).
4. At $f=f \mathrm{mAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ trc, and using "AC Test Conditions" of input levels of GND to 3V.
5. $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
6. At $\mathrm{V} c \mathrm{c} \leq 2.0 \mathrm{~V}$ input leakages are undefined.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES ${ }^{(1)}$
(LA Version Only) VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Condition |  | ID77133LAIDT7143LA |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| VDR | Vcc for Data Retention | $\begin{aligned} & \mathrm{VCC}=2 \mathrm{~V} \\ & \overline{\mathrm{CE}} \geq \mathrm{VHC} \\ & \mathrm{VIN} \geq \mathrm{VHC} \text { or } \leq \mathrm{VLC} \end{aligned}$ |  | 2.0 | - | V |
| ICCDR | Data Retention Current |  | MIL. | - | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 1500 |  |
| $\mathrm{tCDR}^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | ns |
| $\mathrm{tR}^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{tRC}^{(2)}$ | - | ns |

NOTES:
2746 tbl 07

1. $V C C=2 V, T A=+25^{\circ} \mathrm{C}$
2. $t R C=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW Vcc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1,2 \& 3$ |



Figure 1. Output Load


Figure 2. Output Load (for tlz, thz, twz, tow)
*Including scope and jig


Figure 3. $\overline{B U S Y}$ Output Load (IDT7133 only)

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(4)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7133x25 } \\ & \text { IDT7143×25 } \\ & \hline(2) \end{aligned}$ |  | $\begin{aligned} & \hline \text { IDT7133×35 } \\ & \text { IDT7143x35 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { IDT7133×45 } \\ & \text { IDT7143×45 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \text { IDT7133x55 } \\ & \text { IDT7143x55 } \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \text { DT7133x70/90 } \\ \text { IDT7143x70/90 } \\ \hline \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| thc | Read Cycle Time | 25 | - | 35 | - | 45 | - | 55 | - | 70/90 | - | ns |
| taA | Address Access Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 70/90 | ns |
| tace | Chip Enable Access Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 70/90 | ns |
| taoe | Output Enable Access Time | - | 15 | - | 20 | - | 25 | - | 30 | - | 40/40 | ns |
| tor | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | 0 | - | 0/0 | - | ns |
| tLZ | Output Low Z Time ${ }^{(1,3)}$ | 0 | - | 0 | - | 0 | - | 5 | - | 5/5 | - | ns |
| thz | Output High Z Time ${ }^{(1,3)}$ | - | 15 | - | 20 | - | 20 | - | 20 | - | 25/25 | ns |
| tPu | Chip Enable to Power Up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0/0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(3)}$ | - | 50 | - | 50 | - | 50 | - | 50 | - | 50/50 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1,2 , and 3 ).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed but not tested.
4. " $x$ " in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


## NOTES:

1. $\mathrm{R} \bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{\mathrm{CE}}=\mathrm{VIL}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{VIL}$.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(7)}$

| Symbol | Parameter | IDT7133×25 <br> IDT7143 $25^{(2)}$ |  | IDT7133x35 IDT7143x35 |  | IDT7133×45 IDT7143x45 |  | $\begin{aligned} & \text { IDT7133×55 } \\ & \text { IDT7143×55 } \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \text { IDT7133x70/90 } \\ \text { IDT7143x70/90 } \\ \hline \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time ${ }^{(4)}$ | 25 | - | 35 | - | 45 | - | 55 | - | 70/90 | - | ns |
| tew | Chip Enable to End of Write | 20 | - | 25 | - | 30 | - | 40 | - | 50/50 | - | ns |
| taw | Address Valid to End of Write | 20 | - | 25 | - | 30 | - | 40 | - | 50/50 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0/0 | - | ns |
| twP | Write Pulse Width ${ }^{(6)}$ | 20 | - | 25 | - | 30 | - | 40 | - | 50/50 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0/0 | - | ns |
| tDW | Data Valid to End of Write | 15 | - | 20 | - | 20 | - | 25 | - | 30/30 | - | ns |
| thz | Output High Z Time ${ }^{(1,3)}$ | - | 15 | - | 20 | - | 20 | - | 20 | - | 25/25 | ns |
| tDH | Data Hold Time ${ }^{(5)}$ | 0 | - | 0 | 二 | 5 | 一 | 5 | - | 5/5 | - | ns |
| twZ | Write Enable to Output in High $\mathrm{Z}^{(1,3)}$ | - | 15 | - | 20 | - | 20 | - | 20 | - | 25/25 | ns |
| tow | Output Active from End of Write ${ }^{(1,3,5)}$ | 0 | - | 0 | - | 5 | - | 5 | - | 5/5 | - | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1, 2, and 3).
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. This parameter is guaranteed but not tested.
4. For MASTER/SLAVE combination, twC $=t B A A+t W R+t W P$.
5. The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
6. Specified for $\overline{\mathrm{OE}}$ at high (refer to "Timing Waveform of Write Cycle", Note 7).
7. " $x$ " in part number indicates power rating (SA or LA).

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(8)}$

| Symbol | Parameter | $\begin{array}{\|l\|} \hline \text { IDT7133 } \times 25^{(1)} \\ \text { IDT7143 } \times 25^{(1)} \\ \hline \end{array}$ |  | $\begin{aligned} & \text { IDT7133x35 } \\ & \text { IDT7143×35 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \text { IDT7133×45 } \\ & \text { IDT7143×45 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { IDT7133×55 } \\ & \text { IDT7143×55 } \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \text { DT7133x70/90 } \\ \text { IDT7143x70/90 } \\ \hline \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (For MASTER IDT7133) |  |  |  |  |  |  |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address | - | 25 | - | 35 | - | 45 | - | 50 | - | 55/55 | ns |
| tBDA | $\overline{\text { BUSY }}$ Disable Time from Address | - | 20 | - | 30 | - | 40 | - | 40 | - | 45/45 | ns |
| tBAC | $\overline{\text { BUSY }}$ Access Time from Chip Enable | - | 20 | - | 25 | - | 30 | - | 35 | - | 35/35 | ns |
| tBDC | $\overline{\text { BUSY }}$ Disable Time from Chip Enable | - | 20 | - | 20 | - | 25 | - | 30 | - | 30/30 | ns |
| twDD | Write Pulse to Data Delay ${ }^{(2)}$ | - | 50 | - | 60 | - | 80 | - | 80 | - | 90/90 | ns |
| toDD | Write Data Valid to Read Data Delay ${ }^{(2)}$ | - | 35 | - | 45 | - | 55 | - | 55 | - | 70/70 | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | Note 3 | - | Note 3 | - | Note 3 | - | Note 3 | - | Note 3 | ns |
| tAPS | Arbitration Priority Set Up Time ${ }^{(4)}$ | 5 | - | 5 | - | 5 | - | 5 | - | 5/5 | - | ns |
| BUSY INPUT TIMING (For SLAVE IDT7143) |  |  |  |  |  |  |  |  |  |  |  |  |
| twB | Write to $\overline{\mathrm{BUSY}}^{(5)}$ | 0 | - | 0 | - | 0 | - | - | - | 0/0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(6)}$ | 20 | - | 25 | - | 30 | - | 30 | - | 30/30 | - | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(7)}$ | - | 50 | - | 60 | - | 80 | - | 80 | - | 90/90 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(7)}$ | - | 35 | - | 45 | - | 55 | - | 55 | - | 70/70 | ns |

## NOTES:

6. To ensure that a write cycle is completed after contention.
7. Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORMOF READ WITH PORT-TO-PORT DELAY (For SIave IDT7143)"
8. " $x$ " in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


WRITE CYCLE NO. 2 ( $\overline{\text { CE }}$ CONTROLLED TIMING) $)^{(1,2,3,5)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{N}}$ or $\overline{\mathrm{CE}}$ must be high during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a low $\overline{C E}$ and a low $R \overline{W W}$.
3. twR is measured from the earlier of $\overline{C E}$ or $R / \bar{W}$ going high to the end of write cycle.
4. During this period, the $/ / O$ pins are in the output state, and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $\mathrm{R} / \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. If $\overline{O E}$ is low during a $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (tWZ + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $\mathrm{R} \overline{\bar{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
8. R $\bar{W}$ for either upper or lower byte.

TIMING WAVEFORM OF READ WITH $\overline{\text { BUSY }}^{(1,2,3)}$ (For MASTER IDT7133)


NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{\mathrm{OE}}$ at LO for the reading port.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$ (For SLAVE IDT7143)


TIMING WAVEFORM OF WRITE WITH $\overline{B U S Y}$ INPUT (For SLAVE IDT7143)

timing waveform of contention cycle no. 1, $\overline{\text { CE ARBITRATION (For MASTER }}$ IDT7133)

CEL VALID FIRST:


CER VALID FIRST:


TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION ${ }^{(1)}$ (For MASTER IDT7133)

LEFT ADDRESS VALID FIRST:


RIGHT ADDRESS VALID FIRST:


NOTE:

1. $\overline{\mathrm{CEL}}=\overline{\mathrm{CER}}=\mathrm{VIL}$

## FUNCTIONAL DESCRIPTION:

The IDT7133/43 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. The devices have an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (CE high). When a port is enabled, access to the entire memory array is pemitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}})$. In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. Non-contention READ/ WRITE conditions are illustrated in Table 1.

## ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5 ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's $\overline{B U S Y}$ flag. $\overline{B U S Y}$ is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that a write operation is invalid for the port that has $\overline{B U S Y}$ set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{\mathrm{CE}}$, on-chip control logic arbitrates between $\overline{\mathrm{CE}}$ L and $\overline{\mathrm{CE}} \mathrm{R}$ for
access; or (2) if the $\overline{\mathrm{CE}}$ s are low before an address match, onchip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's $\overline{B U S Y}$ flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to 32 bits or more in a dualport RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its $\overline{B U S Y}$ while another activates its $\overline{B U S Y} R$ signal. Both sides are now busy and the CPUs will await indefinately for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.
When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past $\overline{B U S Y}$ to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.
The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

TABLE 1 - NON-CONTENTION READ/WRITE CONTROL ${ }^{(4)}$

| LEFT OR RIGHT PORT ${ }^{(1)}$ |  |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/ $\bar{W}_{\text {L }}$ L | R/ $\bar{W}$ UB | $\overline{C E}$ | $\overline{O E}$ | 1/00-7 | 1/O8-15 |  |
| X | X | H | X | Z | Z | Port Disabled and in Power Down Mode, IsB2, IsB4 |
| X | X | H | X | Z | Z | $\overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}} \mathrm{L}=\mathrm{H}$, Power Down Mode, ISB1 or IsB3 |
| L | L | L | X | DATAIN | DATAIN | Data on Lower Byte and Upper Byte Written into Memory ${ }^{(2)}$ |
| L | H | L | L | DATAIN | DATAout | Data on Lower Byte Written into Memory ${ }^{(2)}$, Data in Memory Output on Upper Byte ${ }^{(3)}$ |
| H | L | L | L | DATAOUT | DATAIN | Data in Memory Output on Lower Byte ${ }^{(3)}$, Data on Upper Byte Written into Memory ${ }^{(2)}$ |
| L | H | L | H | DATAIN | Z | Data on Lower Byte Written into Memory ${ }^{(2)}$ |
| H | L | L | H | Z | DATAIN | Data on Upper Byte Written into Memory ${ }^{(2)}$ |
| H | H | L | L | DATAOUT | DATAOUT | Data in Memory Output on Lower Byte and Upper Byte |
| H | H | L | H | Z | Z | High Impedance Outputs |

## NOTES:

2746 tbl 12

1. $A_{0 L}-A_{10 L} \neq A_{0 R}-A_{10 R}$
2. If $\overline{B U S Y}=L O W$, data is not written.
3. If $\overline{B U S Y}=L O W$, data may not be valid, see twDD and toDD timing.
4. $\mathbf{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{X}=$ Don't Care, $\mathrm{Z}=$ High Impedance, LB = Lower Byte, UB = Upper Bytle

TABLE II - ARBITRATION ${ }^{(1)}$

| LEFT PORT |  | RIGHT PORT |  | FLAGS |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CEL}}$ | AoL - A10L | $\overline{C E}{ }_{\text {R }}$ | AOR - A10R | $\overline{\text { BUSYL }}$ | $\overline{B U S Y}^{\text {R }}$ |  |
| H | X | X | X | H | H | No Contention |
| X | X | H | X | H | H | No Contention |
| L | $\neq$ AoR - A10R | L | $\neq$ A0L - A10L | H | H | No Contention |
| ADDRESS ARBITRATION WITH CE LOW BEFORE ADDRESS MATCH |  |  |  |  |  |  |
| L | LV5R | L | LV5R | H | L | L-Port Wins |
| L | RV5L | L | RV5L | L | H | R-Port Wins |
| L | Same | L | Same | H | L | Arbitration Resolved |
| L | Same | L | Same | L | H | Arbitration Resolved |
| $\overline{\text { CE ARBITRATION WITH ADDRESS MATCH BEFORE } \overline{C E} \text { - }}$ |  |  |  |  |  |  |
| LL5R | $=\mathrm{A} 0 \mathrm{R}-\mathrm{A} 10 \mathrm{R}$ | LL5R | = A0L - A10L | H | L | L-Port Wins |
| RL5L | $=A 0 R-A 10 R$ | RL5L | $=\mathrm{A} 0 \mathrm{~L} \cdot \mathrm{~A} 10 \mathrm{~L}$ | L | H | R-Port Wins |
| LW5R | $=A 0 R-A 10 R$ | LW5R | $=\mathrm{A} 0 \mathrm{~L}-\mathrm{A} 10 \mathrm{~L}$ | H | L | Arbitration Resolved |
| LW5R | $=A 0 R-A_{10 R}$ | LW5R | = A0L - A 10 L | L | H | Arbitration Resolved |

NOTES:

1. $H=H I G H, L=L O W, X=$ Don't Care

LV5R = Left Address Valid $\geq 5$ ns before right address
RV5L $=$ Right Address Valid $\geq 5$ ns before left address
Same = Left and Right Address match within 5ns of each other

LL5R = Left $\overline{C E}=$ LOW $\geq 5 n$ s before Right $\overline{C E}$
RL5L $=$ Right $\overline{C E}=L O W \geq 5 n s$ before Left $\overline{\mathrm{CE}}$
LW5R $=$ Left and Right $\overline{\mathrm{CE}}=$ LOW within 5 ns of each other

## 32-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



## NOTES:

1. No arbitration in IDT7143 (SLAVE). $\overline{\text { BUSY }}$-IN inhibits write in IDT7143 (SLAVE).


## FEATURES:

- High-speed access
- Military: 35/45/55/70ns (max.)
- Commercial: 25/35/45/55/70ns (max.)
- Low-power operation
- IDT7134SA

Active: 500 mW (typ.)
Standby: 5mW (typ.)

- IDT7134LA

Active: 500 mW (typ.)
Standby: 1 mW (typ.)

- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL-compatible; single 5V ( $\pm 10 \%$ ) power supply
- Available in several popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7134 is an extremely high-speed $4 \mathrm{~K} \times 8$ dual-port static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same dual-port RAM location.

The IDT7134 provides two independent ports with separate control, address, and $I / O$ pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature, controlled by $\overline{C E}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {m }}$ high-performance technology, these dual-port typically on only 500 mW of power at maximum access times as fast as 25 ns. Low -power (LA) versions offer battery backup data retention capability, with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7134 is packaged on either a sidebraze or plastic 48 -pin DIP, 48 -pin LCC, and 52 -pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to Ground | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 1.5 | 1.5 | W |
| IOUT | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}^{( }=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | Vin $=0 \mathrm{~V}$ | 11 | pF |
| COUT | Output Capacitance | Vout $=0 \mathrm{~V}$ | 11 | pF |

## NOTE:

1. This parameter is determined by device characterization but is not production tested


2720 drw 03
PLCC TOP VIEW


2720 drw 04
LCC TOP VIEW

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Ground | 0 | 0 | 0 | V |
| VIH $^{\text {IH }}$ | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTES:
2720 tbl 04

1. $\mathrm{V}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .
2. VTERM must not exceed $V c c+0.5 \mathrm{~V}$.

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc $=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT7134SA |  | IDT7134LA |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \| $\mathrm{l} \mid$ | Input Leakage Current ${ }^{(5)}$ | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|lıO| | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=O \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $\mathrm{lOL}=6 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
|  |  | $\mathrm{lOL}=8 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Conditions | Version | $7134 \times 25^{(4)}$ |  | 7134×35 |  | 7134X45 |  | 7134X55 |  | 7134X70 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. |  |
| Icc | Dynamic Operating Current <br> (Both Ports Active) | $\overline{\mathrm{CE}} \leq \mathrm{V}_{\mathrm{IL}}$ <br> Outputs Open $f=f \text { max } X^{(3)}$ | $\begin{array}{ll}\text { MIL. } & \text { S } \\ & \text { L }\end{array}$ | - | - | - | $\begin{aligned} & 300 \\ & 260 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 280 \\ & 240 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 270 \\ & 220 \\ & \hline \end{aligned}$ | - | 270 220 | mA |
|  |  |  | COM'L. $\begin{array}{r}\text { S } \\ \mathrm{L}\end{array}$ | - | $\begin{aligned} & 280 \\ & 240 \end{aligned}$ | - | $\begin{aligned} & 260 \\ & 220 \end{aligned}$ | 一 | $\begin{aligned} & 240 \\ & 200 \end{aligned}$ | - | $\begin{aligned} & 240 \\ & 200 \end{aligned}$ | - | $\begin{aligned} & 240 \\ & 200 \end{aligned}$ |  |
| IsB1 | Standby Current (Both Ports-TTL Level Inputs) | $\begin{aligned} & \overline{C E}_{L} \text { and } \overline{C E}_{R} \geq V_{V I H} \\ & \mathrm{f}=\mathrm{fmax}^{(3)} \end{aligned}$ | MIL. $\quad \mathrm{S}$ | - | - | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 75 \\ & 55 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \end{aligned}$ | mA |
|  |  |  | COM'L. $\begin{array}{r}\text { S } \\ \\ \text { L }\end{array}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 80 \\ & 50 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 75 \\ & 45 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \end{aligned}$ |  |
| Is82 | Standby Current (One Port-TTL Level Inputs) | $\overline{\mathrm{CE}}$ or $\mathrm{CER} \geq \mathrm{VIH}$ Active Port Outputs Open, $f=$ max $^{(3)}$ | MIL. $\begin{array}{ll}\text { S } \\ & \text { L }\end{array}$ | - | - | - | $\begin{aligned} & 200 \\ & 170 \end{aligned}$ | - | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | - | $\begin{aligned} & 180 \\ & 150 \end{aligned}$ | - | $\begin{aligned} & 180 \\ & 150 \end{aligned}$ | mA |
|  |  |  | COM'L. S | - | $\begin{aligned} & 180 \\ & 150 \end{aligned}$ | - | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | - | $\begin{aligned} & 160 \\ & 130 \end{aligned}$ | - | $\begin{aligned} & 160 \\ & 130 \end{aligned}$ | - | $\begin{aligned} & 160 \\ & 130 \end{aligned}$ |  |
| IsB3 | Full Standby Current (Both Ports-All CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}}$ and $\overline{C E} R \geq V C c-0.2 V$ | MIL. $\begin{array}{ll}\text { S } \\ & L\end{array}$ | - | - | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  | $\begin{aligned} & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(3)} \end{aligned}$ | COML. $\begin{array}{r}\text { S } \\ \mathrm{L}\end{array}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ |  |
| ISB4 | Full Standby Current (One Port-All CMOS Level Inputs) | One Port CEL or $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> Vin $\geq$ Vcc - 0.2V or $\mathrm{VIN} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs Open, $f=$ fmax $^{(3)}$ | MIL. S <br>  L | - | - | - | $\begin{aligned} & 190 \\ & 160 \end{aligned}$ | - | $\begin{aligned} & 180 \\ & 150 \end{aligned}$ | - | $\begin{aligned} & 170 \\ & 140 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | mA |
|  |  |  | $\begin{array}{\|cc\|} \hline \text { COM'L. } & \mathrm{S} \\ \hline \end{array}$ | - | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | - | $\begin{aligned} & 160 \\ & 130 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 120 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 120 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 120 \end{aligned}$ |  |

## NOTES

1. " $X$ " in part number indicates power rating ( $S A$ or $L A$ ).
2. $V C C=5 V, T A=+25^{\circ} \mathrm{C}$.
3. $f \operatorname{mAX}=1 /$ tRC $=$ All inputs cycling at $f=1 /$ trc (except Output Enable). $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby IsB3.
4. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.
5. At $\mathrm{Vcc} \leq 2.0 \mathrm{~V}$ input leakages are undefined.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(LA Version Only) VLc $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | VCC for Data Retention | $\begin{aligned} & \mathrm{VCC}=2 \mathrm{~V} \\ & \overline{\mathrm{CE}} \geq \mathrm{VHC}_{\mathrm{HC}} \\ & \mathrm{VIN} \geq \mathrm{VHC}^{\text {or }} \mathrm{VLC}^{2} \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 100 | 1500 |  |
| $\mathrm{tCDR}^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t R^{(3)}$ | Operation Recovery Time |  |  | trc ${ }^{(2)}$ | - | - | ns |

NOTES:
2720 tbl 07

1. $\mathrm{Vcc}=2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
2. $\mathrm{trC}=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## LOW Vcc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels |
| :--- |
| Input Rise/Fall Times |
| Input Timing Reference Levels |
| Output Reference Levels |
| Output Load |

GND to 3.0 V
5 ns
1.5 V
1.5 V
See Figures 1 and 2

2720 tbl 08


Figure 1. Output Load


Figure 2. Output Load
(for tlz, thz, twz, tow)
*Including scope and jig

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(4)}$

| Symbol | Parameter | 7134X25 ${ }^{(3)}$ |  | 7134X35 |  | 7134X45 |  | 7134X55 |  | $7134 \times 70$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| tAA | Address Access Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| tace | Chip Enable Access Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| taoe | Output Enable Access Time | - | 15 | - | 20 | - | 25 | - | 30 | - | 40 | ns |
| 1 OH | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tLz | Output Low $\mathrm{Z} \mathrm{Time}{ }^{(1,2)}$ | 0 | - | 0 | - | 5 | - | 5 | - | 5 | - | ns |
| thz | Output High $\mathrm{Z} \mathrm{Time}{ }^{(1,2)}$ | - | 15 | - | 20 | - | 20 | - | 25 | - | 30 | ns |
| tPu | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
4. " $X$ " in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


NOTES:

1. $R / \bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{\mathrm{CE}}=\mathrm{VIL}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{O E}=V_{I L}$.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(6)}$

| Symbol | Parameter | 7134×25 ${ }^{(5)}$ |  | 7134X35 |  | 7134X45 |  | 7134X55 |  | 7134X70 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| tEW | Chip Enable to End of Write | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| taw | Address Valid to End of Write | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| twR | Write RecoveryTime | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 15 | - | 20 | - | 20 | - | 25 | - | 30 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 20 | - | 25 | - | 30 | ns |
| toh | Data Hold Time ${ }^{(3)}$ | 0 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| twz | Write Enabled to Output in High $\mathbf{Z}^{(1,2)}$ | - | 15 | - | 20 | - | 20 | - | 25 | - | 30 | ns |
| tow | Output Active from End of Write ${ }^{(1,2,3)}$ | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(4)}$ | - | 50 | - | 70 | - | 80 | - | 80 | - | 90 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(4)}$ | - | 35 | - | 55 | - | 55 | - | 65 | - | 70 | ns |

NOTES:
2720 tbl 10

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although ton and tow values will vary over voltage and temperature, the actual tor will always be smaller than the actual tow.
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
5. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
6. " $X$ " in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1)}$


NOTE:

1. Write cycle parameters should be adhered to, in order to ensure proper writing.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 , R/ $\overline{\mathrm{W}}$ CONTROLLED $\operatorname{TIMING}{ }^{(1,2,3,4,6,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 1, $\overline{\operatorname{CE}} \operatorname{CONTROLLED~TIMING(1,2,3,5)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ must be high during all address transitions.
2. A write occurs during the overlap (tEw or twP) of a low $\overline{C E}$ and a $R \overline{\mathcal{W}}$.
3. twR is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ going high to the end of write cycle.
4. During this period, the $1 / O$ pins are in the output state, and input signals must not be applied.
5. If the CE low transition occurs simultaneously with or after the $\mathrm{R} / \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. If $\overline{O E}$ is low during a $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of twP or (twz + tow) to allow the l/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## FUNCTIONAL DESCRIPTION

The IDT7134 provides two ports with separate control, address, and $1 / O$ pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by $\overline{C E}$. The $\overline{C E}$ controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ( CE high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}}$ ). In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. Non-contention READ/ WRITE conditions are illustrated in the table below.

TABLE I - READ/WRITE CONTROL

| Left or Right Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R/ $\bar{W}$ | $\overline{\mathbf{C E}}$ | $\overline{O E}$ | D0-7 |  |
| X | H | X | Z | Port Disabled and in Power Down Mode, Isbz or Isb4 |
| X | H | X | Z | $\overline{\mathrm{CE}} \mathrm{R}=\overline{\mathrm{CE}} \mathrm{L}=\mathrm{H}$, Power Down Mode, IsB1 or Isb3 |
| L | L | X | DATAIN | Data on port written into memory |
| H | L | L | DATAOUT | Data in memory output on port |
| X | X | H | Z | High impedance outputs |

NOTE:

1. $A O L-A_{11 L} \neq A O R-A_{11 R}$

H = HIGH, L = LOW, X = Don't Care, Z = High Impedance

## FEATURES:

- High-speed access
- Military: 35/45/55/70ns (max.)
- Commercial: 25/35/45/55/70ns (max.)
- Low-power operation
- IDT71342SA

Active: 500 mW (typ.)
Standby: 5mW (typ.)

- IDT71342LA

Active: 500 mW (typ.)
Standby: 1mW (typ.)

- Fully asynchronous operation from either port
- Full on-chip hardware support of semaphore signalling between ports
- Battery backup operation-2V data retention
- TTL-compatible; single 5 V ( $\pm 10 \%$ ) power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature raange $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT71342 is an extremely high-speed $4 \mathrm{~K} \times 8$ dual-port static RAM with full on-chip hardware support of semaphore signalling between the two ports.

The IDT71342 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. To assist in arbitrating between ports, a fully independent semaphore logic block is provided. This block contains unassigned flags which can be accessed by either side; however, only one side can control the flag at any time. An automatic power down feature, controlled by CE and SEM, permits the on-chip circuitry of each port to enter a very low standby power mode (both CE and SEM high).
Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, this device typically operates on only 500 mW of power at maximum access times as fast as 25 ns. Low -power (LA) versions offer battery backup data retention capability, with each port typically consuming $200 \mu \mathrm{~W}$ from a 2 V battery. The device is packaged in either a hermetic 52 -pin leadless chip carrier or a 52 -pin PLCC.

The IDT71342 military devices are manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION

N

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to Ground | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 1.5 | 1.5 | W |
| LOUT | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 11 | pF |
| CouT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 11 | pF |
| 2721 tb 02 |  |  |  |  | NOTE:

1. This parameter is determined by device characterization but is not production tested.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Ground | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. $\mathrm{VIL}($ min. $)=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = $5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT71342SA |  | IDT71342LA |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \|lu| | Input Leakage Current ${ }^{(5)}$ | $V C C=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|liol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=O \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $10 \mathrm{~L}=6 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
|  |  | $1 \mathrm{OL}=8 \mathrm{~mA}$ | - | 0.5 | - | 0.5 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Conditions | Version | $71342 \times 25^{(4)}$ |  | 71342X35 |  | 71342X45 |  | 71342X55 |  | 71342X70 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. |  |
| lcc | Dynamic Operating Current (Both Ports Active) | $\overline{\mathrm{CE}} \leq \mathrm{V} \mathrm{VI}$ <br> Outputs Open | MIL.S <br>  | - | - | - | $\begin{array}{r} 300 \\ 260 \\ \hline \end{array}$ | - | $\begin{array}{r} 280 \\ -240 \\ \hline \end{array}$ | - | $\begin{aligned} & 270 \\ & 220 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 270 \\ & 220 \\ & \hline \end{aligned}$ | mA |
|  |  | $\begin{aligned} & \overline{\mathrm{SEM}}=\text { Don't Care } \\ & \mathrm{f}=\mathrm{fMAX}{ }^{(3)} \end{aligned}$ | COM'L. S | - | $\begin{aligned} & 280 \\ & 240 \end{aligned}$ | - | $\begin{array}{r} 260 \\ 220 \\ \hline \end{array}$ | - | $\begin{array}{r} 240 \\ 200 \\ \hline \end{array}$ | - | $\begin{aligned} & 240 \\ & 200 \end{aligned}$ | - | $\begin{aligned} & 240 \\ & 200 \end{aligned}$ |  |
| IcC1 | Dynamic Operating Current <br> (Semaphores Both Sides) | $\overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{H}}$ Outputs Open | MIL. $\quad$S <br>  | - | - | - | $\begin{array}{r} 190 \\ 170 \\ \hline \end{array}$ | - | $\begin{aligned} & 170 \\ & 150 \\ & \hline \end{aligned}$ | - | $\begin{array}{\|l} 170 \\ 150 \\ \hline \end{array}$ | - | $\begin{aligned} & 170 \\ & 150 \\ & \hline \end{aligned}$ | mA |
|  |  | $\begin{aligned} & \overline{\operatorname{SEM}} \leq V_{L} \\ & f=\mathrm{fMAX}^{(3)} \end{aligned}$ | COM'L. S | - | $\begin{aligned} & 200 \\ & 170 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 185 \\ & 155 \\ & \hline \end{aligned}$ | - | $\begin{array}{r} 170 \\ 140 \\ \hline \end{array}$ | - | $\begin{array}{\|l} 170 \\ 140 \\ \hline \end{array}$ | - | $\begin{aligned} & 170 \\ & 140 \\ & \hline \end{aligned}$ |  |
| ISE1 | Standby Current (Both Ports-TTL Level Inputs) | $\begin{aligned} & {\overline{\mathrm{CE}} \mathrm{~L} \text { and } \overline{\mathrm{CE}}_{R} \geq \mathrm{V}_{\mathbb{H}}}_{\overline{S E M L}^{\mathrm{SE}}=\overline{\mathrm{SEM}} \mathrm{R} \geq \mathrm{V}_{I H}}^{\mathrm{f}=\mathrm{fmax}^{(3)}} \end{aligned}$ | MIL. $\quad$S <br>  | - | - | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{array}{r} 75 \\ 55 \\ \hline \end{array}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \\ & \hline \end{aligned}$ | mA |
|  |  |  | COML. $\begin{array}{r}\mathrm{S} \\ \mathrm{L} \\ \hline\end{array}$ | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 80 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | $\begin{array}{r} 75 \\ 45 \\ \hline \end{array}$ | $\begin{aligned} & 25 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 70 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 70 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{array}{r} 25 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 70 \\ & 40 \\ & \hline \end{aligned}$ |  |
| IsB2 | Standby Current (One Port-TTL Level Inputs) | $\overline{\mathrm{CE}} \mathrm{L}$ or $\overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$ Active Port Outputs <br> Open, $f=$ fmax $^{(3)}$ <br> $\overline{\mathrm{SEM}} \mathrm{L}=\overline{\mathrm{SEM}} \mathrm{Z} \geq \mathrm{V}_{\mathrm{IH}}$ | MIL.S <br>  | - | - | - | $\begin{array}{r} 200 \\ 170 \\ \hline \end{array}$ | - | $\begin{aligned} & 190 \\ & 160 \\ & \hline \end{aligned}$ | - | $\begin{array}{\|l} 180 \\ 150 \\ \hline \end{array}$ | - | $\begin{aligned} & 180 \\ & 150 \\ & \hline \end{aligned}$ | mA |
|  |  |  | COM'L. $\begin{array}{r}\text { S } \\ \text { L }\end{array}$ | - | $\begin{aligned} & 180 \\ & 150 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 170 \\ & 140 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 160 \\ & 130 \\ & \hline \end{aligned}$ | - | $\begin{array}{\|l} 160 \\ 130 \\ \hline \end{array}$ | - | $\begin{aligned} & 160 \\ & 130 \\ & \hline \end{aligned}$ |  |
| ISB3 | Full Standby Current <br> (Both Ports-All <br> CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}}$. and$\begin{aligned} & \overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{VCC}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{VCc}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V} \\ & \overline{\mathrm{SEM}}=\overline{\operatorname{SEM}} \mathrm{R} \geq \\ & \mathrm{VCC}-0.2 \mathrm{~V}, \mathrm{f}=0^{(3)} \\ & \hline \end{aligned}$ | MIL. $\quad$S | - | - | $\begin{array}{r} 1.0 \\ 0.2 \\ \hline \end{array}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | mA |
|  |  |  | COM'L. ${ }^{\text {S }}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 15 \\ & 4.0 \end{aligned}$ |  |
| ISB4 | Full Standby Current (One Port-All CMOS Level Inputs) | One Port $\overline{C E} L$ or $\overline{C E}_{\mathrm{R}} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ <br> $\mathrm{Vin} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or Vin $\leq 0.2 \mathrm{~V}$ <br> $\overline{\mathrm{SEM}}=\overline{\mathrm{SEM}} \mathrm{R} \geq$ <br> Vcc - 0.2 V <br> Active Port Outputs Open, $f=f$ max ${ }^{(3)}$ | MIL. $\quad$S <br>  | - | - | - | $\begin{array}{r} 190 \\ 160 \\ \hline \end{array}$ | - | $\begin{aligned} & 180 \\ & 150 \\ & \hline \end{aligned}$ | - | $\begin{array}{\|l} 170 \\ 140 \\ \hline \end{array}$ | - | $\begin{aligned} & 170 \\ & 140 \\ & \hline \end{aligned}$ | mA |
|  |  |  | $\operatorname{COM'L.}_{\mathrm{L}}^{\mathrm{S}}$ | - | $\begin{aligned} & 170 \\ & 140 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 130 \end{aligned}$ | 二 | $\begin{aligned} & 150 \\ & 120 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 120 \end{aligned}$ | - | $\begin{aligned} & 150 \\ & 120 \end{aligned}$ |  |

## NOTES:

1. " $X$ " in part number indicates power rating (SA or $L A$ ).
2. $V c c=5 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$.
3. $f$ max $=1 /$ thc $=$ All inputs cycling at $f=1 /$ thc (except Output Enable). $f=0$ means no address or control lines change. Applies only to inputs at CMOS level standby IsB3.
4. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range.
5. At $\mathrm{Vcc} \leq 2.0 \mathrm{~V}$ input leakages are undefined.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(LA Version Only) VLC $=0.2 \mathrm{~V}, \mathrm{Vhc}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | VCC for Data Retention | - |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current | $V C C=2 V$ | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  | $\overline{\mathrm{CE}} \geq \mathrm{VHC}$ | COM'L. | - | 100 | 1500 |  |
| $\mathrm{tCDR}^{(3)}$ | Chip Deselect to Data Retention Time | VIN $\geq$ VHC or $\leq$ VLC |  | 0 | - | - | ns |
| $t R^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{tRC}^{(2)}$ | - | - | ns |

## NOTES:

1. $V C C=2 V, T A=+25^{\circ} \mathrm{C}$.
2. $t R C=$ Read Cycle Time.
3. This parameter is guaranteed but not tested.

## LOW Vcc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for tLz, thz, twz, tow)
*Including scope and jig

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(6)}$

| Symbol | Parameter | 71342X25 ${ }^{(5)}$ |  | 71342X35 |  | 71342X45 |  | 71342X55 |  | 71342X70 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| tre | Read Cycle Time | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| tAA | Address Access Time | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 25 | - | 35 | - | 45 | - | 55 | - | 70 | ns |
| taoe | Output Enable Access Time | - | 15 | - | 20 | - | 25 | - | 30 | - | 40 | ns |
| toh | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tLZ | Output Low $\mathrm{Z} \mathrm{Time}{ }^{(1,2)}$ | 0 | - | 0 | - | 5 | - | 5 | - | 5 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 20 | - | 25 | - | 30 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |
| tsop | SEM Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 10 | - | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| twDD | Write Pulse to Data Delay ${ }^{(4)}$ | - | 50 | - | 70 | - | 80 | - | 80 | - | 90 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(4)}$ | - | 35 | - | 55 | - | 55 | - | 65 | - | 70 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=V_{I L}, \overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}, \overline{S E M}=V_{I L}$.
4. Port to Port delay through RAM cells from writing port to a reading port.
5. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
6. " X " in part number indicates power rating (SA or LA).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2,4)}$


## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$



## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ is high for Read Cycles.

2721 drw 06
2. Device is continuously enabled, $\overline{C E}=V$ IL. This waveform cannot be used for semaphore reads
3. Addresses valid prior to or coincident with CE transition low.
4. $\overline{O E}=\mathrm{VIL}$.
5. To access RAM, $\overline{C E}=V_{I L}, \overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}, \overline{S E M}=V_{I L}$.

## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2)}$



2721 drw 07
NOTES:

1. Write cycle parameters should be adhered to, in order to ensure proper writing.
2. Device is continuously enabled for both ports.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(6)}$| Symbol | Parameter | 7134X25 ${ }^{(5)}$ |  | 7134X35 |  | 7134X45 |  | 7134X55 |  | 7134X70 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 35 | - | 45 | - | 55 | - | 70 | - | ns |
| tew | Chip Enable to End of Write ${ }^{(3)}$ | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| taw | Address Valid to End of Write | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 30 | - | 40 | - | 50 | - | 60 | - | ns |
| tWR | Write RecoveryTime | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 15 | - | 20 | - | 20 | 二 | 25 | - | 30 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 15 | - | 20 | - | 20 | - | 25 | - | 30 | ns |
| toh | Data Hold Time ${ }^{(4)}$ | 0 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| twz | Write Enabled to Output in High $\mathbf{Z}^{(1,2)}$ | - | 15 | - | 20 | - | 20 | - | 25 | - | 30 | ns |
| tow | Output Active from End of Write ${ }^{(1,2,4)}$ | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tswR | SEM Flag Write to Read Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tSPS | SEM Flag Contention Window | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=V_{I L}, \overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}, \overline{S E M}=V_{I L}$. This condition must be valid for the entire tEw time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although toh and tow values will vary over voltage and temperature, the actual toh will always be smaller than the actual tow.
5. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
6. " X " in part number indicates power rating (SA or LA).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING ${ }^{(1,2,3,7)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 1, $\overline{\operatorname{CE}}$ CONTROLLED TIMING $(1,2,3,5)$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ must be high during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a low $\overline{C E}$ or $\overline{S E M}$ and a low $R \bar{W}$.
3. twR is measured from the earlier of $\overline{C E}$ or $R / \bar{W}$ (or $\overline{S E M}$ or $R \bar{W}$ ) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{C E}$ or $\overline{S E M}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. If $\overline{O E}$ is low during a $R \overline{\bar{W}}$ controlled write cycle, the write pulse width must be the larger of twp or ( $\mathrm{W} W \mathrm{~F}+$ tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tDw. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
8. To access RAM, $\overline{C E}=V_{I L}, \overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}, \overline{S E M}=V_{I L}$. Either condition must be valid for the entire tew time.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$


2721 drw 10
NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{I}}$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE CONTENTION ${ }^{(1,3,4)}$



2721 drw 11

## NOTES:

1. $D_{O R}=D O L=V_{I L}, \overline{C E} R=\overline{C E L}=V_{I H}$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. Either side " A " $=$ left and side " B " $=$ right, or side " A " $=$ right and side " B " $=$ left.
3. This parameter is measured from the point where R $\bar{W}_{A}$ or $\overline{S E M A}_{A}$ goes high until $\mathrm{R}_{\bar{W}} \bar{W}_{B}$ or $\overline{S E M B}^{2}$ goes high.
4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

## FUNCTIONAL DESCRIPTION

The IDT71342 is an extremely fast dual-port $4 \mathrm{~K} \times 8$ CMOS static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource.

The dual-port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS static RAMs and can be read from or written to at the same time, with the only possible contlict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores areprotected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the dual-port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the dual-port RAM enable, and $\overline{\mathrm{SEM}}$, the semaphore enable. The $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Table 1 where $\overline{\mathrm{CE}}$ and $\overline{S E M}$ are both high.

Systems which can best use the IDT71342 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT71342's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT71342 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the dual-portRAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it
was not successful in setting the latch, it determines that the right side processor had set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT71342 in a separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\mathrm{OE}}$, and $\mathrm{R} / \overline{\mathrm{W}}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through the address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other (see Table II). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence of WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as a one, a fact which the processor will verify by the subsequent read (see Table II). As an example, assume a processor writes a zero in the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume
control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zeroto the same semaphore flag it will fail, as will be verified by the fact that a one will be read from thatsemaphore on the rightside during a subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 3. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the
other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire can hang up until a one is written into that semaphore request latch.
The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

## TABLE I - NON-CONTENTION READ/WRITE CONTROL

| Left or Right Port ${ }^{(1)}$ |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R/ $\bar{W}$ | $\overline{C E}$ | $\overline{\text { SEM }}$ | $\overline{O E}$ | D0-7 |  |
| X | H | H | X | Z | Port Disabled and in Power Down Mode |
| H | H | L | L | DATAOUT | Data in Semaphore Flag Output on Port |
| X | X | X | H | Z | Output Disabled |
| $\xrightarrow{\sim}$ | H | L | X | DATAIN | Port Data Bit Do Written Into Semaphore Flag |
| H | L | H | L | DATAOUT | Data in Memory Output on Port |
| L | L | H | X | DATAIN | Data on Port Written Into Memory |
| X | L | L | X | - | Not Allowed |

## NOTE:

## 1. $A O L=A 10 L \neq A 0 R-A_{10 R}$

$H=$ HIGH, $L=$ LOW, $X=$ Don't Care, $Z=$ High Impedance
$\Gamma=$ Low-to-High transition.

## TABLE II - EXAMPLE SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Function | Do - D7 Left | Do-D7 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Status |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left side has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

## NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT71342.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen. Code integrity is of the utmost importance when semaphores are used instead of slower, more restrictive hardware intensive schemes.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES-Some examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT71342's dual-port RAM. Say the $4 K \times 8$ RAM was to be divided into two $2 \mathrm{~K} \times 8$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of the memory.

To take a resource, in this example the lower 2K of dual-port RAM, the processor on the left port could write and then read a zero into Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile, theright processorwould attempttoperform the same function. Since this processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0 . At this point, the software could choose to try and gain control of the second 2 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to

Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2 K blocks of dual-port RAM with each other.

The blocks do not have to by any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eightparts. Semaphores caneven be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the l/Odevice cannot tolerate any wait states. With the use of semaphores, once the two devices had determined which memory area was "off limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has beenperformed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex datastructures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a datastructure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


2721 drw 12
Figure 3. IDT71342 Semaphore Logic

## FEATURES:

- True dual-ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 20/25/35ns (max.)
- Commercial: 15/20/25ns (max.)
- Low-power operation
- IDT7014S

Active: 900 mW (typ.)

- IDT'S BiCEMOS ${ }^{\text {TM }}$ process
- Fully asynchronous operation from either port
- TTL-compatible; single 5V ( $\pm 10 \%$ ) power supply
- Available in 52 -pin plastic leaded chip carrier
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7014 is an extremely high-speed $4 \mathrm{~K} \times 9$ dual-port static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same dual-port RAM location.
The IDT7014 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.
The IDT7014 utilitizes a 9-bit wide data path to allow for parity at the user's option. This feature is especially useful in data communication applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's BiCEMOS ${ }^{\text {¹ }}$ high-performance technology, these dual-portstypically operate on only 900 mW of power at maximum access times as fast as 15 ns.
The IDT7014 is packaged in a 52-pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



2528 drw 01

## PIN CONFIGURATION



52-Pin PLCC
Top View

## NOTES:

1. All Vee pins must be connected to power supply.
2. All ground pins must be connected to ground supply.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2528 tbl 02
RECOMMENDEDDCOPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V$ IL $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | IDT7014S |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| \||L| ${ }^{\text {l }}$ | Input Leakage Current | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \||LO| | Output Leakage Current | Vout $=0 \mathrm{~V}$ to Vcc | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc $=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test <br> Condition | Version | IDT7014S15 ${ }^{(1)}$ |  | IDT7014S20 |  | IDT7014S25 |  | IDT7014S35 ${ }^{(2)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. | Max. | Typ. | Max. | Typ. | Max. | Typ. | Max. |  |
| Icc | Dynamic <br> Operating <br> Current (Both <br> Ports Active) | Outputs Open$f=f M A X^{(3)}$ | Mil. | - | - | - | 260 | - | 255 | - | 250 | mA |
|  |  |  | Com'l. | - | 250 | - | 245 | - | 240 | - | - |  |

NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. At $\mathrm{f}=\mathrm{fMAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{RC}$, and using "AC TEST CONDITIONS" of input levels of GND to 3 V .

## AC TEST CONDITIONS

Input Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load

GND to 3.0 V
3ns
1.5 V
1.5 V

See Figures 1, 2 and 3
2528 tbl 06
CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Condition | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | Vin $=0 \mathrm{~V}$ | 11 | pF |
| Cout | Output Capacitance | VOUT $=\mathrm{OV}$ | 11 | pF |



* Including scope and jig.

Figure 2. Output Load (for thz, twz, and tow)

DATA out
 2528 drw 03

Figure 1. Output load.


2528 drw 05
Figure 3. Lumped Capacitive Load, Typical Derating.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(4)}$

| Symbol | Parameter | 7014X15 ${ }^{(3)}$ |  | 7014X20 |  | 7014X25 |  | 7014X35 ${ }^{(4)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| tre | Read Cycle Time | 15 | - | 20 | - | 25 | - | 35 | - | ns |
| tAA | Address Access Time | - | 15 | - | 20 | - | 25 | - | 35 | ns |
| taoe | Output Enable Access Time | - | 8 | - | 10 | - | 12 | - | 20 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low Z Time ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | 3 | - | ns |
| tHz | Output High Z Time ${ }^{(1,2)}$ | - | 7 | - | 9 | - | 11 | - | 15 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figure 1).
2. This parameter is guaranteed but not tested.
3. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
4. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE ${ }^{(1,2)}$


2528 drw 06

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3)}$


## NOTES:

1. $\mathrm{R} / \bar{W}$ is high for Read Cycles.
2. $\overline{O E}=\mathrm{VIL}$.
3. Addresses valid prior to $\overline{O E}$ transition low.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE| Symbol | Parameter | 7014S15 ${ }^{(5)}$ |  | 7014S20 |  | 7014 S 25 |  | 7014S35 ${ }^{(6)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 15 | - | 20 | - | 25 | - | 35 | - | ns |
| taw | Address Valid to End of Write | 14 | - | 15 | - | 20 | - | 30 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 12 | - | 15 | - | 20 | - | 30 | - | ns |
| twr | Write RecoveryTime | 1 | - | 2 | - | 2 | - | 2 | - | ns |
| tow | Data Valid to End of Write | 10 | - | 12 | - | 15 | - | 25 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 7 | - | 9 | - | 11 | - | 15 | ns |
| toh | Data Hold Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enabled to Output in High $\mathrm{Z}^{(1,2)}$ | - | 7 | - | 9 | - | 11 | - | 15 | ns |
| tow | Output Active from End of Write ${ }^{(1,2,3)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twDD | Write Pulse to Data Delay ${ }^{(4)}$ | - | 30 | - | 40 | - | 45 | - | 55 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(4)}$ | - | 25 | - | 30 | - | 35 | - | 45 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figure 1).
2. This parameter is guaranteed but not tested.
3. The specification for tor must be met by the device supplying write data to the RAM under all operating conditions. Although toh and tow values will vary over voltage and temperature, the actual toh will always be smaller than the actual tow.
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
5. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
6. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.

## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY



TIMING WAVEFORM OF WRITE CYCLE ${ }^{(1,2,3,4,5)}$


2528 drw 09

## NOTES:

1. $\mathrm{R} / \bar{W}$ must be high during all address transitions.
2. twr is measured from $R \bar{W}$ going high to the end of write cycle.
3. During this period, the $/ / O$ pins are in the output state, and input signals must not be applied.
4. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
5. If $\overline{\mathrm{OE}}$ is low during a $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the l/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## FUNCTIONAL DESCRIPTION

The IDT7014 provides two ports with separate control, address, and $/ / O$ pins that permit independent access for reads or writes to any location in memory. It lacks the chip enable feature of CEMOS ${ }^{\text {M }}$ Dual Ports, thus it operates in active mode as soon as power is applied. Each port has its own Output Enable control ( $\overline{\mathrm{OE}})$. In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in the table below.

TABLE I - READ/WRITE CONTROL

| Left or Right Port ${ }^{(1)}$ |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{R} / \overline{\mathrm{W}}$ | $\overline{\mathrm{OE}}$ | Do-8 |  |
| L | X | DATAIN | Data on port written into <br> memory |
| H | L | DATAout | Data in memory output on port |
| X | H | Z | High impedance outputs |

## NOTE:

1. $A O L-A_{11 L} \neq A O R-A_{11 R}$

H = HIGH, L = LOW, X = Don't Care, Z = High Impedance

Integrated Device Technology, Inc.

## FEATURES:

- High-speed clock-to-data output times
- Military: 20/25/30ns (max.)
- Commercial: 15/20/25ns (max.)
- Low-power operation
- IDT7099S

Active: 900 mW (typ.)
Standby: 50 mW (typ.)

- 4 K X 9 bits
- Architecture based on dual-port RAM cells
- Allows full simultaneous access from both ports
- Independent bit/byte read and write inputs for control functions
- IDT's BiCEMOS™ process technology
- Synchronous operation
- 4 ns setup to clock, 1 ns hold on all control, data, and address inputs
- Data input, address, and control registers
- Fast 15 ns clock to data out
- Self-timed write allows fast write cycle
- 20ns cycle times, 50 MHz operation
- Clock enable feature
- Guaranteed data output hold times
- Available in 68 -pin PGA and PLCC
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT7099 is a high-speed $4 \mathrm{~K} \times 9$ bit synchronous dualport RAM. The memory array is based on dual-port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low set-up and hold times. The timing latitude provided by this approach allow systems to be designed with very short realized cycle times. With an input data register, this device has been optimized for applications having unidirectional data flow or bi-directional data flow in bursts. Changing data direction from reading to writing normally requires one dead cycle.

Fabricated using IDT's BiCEMOS ${ }^{\mathrm{mm}}$ high-performance technology, these dual-ports typically operate on only 900 mW of power at maximum high-speed clock-to-data output times as fast as 15 ns . An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT7099 is packaged in a 68 -pin PGA or 68 -pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Method 5004.

FUNCTIONAL BLOCK DIAGRAM


NOTE:

1. Self-timed write generator.

## PIN CONFIGURATIONS



## NOTES:

1. All VCC pins must be connected to power supply.
2. All ground pins must be connected to ground supply.

## PIN CONFIGURATIONS (CONTINUED)



68-Pin PLCC<br>Top View

NOTES:

1. All VCC pins must be connected to power supply.
2. All ground pins must be connected to ground supply.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :---: | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage | -0.5 to VCC | -0.5 to VCC | V |
| TA $^{2}$Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Inputs and Vcc terminals only.
3. l/O terminals only.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | VCc |
| :---: | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

3007 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.55^{(1)}$ | - | 0.8 | V |

NOTE:
3007 tbl 03

1. $\mathrm{VIL}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCC $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | IDT7099S |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| \||Lا| | Input Leakage Current | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to VCC | - | 10 | $\mu \mathrm{A}$ |
| \|lıO| | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $1 \mathrm{OL}=4 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |

3007 tbl 04

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc $=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Version | IDT7099S15 ${ }^{(1)}$ |  | IDT7099520 |  | IDT7099S25 |  | IDT7099S30 ${ }^{(2)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. | Max. | Typ. | Max. | Typ. | Max. | Typ. | Max. |  |
| Icc | Dynamic <br> Operating <br> Current (Both <br> Ports Active) | $\begin{aligned} & \hline \overline{C E} \leq V_{I L} \\ & \text { Outputs Open } \\ & f=\mathrm{fMAX}^{(3)} . \end{aligned}$ | Mil. | - | - | - | 390 | - | 370 | - | 360 | mA |
|  |  |  | Com'l. | - | 390 | - | 360 | - | 340 | - | - |  |
| ISB1 | Standby Current (Both <br> Ports-TTL <br> Level Inputs) | $\begin{aligned} & \overline{\overline{C E} L} \text { and } \\ & \overline{C E R} \geq V_{I H} \\ & f=f M_{A X}{ }^{(3)} \end{aligned}$ | Mil. | - | - | - | 190 | - | 170 | - | 140 | mA |
|  |  |  | Com'l. | - | 220 | - | 180 | - | 160 | - | - |  |
| ISB2 | Standby <br> Current (One <br> Port-TTL <br> Level Inputs) | $\overline{\mathrm{CEL}}$ or $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{VIH}$ Active Port Outputs Open, $\mathrm{f}=\mathrm{f} \mathrm{MAX}^{(3)}$ | Mil. | - | - | - | 290 | - | 270 | - | 250 | mA |
|  |  |  | Com'l. | - | 300 | - | 270 | - | 250 | - | - |  |
| IsB3 | Full Standby Current (Both Ports-CMOS Level Inputs) | Both Ports CER and $\overline{C E L} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> Vin $\geq$ Vcc -0.2 V or $\operatorname{Vin} \leq 0.2 \mathrm{~V}, f=0^{(4)}$ | Mil. | - | - | - | 20 | - | 20 | - | 20 | mA |
|  |  |  | Com't. | - | 10 | - | 10 | - | 10 | - | - |  |
| ISB4 | Full Standby Current (One Port-CMOS Level Inputs) | One Port $\overline{\mathrm{CE}} \mathrm{L}$ or $\overline{\mathrm{CE}} \mathrm{Z} \geq \mathrm{VCC}$ $-0.2 \mathrm{~V}, \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or Vin $\leq 0.2 \mathrm{~V}$, Active Port Outputs Open, $f=\mathrm{fMAX}^{(3)}$ | Mil. | - | - | - | 280 | - | 260 | - | 240 | mA |
|  |  |  | Com'l. | - | 290 | - | 260 | - | 240 | - | - |  |

## NOTES:

1. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
2. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range only.
3. At $\mathrm{f}=\mathrm{fMAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of $1 /$ tCLK, and using "AC TEST CONDITIONS" of input levels of GND to 3 V .
4. $f=0$ means no address, clock, or control lines change. Applies only to inputs at CMOS level standby.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1,2 and 3 |



Figure 1. Output load.


3007 drw 05

Figure 2. Output Load (for tclz, tchz, tolz, and tohz).
*Including scope and jig.


Figure 3. Lumped Capacitive Load, Typical Derating.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGE (READ AND WRITE CYCLE TIMING)

(Commercial: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Military: $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  |  |  |  |  | Military |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7099515 |  | 7099S20 |  | 7099S25 |  | 7099S20 |  | 7099S25 |  | 7099S30 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tCLK | Clock Cycle Time | 20 | - | 20 | - | 25 | - | 20 | - | 25 | - | 30 | - | ns |
| tclek | Clock High Time | 6 | - | 8 | - | 10 | - | 8 | - | 10 | - | 12 | - | ns |
| tclkL | Clock Low Time | 6 | - | 8 | - | 10 | - | 8 | - | 10 | - | 12 | - | ns |
| tcav | Clock High to Output Valid | - | 15 | - | 20 | - | 25 | - | 20 |  | 25 | - | 30 | ns |
| thsu | Registered Signal Set-up Time | 4 | - | 5 | - | 6 | - | 5 | - | 6 | - | 7 | - | ns |
| trid | Registered Signal Hold Time | 1 | - | 1 | - | 1 | - | 2 | - | 2 | - | 2 | - | ns |
| tCOH | Data Output Hold After Clock High | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tCLZ | Clock High to Output Low Z | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tchz | Clock High to Output High Z | 2 | 7 | 2 | 9 | 2 | 12 | 2 | 9 | 2 | 12 | 2 | 15 | ns |
| toe | Output Enable to Output Valid | - | 8 | - | 10 | - | 12 | - | 10 | - | 12 | - | 15 | ns |
| tolz | Output Enable to Output Low Z | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tohz | Output Disable to Output High Z | - | 7 | - | 9 | - | 11 | - | 9 | - | 11 | - | 14 | ns |
| tcsu | Clock Enable, Disable Set-up Time | 4 | - | 5 | - | 6 | - | 5 | - | 6 | - | 7 | - | ns |
| tCHD | Clock Enable, Disable Hold Time | 2 | - | 2 | - | 2 | - | 3 | - | 3 | - | 3 | - | ns |
| Port-to-Port Delay |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| tewdo | Write Port Clock High to Read Data Delay |  |  |  | 35 | - | 45 |  | 35 |  |  | - | 55 | ns |

TIMING WAVEFORM OF READ CYCLE, EITHER SIDE ${ }^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE WITH PORT-TO-PORT DELAY


1. $\overline{C E L}=\overline{C E R}=L, \overline{C L K E N L}=\overline{C L K E N R}=L$
2. $\overline{O E}=L$ for the reading port.
timing waveform of read-to-write cycle no. 1, $\overline{\mathrm{CE}} \mathrm{HIGH}^{(1)}$


NOTE:

1. $\overline{\mathrm{OE}}$ low throughout.
timing waveform of read-to-write cycle no. 1, $\overline{\text { CE }}$ LOW ${ }^{(1,2)}$


NOTES:

1. During dead cycle, if $\overline{\mathrm{CE}}$ is low, data will be written into array.
2. $\overline{O E}$ low throughout.

## FUNCTIONAL DESCRIPTION

The IDT7099 provides a true synchronous dual-port static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is independent of the high and low periods of the clock. This allows the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without
introducing clock skew for very fast interleaved memory applications.

The data inputs are gated to control on-chip noise in bussed applications. The user must guarantee that the BYTE R/W and BIT R/ $\bar{W}$ pins are low for at least one clock cycle before any write is attempted. A high on the $\overline{\mathrm{CE}}$ input for one clock cycle will power down the internal circuitry to reduce static power consumption.

The device has separate bit write, byte write, bit enable, and byte enable pins to allow for independent control.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Condition | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=\mathrm{OV}$ | 11 | pF |
| COUT | Output Capacitance | VouT $=0 \mathrm{~V}$ | 11 | pF |

## TRUTH TABLES

## TRUTH TABLE I: READ/WRITE CONTROL ${ }^{(1)}$

| Inputs |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Synchronous |  |  |  | Asynchronous |  |  |  |  |
| Clk | $\overline{C E}$ | Byte R/W | Bit R/W | Byte $\overline{\mathrm{OE}}$ | Bit $\overline{\text { EE }}$ | 1/00-7 | 1/08 |  |
| $f$ | h | h | h | X | X | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z | Deselected, Power Down, Data I/O Disabled |
| $F$ | h | 1 | h | X | X | DATAIN | Hi-Z | Deselected, Power Down, Byte Data Input Enabled |
| $F$ | h | h | 1 | X | X | $\mathrm{Hi}-\mathrm{Z}$ | DATAIN | Deselected, Power Down, Bit Data Input Enabled |
| $F$ | h | 1 | 1 | X | X | DATAIN | DATAin | Deselected, Power Down, Data Input Enabled |
| $F$ | 1 | I | h | X | L | DATAIN | DATAOUT | Write Byte, Read Bit |
| $f$ | 1 | 1 | h | X | H | DATAIN | Hi-Z | Write Byte Only |
| $f$ | 1 | h | I | L | X | DATAout | DATAIN | Read Byte, Write Bit |
| $r$ | 1 | h | 1 | H | X | Hi-Z | DATAIN | Write Bit Only |
| $F$ | 1 | 1 | 1 | X | X | DATAIN | DATAIN | Write Byte, Write Bit |
| $f$ | 1 | h | h | L | L | DATAOUT | DATAOUT | Read Byte, Read Bit |
| $f$ | 1 | h | h | H | L | Hi-Z | DATAOUT | Read Bit Only |
| $f$ | 1 | h | h | L | H | DATAOUT | $\mathrm{Hi}-\mathrm{Z}$ | Read Byte Only |
| $F$ | 1 | h | h | H | H | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Data I/O Disabled |

## TRUTH TABLE II:

## CLOCK ENABLE FUNCTION TABLE ${ }^{(1)}$

| Operating Mode | Inputs |  | Register Inputs |  | Register Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Clk | CLKEN | ADDR | DATAIN | ADDR | DATAOUT |
| Load "1" | $f$ | I | h | h | H | H |
| Load "0" | $f$ | I | I | I | L | L |
| Hold (do nothing) | J | h | X | X | $\mathrm{N} / \mathrm{C}$ | $\mathrm{N} / \mathrm{C}$ |
|  | X | H | X | X | $\mathrm{N} / \mathrm{C}$ | $\mathrm{N} / \mathrm{C}$ |

## NOTE:

3007 tbl 09

1. $H=$ High voltage level steady state, $h=$ High voltage level one set-up time prior to the low-to-high clock transition, $L=L$ ow voltage level steady state
$I=$ Low voltage level one set-up time prior to the low-to-high clock transition, $X=$ Don't care, $N / C=$ No change

- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL compatible, single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in 68-pin PGA, quad flatpack, LCC and PLCC
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7005 is a high-speed $8 \mathrm{~K} \times 8$ dual-port static RAM. The IDT7005 is designed to be used as a stand-alone 64 K -bit dual-port RAM or as a combination MASTER/SLAVE dualport RAM for 16 -bit-or-more word systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16-bit or wider

- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master
$M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave


## FEATURES:

- True dual-ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 45/55/70ns (max.)
- Commercial: 35/45/55ns (max.)
- Low-power operation
- IDT7005S

Active: 750 mW (typ.)
Standby: 5mW (typ.)

- IDT7005L

Active: 750 mW (typ.)
Standby: 1 mW (typ.)

- IDT7005 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device

FUNCTIONAL BLOCK DIAGRAM


[^10]memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and $/ / O$ pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 750 mW of power at maximum access times as fast as 35 ns . Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7005 is packaged in a ceramic 68-pin PGA, an 68pin quad flatpack, a LCC, and a PLCC. The military devices are processed $100 \%$ in compliance to the test methods of MIL-STD-883, Method 5004.

## PIN CONFIGURATIONS



## LCC/PLCC/FLATPACK <br> TOP VIEW

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

## PIN CONFIGURATIONS (Continued)



Pin 1
Designator
NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

## 68-PIN PGA

TOP VIEW

PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{\mathrm{CE}}$ R | Chip Enable |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | $R \bar{W} \mathrm{~F}$ | Read/Write Enable |
| $\overline{\mathrm{OE}} \mathrm{L}$ | $\overline{\mathrm{OE}} \mathrm{R}$ | Output Enable |
| A0L - A12L | A0R - A12R | Address |
| I/OoL - I/O7L | I/Oor - //O7R | Data Input/Output |
| $\overline{\text { SEML }}$ | $\overline{\text { SEMR }}$ | Semaphore Enable |
| INTL | INTR | Interrupt Flag |
| $\overline{\text { BUSYL }}$ | $\overline{\text { BuSẎR }}$ | Busy Flag |
| M/ $\overline{\mathrm{S}}$ |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

## TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | R/ $\bar{W}$ | $\overline{O E}$ | SEM | 1/00-7 |  |
| H | X | X | H | Hi-Z | Deselected: Power Down |
| L. | L | X | H | DATAIN | Write to Memory |
| L | H | L | H | DATAOUT | Read Memory |
| X | X | H | X | Hi-Z | Outputs Disabled |

## NOTE:

1. $A 0 L-A_{12 L} \neq A 0 R-A 12 R$

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CE }}$ | R/W | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{S E M}}$ | I/O0-7 |  |
| H | H | L | L | DATAOUT | Read Data in Semaphore Flag |
| H | - | X | L | DATAIN | Write Dino into Semaphore Flag |
| L | X | X | L | - | Not Allowed |

2738 tbl 02

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTES:

2738 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed Vcc +0.5 V .

CAPACITANCE $\left(T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=\mathrm{OV}$ | 11 | pF |
| COUT | Output <br> Capacitance | VouT $=0 \mathrm{~V}$ | 11 | pF |

## NOTE:

2738 tbl 03

1. This parameter is determined by device characterization but is not production tested.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTES:

1. $V_{I} \geq-3.0 \mathrm{~V}$ for pulse width less than 20 ns .
2. Vterm must not exceed $V c c+0.5 \mathrm{~V}$.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCc=5.0V $\pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT7005S |  | IDT7005L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \||Lし| | Input Leakage Current ${ }^{(5)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|lLO| | Output Leakage Current | $\overline{C E}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{OV}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol. | Output Low Voltage | $\mathrm{lOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VoH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Condition | Version |  | $\begin{aligned} & \text { X35 } \\ & \text { ONLY } \\ & \text { Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current (Both Ports Active) | $\overline{C E} \leq$ VIL, Outputs Open SEM $\geq$ VIH$f=f M A x^{(3)}$ | MIL. S <br>  L | - | - | mA |
|  |  |  | COM'L. | $\begin{array}{l\|} \hline 160 \\ 160 \end{array}$ | $\begin{aligned} & 340 \\ & 290 \end{aligned}$ |  |
| ISB1 | Standby Current (Both Ports — TTL Level Inputs) |  | MIL. $\quad$ S | 二 | - | mA |
|  |  |  | COM'L. | 20 | 70 50 |  |
| ISB2 | Standby Current (One Port - TTL Level Inputs) | CEL or CER $\geq$ VIH <br> Active Port Outputs Open $\begin{aligned} & f=f M A X^{(3)} \\ & \text { SEMP }=\overline{S E M} \perp \geq V_{I H} \end{aligned}$ | MIL. S | - | - | mA |
|  |  |  | COM'L. $\begin{array}{ll}\text { S } \\ & L \\ & \end{array}$ | $\begin{aligned} & 95 \\ & 95 \\ & \hline \end{aligned}$ | $\begin{array}{r} 240 \\ 210 \\ \hline \end{array}$ |  |
| IsB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{C E L}$ and $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> $\mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or VIN $\leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{S E M R}=\operatorname{SEM} L \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | MIL. $\quad \mathrm{S}$ | - | $\overline{10}$ | mA |
|  |  |  | COM'L.S <br>  <br>  | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) | $\begin{aligned} & \text { One Port } \overline{C_{E L}} \text { or } \\ & \overline{\mathrm{CER}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \overline{\mathrm{SEMR}}=\overline{\mathrm{SEM}} \mathrm{~L} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \text { Vcc }-0.2 \mathrm{~V} \text { or VIN } \leq 0.2 \mathrm{~V} \\ & \text { Active Port Outputs Open, } \mathrm{f}=\text { fMAX }^{(3)} \end{aligned}$ | MIL. $\begin{aligned} & \text { S } \\ & \\ & \\ & \text { L }\end{aligned}$ | - | - | mA |
|  |  |  | COM'L. | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 220 \\ & 180 \end{aligned}$ |  |

## NOTES:

1. $X$ in part numbers indicates power rating ( S or L )
2. $V C C=5 V, T A=+25^{\circ} \mathrm{C}$.
3. At $f=f m A x$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ trc, and using "AC Test Conditions" of input levels of GND to $3 V$.
4. $f=0$ means no address or control lines change.
5. At Vcc $\leq 2.0 \mathrm{~V}$ input leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) (VcC=5.0V $\pm 10 \%$ )| Symbol | Parameter | Test Condition | Version | Typ. ${ }^{(2)}$ | X45 | $\begin{array}{r} 7005 \\ \text { Typ. }{ }^{(2)} \end{array}$ | X55 | 7005 MIL Typ. ${ }^{(2)}$ | X70 NLY Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current <br> (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}} \leq \text { VIL, Outputs Open } \\ & \mathrm{SEM} \geq V_{\mathrm{VIH}} \\ & \mathrm{f}=\text { fmax }^{(3)} \end{aligned}$ | MIL. $\quad$S <br>  <br>  <br> L | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 400 \\ & 340 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 395 \\ & 335 \end{aligned}$ | $\begin{aligned} & 140 \\ & 140 \end{aligned}$ | $\begin{aligned} & 390 \\ & 330 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 340 \\ & 290 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 335 \\ & 285 \end{aligned}$ | - | - |  |
| ISB1 | Standby Current(Both Ports - TTLLevel Inputs) | $\begin{aligned} & \hline \overline{C E L}=\overline{C E R} \geq V_{I H} \\ & \text { SEMR }=\overline{S E M} L \geq V_{I H} \\ & \mathfrak{f}=\text { fmax }^{(3)} \end{aligned}$ | MIL. | $\begin{aligned} & 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & 85 \\ & 65 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 85 \\ & 65 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 85 \\ & 65 \end{aligned}$ | mA |
|  |  |  | COM'L. $\begin{array}{ll}\text { S } \\ & \mathrm{L}\end{array}$ | $\begin{aligned} & \hline 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | 70 50 | - | - |  |
| ISB2 | Standby Current (One Port — TTL Level Inputs) | CER or CEL $\geq$ VIH <br> Active Port Outputs Open $\begin{aligned} & f=\mathrm{fmax}^{(3)} \\ & \overline{\text { SEMR }}=\overline{\text { SEM }} \mathrm{L} \geq \mathrm{V}_{\mathrm{IH}} \\ & \hline \end{aligned}$ | MIL. S <br>  L <br> COM'L. S <br>  L | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 290 \\ & 250 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 290 \\ & 250 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 290 \\ & 250 \end{aligned}$ | mA |
|  |  |  |  | $\begin{aligned} & 90 \\ & 90 \\ & \hline \end{aligned}$ | $\begin{aligned} & 240 \\ & 210 \\ & \hline \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \\ & \hline \end{aligned}$ | $\begin{array}{r} 240 \\ 210 \\ \hline \end{array}$ | - | - |  |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{C E L}$ and <br> $\overline{C E} R \geq$ VCC $-0.2 V$ <br> $\mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or <br> $\operatorname{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{\text { SEMR }}=\overline{\text { SEM }} \mathrm{L} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | $\begin{array}{ll} \text { MIL. } & \mathrm{S} \\ & \mathrm{~L} \\ \hline \end{array}$ | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{array}{r} 1.0 \\ 0.2 \\ \hline \end{array}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | mA |
|  |  |  | $\begin{array}{ll} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \end{array}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | 15 5 | - | - |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) | $\begin{array}{\|l\|} \hline \text { One Port } \overline{\mathrm{CE}} \text { or } \\ \mathrm{CE} R \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ \overline{\mathrm{SEM}} \mathrm{~F}=\overline{\mathrm{SEM}} \geq \mathrm{VCc}-0.2 \mathrm{~V} \\ \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ \mathrm{VIN} \leq 0.2 \mathrm{~V} \\ \text { Active Port Outputs Open, } \\ \mathrm{f}=\mathrm{fmaX} \end{array}$ | MIL. $\quad \mathrm{S}$ | 85 85 | 260 215 | 80 80 | 260 215 | 75 <br> 75 | 260 <br> 215 | mA |
|  |  |  | COM'L. S <br>   <br>  L | 85 | 220 | 80 | 220 | - | - |  |
|  |  |  |  | 85 | 180 | 80 | 180 | - | - |  |

## NOTES:

2738 tbl 08

1. $X$ in part numbers indicates power rating ( S or L )
2. $V \mathrm{Cc}=5 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$.
3. At $\mathrm{f}=\mathrm{fmax}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{trc}$, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only) (VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{VCc}-0.2 \mathrm{~V}$ )

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Vcc for Data Retention | $\begin{aligned} & \mathrm{VCC}=2 \mathrm{~V} \\ & \mathrm{CE} \geq \mathrm{VHC} \\ & \mathrm{VIN} \geq \mathrm{VHC} \text { or } \leq \mathrm{VLC} \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 100 | 1500 |  |
| tCDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t \mathrm{R}^{(3)}$ | Operation Recovery Time |  |  | thc ${ }^{(2)}$ | - | - | ns |

NOTES:
2738 tbl 09.

1. $T A=+25^{\circ} \mathrm{C}, \mathrm{VCC}=2 \mathrm{~V}$
2. $\mathrm{t} R \mathrm{C}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | $5 \mathrm{~ns} \mathrm{Max}$. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |
| 2738 tol 10 |  |



* Including scope and jig.

Figure 1. Equivalent Output Load

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$

| Symbol | Parameter | IDT7005X35 COM'L ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| READ CYCLE |  |  |  |  |
| trc | Read Cycle Time | 35 | - | ns |
| tAA | Address Access Time | - | 35 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 35 | ns |
| taoe | Output Enable Access Time | - | 20 | ns |
| toh | Output Hold from Address Change | 3 | - | ns |
| tLZ | Output Low Z Time ${ }^{(1,2)}$ | 3 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 15 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 50 | ns |
| tSOP | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 15 | - | ns |


| Symbol | Parameter | IDT7005X45 |  | IDT7005X55 |  | $\begin{aligned} & \text { IDT7005X70 } \\ & \text { MIL ONLY } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 45 | - | 55 | - | 70 | - | ns |
| tAA | Address Access Time | - | 45 | - | 55 | - | 70 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 45 | - | 55 | - | 70 | ns |
| taoe | Output Enable Access Time | - | 25 | - | 30 | - | 35 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLZ | Output Low $\mathrm{Z} \mathrm{Time}{ }^{(1,2)}$ | 5 | - | 5 | - | 5 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 50 | - | 50 | - | 50 | ns |
| tSOP | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 15 | - | 15 | - | 15 | - | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=L, \overline{S E M}=H$.
4. X in part numbers indicates power rating ( S or L ).

WAVEFORM OF READ CYCLES ${ }^{(5)}$


## NOTES:

1. Timing depends on which signal is asserted last, $\overline{O E}$ or $\overline{C E}$
2. Timing depends on which signal is de-asserted first $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$.
3. tBoDdelay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last tABE, tAOE, $\mathrm{tACE}, \mathrm{tAA}$ or tBDD.
5. $\operatorname{SEM}=\mathrm{H}$.

## TIMING OF POWER-UP POWER-DOWN



## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Symbol | Parameter | IDT7005X35 COM'L ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |
| twc | Write Cycle Time | 35 | - | ns |
| tew | Chip Enable to End of Write ${ }^{(3)}$ | 30 | - | ns |
| taw | Address Valid to End of Write | 30 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | ns |
| twp | Write Pulse Width | 30 | - | ns |
| twR | Write Recovery Time | 0 | - | ns |
| tow | Data Valid to End of Write | 25 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 15 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | ns |
| twz | Write Enable to Output in High $\mathrm{Z}^{(1,2)}$ | - | 15 | ns |
| tow | Output Active from End of Write ${ }^{(1,2,4)}$ | 0 | - | ns |
| tSWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 10 | - | ns |
| tSPS | $\overline{\text { SEM Flag Contention Window }}$ | 10 | - | ns |


| Symbol | Parameter | IDT7005X45 |  | IDT7005X55 |  | $\begin{aligned} & \text { IDT7005X70 } \\ & \text { MIL. ONLY } \end{aligned}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Unit |


| WRITE CYCLE |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twe | Write Cycle Time | 45 | - | 55 | - | 70 | - | ns |
| tew | Chip Enable to End of Write ${ }^{(3)}$ | 40 | - | 45 | - | 50 | - | ns |
| taw | Address Valid to End of Write | 40 | - | 45 | - | 50 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 25 | - | 30 | - | 40 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tow | Output Active from End of Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 10 | - | 10 | - | 10 | - | ns |
| tSPS | SEM Flag Contention Window | 10 | 一 | 10 | - | 10 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{\mathrm{CE}}=\mathrm{L}, \overline{\mathrm{SEM}}=\mathrm{H}$. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{H}$ and $\overline{\mathrm{SEM}}=\mathrm{L}$. Either condition must be valid for the entire tew time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. $X$ in part numbers indicates power rating ( $S$ or $L$ ).

TIMING WAVEFORM OF WRITE CYCLE NO. $1, \mathrm{R} / \overline{\mathrm{W}}$ CONTROLLED TIMING ${ }^{(1,3,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING ${ }^{(1,3,5,8)}$


## NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}$ must be high during all address transitions.
2. A write occurs during the overlap (tEw or twP) of a low $\overline{C E}$ and a low R/W for memory array writing cycle.
3. twh is measured from the earlier of $\overline{C E}$ or $R / \bar{W}$ (or $\overline{S E M}$ or $R / \bar{W}$ ) going high to the end of write cycle.
4. During this period, the l/O pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ or $\overline{S E M}$ low transition occurs simultaneously with or after the $R / \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{\mathrm{CE}}, \mathrm{R} / \overline{\mathrm{W}}$, or byte control.
7. Timing depends on which enable signal is de-asserted first, $\overline{C E}, \mathrm{R} / \bar{W}$, or byte control.
8. If $\overline{\mathrm{OE}}$ is low during $\mathrm{R} / \bar{W}$ controlled write cycle, the write pulse width must be the larger of twP or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is high during an $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$



NOTE:

1. $\overline{C E}=H$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$



NOTES:

1. $D O R=D O L=L, \overline{C E R}=\overline{C E L}=H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. " $A$ " may be either left or right port. " $B$ " is the opposite port from " $A$ ".
3. This parameter is measured from $R / \bar{W}_{A}$ or SEMA going high to $R / W_{B}$ or SEMB going high.
4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | IDT7005X35 COM'L ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| BUSY TIMING (M/ $\bar{S}=\mathrm{H}$ ) |  |  |  |  |
| tBAA | BUSY Access Time from Address Match | - | 35 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 30 | ns |
| tBAC | BUSY Access Time from Chip Enable Low | - | 30 | ns |
| tBDC | BUSY Disable Time from Chip Enable High | - | 25 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | ns |
| t3DD |  | - | Note 3 | ns |
| BUSY TIMING (M/ $\bar{S}=\mathrm{L}$ ) |  |  |  |  |
| twb | BUSY Input to Write ${ }^{(4)}$ | 0 | - | ns |
| twh | Write Hold After BUSY ${ }^{(5)}$ | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 60 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 45 | ns |


| Symbol | Parameter | IDT7005X45 |  | IDT7005X55 |  | IDT7005X70 MIL, ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S = H) |  |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time from Address Match | - | 35 | - | 45 | - | 45 | ns |
| tada | BUSY Disable Time from Address Not Matched | - | 30 | - | 40 | - | 40 | ns |
| tbac | BUSY Access Time from Chip Enable | - | 30 | - | 40 | - | 40 | ns |
| tBDC | BUSY Disable Time from Chip Enable | - | 25 | - | 35 | - | 35 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tsDD | BUSY Disable to Valid Data ${ }^{(3)}$ | - | Note 3 | - | Note 3 | - | Note 3 | ns |
| BUSY TIMING (M/ $\overline{\mathbf{S}}=\mathrm{L}$ ) |  |  |  |  |  |  |  |  |
| twB | BUSY Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After BUSY ${ }^{(5)}$ | 25 | - | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 70 | - | 80 | - | 95 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | 二 | 55 | - | 65 | - | 80 | ns |

## NOTES:

2738 tbl 13

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/ $\bar{S}=H)$ or "Timing Waveform of Write With Port-To-Port Delay ( $M \bar{S}=\mathrm{L})^{n n}$.
2. To ensure that the earlier of the two ports wins.
3. $t B D D$ is a calculated parameter and is the greater of 0, tWDD - tWP (actual) or tDDD - tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. " $x$ " is part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF READ WITH $\overline{B_{U S Y}}{ }^{(2)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$


1. To ensure that the earlier of the two ports wins.
2. $\overline{C E}_{L}=\overline{C E}_{\mathrm{F}}=\mathrm{L}$
3. $\overline{O E}=L$ for the reading port.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY ${ }^{(1,2)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{L})$


TIMING WAVEFORM OF SLAVE WRITE (M/ $\overline{\mathbf{S}}=\mathrm{L}$ )


## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E} \operatorname{TIMING}{ }^{(1)}(\mathbf{M} / \overline{\mathbf{S}}=\mathrm{H})$



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $\operatorname{TIMING}{ }^{(1)}(\mathbf{M} / \overline{\mathbf{S}}=\mathrm{H})$


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. If taps is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7005X35 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | ns |
| twn | Write Recovery Time | 0 | - | ns |
| tins | Interrupt Set Time | - | 30 | ns |
| ting | Interrupt Reset Time | -. | 30 | ns |


| Symbol | Parameter | IDT7005X45 |  | IDT7005X55 |  | IDT7005X70 <br> MIL. ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| tWh | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 35 | - | 40 | - | 50 | ns |
| ting | Interrupt Reset Time | - | 35 | - | 40 | - | 50 | ns |

## NOTE:

1. " $x$ " in part numbers indicates power rating ( $S$ or $L$ ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



## NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

## TRUTH TABLES

## TRUTH TABLE I - INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/ $\bar{W} \mathrm{~L}$ | CEL | $\overline{O E L}$ | AOL-A12L | $\overline{\text { INTL }}$ | $\mathrm{R} / \bar{W}_{\mathrm{W}}$ | CER | $\overline{\mathrm{OER}}$ | AOR-A12R | INTR |  |
| L | L | X | 1FFF | X | X | X | X | X | $\mathrm{L}^{(2)}$ | Set Right $\overline{N T T}^{\text {F F Fag }}$ |
| X | X | X | X | X | X | L | L | 1FFF | $\mathrm{H}^{(3)}$ | Reset Right $\overline{\text { NTA }}$ Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | 1FFE | X | Set Left INTL Flag |
| X | L | L | 1FFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

## NOTES:

1. Assumes $\overline{B U S Y L}=\overline{B U S Y} R=H$.
2. If $\overline{B U S Y} \bar{L}=L$, then no change.
3. If $\overline{B U S Y} R=L$, then no change.

## TRUTH TABLE II - ADDRESS BUSY ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CEL | CER | A0L-A12L Aor-A12R | BUSYL ${ }^{(1)}$ | $\overline{B U S Y}^{\text {(1) }}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:

1. Pins $\overline{B U S Y L}$ and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\bar{B} U S Y x$ outputs on the IDT7005 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
2. Lif the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after theaddress and enable inputs of this port. Iftaps is notmet, either BUSYLor BUSYR = Low will result. BUSYLand BUSYRoutputs cannot be low simultaneouly.
3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D7 Left | Do- D7 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Right port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTE:
2738 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7005.

## FUNCTIONAL DESCRIPTION

The IDT7005 provides two ports with separate control, address and I/O pins that permitindependent access for reads or writes to any location in memory. The IDT7005 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{C E}$ high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\mathrm{NTL}}$ ) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 1FFF.

The message ( 8 bits) at 1 FFE or 1 FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can thenbe used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7005 RAMs.
operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7005 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7005 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7005 RAM the busy pin is an output if the part is used as a master ( $\mathrm{M} / \overline{\mathrm{S}} \mathrm{pin}=\mathrm{H}$ ), and the busy pin is an input if the part used as a slave ( $\mathrm{M} / \overline{\mathrm{S}} \mathrm{pin}=\mathrm{L}$ ) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the $\mathrm{R} / \overline{\mathrm{W}}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT7005 is an extremely fast dual-port $8 \mathrm{~K} \times 8$ CMOS static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource.

The dual-port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the rightport. Both ports are identical in function to standard CMOS static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores areprotected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the dual-port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the dual-port RAM enable, and $\overline{\mathrm{SEM}}$, the semaphore enable. The $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7005 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7005's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7005 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the dual-port RAM. These latches canbe used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7005 in a separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $R / \bar{W}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is writteninto the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shority.) A zero written into the same location from the other side will be stored in the semaphore request latch for thatside until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE} \text { ) signals go }}$
active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be
reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES-SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7005's dual-port RAM. Say the $8 \mathrm{~K} \times 8$ RAM was to be divided into two $4 \mathrm{~K} \times 8$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4 K of dual-port RAM, the processor on the left port could write and then read a zero in to Semaphore 0 . If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of dual-port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must belocked out of a section of memory during a transfer and the I/Odevice cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


2738 drw 21
Figure 4. IDT7005 Semaphore Logic

## FEATURES:

- True dual-ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 35/45/55/70ns (max.)
- Commercial: 25/30/35/45/55ns (max.)
- Low-power operation
— IDT7024S
Active: 750 mW (typ.)
Standby: 5 mW (typ.)
- IDT7024L

Active: 750 mW (typ.)
Standby: 1 mW (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7024 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading
more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master
$M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL compatible, single 5 V ( $\pm 10 \%$ ) power supply
- Available in 84 -pin PGA, quad flatpack and PLCC
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7024 is a high-speed $4 \mathrm{~K} \times 16$ dual-port static RAM. The IDT7024 is designed to be used as a stand-alone 64K-bit

FUNCTIONAL BLOCK DIAGRAM

dual-port RAM or as a combination MASTER/SLAVE dualport RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$
permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS $^{\text {™ }}$ high-performance technology, these devices typically operate on only 750 mW of power at maximum access times as fastas 25 ns. Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7024 is packaged in a ceramic 84-pin PGA, an 84pin quad flatpack, and a PLCC. The military devices are processed $100 \%$ in compliance to the test methods of MIL-STD-883, Method 5004.

## PIN CONFIGURATIONS



PLCC/FLATPACK TOP VIEW

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

## PIN CONFIGURATIONS (Continued)



## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{\mathrm{CE}}$ R | Chip Enable |
| $\mathrm{R} / \mathrm{W}_{\mathrm{L}}$ | $\mathrm{R} / \mathrm{W}_{\mathrm{F}}$ | Read/Write Enable |
| $\overline{O E L}$ | OER | Output Enable |
| AoL-A11L | A0R - A11R | Address |
| I/Oot - I/O15L | I/Oor - //O15R | Data Input/Output |
| SEML | $\overline{\text { SEMR }}$ | Semaphore Enable |
| UBL | UER | Upper Byte Select |
| $\overline{\mathrm{LB}} \mathrm{L}$ | [E] | Lower Byte Select |
| INTL | INTR | Interrupt Flag |
| BUSYL | BUSYR | Busy Flag |
| M/S |  | Master or Slave Select |
| VCC |  | Power |
| GND |  | Ground |

## TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | R/ $\bar{W}$ | $\overline{O E}$ | UB | LB | SEM | 1/O8-15 | 1/O0-7 |  |
| H | X | X | X | X | H | Hi-Z | $\mathrm{Hi}-\mathrm{Z}$ | Deselected: Power Down |
| X | X | X | H | H | H | Hi-Z | Hi-Z | Both Bytes Deselected: Power Down |
| L | L | X | L | H | H | DATAIN | Hi-Z | Write to Upper Byte Only |
| L | L | X | H | L | H | $\mathrm{Hi}-\mathrm{Z}$ | DATAIN | Write to Lower Byte Only |
| L | L | X | L | L | H | DATAIN | DATAIN | Write to Both Bytes |
| L | H | L | L | H | H | DATAout | Hi-Z | Read Upper Byte Only |
| L | H | L | H | L | H | $\mathrm{Hi}-\mathrm{Z}$ | DATAOUT | Read Lower Byte Only |
| L | H | L | L | L | H | DATAOUT | DATAOUT | Read Both Bytes |
| X | X | H | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Outputs Disabled |

NOTE:

1. $A 0 L-A_{11 L} \neq A_{0 R}-A_{11 R}$

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CE | R/ $\bar{W}$ | $\overline{O E}$ | UB | $\overline{\text { LB }}$ | SEM | //O8-15 | 1/O0-7 |  |
| H | H | L | X | X | L | DATAout | DATAout | Read Data in Semaphore Flag |
| X | H | L | H | H | L | DATAOUT | DATAout | Read Data in Semaphore Flag |
| H | ${ }^{\prime}$ | X | X | X | L | DATAin | DATAIN | Write Dino into Semaphore Flag |
| X | $\ldots$ | X | H | H | L | DATAin | DATAIN | Write Dino into Semaphore Flag |
| L | X | X | L | X | L | - | - | Not Allowed |
| L | X | X | X | L | L | - | - | Not Allowed |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

2740 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed Vcc +0.5 V .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2740 tbl 06

1. $V_{I I} \geq-3.0 \mathrm{~V}$ for pulse width less than 20 ns .
2. VTERM must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 11 | pF |
| COUT | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 11 | pF |

NOTE:
2740 tbl 03

1. This parameter is determined by device characterization but is not production tested.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCc=5.0V $\pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT7024S |  | IDT7024L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \||니| | Input Leakage Current ${ }^{(5)}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|liol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $10 \mathrm{~L}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

2740 tbl 07
DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$


## NOTES:

2740 tbl 08

1. $X$ in part numbers indicates power rating ( $S$ or $L$ )
2. $V c c=5 \mathrm{~V}, T_{A}=+25^{\circ} \mathrm{C}$.
3. At $\mathrm{f}=\mathrm{fmax}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ trc, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.
5. At Vcc $\leq 2.0 \mathrm{~V}$ input leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) (VCC $\left.=5.0 \mathrm{~V} \pm 10 \%\right)$

NOTES:

1. $X$ in part numbers indicates power rating ( $S$ or $L$ )
2. $V C C=5 \mathrm{~V}, T_{A}=+25^{\circ} \mathrm{C}$.
3. At $f=f$ max, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ thc, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)
(VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{VCC}-0.2 \mathrm{~V}$ )

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | $\begin{aligned} & \mathrm{VCC}=2 \mathrm{~V} \\ & \mathrm{CE} \geq \mathrm{VHC} \\ & \mathrm{VIN} \geq \mathrm{VHC} \text { or } \leq \mathrm{VLC} \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 100 | 1500 |  |
| tCDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{ta}^{(3)}$ | Operation Recovery Time |  |  | $\mathrm{trc}^{(2)}$ | - | - | ns |

## NOTES:

1. $T_{A}=+25^{\circ} \mathrm{C}, V C C=2 \mathrm{~V}$
2. $t_{R C}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $5 \mathrm{~ns} \mathrm{Max}$. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |
| 2740 tbl 10 |  |



* Including scope and jig.


Figure 2. Output Load (for tLz, thz, twz, tow)

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7024X25 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7024X30 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7024X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 25 | - | 30 | - | 35 | - | ns |
| tAA | Address Access Time | - | 25 | - | 30 | - | 35 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | \% 25 | - | 30 | - | 35 | ns |
| tabe | Byte Enable Access Time ${ }^{(3)}$ | - | $\bigcirc 25$ | - | 30 | - | 35 | ns |
| taoe | Output Enable Access Time | - \% | . 13 | - | 15 | - | 20 | ns |
| tor | Output Hold from Address Change | 3 \% | - | 3 | - | 3 | - | ns |
| tLZ | Output Low $\mathrm{Z} \mathrm{Time}{ }^{(1,2)}$ | 3 \% | - | 3 | - | 3 | - | ns |
| thz | Output High $\mathrm{Z} \mathrm{Time}{ }^{(1,2)}$ | $\rightarrow$ \% | 15 | - | 15 | - | 15 | ns |
| tPu | Chip Enable to Power Up Time ${ }^{(2)}$ | 0. | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | 2. | 50 | - | 50 | - | 50 | ns |
| tSOP | Semaphore Flag Update Pulse ( $\overline{\mathrm{EE}}$ or $\overline{\text { SEM }}$ ) | 12. | - | 15 | - | 15 | - | ns |


| Symbol | Parameter | IDT7024X45 |  | IDT7024X55 |  | IDT7024X70MIL ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  | READ CYCLE


| tRC | Read Cycle Time | 45 | - | 55 | - | 70 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tAA | Address Access Time | - | 45 | - | 55 | - | 70 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 45 | - | 55 | - | 70 | ns |
| tABE | Byte Enable Access Time ${ }^{(3)}$ | - | 45 | - | 55 | - | 70 | ns |
| taoe | Output Enable Access Time | - | 25 | - | 30 | - | 35 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low Z Time ${ }^{(1,2)}$ | 5 | - | 5 | - | 5 | - | ns |
| thz | Output High $\mathbf{Z ~ T i m e ~}{ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 50 | - | 50 | - | 50 | ns |
| tSOP | Semaphore Flag Update Pulse (OE or SEM) | 15 | - | 15 | - | 15 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=L, \overline{U B}$ or $\overline{L B}=L, \overline{S E M}=H$.
4. $X$ in part numbers indicates power rating ( $S$ or $L$ ).

WAVEFORM OF READ CYCLES ${ }^{(5)}$


## NOTES:

1. Timing depends on which signal is asserted last, $\overline{O E}, \overline{C E}, \overline{L B}$, or $\overline{O B}$.
2. Timing depends on which signal is de-asserted firs $\overline{C E}, \overline{O E}, \overline{L B}$, or $\overline{U B}$.
3. teod delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last $\operatorname{tABE}, \mathrm{TAOE}, \mathrm{LACE}, \mathrm{t} A \mathrm{~A}$ or tBDD.
5. $\mathrm{SEM}=\mathrm{H}$.

## TIMING OF POWER-UP POWER-DOWN



## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7024X25 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7024X30 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7024X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 30 | - | 35 | - | ns |
| tew | Chip Enable to End of Write ${ }^{(3)}$ | 20 | $\stackrel{\square}{*}$ | 25 | - | 30 | - | ns |
| taw | Address Valid to End of Write | 20 | $\stackrel{\square}{2}$ | 25 | - | 30 | - | ns |
| tas | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | $\%$ | 25 | - | 30 | - | ns |
| tWR | Write Recovery Time | 0 | \% | 0 | - | 0 | - | ns |
| tDw | Data Valid to End of Write | 15 | \% - | 20 | - | 25 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | \% 15 | - | 15 | - | 15 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | O\% | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High ${ }^{(1,2)}$ | 7 \% | 15 | - | 15 | - | 15 | ns |
| tow | Output Active from End of Write ${ }^{(1,2,4)}$ | Q\% | - | 0 | - | 0 | - | ns |
| tsWRD | SEM Flag Write to Read Time | 10 | - | 10 | - | 10 | - | ns |
| tSPS | SEM Flag Contention Window | 10 | - | 10 | - | 10 | - | ns |


| Symbol | Parameter | ID77024X45 |  | IDT7024X55 |  | $\begin{aligned} & \text { IDT7024X70 } \\ & \text { MIL. ONLY } \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 45 | - | 55 | - | 70 | - | ns |
| tew | Chip Enable to End of Write ${ }^{(3)}$ | 40 | - | 45 | - | 50 | - | ns |
| taw | Address Valid to End of Write | 40 | - | 45 | - | 50 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 25 | - | 30 | - | 40 | - | ns |
| tHZ | Output High Z Time ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High $\mathbf{Z}^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tow | Output Active from End of Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tswro | SEM Flag Write to Read Time | 10 | - | 10 | - | 10 | - | ns |
| tSPS | SEM Flag Contention Window | 10 | - | 10 | - | 10 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=L, \overline{\mathrm{VB}}$ or $\overline{\mathrm{CB}}=\mathrm{L}, \overline{\mathrm{SEM}}=\mathrm{H}$. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{H}$ and $\overline{\mathrm{SEM}}=\mathrm{L}$. Either condition must be valid for the entire tew time.
4. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual tow.
5. X in part numbers indicates power rating ( S or L ).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/ $\bar{W}$ CONTROLLED TIMING ${ }^{(1,3,5,8)}$



## TIMING WAVEFORM OF WRITE CYCLE NO. $2, \overline{\mathrm{CE}}, \overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ CONTROLLED TIMING ${ }^{(1,3,5,8)}$



NOTES:

1. $\mathrm{R} / \mathbb{W}$ must be high during all address transitions.
2. A write occurs during the overlap (tew or twp) of a low $\overline{U B}$ or $\overline{L B}$ and a low $\overline{C E}$ and a low $R / W$ for memory array writing cycle.
3. twR is measured from the earlier of CE or R/W (or SEM or R/W) going high to the end of write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ or $\overline{S E M}$ low transition occurs simultaneously with or after the $R / W$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{\mathrm{CE}}, \mathrm{R} / \mathbb{W}$ or byte control.
7. Timing depends on which enable signal is de-asserted first, $\overline{C E}, \mathrm{R} / W$ or byte control.
8. If $\overline{O E}$ is low during $\mathrm{R} / W$ controlled write cycle, the write pulse width must be the larger of twp or ( $\mathrm{t} W \mathrm{~F}+\mathrm{tow}$ ) to allow the $/ / O$ drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $R / W$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twr.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$


NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{H}$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$



NOTES:

1. $D O R=D O L=L, \overline{C E R}=\overline{C E L}=H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. " $A$ " may be either left or right port. " $B$ " is the opposite port from " $A$ ".
3. This parameter is measured from $\mathrm{R} / \bar{W}_{A}$ or $\overline{S E M A}$ going high to $\mathrm{R} / \overline{\mathrm{W}} B$ or $\overline{\mathrm{SEM}} \bar{M}_{B}$ going high.
4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7024X25 } \\ & \text { COM'L ONLY } \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l} \hline \text { IDT7024X30 } \\ \text { COM'L ONLY } \\ \hline \end{array}$ |  | IDT7024X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S = H) |  |  |  |  |  |  |  |  |
| tbaA | BUSY Access Time from Address Match | - | 25 | - | 30 | - | 35 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | \% 20 | - | 25 | - | 30 | ns |
| tbac | BUSY Access Time from Chip Low | - | 20 | - | 25 | - | 30 | ns |
| tbic | BUSY Disable Time from Chip High | - | 17 | - | 20 | - | 25 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | BUSY Disable to Valid Data ${ }^{(3)}$ | - | Note 3 | - | Note 3 | - | Note 3 | ns |
| BUSY TIMING (M/ $\bar{S}=\mathrm{L}$ ) |  | \% |  |  |  |  |  |  |
| twB. | BUSY Input to Write ${ }^{(4)}$ | 0 \% | - | 0 | - | 0 | - | ns |
| tWH | Write Hold After $\overline{B U S Y}^{(5)}$ | 17. | - | 20 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  | \% |  |  |  |  |  |  |
| tWDD | Write Pulse to Data Delay ${ }^{(1)}$ | $\stackrel{\square}{-}$ | 50 | - | 55 | - | 60 | ns |
| todo | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 35 | - | 40 | - | 45 | ns |


| Symbol | Parameter | IDT7024X45 |  | IDT7024X55 |  | $\begin{aligned} & \text { IDT7024X70 } \\ & \text { MIL. ONLY } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/ $/ \mathbf{S}=\mathrm{H}$ ) |  |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time from Address Match | - | 35 | - | 45 | - | 45 | ns |
| tBDA | BUSY Disable Time from Address Not Matched | - | 30 | - | 40 | - | 40 | ns |
| tbac | BUSY Access Time from Chip Enable Low | - | 30 | - | 40 | - | 40 | ns |
| tBde | BUSY Disable Time from Chip Enable High | - | 25 | - | 35 | - | 35 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | BUSY Disable to Valid Data ${ }^{(3)}$ | - | Note 3 | - | Note 3 | - | Note 3 | ns |
| BUSY TIMING (M/ $\overline{\mathbf{S}}=\mathrm{L}$ ) |  |  |  |  |  |  |  |  |
| twb | BUSY Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After BUSY $^{(5)}$ | 25 | - | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| twDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 70 | - | 80 | - | 95 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 55 | - | 65 | - | 80 | ns |

## NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{B U S Y}(M \bar{S}=H)$ " or "Timing Waveform of Write With Port-To-Port Delay ( $\mathrm{M} \overline{\mathrm{S}}=\mathrm{L}$ )".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0 , tWDD - tWP (actual) or tDDD - tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. " x " is part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF READ WITH $\overline{B U S Y}{ }^{(2)}$ (M/ $\overline{\mathbf{S}}=\mathrm{H}$ )


NOTES:
2740 drw 13

1. To ensure that the earlier of the two ports wins.
2. $\overline{C E}_{L}=\overline{C E}=L$
3. $\overline{O E}=L$ for the reading port.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY ${ }^{(1,2)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{L})$


## NOTES:

1. $\overline{\mathrm{BUSY}}$ input equals H for the writing port.
2. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{L}$

TIMING WAVEFORM OF SLAVE WRITE (M/ $\overline{\mathbf{S}}=\mathrm{L}$ )


## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E} \operatorname{TIMING}{ }^{(1)}$ (M/ $\overline{\mathbf{S}}=\mathrm{H}$ )



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $\operatorname{TIMING}{ }^{(1)}(\mathbf{M} / \overline{\mathrm{S}}=\mathrm{H})$


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. If taps is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$| Symbol | Parameter | $\begin{aligned} & \text { IDT7024X25 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7024X30 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7024X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | $\stackrel{*}{*}$ | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | . - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | -\% | 20 | - | 25 | - | 30 | ns |
| ting | Interrupt Reset Time | $\stackrel{\text { \% }}{ }$ | 20 | - | 25 | - | 30 | ns |


| Symbol | Parameter | IDT7024X45 |  | IDT7024X55 |  | IDT7024X70 <br> MIL. ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 35 | - | 40 | - | 50 | ns |
| tINR | Interrupt Reset Time | - | 35 | - | 40 | - | 50 | ns |

## NOTE:

[^11]
## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



## NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

## TRUTH TABLES

## TRUTH TABLE I - INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/WL | CEL | $\overline{\mathrm{O}} \mathrm{L}$ | AOL-A11L | INTL | R/WR | $\overline{C E R}$ | $\overline{O E R}$ | A0R-A11R | INTR |  |
| L | L | X | FFF | X | X | X | X | $X$ | $\mathrm{L}^{(2)}$ | Set Right INTR Flag |
| X | X | X | X | X | X | L | L | FFF | $\mathrm{H}^{(3)}$ | Reset Right INTr Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | FFE | X | Set Left INTL Flag |
| X | L | L | FFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left INTL Flag |

## NOTES:

1. Assumes $\overline{B U S Y L}=B U S Y_{R}=H$.
2. If $\overline{B U S Y} \mathrm{~L}=\mathrm{L}$, then no change.
3. If $B U S Y_{R}=L$, then no change.

## TRUTH TABLE II - ADDRESS BUSY ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CEL}}$. | $\overline{\text { CER }}$ | Aol-A11L <br> Aor-A11R | BUSYL ${ }^{(1)}$ | $\overline{B U S Y R}{ }^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

## NOTES:

2740 tbl 16

1. Pins $\overline{B U S Y} L$ and $\overline{B U S Y R}$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\bar{B} U S Y x$ outputs on the IDT7024 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
2. Lif the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. Iftaps is notmet, either BUSY or BUSYR = Low will result. BUSYLand BUSYRoutputs cannot be low simultaneouly.
3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do - D15 Left | Do - D15 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Right port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

## NOTE:

2740 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7024.

## FUNCTIONAL DESCRIPTION

The IDT7024 provides two ports with separate control, address and $\mathrm{I} / \mathrm{O}$ pins that permit independent access for reads or writes to any location in memory. The IDT7024 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\mathbb{N T}} \mathrm{L}$ ) is set when the right port writes to memory location FFE (HEX). The left port clears the interrupt by reading address location FFE. Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location FFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location FFF. The
message (16 bits) at FFE or FFF is user-defined. If the interrupt function is not used, address locations FFE and FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7024 RAMs.
operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $M / \bar{S}$ pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7024 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7024 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7024 RAM the busy pin is an output if the part is used as a master ( $\mathrm{M} / \overline{\mathrm{S}}$ pin $=\mathrm{H}$ ), and the busy pin is an input if the part used as a slave $(M / \overline{\mathrm{S}}$ pin $=\mathrm{L})$ as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the $R / \bar{W}$ signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT7024 is an extremely fast dual-port $4 \mathrm{~K} \times 16 \mathrm{CMOS}$ static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource.

The dual-port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphorelocation. Semaphores areprotected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the dual-port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the dual-port RAM enable, and $\overline{\text { SEM, }}$, the semaphore enable. The $\overline{\mathrm{CE}}$ and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\mathrm{CE}}$ and SEM are both high.

Systems which can best use the IDT7024 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7024's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Sotware handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7024 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the dual-port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7024 in a separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $R / \bar{W}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through addresspins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go
active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal( $\overline{S E M}$ or $\overline{\mathrm{OE}}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be
reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES-SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7024's dual-port RAM. Say the $4 \mathrm{~K} \times 16$ RAM was to be divided into two $2 \mathrm{~K} \times$ 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 2 K of dual-port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2K blocks of dual-port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must belocked out of a section of memory during a transfer and the I/Odevice cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The otherprocessor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


Figure 4. IDT7024 Semaphore Logic

## 16K x 8 DUAL-PORT

 STATIC RAMIntegrated Device Technology, Inc.

## FEATURES:

- True dual-ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 45/55/70ns (max.)
- Commercial: 35/45/55ns (max.)
- Low-power operation
— IDT7006S
Active: 750 mW (typ.)
Standby: 5mW (typ.)
- IDT7006L

Active: 750 mW (typ.)
Standby: 1 mW (typ.)

- IDT7006 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- $M \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master
$M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL compatible, single 5 V ( $\pm 10 \%$ ) power supply
- Available in 68 -pin PGA, quad flatpack, LCC and PLCC
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7006 is a high-speed $16 \mathrm{~K} \times 8$ dual-port static RAM. The IDT7006 is designed to be used as a stand-alone 128Kbit dual-port RAM or as a combination MASTER/SLAVE dualport RAM for 16 -bit-or-more word systems. Using the IDT

FUNCTIONAL BLOCK DIAGRAM


CEMOS is a trademark of Integrated Device Technology, Inc.

MASTER/SLAVE dual-port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 750 mW of power at maximum access times as fast as 35ns. Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7006 is packaged in a ceramic 68-pin PGA, an 68pin quad flatpack, a LCC, and a PLCC. The military devices are processed $100 \%$ in compliance to the test methods of MIL-STD-883, Method 5004.

## PIN CONFIGURATIONS



## LCC/PLCC/FLATPACK <br> TOP VIEW

## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

## PIN CONFIGURATIONS (Continued)



NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{\mathrm{CE}}$ R | Chip Enable |
| $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{R} / \overline{\mathrm{W}} \mathrm{R}$ | Read/Write Enable |
| $\overline{\mathrm{OE}}$ | OER | Output Enable |
| AoL-A13L | A0R - A13R | Address |
| I/OoL - I/O7L | I/O0R - //O7R | Data Input/Output |
| $\overline{\text { SEML }}$ | SEMR | Semaphore Enable |
| $\overline{\text { INTL }}$ | $\overline{\text { NTA }}$ | Interrupt Flag |
| BUSYL | BUSYR | Busy Flag |
| M/ $\bar{S}$ |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CE }}$ | R/W | $\overline{\text { OE }}$ | $\mathbf{S E M}$ | I/Oo-7 |  |
| H | X | X | H | Hi-Z | Deselected: Power Down |
| L | L | X | H | DATAIN | Write to Memory |
| L | H | L | H | DATAout | Read Memory |
| X | X | H | X | Hi-Z | Outputs Disabled |

NOTE:

1. $A O L-A_{13 L} \neq A 0 R-A_{13 R}$

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CE }}$ | R/W | $\overline{\text { OE }}$ | $\overline{\text { SEM }}$ | I/Oo-7 |  |
| H | H | L | L | DATAout | Read Data in Semaphore Flag |
| H | $-\boldsymbol{F}$ | X | L | DATAIN | Write Dino into Semaphore Flag |
| L | X | X | L | - | Not Allowed |

2739 tbl 02

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Ratlng | Commercial | Milltary | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2739 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditlons | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=\mathrm{OV}$ | 11 | pF |
| CouT | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 11 | pF |

NOTE:
2739 tbl 03

1. This parameter is determined by device characterization but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| $\mathrm{VIL}^{2}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. Vilz-3.0V for pulse width less than 20 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc $=5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT7006S |  | IDT7006L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \||Lい | Input Leakage Current ${ }^{(5)}$ | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|lLO| | Output Leakage Current | $\overline{C E}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{lOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{lOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Condition | Version |  | X35 ONLY Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{C E} \leq V_{I L}, \text { Outputs Open } \\ & \mathrm{SEM} \geq \mathrm{V}_{1 H} \\ & \mathrm{f}=\mathrm{fMAX}^{(3)} \end{aligned}$ | MIL. $\quad \mathrm{S}$ | -- | - | mA |
|  |  |  | COM'L. | $160$ | $\begin{aligned} & \hline 340 \\ & 290 \end{aligned}$ |  |
| Is81 | Standby Current (Both Ports — TTL <br> Level Inputs) | $\begin{aligned} & \overline{\overline{C E R}}=\overline{\mathrm{CE} L \geq} \mathrm{V} I H \\ & \mathrm{SEMR}=\overline{\mathrm{SEM}} \mathrm{~L} \geq \mathrm{VIH} \\ & \mathrm{f}=\mathrm{fmAX} \end{aligned}$ | $\begin{array}{ll}\text { MIL. } & \mathbf{S} \\ & \text { L }\end{array}$ | - | - | mA |
|  |  |  | COM'L. | 20 | 70 50 |  |
| ISB2 | Standby Current (One Port — TTL Level Inputs) | $\overline{\mathrm{CE}} \mathrm{L}$ or $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{VIH}$ <br> Active Port Outputs Open $\begin{aligned} & f=f M A X^{(3)} \\ & S E M A=\overline{S E M} L \geq V_{I H} \end{aligned}$ | $\begin{array}{ll}\text { MIL. } & \mathrm{S} \\ & \mathrm{L}\end{array}$ | - | - | mA |
|  |  |  | COM'L. | $\begin{aligned} & 95 \\ & 95 \\ & \hline \end{aligned}$ | $\begin{array}{r} 240 \\ 210 \\ \hline \end{array}$ |  |
| ISB3 | Full Standby Current <br> (Both Ports - All <br> CMOS Level Inputs) | Both Ports $\overline{\mathrm{CEL}}$ and <br> $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> VIN $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or <br> $\operatorname{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{S E M R}=\overline{S E M L} \geq V c c-0.2 V$ | MIL.S | - | - | mA |
|  |  |  | COM'L. $\begin{aligned} & \text { S } \\ & \\ & \\ & L\end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) | $\begin{aligned} & \text { One Port } \overline{C E L} \text { or } \\ & \text { CER } \geq \text { Vcc }-0.2 \mathrm{~V} \\ & \overline{S E M} R=\overline{S E M L} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \\ & \text { VIN } \leq 0.2 \mathrm{~V} \\ & \text { Active Port Outputs Open, } \\ & \mathrm{f}=\mathrm{fmAX}^{(3)} \end{aligned}$ | MIL. $\quad$ S | 一 | - | mA |
|  |  |  | COM'L. $\begin{array}{ll}\text { S } \\ & L\end{array}$ | 90 90 | 220 180 |  |

## NOTES:

1. $X$ in part numbers indicates power rating ( $S$ or $L$ )
2. $V C C=5 V, T A=+25^{\circ} \mathrm{C}$.
3. At $f=f$ max, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ trc, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f=0$ means no address or control lines change.
5. At Vccs2.0V input leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) $(V C C=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Condition | Version | Typ. ${ }^{(2)}$ | X45 Max. | Typ. ${ }^{(2)}$ | X55 Max. |  | X70 NLY Max. | Uni |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current <br> (Both Ports Active) | $\begin{aligned} & \overline{C E} \leq V I L, \text { Outputs Open } \\ & \mathrm{SEM} \geq V_{I H} \\ & f=\mathrm{fmax}^{(3)} \end{aligned}$ | MIL.S <br>  <br>  | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 400 \\ & 340 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 395 \\ & 335 \end{aligned}$ | $\begin{aligned} & \hline 140 \\ & 140 \end{aligned}$ | $\begin{aligned} & 390 \\ & 330 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 340 \\ & 290 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 335 \\ & 285 \end{aligned}$ | 二 | - |  |
| ISB1 | Standby Current (Both Ports — TTL Level Inputs) | $\begin{aligned} & \overline{C E L}=\overline{C E R} \geq V_{I H} \\ & \overline{S E M R}=\overline{S E M} L \geq V I H \\ & f=f_{M A X}{ }^{(3)} \end{aligned}$ | MIL. S <br>  L | $\begin{aligned} & 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & 85 \\ & 65 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | $\begin{aligned} & 85 \\ & 65 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 85 \\ & 65 \end{aligned}$ | mA |
|  |  |  | COM'L. ${ }^{\text {S }}$ | - | 70 50 | 13 13 | 70 50 | - | - |  |
| IS82 | Standby Current (One Port - TTL Level Inputs) | CER or CEL $\geq$ VIH <br> Active Port Outputs Open $\begin{aligned} & f=f M A X^{(3)} \\ & S E M R=\overline{S E M L} \geq V_{I H} \\ & \hline \end{aligned}$ | MIL. S | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 290 \\ & 250 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 290 \\ & 250 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 290 \\ & 250 \end{aligned}$ | mA |
|  |  |  | COM'L. S <br> L <br>   | $\begin{aligned} & 90 \\ & 90 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 240 \\ & 210 \\ & \hline \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \\ & \hline \end{aligned}$ | $\begin{aligned} & 240 \\ & 210 \\ & \hline \end{aligned}$ | - | - |  |
| IsB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> Vin $\geq$ Vcc -0.2 V or $\operatorname{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{S E M R}=\overline{S E M L} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | MIL. $\quad \mathrm{S}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \\ & \hline \end{aligned}$ | mA |
|  |  |  | COM'L. $\begin{aligned} & \text { S } \\ & \\ & \text { L }\end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | - | - |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) |  | MIL. | 85 85 | 260 215 | 80 80 | 260 215 | 75 75 | 260 215 | mA |
|  |  |  | $\begin{array}{ll}\text { COM'L. } & \mathrm{S} \\ & \mathrm{L}\end{array}$ | 85 85 | 220 180 | 80 80 | 220 180 | - | - |  |

## NOTES:

1. $X$ in part numbers indicates power rating ( $S$ or $L$ )
2. $V C C=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
3. At $f=f m a x$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ thc, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)

(VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$ )

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Vcc for Data Retention | $\begin{aligned} & \mathrm{VCC}=2 \mathrm{~V} \\ & \mathrm{CE} \geq \mathrm{VHC} \\ & \mathrm{VIN} \geq \mathrm{VHC} \text { or } \leq \mathrm{VLC} \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 100 | 1500 |  |
| $\mathrm{tCDR}^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t{ }^{(3)}$ | Operation Recovery Time |  |  | tRC ${ }^{(2)}$ | - | - | ns |

NOTES:
2739 tbl 09

1. $T_{A}=+25^{\circ} \mathrm{C}, V \mathrm{VC}=2 \mathrm{~V}$
2. $\mathrm{tRC}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load

```
GND to 3.0V
    5ns Max.
```

        1.5 V
        1.5 V
    See Figures 1 \& 2
    2739 tbl 10

Figure 1. Equivalent Output Load


Figure 2. Output Load (for tız, thz, twz, tow)

* Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$

| Symbol | Parameter | IDT7006X35 COM'L ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| READ CYCLE |  |  |  |  |
| trc | Read Cycle Time | 35 | - | ns |
| tAA | Address Access Time | - | 35 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 35 | ns |
| taoe | Output Enable Access Time | - | 20 | ns |
| tor | Output Hold from Address Change | 3 | - | ns |
| tLz | Output Low Z Time ${ }^{(1,2)}$ | 3 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 15 | ns |
| tPu | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 50 | ns |
| tSOP | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}})$ | 15 | - | ns |


| Symbol | Parameter | IDT7006X45 |  | IDT7006X55 |  | $\begin{aligned} & \text { IDT7006X70 } \\ & \text { MIL ONLY } \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 45 | - | 55 | - | 70 | - | ns |
| tAA | Address Access Time | - | 45 | - | 55 | - | 70 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 45 | - | 55 | - | 70 | ns |
| taoe | Output Enable Access Time | - | 25 | - | 30 | - | 35 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLZ | Output Low Z Time ${ }^{(1,2)}$ | 5 | - | 5 | - | 5 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 50 | - | 50 | - | 50 | ns |
| tSop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 15 | - | 15 | - | 15 | - | ns |

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=L, \overline{S E M}=H$.
4. $X$ in part numbers indicates power rating ( $S$ or $L$ ).

WAVEFORM OF READ CYCLES ${ }^{(5)}$


## NOTES:

1. Timing depends on which signal is asserted last, $\overline{O E}$ or $\overline{C E}$
2. Timing depends on which signal is de-asserted first $\overline{C E}$ or $\overline{O E}$.
3. tBDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.
5. $\overline{S E M}=\mathrm{H}$.

TIMING OF POWER-UP POWER-DOWN


## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE ${ }^{(5)}$| Symbol | Parameter | ID77006X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |
| twc | Write Cycle Time | 35 | - | ns |
| tew | Chip Enable to End of Write ${ }^{(3)}$ | 30 | - | ns |
| taw | Address Valid to End of Write | 30 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | ns |
| twp | Write Pulse Width | 30 | - | ns |
| twr | Write Recovery Time | 0 | - | ns |
| tow | Data Valid to End of Write | 25 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 15 | ns |
| toh | Data Hold Time ${ }^{(4)}$ | 0 | - | ns |
| twz | Write Enable to Output in High ${ }^{(1,2)}$ | - | 15 | ns |
| tow | Output Active from End of Write ${ }^{(1,2,4)}$ | 0 | -- | ns |
| tSWRD | SEM Flag Write to Read Time | 10 | - | ns |
| tSPS | $\overline{\text { SEM }}$ Flag Contention Window | 10 | - | ns |


| Symbol | Parameter | IDT7006X45 |  | IDT7006X55 |  | IDT7006X70MIL. ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |


| WRITE CYCLE |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twc | Write Cycle Time | 45 | - | 55 | - | 70 | - | ns |
| tEW | Chip Enable to End of Write ${ }^{(3)}$ | 40 | - | 45 | - | 50 | - | ns |
| taw | Address Valid to End of Write | 40 | - | 45 | - | 50 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tDw | Data Valid to End of Write | 25 | - | 30 | - | 40 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tow | Output Active from End of Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 10 | - | 10 | - | 10 | - | ns |
| tsps | $\overline{\text { SEM }}$ Flag Contention Window | 10 | - | 10 | - | 10 | - | ns |
| NOTES: |  |  |  |  |  |  |  |  |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{C E}=L, \overline{S E M}=H$. To access semaphore, $\overline{C E}=H$ and $\overline{S E M}=L$. Either condition must be valid for the entire tew time.
4. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. $X$ in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. $1, \mathrm{R} / \overline{\mathrm{W}}$ CONTROLLED TIMING ${ }^{(1,3,5,8)}$


2739 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED TIMING ${ }^{(1,3,5,8)}$


## NOTES:

1. $\mathrm{R} \bar{W}$ must be high during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a low $\overline{C E}$ and a low $R \bar{W}$ for memory array writing cycle.
3. twr is measured from the earlier of $\overline{\mathrm{CE}}$ or $\mathrm{R} / \bar{W}$ (or $\overline{S E M}$ or $\mathrm{R} / \bar{W}$ ) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{\mathrm{CE}}$ or $\overline{\mathrm{SEM}}$ low transition occurs simultaneously with or after the $\mathrm{R} / \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\bar{C} E, R \bar{W}$, or byte control.
7. Timing depends on which enable signal is de-asserted first, $\overline{C E}, \mathrm{R} / \bar{W}$, or byte control.
8. If $\overline{O E}$ is low during $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of twP or (twz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is high during an $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$


NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{H}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$


## NOTES:

1. $D O R=D O L=L, \overline{C E R}=\overline{C E L}=H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. " $A$ " may be either left or right port. " $B$ " is the opposite port from " $A$ ".
3. This parameter is measured from R/WA or SEMA going high to $R / W_{B}$ or SEMB going high.
4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | IDT7006X35 COM'L ONLY |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| BUSY TIMING (M/S = H) |  |  |  |  |
| teas | BUSY Access Time from Address Match | - | 35 | ns |
| teda | EUSY Disable Time from Address Not Matched | - | 30 | ns |
| tBAC | BUSY Access Time from Chip Enable Low | - | 30 | ns |
| tBDC | BUSY Disable Time from Chip Enable High | - | 25 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | ns |
| tBDD | BUSY Disable to Valid Data ${ }^{(3)}$ | - | Note 3 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |
| twB | BUSY Input to Write ${ }^{(4)}$ | 0 | - | ns |
| tWH | Write Hold After BUSY ${ }^{(5)}$ | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |
| tWDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 60 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 45 | ns |


| Symbol | Parameter | IDT7006X45 |  | IDT7006X55 |  | $\begin{aligned} & \text { IDT7006X70 } \\ & \text { MIL. ONLY } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S = H) |  |  |  |  |  |  |  |  |
| tbaa | BUSY Access Time from Address Match | - | 35 | - | 45 | - | 45 | ns |
| tBda | BUSY Disable Time from Address Not Matched | - | 30 | - | 40 | - | 40 | ns |
| tbac | BUSY Access Time from Chip Enable Low | - | 30 | - | 40 | - | 40 | ns |
| tBDC | BUSY Disable Time from Chip Enable High | - | 25 | - | 35 | - | 35 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBod | BUSY Disable to Valid Data ${ }^{(3)}$ | - | Note 3 | - | Note 3 | - | Note 3 | ns |
| BUSY TIMING (M/S = L) |  |  |  |  |  |  |  |  |
| twB | BUSY Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After BUSY ${ }^{(5)}$ | 25 | - | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| twod | Write Pulse to Data Delay ${ }^{(1)}$ | - | 70 | - | 80 | - | 95 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 55 | - | 65 | - | 80 | ns |

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{B U S Y}(M \bar{S}=H)$ " or "Timing Waveform of Write With Port-To-Port Delay ( $M \bar{S}=L$ )".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0 , tWDD - tWP (actual) or tDDD - tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. " $x$ " is part numbers indicates power rating ( S or L ).

## TIMING WAVEFORM OF READ WITH $\overline{\operatorname{BUSY}}{ }^{(2)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$



## NOTES:

1. To ensure that the earlier of the two ports wins.
2. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{L}$
3. $\overline{O E}=L$ for the reading port.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY ${ }^{(1,2)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{L})$


NOTES:

1. BUSY input equals H for the writing port.
2. $\overline{C E} L=\overline{C E R}=L$

TIMING WAVEFORM OF SLAVE WRITE (M/ $\overline{\mathrm{S}}=\mathrm{L}$ )


## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E} \operatorname{TIMING}{ }^{(1)}(\mathbf{M} / \overline{\mathbf{S}}=\mathrm{H})$



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $\operatorname{TIMING}{ }^{(1)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. If taps is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$| Symbol | Parameter | $\begin{aligned} & \text { IDT7006X35 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |
| tas | Address Set-up Time | 0 | - | ns |
| tWR | Write Recovery Time | 0 | - | ns |
| tins | Interrupt Set Time | - | 30 | ns |
| tINR | Interrupt Reset Time | - | 30 | ns |


| Symbol | Parameter | IDT7006X45 |  | IDT7006X55 |  | $\begin{aligned} & \text { IDT7006X70 } \\ & \text { MIL. ONLY } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 35 | - | 40 | - | 50 | ns |
| tiNR | Interrupt Reset Time | - | 35 | - | 40 | - | 50 | ns |

1. " x " in part numbers indicates power rating ( S or L ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

## TRUTH TABLES

## TRUTH TABLE I - INTERRUPT FLAG ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} / \overline{\mathrm{W}}$ L | $\overline{\text { CEL }}$ | $\overline{\text { OEL }}$ | A0L-A13L | INTL | R/ $\bar{W}_{\text {R }}$ | CER | OER | Aor-A13R | INTR |  |
| L | L | X | 3FFF | X | X | X | X | X | $L^{(2)}$ | Set Right $\overline{\text { NT }}$ F Flag |
| X | X | X | $X$ | X | X | L | L | 3FFF | $\mathrm{H}^{(3)}$ | Reset Right INTR Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | 3FFE | X | Set Left INTL Flag |
| X | L | L | 3FFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left TNTL Flag |

## NOTES:

1. Assumes $\overline{B U S Y} L=\overline{B U S Y} R=H$.
2. If $\overline{B U S Y} L=L$, then no change.
3. If $\overline{B U S Y_{R}}=L$, then no change.

## TRUTH TABLE II - ADDRESS BUSY <br> ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CEL | $\overline{C E R}$ | A0L-A13L AOR-A13R | BUSYL ${ }^{(1)}$ | $\overline{B U S Y}{ }^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:
2739 tbl 16

1. Pins $\overline{B U S Y} L$ and $\overline{B U S Y} R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY $X$ outputs on the IDT7006 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
2. Lif the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or $\overline{B U S Y R}=$ Low will result. BUSYL and BUSYR outputs cannot be low simultaneouly.
3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do-D7 Left | Do-D7 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Right port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

## NOTE:

2739 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7006.

## FUNCTIONAL DESCRIPTION

The IDT7006 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7006 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\mathrm{INT}})$ is set when the right port writes to memory location 3FFE (HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag ( $\overline{\mathrm{NT}} \mathrm{R}$ ) is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag ( $\overline{\mathbb{N T}} \mathrm{R}$ ), the right port must read the memory location 3FFF.

The message ( 8 bits) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table 1 for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7006 RAMs.
operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7006 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7006 RAM array in width while using busy logic, one master part is used to decide which side of the RAMs array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7006 RAM the busy pin is an output if the part is used as a master ( $\mathrm{M} / \overline{\mathrm{S}} \mathrm{pin}=\mathrm{H}$ ), and the busy pin is an input if the part used as a slave $(M / \overline{\mathrm{S}}$ pin $=\mathrm{L})$ as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the $\mathrm{R} / \overline{\mathrm{W}}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT7006 is an extremely fast dual-port $16 \mathrm{~K} \times 8$ CMOS static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource.

The dual-port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphoresareprotected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the dual-port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the dual-port RAM enable, and $\overline{\text { SEM, }}$, the semaphore enable. The $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\mathrm{CE}}$ and SEM are both high.

Systems which can best use the IDT7006 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7006s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7006 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the dual-port RAM. These latches canbe used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7006 in a separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{O E}$, and $R / \bar{W}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins $\mathrm{A} 0-\mathrm{A} 2$. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go
active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or $\overline{\mathrm{OE}})$ to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be
reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7006's dual-port RAM. Say the $16 \mathrm{~K} \times 8$ RAM was to be divided into two $8 \mathrm{~K} \times$ 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8 K of dual-port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8 K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8 K blocks of dual-port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must belocked out of a section of memory during a transfer and the I/Odevice cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memoryarea was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


2739 drw 21
Figure 4. IDT7006 Semaphore Logic

## FEATURES:

- True dual-ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
- Military: 35/45/55/70ns (max.)
- Commercial: 25/30/35/45/55ns (max.)
- Low-power operation
- IDT7025S

Active: 750 mW (typ.)
Standby: 5mW (typ.)

- IDT7025L

Active: 750 mW (typ.)
Standby: 1mW (typ.)

- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7025 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading
more than one device
- $M / \bar{S}=H$ for $\overline{B U S Y}$ output flag on Master
$M / \bar{S}=L$ for $\overline{B U S Y}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention
- TTL compatible, single 5 V ( $\pm 10 \%$ ) power supply
- Available in 84 -pin PGA, quad flatpack and PLCC
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7025 is a high-speed $8 \mathrm{~K} \times 16$ dual-port static RAM. The IDT7025 is designed to be used as a stand-alone 128K-

bit dual-port RAM or as a combination MASTER/SLAVE dualport RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and l/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\mathrm{CE}}$
permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {™ }}$ high-performance technology, these devices typically operate on only 750 mW of power at maximum access times as fast as 25 ns . Low-power (L) versions offer battery backup data retention capability with typical power consumption of $500 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7025 is packaged in a ceramic 84-pin PGA, an 84pin quad flatpack, and a PLCC. The military devices are processed $100 \%$ in compliance to the test methods of MIL-STD883, Method 5004.

## PIN CONFIGURATIONS



## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

## PIN CONFIGURATIONS (Continued)



## NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ R | Chip Enable |
| $\mathrm{R} \bar{W} \mathrm{~L}$ | $\mathrm{R} \bar{W}_{R}$ | Read/Write Enable |
| $\overline{\mathrm{OE}} \mathrm{L}$ | $\overline{\mathrm{OE}} \mathrm{R}$ | Output Enable |
| Aol-A12L | A0R - A12R | Address |
| I/OOL - I/O15L | I/OOR - I/O15R | Data Input/Output |
| $\overline{\mathrm{SEM}}$ L | $\overline{\text { SEMR }}$ | Semaphore Enable |
| $\overline{\text { UBL }}$ | $\overline{\text { UBR }}$ | Upper Byte Select |
| $\overline{\mathrm{LB}} \mathrm{L}$ | $\overline{\mathrm{LB}} \mathrm{R}$ | Lower Byte Select |
| $\overline{\mathrm{NT}} \mathrm{L}$ | $\overline{\text { INT }}$ R | Interrupt Flag |
| $\overline{\text { BUSYL }}$ | $\overline{B U S Y}^{\text {A }}$ | Busy Flag |
| M/ $\bar{S}$ |  | Master or Slave Select |
| Vcc |  | Power |
| GND |  | Ground |

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

| Inputs ${ }^{(1)}$ |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | $\mathrm{R} / \bar{W}$ | $\overline{O E}$ | $\overline{\text { UB }}$ | $\overline{\text { LB }}$ | $\overline{\text { SEM }}$ | //O8-15 | 1/O0-7 |  |
| H | X | X | X | X | H | Hi-Z | $\mathrm{Hi}-\mathrm{Z}$ | Deselected: Power Down |
| X | X | X | H | H | H | Hi-Z | Hi-Z | Both Bytes Deselected: Power Down |
| L | L | X | L | H | H | DATAIN | Hi-Z | Write to Upper Byte Only |
| L | L | X | H | L | H | $\mathrm{Hi}-\mathrm{Z}$ | DATAIN | Write to Lower Byte Only |
| L | L | X | L | L | H | DATAIN | DATAIN | Write to Both Bytes |
| L | H | L | L | H | H | DATAout | $\mathrm{Hi}-\mathrm{Z}$ | Read Upper Byte Only |
| L | H | L | H | L | H | $\mathrm{Hi}-\mathrm{Z}$ | DATAOUT | Read Lower Byte Only |
| L | H | L | L | L | H | DATAOUT | DATAOUT | Read Both Bytes |
| X | X | H | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z | Outputs Disabled |

NOTE:

1. $A O L-A_{12 L} \neq A 0 R-A_{12 R}$

## TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: |
| $\overline{\mathbf{C E}}$ | $\mathrm{R} \overline{/} \overline{\mathrm{W}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{UB}}$ | $\overline{\mathrm{LB}}$ | $\overline{\mathrm{SEM}}$ | I/O8-15 | I/Oo-7 |  |  |  |
| H | H | L | X | X | L | DATAOUT | DATAOUT | Read Data in Semaphore Flag |  |  |
| X | H | L | H | H | L | DATAOUT | DATAOUT | Read Data in Semaphore Flag |  |  |
| H | - | X | X | X | L | DATAIN | DATAIN | Write Dino into Semaphore Flag |  |  |
| X | - | X | H | H | L | DATAIN | DATAIN | Write Dino into Semaphore Flag |  |  |
| L | X | X | L | X | L | - | - | Not Allowed |  |  |
| L | X | X | X | L | L | - | - | Not Allowed |  |  |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2683 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. Vilz -3.0 V for pulse width less than 20 ns .
2. Vterm must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 11 | pF |
| COUT | Output <br> Capacitance | VOUT $=0 \mathrm{~V}$ | 11 | pF |

NOTE:

1. This parameter is determined by device characterization but is not production tested.

## DC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc=5.0V $\pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT7025S |  | ID77025L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \||Lい| | Input Leakage Current ${ }^{(5)}$ | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|lol | Output Leakage Current | $\overline{C E}=\mathrm{VIH}^{\text {, }}$ Vout $=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{IO}_{\mathrm{L}}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{lOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

2683 tbl 07

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Condition | Version |  | X25 ONLY <br> Max. | $\begin{aligned} & 7025 \\ & \text { COM'L } \\ & \text { Typ. } \end{aligned}$ | X30 ONLY <br> Max. |  | $\begin{aligned} & \text { X35 } \\ & \text { Max. } \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\overline{\mathrm{CE}} \leq V I L, \text { Outputs Open }} \\ & \mathrm{SEM} \geq V_{I H} \\ & f=f M a X^{(3)} \end{aligned}$ | $\begin{array}{ll}\text { MIL. } & \mathrm{S} \\ & \text { L }\end{array}$ | -3 |  | - | - | $\begin{aligned} & 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 400 \\ & 340 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & 170 \\ & 170 . \end{aligned}$ | $\begin{array}{r} 360 \\ 310 \end{array}$ | $\begin{aligned} & 165 \\ & 165 \end{aligned}$ | $\begin{aligned} & 350 \\ & 300 \end{aligned}$ | $\begin{aligned} & 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 340 \\ & 290 \end{aligned}$ |  |
| ISB1 | Standby Current (Both Ports — TTL Level Inputs) | $\begin{aligned} & \overline{\overline{C E}}{ }_{R}=\overline{C E}_{L} \geq V_{I H} \\ & \overline{S E M R}^{2}=\overline{S E M} L \geq V_{I H} \\ & f=f_{M A X}{ }^{(3)} \end{aligned}$ | MIL. $\quad$S  <br>  L | - | - | - | - | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | 85 65 | mA |
|  |  |  | COM'L. S | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ | $\begin{aligned} & 70 \\ & 80 \\ & 50 \end{aligned}$ | $\begin{aligned} & 22 \\ & 22 \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \end{aligned}$ | 20 20 | 70 50 |  |
| ISB2 | Standby Current (One Port - TTL Level inputs) | $\overline{\mathrm{CE}} \mathrm{L}$ or $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{V} H$ <br> Active Port Outputs Open $\frac{f=f M A X}{}{ }^{(3)} \overline{S E M R}=\overline{S E M L} \geq V_{I H}$ | MIL.S <br>  | - \% | $\stackrel{\square}{\square}$ | - | - | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 290 \\ & 250 \end{aligned}$ | mA |
|  |  |  | $\begin{array}{\|ll} \hline \text { COM'L. } & \mathrm{S} \\ \mathrm{~L} \end{array}$ | $\begin{aligned} & 105 \\ & 105 \% \end{aligned}$ | $\begin{array}{r} 250 \\ 220 \end{array}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 250 \\ & 215 \end{aligned}$ | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ | $\begin{aligned} & 240 \\ & 210 \end{aligned}$ |  |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | $\begin{array}{\|l\|} \hline \text { Both Ports } \overline{C E} L \text { and } \\ \text { CER }_{2} \geq V C C-0.2 \mathrm{~V} \\ \text { VIN } \geq V C C-0.2 \mathrm{~V} \text { or } \\ \text { VIN } \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)} \\ \mathrm{SEM}_{\mathrm{S}}=\overline{S E M} \geq \mathrm{VCC}-0.2 \mathrm{~V} \\ \hline \end{array}$ | MIL. S <br>  L <br> COM'L. S <br>  L | \% | :- | - | 二 | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | 30 10 | mA |
|  |  |  |  | $\begin{aligned} & \hline 1.0 \\ & 0.2 .2 \\ & \text { \% } \end{aligned}$ | \% 15 5 \% | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | 15 5 |  |
| ISB4 | Full Standby Current (One Port — All CMOS Level Inputs) | One Port $\overline{\mathrm{CE}} \mathrm{L}$ or <br> $\overline{C E}_{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> $\overline{\mathrm{SEM}} \mathrm{R}=\overline{\mathrm{SEM}} \mathrm{L} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ <br> Vin $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or <br> $\operatorname{Vin} \leq 0.2 \mathrm{~V}$ <br> Active Port Outputs Open, $f=f M A X^{(3)}$ | MIL. S | -». | $\stackrel{\square}{\square}$ | - | - | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 260 \\ & 215 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{array}{r} 100 \% \\ 10 \% \end{array}$ | $\begin{array}{r} 230 \\ \boxed{\%} \\ \hline 190 \end{array}$ | 95 95 | 230 190 | 90 90 | $\begin{aligned} & 220 \\ & 180 \end{aligned}$ |  |

## NOTES:

1. $X$ in part numbers indicates power rating ( $S$ or $L$ )
2. $V c c=5 V, T A=+25^{\circ} \mathrm{C}$.
3. At $\mathrm{f}=\mathrm{fmax}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ thc, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f=0$ means no address or control lines change.
5. At Vccs 2.0V input leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$ (Continued) (Vcc=5.0V $\pm 10 \%$ )

| Symbol | Parameter | Test Condition | Version |  |  | $\begin{aligned} & \text { X45 } \\ & \text { Max. } \end{aligned}$ |  | $\begin{aligned} & \text { X55 } \\ & \text { Max. } \end{aligned}$ |  | X70 <br> NLY <br> Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}} \leq V_{I L}, \text { Outputs Open } \\ & \mathrm{SEM} \geq V_{I H} \\ & \mathrm{f}=\mathrm{fmaX}^{(3)} \end{aligned}$ | MIL. $\quad$S <br>  <br>  <br> L |  | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 400 \\ & 340 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 395 \\ & 335 \end{aligned}$ | $\begin{aligned} & 140 \\ & 140 \end{aligned}$ | $\begin{aligned} & 390 \\ & 330 \end{aligned}$ | mA |
|  |  |  | COM'L. S <br>  L |  | $\begin{aligned} & 155 \\ & 155 \end{aligned}$ | $\begin{aligned} & 340 \\ & 290 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 335 \\ & 285 \end{aligned}$ | - | - |  |
| IsB1 | Standby Current (Both Ports - TTL Level Inputs) | $\begin{aligned} & \overline{\overline{C E} L}=\overline{\mathrm{CE}} \mathrm{E} \geq \mathrm{V}_{I H} \\ & \overline{\mathrm{SEM}} \mathrm{R}=\overline{\mathrm{SEM} L \geq \mathrm{V} I H} \\ & \mathrm{f}=\mathrm{f} \mathrm{MAX}^{(3)} \end{aligned}$ | MIL.S  <br>  L |  | $\begin{aligned} & \hline 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & 85 \\ & 65 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \\ & \hline \end{aligned}$ | $\begin{aligned} & 85 \\ & 65 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & \hline 85 \\ & 65 \end{aligned}$ | mA |
|  |  |  | $\begin{array}{\|ll\|} \hline \text { COM'L. } & \mathrm{S} \\ & \mathrm{~L} \\ \hline \end{array}$ |  | $\begin{aligned} & 16 \\ & 16 \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \end{aligned}$ | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | 70 50 | - | - |  |
| ISB2 | Standby Current (One Port — TTL Level Inputs) | $\overline{\mathrm{CE}}_{\mathrm{F}}$ or $\overline{\mathrm{CE}}_{\mathrm{L}} \geq \mathrm{V}_{\mathrm{H}}$ Active Port Outputs Open$\begin{aligned} & f=f \mathrm{fMAX}^{(3)} \\ & \mathrm{SEM} R=\overline{\text { SEML }} \geq V_{I H} \end{aligned}$ | MIL. | S | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 290 \\ & 250 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 290 \\ & 250 \end{aligned}$ | $\begin{aligned} & \hline 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 290 \\ & 250 \end{aligned}$ | mA |
|  |  |  | COM'L. S <br> L <br>   |  | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{aligned} & 240 \\ & 210 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 240 \\ & 210 \end{aligned}$ | - | - |  |
| ISB3 | Full Standby Current (Bcth Ports - All CMOS Level Inputs) | Both Ports $\overline{\mathrm{CE}} \mathrm{L}$ and <br> $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> Vin $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or <br> $\mathrm{Vin} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{S E M R}=\overline{S E M} L \geq \mathrm{VCC}-0.2 \mathrm{~V}$ | MIL. | S | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 10 \end{aligned}$ | mA |
|  |  |  | COM'L.S  <br>  L |  | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 0.2 \end{aligned}$ | $\begin{gathered} 15 \\ 5 \end{gathered}$ | - | - |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) | One Port $\overline{\mathrm{CE}} \mathrm{L}$ or <br> $\overline{\mathrm{CE}} \mathrm{R} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ <br> $\overline{\mathrm{SEM}} \mathrm{R}=\overline{\mathrm{SEM}} \mathrm{L} \geq \mathrm{VCc}-0.2 \mathrm{~V}$ <br> Vin $\geq$ Vcc- 0.2 V or <br> Vin $\leq 0.2 \mathrm{~V}$ <br> Active Port Outputs Open, $f=f \max ^{(3)}$ | MIL. | S <br> $L$ | 85 <br> 85 | 260 215 | 80 80 | 260 215 | 75 <br> 75 | 260 <br> 215 | mA |
|  |  |  | COM'L | S L | 85 85 | 220 180 | 80 80 | 220 180 | - | - |  |

NOTES:

1. $X$ in pari numbers indicates power rating ( $S$ or $L$ )
2. $V C C=5 V, T A=+25^{\circ} \mathrm{C}$.
3. At $\mathrm{f}=\mathrm{fmax}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ trc, and using "AC Test Conditions" of input levels of GND to 3 V .
4. $f=0$ means no address or control lines change.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only) (VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$ )

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voh | Vcc for Data Retention | $\begin{aligned} & \mathrm{VCC}=2 \mathrm{~V} \\ & \overline{\mathrm{CE}} \geq \mathrm{VHC} \\ & \mathrm{VIN} \geq \mathrm{VHC} \text { or } \leq \mathrm{VLC} \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | MIL. | - | 100 | 4000 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 100 | 1500 |  |
| tCDi ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $\mathrm{tR}^{(3)}$ | Operation Recovery Time |  |  | trc ${ }^{(2)}$ | - | - | ns |

NOTES:
2683 tbl 09

1. $T A=+25^{\circ} \mathrm{C}, \mathrm{VcC}=2 \mathrm{~V}$
2. $\mathrm{t} \mathrm{RC}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | $5 \mathrm{~ns} \mathrm{Max}$. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |
| 2683 bl 10 |  |



* Including scope and jig.

Figure 1. Equivalent Output Load


Figure 2. Output Load (for tlz, thz, twz, tow)

## AC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(4)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7025X25 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7025X30 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7025X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 25 | - | 30 | - | 35 | - | ns |
| tAA | Address Access Time | - | 25. | - | 30 | - | 35 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 25 | - | 30 | - | 35 | ns |
| tABE | Byte Enable Access Time ${ }^{(3)}$ | - | 25 | - | 30 | - | 35 | ns |
| taoe | Output Enable Access Time | - | 13 | - | 15 | - | 20 | ns |
| toh | Output Hold from Address Change | 3. | - | 3 | - | 3 | - | ns |
| tLZ | Output Low Z Time ${ }^{(1,2)}$ | 3.4 | - | 3 | - | 3 | - | ns |
| thz | Output High $\mathrm{Z} \mathrm{Time}{ }^{(1,2)}$ | 若\% | 15 | - | 15 | - | 15 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 50 | - | 50 | - | 50 | ns |
| tSOP | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 12 | - | 15 | - | 15 | - | ns |


| Symbol | Parameter | IDT7025X45 |  | IDT7025X55 |  | $\begin{aligned} & \text { IDT7025X70 } \\ & \text { MIL ONLY } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tre | Read Cycle Time | 45 | - | 55 | - | 70 | - | ns |
| tAA | Address Access Time | - | 45 | - | 55 | - | 70 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 45 | - | 55 | - | 70 | ns |
| tABE | Byte Enable Access Time ${ }^{(3)}$ | - | 45 | - | 55 | - | 70 | ns |
| taOe | Output Enable Access Time | - | 25 | - | 30 | - | 35 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tLz | Output Low Z Time ${ }^{(1,2)}$ | 5 | - | 5 | - | 5 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tPu | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 50 | - | 50 | - | 50 | ns |
| tSOP | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 15 | - | 15 | - | 15 | - | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. To access $R A M, \overline{C E}=L, \overline{U B}$ or $\overline{L B}=L, \overline{S E M}=H$.
4. $X$ in part numbers indicates power rating ( $S$ or $L$ ).

## WAVEFORM OF READ CYCLES ${ }^{(5)}$



NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}, \overline{\mathrm{LB}}$, or $\overline{\mathrm{UB}}$.
2. Timing depends on which signal is de-asserted first $\overline{\mathrm{CE}}, \overline{\mathrm{OE}}, \overline{\mathrm{LB}}$, or $\overline{\mathrm{UB}}$.
3. teDD delay i s required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations $\overline{B U S Y}$ has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last tabe, taOe, tace, taA or tsdo.
5. $\overline{S E M}=H$.

TIMING OF POWER-UP POWER-DOWN


## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE| Symbol | Parameter | $\begin{aligned} & \text { IDT7025X25 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7025X30 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7025X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 30 | - | 35 | - | ns |
| tew | Chip Enable to End of Write ${ }^{(3)}$ | 20 | - | 25 | - | 30 | - | ns |
| taw | Address Valid to End of Write | 20 | -3. | 25 | - | 30 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | $\stackrel{3}{*}$ | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | \% | 25 | - | 30 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tDw | Data Valid to End of Write | 15 | * | 20 | - | 25 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | 一* | 15 | - | 15 | - | 15 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | Q. | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High ${ }^{(1,2)}$ | $\stackrel{\square}{4}$ | 15 | - | 15 | - | 15 | ns |
| tow | Output Active from End of Write ${ }^{(1,2,4)}$ | \% 0 | - | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 10 | - | 10 | - | 10 | - | ns |
| tSPS | $\overline{\text { SEM Flag Contention Window }}$ | 10 | - | 10 | - | 10 | - | ns |


| Symbol | Parameter | IDT7025X45 |  | ID77025X55 |  | $\begin{aligned} & \text { IDT7025X70 } \\ & \text { MIL. ONLY } \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 45 | - | 55 | - | 70 | - | ns |
| tew | Chip Enable to End of Write ${ }^{(3)}$ | 40 | - | 45 | - | 50 | - | ns |
| taw | Address Valid to End of Write | 40 | - | 45 | - | 50 | - | ns |
| tAS | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 35 | - | 40 | - | 50 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tDW | Data Valid to End of Write | 25 | - | 30 | - | 40 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High $\mathrm{Z}^{(1,2)}$ | - | 20 | - | 25 | - | 30 | ns |
| tow | Output Active from End of Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM Flag Write to Read Time }}$ | 10 | - | 10 | - | 10 | - | ns |
| tSPS | $\overline{\text { SEM }}$ Flag Contention Window | 10 | - | 10 | - | 10 | - | ns |

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. To access $R A M, \overline{C E}=L, \overline{U B}$ or $\overline{L B}=L, \overline{S E M}=H$. To access semaphore, $\overline{C E}=H$ and $\overline{S E M}=L$. Either condition must be valid for the entire tew time.
4. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. $X$ in part numbers indicates power rating ( S or L ).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/ $\bar{W}$ CONTROLLED TIMING ${ }^{(1,3,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2, \overline{\mathrm{CE}}, \overline{\mathrm{UB}}, \overline{\mathrm{LB}}$ CONTROLLED TIMING ${ }^{(1,3,5,8)}$


## NOTES:

1. R/W must be high during all address transitions.
2. A write occurs during the overlap (tEw or twP) of a low $\overline{U B}$ or $\overline{L B}$ and a low $\overline{C E}$ and a low $R \bar{W}$ for memory array writing cycle.
3. twR is measured from the earlier of CE or R/W (or SEM or R/W) going high to the end of write cycle.
4. During this period, the $/ / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ or $\overline{S E M}$ low transition occurs simultaneously with or after the $R \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{C E}, \mathrm{R} / \bar{W}$ or byte control.
7. Timing depends on which enable signal is de-asserted first, $\overline{C E}, R \bar{W}$ or byte control.
8. If $\overline{O E}$ is low during $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE ${ }^{(1)}$



## NOTE:

1. $\overline{\mathrm{CE}}=\mathrm{H}$ for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION ${ }^{(1,3,4)}$



## NOTES:

1. $D_{0 R}=\operatorname{DoL}=L, \overline{C E}_{R}=\overline{C E} L=H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. " $A$ " may be either left or right port. " $B$ " is the opposite port from " $A$ ".
3. This parameter is measured from R/WA or SEMA going high to RWB or SEMB going high.
4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

## AC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(6)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7025X25 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7025X30 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7025X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING ( $M / \overline{\mathbf{S}}=\mathbf{H}$ ) |  |  |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | 二. | 25 | - | 30 | - | 35 | ns |
| tBDA | $\overline{\text { BUSY }}$ Disable Time from Address Not Matched | - | 20 | - | 25 | - | 30 | ns |
| tbac | $\overline{\text { BUSY }}$ Access Time from Chip Enable Low | -. | 20 | - | 25 | - | 30 | ns |
| tBde | $\overline{\text { BUSY }}$ Disable Time from Chip Enable High | 一* | 17 | - | 20 | - | 25 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | Note 3 | - | Note 3 | - | Note 3 | ns |
| BUSY TIMING (M/ $\overline{\mathbf{S}}=\mathrm{L}$ ) |  | \% |  |  |  |  |  |  |
| tw3 | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 17\% | - | 20 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  | , \% |  |  |  |  |  |  |
| tWDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 50 | - | 55 | - | 60 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 35 | - | 40 | - | 45 | ns |


| Symbol | Parameter | IDT7025X45 |  | IDT7025X55 |  | $\begin{aligned} & \text { IDT7025X70 } \\ & \text { MIL. ONLY } \\ & \hline \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| BUSY TIMING (M/S = H) |  |  |  |  |  |  |  |  |
| tBAA | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 35 | - | 45 | - | 45 | ns |
| tBda | $\overline{\text { BUSY }}$ Disable Time from Address Not Matched | - | 30 | - | 40 | - | 40 | ns |
| tBac | $\overline{\text { BUSY }}$ Access Time from Chip Enable Low | - | 30 | - | 40 | - | 40 | ns |
| tBDC | $\overline{\text { BUSY }}$ Disable Time from Chip Enable High | - | 25 | - | 35 | - | 35 | ns |
| tAPS | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | Note 3 | - | Note 3 | - | Note 3 | ns |
| BUSY TIMING (M/ $\overline{\mathbf{S}}=\mathrm{L}$ ) |  |  |  |  |  |  |  |  |
| twB | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\text { BUSY }}^{(5)}$ | 25 | - | 25 | - | 25 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| tWDD | Write Pulse to Data Delay ${ }^{(1)}$ | - | 70 | - | 80 | - | 95 | ns |
| tDDD | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 55 | - | 65 | - | 80 | ns |

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{B U S Y}(M \bar{S}=H)$ " or "Timing Waveform of Write With Port-To-Port Delay ( $M \bar{S}=L$ )".
2. To ensure that the earlier of the two ports wins.
3. $t B D D$ is a calculated parameter and is the greater of 0, TWDD - tWP (actual) or tDDD - tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. " x " is part numbers indicates power rating ( S or L ).

## TIMING WAVEFORM OF READ WITH $\overline{\operatorname{BUSY}}^{(2)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$



## NOTES:

1. To ensure that the earlier of the two ports wins.
2. $\overline{\mathrm{CE}} \mathrm{L}=\overline{\mathrm{CE}} \mathrm{R}=\mathrm{L}$
3. $O E=L$ for the reading port.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY ${ }^{(1,2)}(\mathbf{M} / \overline{\mathbf{S}}=\mathrm{L})$


NOTES:

1. $\overline{B U S Y}$ input equals H for the writing port.

2683 drw 14
2. $\overline{\mathrm{CE}} \mathrm{L}=\overline{\mathrm{C}} \mathrm{R}=\mathrm{L}$

TIMING WAVEFORM OF SLAVE WRITE (M/ $\overline{\mathbf{S}}=\mathrm{L}$ )


2683 drw 15

## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C E} \operatorname{TIMING}{ }^{(1)}(M / \overline{\mathbf{S}}=\mathrm{H})$



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $\operatorname{TIMING}^{(1)}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{H})$


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. If taps is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1)}$

| Symbol | Parameter | $\begin{aligned} & \text { IDT7025X25 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7025X30 } \\ & \text { COM'L ONLY } \end{aligned}$ |  | IDT7025X35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | * | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | $\stackrel{*}{*}$ | 20 | - | 25 | - | 30 | ns |
| tinn | Interrupt Reset Time | $\stackrel{\square}{*}$ | 20 | - | 25 | - | 30 | ns |


| Symbol | Parameter | IDT7025X45 |  | IDT7025X55 |  | $\begin{aligned} & \text { IDT7025X70 } \\ & \text { MIL. ONLY } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tiNs | Interrupt Set Time | - | 35 | - | 40 | - | 50 | ns |
| tINR | Interrupt Reset Time | - | 35 | - | 40 | - | 50 | ns |

NOTE:

1. " $x$ " in part numbers indicates power rating ( S or L ).

## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

## TRUTH TABLES

## TRUTH TABLE I — INTERRUPT FLAG( ${ }^{(1)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Functlon |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} / \bar{W}_{\mathrm{W}}$ | $\overline{\mathrm{CE}} \mathrm{L}$ | $\overline{\mathrm{OE}}$ | A0L-A12L | INTL | $\mathrm{R} / \bar{W}_{\mathrm{W}}$ | $\overline{\text { CER }}$ | OER | AOR-A12R | INTR |  |
| L | L | X | 1FFF | X | $X$ | X | X | X | $L^{(2)}$ | Set Right INTTR Flag |
| X | X | X | X | X | X | L | L | 1FFF | $H^{(3)}$ | Reset Right INTR Flag |
| X | X | X | X | $\mathrm{L}^{(3)}$ | L | L | $X$ | 1FFE | X | Set Left INTL Flag |
| X | L | L | 1FFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left $\overline{\text { NTTL Flag }}$ |

NOTES:

1. Assumes $\overline{B U S Y} L=\overline{B U S Y} R=H$.
2. If $\overline{B U S Y} L=L$, then no change.
3. If $\operatorname{BUSY}^{2}=L$, then no change.

TRUTH TABLE II - ADDRESS BUSY
ARBITRATION

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E L}$ | $\overline{\text { CER }}$ | AOL-A12L AOR-A12R | $\overline{B_{S S Y}}{ }^{(1)}$ | $\overline{B U S Y}^{\text {f }}{ }^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:
2683 tbl 16

1. Pins $\overline{B U S Y}$ a and $\overline{B U S Y} R$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\overline{B U S Y} \times$ outputs on the IDT7025 are push pull, not open drain outputs. On slaves the $\overline{B U S Y} X$ input internally inhibits writes.
2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
 simultaneouly.
3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III - EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE ${ }^{(1)}$

| Functions | Do-D15 Left | D0-D15 Right |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Right port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

## NOTE:

2683 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7025.

## FUNCTIONAL DESCRIPTION

The IDT7025 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7025 has an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\mathrm{CE}}$ high). When a port is enabled, access to the entire memory array is permitted.

## INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or messagecenter) is assigned toeach port. The left port interrupt flag ( $\overline{\operatorname{NT}} \mathrm{L}$ ) is set when the right port writes to memory location 1 FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag ( $\bar{N} T \mathrm{R}$ ), the right port must read the memory location 1FFF.

The message ( 16 bits) at 1 FFE or 1 FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

## BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pincan thenbe used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical


2683 drw 20

Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7025 RAMs.
operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/I pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{B U S Y}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7025 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7025 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7025 RAM the busy pin is an output if the part is used as a master ( $\mathrm{M} / \overline{\mathrm{S}} \mathrm{pin}=\mathrm{H}$ ), and the busy pin is an input if the part used as a slave ( $M / \overline{\mathrm{S}}$ pin $=\mathrm{L}$ ) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the $R / \bar{W}$ signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## SEMAPHORES

The IDT7025 is an extremely fast dual-port $8 \mathrm{~K} \times 16 \mathrm{CMOS}$ static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource.

The dual-port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical infunction to standard CMOS static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores areprotected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the dual-port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the dual-port RAM enable, and $\overline{\mathrm{SEM}}$, the semaphore enable. The $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7025 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7025's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7025 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more
common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the dual-port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processorwants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7025 in a separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the $\overline{\text { SEM }}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\mathrm{OE}}$, and $\mathrm{R} / \overline{\mathrm{W}}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{\mathrm{SEM}}$ ) and output enable ( $\overline{\mathrm{OE}}$ ) signals go active. This serves to disallow the semaphore from changing
state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or $\overline{\mathrm{OE}})$ to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a
one written into them at initialization from both sides to assure that they will be free when needed.

## USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7025's dual-port RAM. Say the $8 \mathrm{~K} \times 16$ RAM was to be divided into two $4 \mathrm{~K} x$ 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4 K of dual-port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0 . At this point, the software could choose to try and gain control of the second 4 K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of dual-port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the l/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible forbuilding and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.


2683 drw 21
Figure 4. IDT7025 Semaphore Logic

Integrated Device Technology, Inc.

## FEATURES:

- High-speed access
- Military: $30 / 35 / 45$ ns (max.)
- Commercial: 25/30/35/45ns (max.)
- Low-power operation
- IDT7050S

Active: 750 mW (typ.)
Standby: 10 mW (typ.)

- IDT7050L

Active: 750 mW (typ.)
Standby: 1.5 mW (typ.)

- Fully asynchronous operation from each of the four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate $\overline{\text { BUSY }}$ input to control write-inhibit for each of the four ports
- Battery backup operation-2V data retention
- TTL-compatible; single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in several popular hermetic and plastic packages for both through-hole and surface mount
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical sspecification


## DESCRIPTION:

The IDT7050 is a high-speed $1 \mathrm{~K} \times 8$ FourPort static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort static RAM offers increased system performance in multiprocessor systems
that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.

The IDT7050 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.

The IDT7050 provides four independent ports with separate control, address, and l/O pins that pernit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {TM }}$ high-performance technology, this four port RAM typically operates on only 750 mW of power at maximum access times as fast as 25 ns . Low-power (L) versions offer battery backup data retention capability, with each port typically consuming $50 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7050 is packaged in a ceramic 108-pin PGA and a plastic 132-pin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD883, Class B.

FUNCTIONAL BLOCK DIAGRAM


FourPort is a trademark of Integrated Device Technology, Inc.

12
11 10

Pin 1

## Designator

## NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. NC denotes no - connect pin.


NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply
3. NC denotes no - connect pin.

## PIN CONFIGURATIONS

| Symbol | Pin Name |
| :---: | :---: |
| A0 P1-Ag P1 | Address Lines - Port 1 |
| $\mathrm{A}_{0} \mathrm{P} 2-\mathrm{Ag}$ P2 | Address Lines - Port 2 |
| A0 P3-A9 P3 | Address Lines - Port 3 |
| A0 P4-A9 P4 | Address Lines - Port 4 |
| $1 / \mathrm{O}_{0} \mathrm{P} 1-\mathrm{l} / \mathrm{O}_{7} \mathrm{P} 1$ | Data 1/O - Port 1 |
| I/O0 P2-l/O7 P2 | Data 1/O-Port 2 |
| I/Oo P3-1/O7 P3 | Data //O-Port 3 |
| I/O0 P4-1/O7 P4 | Data 1/O-Port 4 |
| R/W P1 | Read/Write - Port 1 |
| R/W P2 | Read/Write - Port 2 |
| RW P3 | Read/Write - Port 3 |
| R/W P4 | Read/Write - Port 4 |
| GND | Ground |
| CE P1 | Chip Enable - Port 1 |
| CE P2 | Chip Enable - Port 2 |
| CE P3 | Chip Enable - Port 3 |
| CE P4 | Chip Enable - Port 4 |
| OEP1 | Output Enable - Port 1 |
| OE P2 | Output Enable - Port 2 |
| OE P3 | Output Enable - Port 3 |
| OEP4 | Output Enable - Port 4 |
| EUSY P1 | Write Disable - Port 1 |
| BUSY P2 | Write Disable - Port 2 |
| BUSY P3 | Write Disable - Port 3 |
| BUSY P4 | Write Disable - Port 4 |
| Vcc | Power |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2698 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed $V c c+0.5 \mathrm{~V}$.

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 11 | pF |
| CouT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 11 | pF |

NOTE:
2698 tы 03

1. This parameter is determined by device characterization but is not production tested.

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | MIn. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. VIL (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .
2. VTERM must not exceed $V c c+0.5 \mathrm{~V}$.

## DC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc $=5.0 \mathrm{~V} \pm 10 \%$ )| Symbol | Parameter | Test Conditions | IDT7050S |  | IDT7050L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \| $1 \mathrm{LL\mid}$ | Input Leakage Current ${ }^{(7)}$ | $V C C=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|lLO| | Output Leakage Current | $\overline{C E}=\mathrm{VIH}, \mathrm{VOUT}=O \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,2,6)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | Test Condition | Version |  | IDT7050x25 ${ }^{(3)}$ |  | IDT7050x30 |  | IDT7050x35 |  | IDT7050x45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Typ. | Max. | Typ. | Max. | Typ. | Max. | Typ. | Max. |  |
| lcc1 | Operating Power Supply Current <br> (All Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}} \leq \mathrm{V}_{\mathrm{IL}} \\ & \text { Outputs Open } \\ & \mathrm{f}=0^{(4)} \end{aligned}$ | MIL. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | - | - | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 360 \\ & 300 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 360 \\ & 300 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 360 \\ & 300 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ |  |
| Icc2 | Dynamic Operating Current <br> (All Ports Active) | $\overline{\mathrm{CE}} \leq \mathrm{V} \mathrm{IL}$ Outputs Open $f=$ max $^{(5)}$ | MIL. | S | 二 | 二 | $\begin{aligned} & 220 \\ & 190 \end{aligned}$ | $\begin{aligned} & 400 \\ & 335 \end{aligned}$ | $\begin{aligned} & 210 \\ & 180 \end{aligned}$ | $\begin{aligned} & 395 \\ & 330 \end{aligned}$ | $\begin{aligned} & \hline 195 \\ & 170 \end{aligned}$ | $\begin{aligned} & 390 \\ & 325 \end{aligned}$ | mA |
|  |  |  | COM'L. | S | $\begin{aligned} & 225 \\ & 195 \end{aligned}$ | $\begin{aligned} & 350 \\ & 305 \end{aligned}$ | $\begin{aligned} & 220 \\ & 190 \end{aligned}$ | $\begin{aligned} & 340 \\ & 295 \end{aligned}$ | $\begin{aligned} & 210 \\ & 180 \end{aligned}$ | $\begin{aligned} & 335 \\ & 290 \end{aligned}$ | $\begin{aligned} & 195 \\ & 170 \end{aligned}$ | $\begin{aligned} & 330 \\ & 285 \end{aligned}$ |  |
| ISB | Standby Current (All Ports — TTL Level Inputs) | $\begin{aligned} & \overline{\mathrm{CE}} \geq \mathrm{V} \mathrm{IH}_{\mathrm{f}} \\ & \mathrm{f}=\mathrm{MAX} X^{(5)} \end{aligned}$ | MIL. | S | - | - | $\begin{aligned} & 45 \\ & 40 \end{aligned}$ | $\begin{gathered} 115 \\ 85 \end{gathered}$ | $\begin{aligned} & \hline 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 110 \\ 80 \end{gathered}$ | $\begin{aligned} & 35 \\ & 30 \end{aligned}$ | $\begin{gathered} 105 \\ 75 \end{gathered}$ | mA |
|  |  |  | COM'L. | L | $\begin{aligned} & 60 \\ & 50 \end{aligned}$ | $\begin{aligned} & 85 \\ & 70 \end{aligned}$ | $\begin{aligned} & 45 \\ & 40 \end{aligned}$ | $\begin{aligned} & 80 \\ & 65 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 75 \\ & 60 \end{aligned}$ | $\begin{aligned} & 35 \\ & 30 \end{aligned}$ | $\begin{aligned} & 70 \\ & 55 \end{aligned}$ |  |
| IS81 | Full Standby Current (All Ports - All CMOS Level Inputs) | $\begin{aligned} & \text { All Ports } \\ & \overline{\mathrm{CE}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \end{aligned}$ | MIL. | S | - | - | $\begin{gathered} 1.5 \\ .3 \end{gathered}$ | $\begin{aligned} & \hline 30 \\ & 4.5 \end{aligned}$ | $\begin{gathered} 1.5 \\ .3 \end{gathered}$ | $\begin{aligned} & \hline 30 \\ & 4.5 \end{aligned}$ | $\begin{array}{\|l\|} \hline 1.5 \\ .3 \end{array}$ | $\begin{aligned} & 30 \\ & 4.5 \end{aligned}$ | mA |
|  |  | Vin $\geq$ Vcc -0.2 V or $\mathrm{V} \operatorname{IN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ | COML. | S | $\begin{gathered} 1.5 \\ .3 \end{gathered}$ | $\begin{aligned} & 15 \\ & 1.5 \end{aligned}$ | $\begin{gathered} 1.5 \\ .3 \end{gathered}$ | $\begin{aligned} & 15 \\ & 1.5 \end{aligned}$ | $\begin{gathered} 1.5 \\ .3 \end{gathered}$ | $\begin{aligned} & 15 \\ & 1.5 \end{aligned}$ | $\begin{array}{\|l\|} \hline 1.5 \\ .3 \end{array}$ | $\begin{aligned} & 15 \\ & 1.5 \end{aligned}$ |  |

NOTES:
2698 tbl 07

1. " $x$ " in part number indicates power rating ( S or L )
2. $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$ for Typ.
3. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
4. $f=0$ means no address or control lines change.
5. Atf = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{thc}$, and using "AC Test Conditions" of input levels of GND to 3 V .
6. For the case of one port, divide the appropriate current by four.
7. At $\mathrm{Vcc} \leq 2.0 \mathrm{~V}$ input leakages are undefined.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | $\begin{aligned} & \text { VCC }=2 \mathrm{~V} \\ & \overline{C E} \geq \mathrm{VHC} \\ & \text { VIN } \geq \text { VHC or } \leq V_{L C} \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | MIL. | - | 25 | 1800 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 25 | 600 |  |
| tCDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t \mathrm{R}^{(3)}$ | Operation Recovery Time |  |  | tRc ${ }^{(2)}$ | - | - | ns |

NOTES:

1. $\mathrm{VcC}=2 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$
2. $\mathrm{tRC}=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW Vcc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |

2698 tbl 09

*Including scope and jig
Figure 1. Equivalent Output Load


Figure 2. Output Load
(for tlz, thz, twz, tow)

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE| Symbol | Parameter | $\begin{aligned} & \text { IDT7050S25 } \\ & \text { IDT7050L25 }{ }^{(1,3)} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { IDT7050S30 } \\ & \text { IDT7050L30 } \\ & \hline \end{aligned}$ |  | IDT7050S35 IDT7050L35 |  | IDT7050S45 IDT7050L45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| tAA | Address Access Time | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| tace | Chip Enable Access Time | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| taoe | Output Enable Access Time | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| tor | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tLZ | Output Low $\mathrm{Z} \mathrm{Time}{ }^{(1,2)}$ | 3 | - | 3 | - | 5 | - | 5 | - | ns |
| tHz | Output High Z Time ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 20 | 一 | 30 | - | 50 | - | 50 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed but not tested.
3. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT ${ }^{(1,3)}$


## NOTES:

1. $R / W$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{C E}=V \mathrm{VIL}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{O E}=\mathrm{VIL}$.

## AC ELECTRICAL CHARACTERISTICS OVER THE

## OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Symbol | Parameter | $\begin{aligned} & \text { IDT7050S25 } \\ & \text { IDT7050L25 } \\ & \text { I } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7050S30 } \\ & \text { IDT7050L30 } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { IDT7050S35 } \\ & \text { IDT7050L35 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7050S45 } \\ & \text { IDT7050L45 } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| tew | Chip Enable to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| taw | Address Valid to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | 一 | ns |
| twp | Write Pulse Width ${ }^{(3)}$ | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| twr | Write Recovery Time | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tow | Data Valid to End of Write | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twZ | Write Enabled to Output in High $\mathrm{Z}^{(1,2)}$ | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| tow | Output Active from End of Write ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWDD | Write Pulse to Data Delay ${ }^{(4)}$ | - | 45 | - | 50 | - | 55 | - | 65 | ns |
| todo | Write Data Valid to Read Data Delay ${ }^{(4)}$ | - | 35 | - | 40 | - | 45 | - | 55 | ns |
| BUSY INPUT TIMING |  |  |  |  |  |  |  |  |  |  |
| twB | Write to $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWH | Write Hold After BUSY ${ }^{(6)}$ | 15 | - | 20 | - | 20 | - | 20 | 一 | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. Specified for $\overline{O E}$ at high (refer to "Timing Waveform of Write Cycle", Note 7).
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
5. To ensure that the write cycle is inhibited during contention.
6. To ensure that a write cycle is completed after contention.
7. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF WRITE CYCLE NO. $1, \mathrm{R} / \overline{\mathrm{W}}$ CONTROLLED TIMING ${ }^{(1,2,3,7)}$


2698 drw 08

TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\mathrm{CE}}$ CONTROLLED TIMING ${ }^{(1,2,3,5)}$


## NOTES:

1. $R / \bar{W}$ or $\overline{C E}$ must be high during all address transitions.
2. A write occurs during the overlap (tew or twP) of a low $\overline{C E}$ and a low $R / \bar{W}$.
3. twe is measured from the earlier of $\overline{C E}$ or $R / \bar{W}$ going high to the end of write cycle.
4. During this period, the l/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $R / \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. If $\overline{O E}$ is low during a $R / \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the l/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $R / \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twP.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$


NOTES:

1. Assume $\overline{\mathrm{BUSY}}$ input at HI and $\overline{\mathrm{CE}}$ at LO for the writing port.
2. Write cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for any of the reading ports which has its $\overline{O E}$ at $L O$.

## TIMING WAVEFORM OF WRITE WITH BUSY INPUT



## FUNCTIONAL DESCRIPTION

The IDT7050 provides four ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}}$ controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ( $\overline{C E}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}})$. In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.

TABLE I - READ/WRITE CONTROL

| Any Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R/ $\bar{W}$ | CE | OE | D0-7 |  |
| X | H | X | Z | Port Disabled and in Power Down Mode |
| X | H | X | Z | $\overline{\mathrm{CEP}}_{\mathrm{P} 1}=\overline{\mathrm{CEP}}_{2}=\overline{\mathrm{CEP}}_{\mathrm{P}}=\overline{\mathrm{CE}}_{\mathrm{P}} 4=$ H Power Down Mode, IsB1 or IsB |
| L | L | X | DATAIN | Data on port written into memory ${ }^{(2,3)}$ |
| H | L | L | DATAOUT | Data in memory output on port |
| X | X | H | Z | High impedance outputs |

NOTES:
2698 tbl 12

1. $H=H I G H, L=L O W, X=$ Don't Care, $Z=$ High Impedance
2. If $\bar{B} U S Y=L O W$, data is not written.
3. For valid write operation, no more than one port can write to the same address location at the same time.

## FEATURES:

- High-speed access
- Military: 30/35/45ns (max.)
- Commercial: 25/30/35/45ns (max.)
- Low-power operation
- IDT7052S

Active: 750 mW (typ.)
Standby: 10mW (typ.)

- IDT7052L

Active: 750 mW (typ.)
Standby: 1.5 mW (typ.)

- Fully asynchronous operation from each of the four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate $\overline{B U S Y}$ input to control write-inhibit for each of the four ports
- Battery backup operation-2V data retention
- TTL-compatible; single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in several popular hermetic and plastic packages for both through-hole and surface mount
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available, tested to military electrical specifications


## DESCRIPTION:

The IDT7052 is a high-speed $2 \mathrm{~K} \times 8$ FourPort static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort static RAM offers increased system performance in multiprocessor systems
that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.

The IDT7052 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.
The IDT7052 provides four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by $\overline{C E}$, permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using IDT's CEMOS ${ }^{\text {M }}$ high-performance technology, this four port RAM typically operates on only 750 mW of power at maximum access times as fast as 25 ns . Low-power (L) versions offer battery backup data retention capability, with each port typically consuming $50 \mu \mathrm{~W}$ from a 2 V battery.

The IDT7052 is packaged in a ceramic 108-pin PGA and a plastic 132-pin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD883, Class B.

## FUNCTIONAL BLOCK DIAGRAM




Pin 1
Designator

## NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. NC denotes no-connect pin.


## NOTES:

1. All Vcc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. NC denotes no-connect pin.

IDT7052S/L

## PIN CONFIGURATIONS

| Symbol | Pin Name |
| :---: | :---: |
| A0 P1-A10 P1 | Address Lines - Port 1 |
| $\mathrm{A}_{0} \mathrm{P} 2-\mathrm{A}_{10} \mathrm{P}_{2}$ | Address Lines - Port 2 |
| $\mathrm{A}_{0} \mathrm{P} 3-\mathrm{A}_{10} \mathrm{P} 3$ | Address Lines - Port 3 |
| A0 P4-A10 P4 | Address Lines - Port 4 |
| $1 / \mathrm{O} 0 \mathrm{P} 1-1 / \mathrm{O}_{7} \mathrm{P} 1$ | Data //O- Port 1 |
| $1 / \mathrm{O}_{0} \mathrm{P} 2-1 / \mathrm{O}_{7} \mathrm{P} 2$ | Data //O-Port 2 |
| I/O0 P3-1/O7 P3 | Data 1/O - Port 3 |
| $1 / \mathrm{O} 0 \mathrm{P} 4-\mathrm{l} / \mathrm{O}_{7} \mathrm{P} 4$ | Data 1/O-Port 4 |
| R/W P1 | Read/Write - Port 1 |
| $\mathrm{R} / \mathrm{W}$ P2 | Read/Write - Port 2 |
| R/W P3 | Read/Write - Port 3 |
| R/W P4 | Read/Write - Port 4 |
| GND | Ground |
| $\overline{\text { CE P1 }}$ | Chip Enable - Port 1 |
| CE P2 | Chip Enable - Port 2 |
| CE P3 | Chip Enable - Port 3 |
| CE P4 | Chip Enable - Port 4 |
| OEP1 | Output Enable - Port 1 |
| OE P2 | Output Enable - Port 2 |
| OEP3 | Output Enable - Port 3 |
| OEP4 | Output Enable - Port 4 |
| BUSY P1 | Write Disable - Port 1 |
| BUSY P2 | Write Disable - Port 2 |
| BUSY P3 | Write Disable - Port 3 |
| BUSV P4 | Write Disable - Port 4 |
| Vcc | Power |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM ${ }^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed Vcc +0.5 V .

CAPACITANCE ( $\mathrm{TA}^{2}=+25^{\circ} \mathrm{C}, \mathrm{t}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN a 0 V | 11 | pF |
| COUT | Output Capacitance | Vout $=0 \mathrm{~V}$ | 11 | pF |

## NOTE:

2674403

1. This parameter is determined by device characterization but is not production tested.

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambjent <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2674 tbl 04

## RECOMMENDED DC OPERATING

 CONDITIONS| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.2 | - | $6.0^{(2)}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. $\mathrm{VIL}_{\mathrm{IL}}$ (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .
2. VTERM must not exceed $V c c+0.5 \mathrm{~V}$.

## DC ELECTRICAL CHARACTERISTICS OVER THE <br> OPERATING TEMPERATURE AND SUPPLY VOLTAGE (VCC = $5.0 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Conditions | IDT7052S |  | IDT7052L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \|lı| | Input Leakage Current ${ }^{(7)}$ | $V C C=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| \|lol | Output Leakage Current | $\overline{C E}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{OLL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

2674 tbl 06

## DC ELECTRICAL CHARACTERISTICS OVER THE

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ${ }^{(1,2,6)}(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%)$

| Symbol | Parameter | $\begin{gathered} \text { Test } \\ \text { Condition } \end{gathered}$ | Version |  | IDT7052x25 ${ }^{(3)}$ |  | IDT7052x30 |  | IDT7052x35 |  | IDT7052x45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Typ. | Max. | Typ. | Max. | Typ. | Max. | Typ. | Max. |  |
| ICC1 | Operating Power Supply Current (All Ports Active) | $\overline{C E} \leq$ VIL Outputs Open$f=0^{(4)}$ | MIL. | S | - | - | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 360 \\ & 300 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 360 \\ & 300 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 360 \\ & 300 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 300 \\ & 250 \end{aligned}$ | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & \hline 300 \\ & 250 \end{aligned}$ |  |
| ICC2 | Dynamic Operating Current <br> (All Ports Active) | $\overline{\mathrm{CE}} \leq \mathrm{V}$ IL Outputs Open $f=$ fMAX $^{(5)}$ | MIL. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | - | 二 | $\begin{aligned} & 220 \\ & 190 \end{aligned}$ | $\begin{aligned} & 400 \\ & 335 \end{aligned}$ | $\begin{aligned} & 210 \\ & 180 \end{aligned}$ | $\begin{aligned} & 395 \\ & 330 \end{aligned}$ | $\begin{aligned} & 195 \\ & 170 \end{aligned}$ | $\begin{aligned} & 390 \\ & 325 \end{aligned}$ | mA |
|  |  |  | COM'L. | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 225 \\ & 195 \end{aligned}$ | $\begin{aligned} & 350 \\ & 305 \end{aligned}$ | $\begin{aligned} & 220 \\ & 190 \end{aligned}$ | $\begin{aligned} & 340 \\ & 295 \end{aligned}$ | $\begin{aligned} & 210 \\ & 180 \end{aligned}$ | $\begin{aligned} & 335 \\ & 290 \end{aligned}$ | $\begin{aligned} & 195 \\ & 170 \end{aligned}$ | $\begin{aligned} & 330 \\ & 285 \end{aligned}$ |  |
| ISB | Standby Current (All Ports — TTL Level Inputs) | $\begin{aligned} & \overline{\overline{C E}} \geq V_{I H} \\ & f=f M A X^{(5)} \end{aligned}$ | MIL. | S | 二 | - | $\begin{aligned} & 45 \\ & 40 \end{aligned}$ | $\begin{gathered} 115 \\ 85 \end{gathered}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{gathered} 110 \\ 80 \end{gathered}$ | $\begin{aligned} & 35 \\ & 30 \end{aligned}$ | $\begin{gathered} 105 \\ 75 \end{gathered}$ | mA |
|  |  |  | COM'L. | S | $\begin{aligned} & 60 \\ & 50 \end{aligned}$ | $\begin{aligned} & 85 \\ & 70 \end{aligned}$ | $\begin{aligned} & 45 \\ & 40 \end{aligned}$ | $\begin{aligned} & 80 \\ & 65 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 75 \\ & 60 \end{aligned}$ | $\begin{aligned} & 35 \\ & 30 \end{aligned}$ | $\begin{aligned} & 70 \\ & 55 \end{aligned}$ |  |
| ISB1 | Full Standby Current (All Ports - All CMOS Level Inputs) | $\begin{aligned} & \text { All Ports } \\ & \overline{\mathrm{CE}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \end{aligned}$ | MIL. | S | - | - | $\begin{gathered} 1.5 \\ .3 \end{gathered}$ | $\begin{aligned} & \hline 30 \\ & 4.5 \end{aligned}$ | $\begin{gathered} 1.5 \\ .3 \end{gathered}$ | $\begin{aligned} & 30 \\ & 4.5 \end{aligned}$ | $\begin{gathered} 1.5 \\ .3 \end{gathered}$ | $\begin{aligned} & \hline 30 \\ & 4.5 \end{aligned}$ | mA |
|  |  | $\begin{aligned} & \text { VIN } \geq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(4)} \end{aligned}$ | COML. | S | $\begin{gathered} 1.5 \\ .3 \end{gathered}$ | $\begin{aligned} & 15 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & .3 \end{aligned}$ | $\begin{aligned} & 15 \\ & 1.5 \end{aligned}$ | $\begin{gathered} 1.5 \\ .3 \end{gathered}$ | $\begin{aligned} & 15 \\ & 1.5 \end{aligned}$ | $\begin{gathered} 1.5 \\ .3 \end{gathered}$ | $\begin{aligned} & \hline 15 \\ & 1.5 \end{aligned}$ |  |

## NOTES:

1. " $x$ " in part number indicates power rating ( S or L ).
2. $V C C=5 V, T A=+25^{\circ} \mathrm{C}$ for Typ .
3. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
4. $f=0$ means no address or control lines change.
5. Atf $=\mathrm{fmax}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / \mathrm{trc}$, and using "AC Test Conditions" of input levels of GND to 3 V .
6. For the case of one port, divide the above appropriate current by four.
7. At Vccs 2.0 V input leakages are undefined.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES
(LVersion Only) VLC $=0.2 \mathrm{~V}, \mathrm{VHC}=\mathrm{Vcc}-0.2 \mathrm{~V}$

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | $\begin{aligned} & \mathrm{VCC}=2 \mathrm{~V} \\ & \overline{C E} \geq \mathrm{VHC} \\ & \mathrm{VIN} \geq \mathrm{VHC} \text { or } \leq \mathrm{VLC} \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | MIL. | - | 25 | 1800 | $\mu \mathrm{A}$ |
|  |  |  | COM'L. | - | 25 | 600 |  |
| tcDi ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| tR ${ }^{(3)}$ | Operation Recovery Time |  |  | trc ${ }^{(2)}$ | - | - | ns |

NOTES:
2674 tbl 08

1. $\mathrm{Vcc}=2 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$
2. $t R C=$ Read Cycle Time
3. This parameter is guaranteed but not tested.

## LOW Vcc DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 \& 2 |


*Including scope and jig
Figure 1. Equivalent Output Load


Figure 2. Output Load
(for tlz, thz, twz, tow)

## AC ELECTRICAL CHARACTERISTICS OVER THE

 OPERATING TEMPERATURE AND SUPPLY VOLTAGE| Symbol | Parameter | $\begin{aligned} & \text { IDT7052S25 }^{(1)} \\ & \text { IDT7052L25 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7052S30 } \\ & \text { IDT7052L30 } \end{aligned}$ |  | $\begin{aligned} & \text { IDT7052S35 } \\ & \text { IDT7052L35 } \end{aligned}$ |  | IDT7052S45 IDT7052L45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| tAA | Address Access Time | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| tace | Chip Enable Access Time | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| taoe | Output Enable Access Time | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| tor | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tLZ | Output Low $\mathrm{Z} \mathrm{Time}{ }^{(1,2)}$ | 3 | - | 3 | - | 5 | - | 5 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 20 | - | 30 | - | 50 | - | 50 | ns |

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT ${ }^{(1,3)}$


NOTES:

1. $R / \bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{\mathrm{CE}}=\mathrm{VIL}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{O E}=\mathrm{VIL}$.

## AC ELECTRICAL CHARACTERISTICS OVER THE

## OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Symbol | Parameter | $\begin{array}{\|l} \hline \text { IDT7052S25 } \\ \text { IDT7052L25 } \\ \hline \end{array}$ |  | $\begin{aligned} & \text { IDT7052S30 } \\ & \text { IDT7052L30 } \end{aligned}$ |  | IDT7052S35 IDT7052L35 |  | IDT7052S45 IDT7052L45 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| tew | Chip Enable to End of Write | 20 | - | 25 | - | 30 | 一 | 35 | - | ns |
| taw | Address Valid to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twP | Write Pulse Width ${ }^{(3)}$ | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| twr | Write Recovery Time | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tow | Data Valid to End of Write | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| thz | Output High Z Time ${ }^{(1,2)}$ | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enabled to Output in High $\mathrm{Z}^{(1,2)}$ | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| tow | Output Active from End of Write ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twDD | Write Pulse to Data Delay ${ }^{(4)}$ | - | 45 | - | 50 | - | 55 | - | 65 | ns |
| tDD | Write Data Valid to Read Data Delay ${ }^{(4)}$ | - | 35 | - | 40 | - | 45 | - | 55 | ns | BUSY INPUT TIMING


| twB | Write to $\overline{\mathrm{BUSY}}^{(5)}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(6)}$ | 15 | - | 20 | - | 20 | - | 20 | - | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. Specified for $\overline{O E}$ at high (refer to "Timing Waveform of Write Cycle", Note 7).
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
5. To ensure that the write cycle is inhibited during contention.
6. To ensure that a write cycle is completed after contention.
7. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text { CE }}$ CONTROLLED $\operatorname{TIMING}{ }^{(1,2,3,5)}$


## NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ must be high during all address transitions.
2. A write occurs during the overlap (tew or twP) of a low $\overline{\mathrm{CE}}$ and a low $\mathrm{R} / \overline{\mathrm{W}}$.
3. twh is measured from the earlier of $\overline{\mathrm{CE}}$ or $\mathrm{R} / \overline{\mathrm{W}}$ going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{C E}$ low transition occurs simultaneously with or after the $R \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. If $\overline{O E}$ is low during a $R / \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or ( $\mathrm{W} W+$ tow) to allow the l/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $R / \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$


NOTES:
2698 drw 10

1. Assume $\bar{B} U S Y$ input at HI and $\overline{\mathrm{CE}}$ at LO for the writing port.
2. Write cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for any of the reading ports which has its $\overline{\mathrm{OE}}$ at LO.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT


## FUNCTIONAL DESCRIPTION

The IDT7052 providies four ports with separate control, address, and $\mathrm{I} / \mathrm{O}$ pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by $\overline{C E}$. The $\overline{C E}$ controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ( $\overline{C E}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\mathrm{OE}}$ ). In the read mode, the port's $\overline{\mathrm{OE}}$ turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.

TABLE I - READ/WRITE CONTROL

| Any Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R/W | CE | $\overline{\text { OE }}$ | D0-7 |  |
| X | H | X | Z | Port Disabled and in Power Down Mode |
| X | H | X | Z | $\overline{\mathrm{CEP}} 1=\overline{\mathrm{CE}} \mathrm{P}_{2}=\overline{\mathrm{CEPP}}_{3}=\overline{\mathrm{CEP}}_{4}=$ H Power Down Mode, Isb or ISB1 |
| L | L | X | DATAIN | Data on port written into memory ${ }^{(2,3)}$ |
| H | L | L | DATAOUT | Data in memory output on port |
| X | X | H | Z | High impedance outputs |

NOTES:
2698 tbl 12

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{X}=$ Don't Care, $\mathrm{Z}=$ High Impedance
2. If $\mathrm{BUSY}=\mathrm{LOW}$, data is not written.
3. For valid write operation, no more than one port can write to the same address location at the same time.

# GENERAL MFORMATION 

## TECHNOLOCY AND GAPABLHTES

QUALTY AND RELIABILTY

PACRAGE DIACRAM OUTLINES

FHROPRODUCTS

SPECAALTY MEMORY PRODUCTS

## SUBSYSTEMS PRODUCTS

## SUBSYSTEMS PRODUCTS

IDT Subsystems Division has the resources and experience to deliver the highest quality RAM module products. IDT's combination of advanced design, assembly, and test capabilities give customers the highest levels of quality, service and performance. Product offerings include a number JEDEC standards as well as specialized and application specific RAM modules, including the world's highest performance and densest SRAMs, Dual-Port RAMs, and FIFOs. Custom capabilities allow our customers to enjoy the benefits of parametically tested complete memory-based subsystems including extremely high performance caches for a wide range of processors and complete memory subsystems including multi-megabyte microprocessor main memories.

IDT modules products provide a number of benefits to the high performance system designer:

For system designers of high performance systems, modules solve a number of major problems through the benefits they provide. The biggest benefit of modules is that they save significant amounts of space for designers packing ever more performance in less space by utilizing double sided surface mount technology (SMT). Modules allow designers to take advantage of SMT for performance critical memory paths without the investments or the volume necessary to justify employing SMT for an entire system. Since systems at the high performance end of the spectrum tend to be lower volume, it makes sense to take advantage of module technology to enjoy the space savings and performance advantages of SMT without the cost. In addition, decoupling capacitors are mounted next to or underneath the active memory components on the module, thus eliminating the need to consider them or the real estate they consume.

Numerous module packaging options are available which allow designers to tradeoff board area, height and mechanical stability. Vertical mount module options (modules in which mounted components are oriented in a vertical fashion) such as single in-line packages (SIPs), dual-row SIPs (DSIPs), zigzag in-line packages (ZIPs) and single-in-line memory modules (SIMMs) are ideal packages for applications requiring the highest density. Many of these vertical mount modules are maximum 0.5 inch tall, which is well within the board space requirements for card rack type systems. Horizontal mount module options include dual in-line packages (DIPs), quad inlinepackages (QIPs), and hex in-linepackages (HIPs). These
modules are ideal for those applications requiring the most in mechanical stability and those with many I/O pins.

Design, manufacturing, and marketing often disagree on the size of memory that their high performance system will offer. By allowing the decision to made at manufacturing time by having module solutions with different memory sizes and common pinouts, the module user lets the market dictate memory requirements. JEDEC has defined standards for memory pinouts including $16 \mathrm{~K} \times 32,64 \mathrm{~K} \times 32$ and $256 \mathrm{~K} \times 32$ SRAM in the same 64 lead SIMM/ZIP which are among the most common industry standard SRAM modules.

Testing is both a design and manufacturing problem that is often an afterthought. By providing a pretested higher level block, modules simplify the test issue for both design and manufacturing. Since the module is tested using full parametric AC/DC guardbanded test patterns over the specified operating temperature range, designers are guaranteed a level of performance for a larger block of their system versus a spec for an individual component. System board test is simplified because a major block of memory has been fully tested at the module level, thus simplifying the test method and debug cycle at the board level.

Time to market is always a very important issue. Studies have shown that a major portion of profits are made in the early part of the product life cycle before competition drives down prices to a level based on manufacturing costs rather than a unique level of value. Integrating the high performance memory into an module shortens the design cycleby simplifying board design by leveraging off the module manufacturer's design expertise. System board layout and the design cycle are simplified because the number of input/outputs (l/Os) are reduced by combining common component address, data, control, and power pins.

Module solutions help reduce hidden costs that are not often taken into account. Since active and passive components necessary to realize an module solution are combined onto a single substrate, the module user reduces inventory and handling costs by combining a number of diverse components into one single component.

IDT Subsystems products provide an ideal solution for system designers to integrate high performance RAM in order to maximize density, performance and cost-effectiveness for both commercial and military applications.

## TABLE OF CONTENTS

PAGE
SUBSYSTEMS PRODUCTS
CUSTOM MODULES
Subsystem Custom Module Capabilities ..... 7.1
MULTI-PORT MODULES
IDT70M74 $4 \mathrm{~K} \times 16$ FourPort $^{\text {TM }}$ Static RAM Multichip Module ..... 7.2
IDT7M1002 16K x 32 Dual-Port Static RAM Module ..... 7.3
IDT7M1014 $4 \mathrm{~K} \times 36$ BiCMOS Dual-Port Static RAM Module ..... 7.4
IDT7M1024 $4 \mathrm{~K} \times 36$ Synchronous Dual-Port Static RAM Module ..... 7.5
IDT7M1012 $2 \mathrm{~K} \times 36$ Dual-Port Static RAM Module ..... 7.6
IDT7MB6036
$128 \mathrm{~K} \times 16$ Dual-Port RAM (Shared Memory Module) ..... 7.7
IDT7MB6046 $64 \mathrm{~K} \times 16$ Dual-Port RAM (Shared Memory Module) ..... 7.7
IDT7MB1006 $64 \mathrm{~K} \times 16$ Dual-Port Static RAM Module ..... 7.8
IDT7MB6056
32K $\times 16$ Dual-Port RAM (Shared Memory Module) ..... 7.8
IDT7MB1008 $32 \mathrm{~K} \times 16$ Dual-Port Static RAM Module ..... 7.8
IDT7M1005 $16 \mathrm{~K} \times 9$ Dual-Port Static RAM Module ..... 7.9
IDT7M1004 8K $\times 9$ Dual-Port Static RAM Module ..... 7.9
IDT7M1001 $128 \mathrm{~K} \times 8$ Dual-Port Static RAM Module ..... 7.10
IDT7MP1021
IDT7M1003
$128 \mathrm{~K} \times 8$ Dual-Port Static RAM Module ..... 7.11
IDT7MP1023
$64 \mathrm{~K} \times 8$ Dual-Port Static RAM Module ..... 7.10
$64 \mathrm{~K} \times 8$ Dual-Port Static RAM Module ..... 7.11
FIFO MODULES
IDT7MP2009IDT7MP2010IDT7M208IDT7M207
$32 \mathrm{~K} \times 18$ CMOS Parallel In-Out FIFO Module ..... 7.12
$16 \mathrm{~K} \times 18$ CMOS Parallel In-Out FIFO Module ..... 7.12
$64 \mathrm{~K} \times 9$ Parallel In-Out FIFO Module ..... 7.13
$32 \mathrm{~K} \times 9$ Parallel In-Out FIFO Module ..... 7.13
SRAM MODULES
IDT7MP4104
IDT7M4077
IDT7MB4067
IDT7MP4045
IDT7M4013
IDT7MP4036
IDT7M4003
IDT7MP4031
IDT7MB4065
IDT7MP4047
IDT7MB4066
IDT7MP4046
IDT7MP4027
IDT7MB4040
IDT7MB4084
IDT7MP4059
IDT7M4048
IDT7MB4048
IDT7M4048
IDT7MP4058
IDT7M4068
IDT7MB4068
IDT7M4068
IDT7MP4034
$1 \mathrm{M} \times 32$ BiCMOS/CMOS Static RAM Module ..... 7.14
256K x 32 BiCMOS/CMOS Static RAM Module ..... 7.15
$256 \mathrm{~K} \times 32$ Static RAM Module ..... 7.16
$256 \mathrm{~K} \times 32$ BiCMOS/CMOS Static RAM Module ..... 7.17
$128 \mathrm{~K} \times 32$ Static RAM Module ..... 7.18
$64 \mathrm{~K} \times 32 \mathrm{BiCMOS} / \mathrm{CMOS}$ Static RAM Module ..... 7.19
32K x 32 Static RAM Module ..... 7.18
$16 \mathrm{~K} \times 32$ BiCMOS/CMOS Static RAM Module ..... 7.20
256K x 20 BiCMOS/CMOS Static RAM Module ..... 7.21
$512 \mathrm{~K} \times 16$ Static RAM Module ..... 7.22
$256 \mathrm{~K} \times 16$ BiCMOS/CMOS Static RAM Module ..... 7.21
$256 \mathrm{~K} \times 16$ Static RAM Module ..... 7.22
$64 \mathrm{~K} \times 16$ BiCMOS/CMOS Static RAM Module ..... 7.23
256K x 9 Static RAM Module ..... 7.24
$2 \mathrm{M} \times 8$ Static RAM Module ..... 7.25
$2 \mathrm{M} \times 8$ Static RAM Module ..... 7.26
$512 \mathrm{~K} \times 8$ Commercial BiCMOS/CMOS Static RAM Module ..... 7.27
512K x 8 Commercial BiCMOS/CMOS Static RAM Module ..... 7.27
$512 \mathrm{~K} \times 8$ Military Static RAM Module ..... 7.28
$512 \mathrm{~K} \times 8$ Static RAM Module ..... 7.29
256K x 8 Commercial BiCMOS/CMOS Static RAM Module ..... 7.30
256K x 8 Commercial BiCMOS/CMOS Static RAM Module ..... 7.30
256K x 8 Military Static RAM Module ..... 7.31
256K x 8 Static RAM Module ..... 7.32
1992 SUBSYSTEMS TABLE OF CONTENTS (CONTINUED) ..... PAGE
SRAM MONOLITHICS
IDT71M024 128K x 8 Static RAM Monolithic ..... 7.33
IDT71M025 $128 \mathrm{~K} \times 8$ Static RAM Monolithic ..... 7.33
CACHE MODULES
IDT7MP60944MB IDT79R4000 Secondary Cache Module Block Family7.34
IDT7MP6084
IDT7MP6074
IDT7MP6087
IDT7MP6085
IDT7MB6089
IDT7MB6091IDT7MP6086
IDT7MP6048
IDT7MP6068
OTHER MODULES
Flexi-Pak FamilyModules with Various Combinations of SRAMs, EPROMs and EEPROMs7.40
IDT7M7004 $32 \mathrm{~K} \times 32$ EEPROM Module ..... 7.41
IDT7M7005 32K $\times 16$ Static RAM/EEPROM Module ..... 7.42
IDT7MP9244T/AT/CTZ Fast CMOS 32-Bit Buffer/Line Driver Module ..... 7.43
IDT7MP9245T/AT/CTZ Fast CMOS 32-Bit Bidirectional Transceiver Module ..... 7.43


Integrated Device Technology, Inc.

## IDT SUBSYSTEMS CUSTOM

 MODULE CAPABILITIES
## INTRODUCTION

IDT Subsystems is available for design and manufacturing of a wide range of custom products. From dense memory modules to sophisticated multi-processor subsystems, we are the leading supplier of custom modules to commercial and military customers. This experience provides the basis of our professional approach to meet your needs. Custom module solutions can provide significant benefits to you:

## - Application Specific

Encompassing all of your design criteria (electrical, mechanical, environmental), a custom solution is specially tailored to perform in your application.

## - Faster Time to Market

Acting as an extension of your design team, we can provide the additional resources you need to bring your product out in time to meet your window of opportunity.

## - Manufacturing Ease/Guaranteed Performance

$100 \%$ of IDT Subsystem products are tested over guardbanded temperature and supply voltage to ensure datasheet conformance. This guaranteed performance reduces time-consuming debugging and provides you with confidence that your system will perform well at your customer's installation.

## - Density

More capability into smaller space is what it takes to stay competitive. IDT Subsystems can help you using the packaging technology appropriate for your needs. Double-sided surface mounted components on FR-4 substrates offer quick-turn solutions. TAB mounted die and other approaches on a wide variety of substrates can offer substantial density advantages, especially for high pincount devices such as processors and ASICs. We can help you evaluate and compare alternatives to make the best selection for your application.

## CUSTOM MODULE DEVELOPMENT FLOW

Figure 1 illustrates our custom module development flow, from initial concept through manufacturing and delivery. The initial concept is the starting point for discussions with the customer and Subsystems Engineering. Specifications, mechanical requirements, and other needs are reviewed and discussed to select the best components and assembly technology for the application.

All specifications are reviewed with you prior to substrate fabrication to ensure adherence to your requirements.

## PACKAGING FLEXIBILITY

Packaging options provide you with the flexibility to fit your function within the available space. Military and hostile environments typically require the use of ceramic substrates while FR-4 is most often used in commercial and industrial temperature applications. Newer die packaging technologies such as TAB, flip-chip and others offer density and performance advantages not attainable by conventional through-hole or surface mount assemblies.

IDT Subsystems can provide you with the technology to fit your needs through prototype/beta testing, pilot production, and volume manufacturing. Contact the factory for more details.

## CUSTOM PRODUCT DEVELOPMENT OVERVIEW

Customer requirements gathered and understood to prepare proposal which fits electrical, mechanical, and business needs.

Custom development proposal written and presented to customer for evaluation and feedback. Changes are made as required to ensure customer will receive desired end product.

Subsystems' Engineering begins design. This process often involves communication with customer engineering group.

Subsystems' Engineering finshes design, and obtains approval within Subsystems' Marketing, Production, Assembly, and Test groups.

Complete custom specification delivered to customer for review and approval prior to ordering motherboard fabrication.

Custom module approval received; motherboard and other parts ordered for assembly kitting.


4K x 16 FourPort ${ }^{\mathrm{TM}}$ STATIC RAM MULTICHIP MODULE

## PRELIMINARY <br> IDT70M74

## FEATURES:

- High density 64K-bit FourPort ${ }^{T M}$ static RAM multichip module
- High-speed access
- Commercial: 25, 30, 35, 45ns (max.)
- Military: 30, 35, 45ns (max.)
- Low-power CEMOS ${ }^{\text {TM }}$ operation
- Fully asynchronous read/write operation from each of the four ports: Ports A, B, C, D
- Versatile control for write-inhibit: separate $\overline{\text { BUSY }}$ input to control write-inhibit for each of the four ports
- Battery backup operation-2V data retention
- TTL-compatible inputs/outputs
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Available in 180 -pin hermetic PGA
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The IDT70M74 is a high-speed $4 \mathrm{~K} \times 16$ FourPort static RAM multichip module designed to be used in systems where multiple access in a common RAM is required. This FourPort
static RAM module offers increased system performance in multiprocesser systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.
The IDT70M74 provides four independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. Arbitratation is not provided on the module; therefore, it is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by $\overline{\mathrm{CE}}$, permits the on-chip circuitry of each port to enter a very low power standby power mode.
Fabricated using IDT's CEMOS ${ }^{\text {m }}$ high-performance technology, this four port RAM module typically operates on only $3 W$ of power at maximum access times as fast as 25 ns . Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 0.5 mW from a 2V battery.

The IDT70M74 is packaged in a ceramic, hermetically sealed $180-$ pin PGA. Military grade product is manufactured in compliance with the latest revision of Mil-Std-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9. | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | GND | BSP_B | RWW_B(1) | RW_B(0) | GND | A_B(7) | $A^{\prime} B^{\text {B }}$ (3) | A-B(0) | Vcc | $\mathrm{A}_{-} \mathrm{C}_{(3)}$ | $\mathrm{A}_{-} \mathrm{C}(7)$ | GND | RWWCC(0) | $\mathrm{R}^{W} \mathrm{C}_{\mathrm{C}}(1)$ | BSY_C | GND |
| B | $\overline{\sigma E} B(0)$ | $\overline{O E}{ }^{\text {B }}$ (1) | RW_B(2) | CE_B(2) | CE_B(0) | $A_{B} B_{(8)}$ | $A^{\prime} B(4)$ | A-B(1) | A_C $(0)$ | A_C(4) | ${ }^{\text {A_C }}$ ( 8 ) | CE_C(0) | $\bar{C} \bar{E}_{-} C_{(2)}$ | $\mathrm{P} / W_{\sim} \mathrm{C}(2)$ | $\overline{\mathrm{OE}} \mathrm{C}(1)$ | $\overline{O E} C^{\prime}(0)$ |
| c | $\overline{O E} E_{-}(2)$ | $\overline{O E} \bar{B}^{(3)}$ | R/W_B(3) | CE_B(3) | $\overline{C E} B(1)$ | $\mathrm{A}_{-} \mathrm{B}(9)$ | $A_{-} B^{\prime}(5)$ | $A_{-} B^{\prime}(2)$ | $A_{-} \mathrm{C}_{(1)}$ | $A_{-} \mathrm{C}^{\text {( }}$ ) | $A_{\sim} C_{\text {( }}(9)$ | $\overline{C E} C^{\text {C }}$ ( $)$ | $\overline{C E} C$ (3) | $\mathrm{R} / \bar{W}_{\sim} \mathrm{C}(3)$ | $\overline{O E} C(3)$ | $\overline{O E} \mathrm{C}_{(2)}$ |
| D | A_A(0) | $A \_A(1)$ | $A \_A(2)$ |  |  | $A_{-} B_{(10)}$ | $A^{-} B_{(6)}$ | GND | $\mathrm{A}_{2} \mathrm{C}_{(2)}$ | $\mathrm{A}_{-} \mathrm{C}(6)$ | $A^{\prime} C_{(10)}$ |  |  | $A_{-} D_{\text {(2) }}$ | $A_{-} D_{(1)}$ | A_D(0) |
| $E$ | GND | $A^{\prime} A(3)$ | $A \_A(4)$ |  |  |  |  |  |  |  |  |  |  | $A_{-} D^{(4)}$ | $A_{-} D^{\text {(3) }}$ | GND |
| $F$ | A_A(5) | A_A(6) | $A \_A(7)$ | A_A ${ }^{\text {( })}$ ) |  |  |  |  |  |  |  |  | A_D ${ }^{\text {(8) }}$ | A_D ${ }_{\text {( })}$ | $\mathrm{A}_{-} \mathrm{D}$ (6) | $A=D(5)$ |
| G | A_A(9) | $\overline{C E}$ - $A(0)$ | $\overline{C E}$ A(1) | A_A(10) |  |  |  |  |  |  |  |  | A_D(10) | CE_D(1) | $\overline{C E} \mathrm{C}_{\text {d }}(0)$ | $A_{-} \mathrm{D}^{\prime}(9)$ |
| H | vcc | CE_A(2) | $\overline{C E} A(3)$ | GND |  |  |  | P V | W |  |  |  | GND | CE_D(3) | CE_D(2) | Vcc |
| $J$ | RWW_A 0 ) | R/W_A(1) | RW_A(2) | RW_A ${ }^{\text {a }}$ ) |  |  |  |  |  |  |  |  | R/W_D 3 |  | R $\bar{W}{ }_{-} \mathrm{D}_{(1)}$ | 2W_ D (0) |
| K | OE_A(0) | $\overline{O E} A(1)$ | $\overline{O E} A(2)$ | $\bar{O} E_{-} A(3)$ |  |  |  |  |  |  |  |  | OEED(3) | OE_D(2) | $\overline{\mathrm{OE}} \mathrm{D}_{\text {(1) }}$ | OE $\mathrm{D}(0)$ |
| L | VO_A $(0)$ | $1 O_{-} A(1)$ | $V O^{\prime} A(2)$ | $\overline{\text { BSY_A }}$ |  |  |  |  |  |  |  |  | $\overline{\text { BSY_D }}$ | VO_D(2) | $1 / \mathrm{O} . \mathrm{D}(1)$ | $1 / \mathrm{O}$ - ${ }^{\text {(0) }}$ |
| M | GND | VO_A 3 ) | VO_A(4) |  |  |  |  |  |  |  |  |  |  | $1 / O D$ | V/O_D(3) | GND |
| N | VO_A(5) | $1 / 0 \_A(6)$ | Vo_A(7) | GND |  | $1 / \mathrm{O}$ - B (8) | VO_B(12) | $10^{\prime} \mathrm{B}$ (15) | GND | 10_C(12) | VO_C(8) |  | 1 | $1 / \mathrm{O}=\mathrm{D}(7)$ | VO_D(6) | $1 / \mathrm{O}=\mathrm{D}(5)$ |
| P | $1 / O_{\text {_ }}(8)$ | V/O_A(9) | VO_A(10) | VO_B(2) | $1 \mathrm{O}-\mathrm{B}(4)$ | VO_B(7) | $V O B B(11)$ | VO_B(14) | VO_C(15) | Vo_c(11) | VO_C(7) | $1 / \mathrm{O}$ | $1 / \mathrm{O}=\mathrm{C}_{(2)}$ | VO_D(10) | VO_D(9) | $1 / \mathrm{O}=\mathrm{D}(8)$ |
| $\square$ | $1 O_{0} A(1)$ | $1 / \mathrm{O}=A(12)$ | VO_A(13) | $1 / O-B(1)$ | 1/O_B(3) | V/O_B(6) | VO_B(10) | 1 O | $1 \mathrm{O}-\mathrm{C}_{(14)}$ | 1 O | $110 . \mathrm{C}(6)$ | $1 / \mathrm{O}$ | $1 / O_{-} \mathrm{C}(1)$ | $1 \mathrm{O}=\mathrm{D}(13)$ | VO_D(12) | IO_D(11) |
| R |  | VO_A(14) | VO_A(15) | VO_B(0) | GND | $V \mathrm{O}$ | VO_B(9) | Vcc | VO_C(13) | vo_C(9) | $110 \_$C(5) | GND | $1 / \mathrm{O}$ | VO_D(15) | vo D(14) | GND |

## PIN NAMES

| Symbol | Pin Name |
| :---: | :---: |
| A A $(0-11)$ | Address Inputs - Port A |
| A B $(0-11)$ | Address Inputs - Port B |
| A_C(0-11) | Address Inputs - Port C |
| A_D $(0-11)$ | Address Inputs - Port D |
| I/O_A(0-15) | Data l/O - Port A |
| I/O_B(0-15) | Data 1/O - Port B |
| $1 / \mathrm{O}$ _C(0-15) | Data V/O - Port C |
| I/O_D(0-15) | Data I/O-Port D |
| $\mathrm{R} \bar{W} \_A(0-3)$ | Read/Write - Port A |
| $R \bar{W} \_B(0-3)$ | Read/Write - Port B |
| $\mathrm{R} \bar{W}$ _C(0-3) | Read/Write - Port C |
| $\mathrm{R} \bar{W}$ _ $\mathrm{D}(0-3)$ | Read/Write - Port D |
| $\overline{\mathrm{CE}}$ A $A(0-3)$ | Chip Enable - Port A |
| $\overline{C E} \mathrm{~B}^{(0-3)}$ | Chip Enable - Port B |
| $\overline{C E}$ _C(0-3) | Chip Enable - Port C |
| $\overline{C E}$ _D $(0-3)$ | Chip Enable - Port D |
| $\overline{O E} A(0-3)$ | Output Enable - Port A |
| $\overline{O E}$ _B(0-3) | Output Enable - Port B |
| $\overline{\text { OE_C }}$ (0-3) | Output Enable - Port C |
| $\overline{O E}$ _D(0-3) | Output Enable - Port D |
| BUSY_A | Write Disable - Port A |
| BUSY_B | Write Disable - Port B |
| BUSY_C | Write Disable - Port C |
| BUSY_D | Write Disable - Port D |
| Vcc | Power |
| GND | Ground |

## TRUTH TABLE

| Any Port ${ }^{(1)}$ |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| R $\bar{W}$ | $\overline{C E}$ | $\overline{O E}$ | D0-15 |  |
| X | H | X | Z | Port Disabled and in Power Down Mode |
| X | H | X | Z | $\overline{\mathrm{CEP}}_{1}=\overline{\mathrm{CEP}}_{2}=\overline{\mathrm{CE}}_{\mathrm{P}}=\overline{\mathrm{CEP}}_{4}=\mathrm{H}$ <br> Power Down Mode, Isb or IsB1 |
| L | L | X | DATAIN | Data on port written into memory ${ }^{(2,3)}$ |
| H | L | L | DATAOUT | Data in memory output on port |
| X | X | H | Z | High impedance outputs |

## NOTES:

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=\mathrm{LOW}, \mathrm{X}=$ Don't Care, $\mathrm{Z}=$ High Impedance
2. If $\overline{B U S Y}=$ LOW, data is not written.
3. For valid write operation, no more than one port can write to the same address location at the same time.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2817 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA $=+25^{\circ} \mathrm{C} ; f=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 50 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 50 | pF |

## NOTE:

2817 tbl 03

1. This parameter is guaranteed by design, but not tested

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

1. VIL (min.) $=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | IDT70M74 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| \||LI| | Input Leakage Current | $\mathrm{VcC}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 40 | $\mu \mathrm{A}$ |
| \||LO| | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{VOUT}=0 \mathrm{~V}$ to Vcc | - | 40 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{lOL}=4 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS ${ }^{(1,5,6)}$
$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Version | $-25 \mathrm{~ns}^{(2)}$ |  | -30ns |  | -35ns |  | -45ns |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. | Max. | Typ. | Max. | Typ. | Max. | Typ. | Max. |  |
| ICC1 | Operating Power Supply Current (All Ports Active) | $\overline{\mathrm{CE}} \leq \mathrm{VIL}$ Outputs Open$f=0^{(3)}$ | Military | - | - | 600 | 1440 | 600 | 1440 | 600 | 1440 | mA |
|  |  |  | Commercial | 600 | 1200 | 600 | 1200 | 600 | 1200 | 600 | 1200 |  |
| ICC2 | Dynamic Operating Current <br> (All Ports Active) | $\overline{C E} \leq V I L$ <br> Outputs Open <br> $f=f$ MAX $^{(4)}$ | Military | - | - | 880 | 1600 | 840 | 1580 | 780 | 1560 | mA |
|  |  |  | Commercial | 900 | 1400 | 880 | 1360 | 840 | 1340 | 780 | 1320 |  |
| ISB | Standby Current (All Ports - TTL Level Inputs) | $\begin{aligned} & \overline{C E} \geq V_{I H} \\ & f=\text { fMAX }^{(4)} \end{aligned}$ | Military | - | - | 180 | 460 | 160 | 440 | 140 | 420 | mA |
|  |  |  | Commercial | 240 | 340 | 180 | 320 | 160 | 300 | 140 | 280 |  |
| ISB1 | Full Standby Current (All Ports - All CMOS Level Inputs) | $\begin{aligned} & \hline \overline{\text { All Ports }} \\ & \overline{\mathrm{CE}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(3)} \end{aligned}$ | Military | - | - | 6 | 120 | 6 | 120 | 6 | 120 | mA |
|  |  |  | Commercial | 6 | 60 | 6 | 60 | 6 | 60 | 6 | 60 |  |

NOTES:

1. $V C C=5 V, T A=+25^{\circ} \mathrm{C}$ for Typ.
2. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.
3. $f=0$ means no address or control lines change.
4. At $\mathrm{f}=\mathrm{fmax}$, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of $1 / \mathrm{trc}$, and using "AC Test Conditions" of input levels of GND to 3 V .
5. For the case of one port, divide the above appropriate current by four.
6. Typical values are guaranteed by design but not tested.

DATA RETENTION CHARACTERISTICS ${ }^{(1)}$ (L VERSION ONLY)
( $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, T A=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Vcc for Data Retention | $\begin{aligned} & \mathrm{VCC}=2 \mathrm{~V} \\ & \overline{\mathrm{CE}} \geq \mathrm{VHC} \\ & \mathrm{VIN} \geq \mathrm{VHC} \text { or } \leq \mathrm{VLC} \end{aligned}$ |  | 2.0 | - | - | V |
| ICCDR | Data Retention Current |  | Military | - | 100 | 7200 | $\mu \mathrm{A}$ |
|  |  |  | Commercial | - | 100 | 2400 |  |
| tCDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time |  |  | 0 | - | - | ns |
| $t \mathrm{~F}^{(3)}$ | Operation Recovery Time |  |  | $t \mathrm{CR}{ }^{(2)}$ | - | - | ns |

## NOTES:

1. $V C C=2 V, T A=+25^{\circ} \mathrm{C}$
2. thc = Read Cycle Time
3. This parameter is guaranteed by design, but not tested.

LOW Vcc DATA RETENTION WAVEFORM


2817 drw 03

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |



2817 drw 04
Figure 1. Output Load
*including scope and jig


2817 drw 05
Figure 2. Output Load (for tolz, tohz, twHz, tow)

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, T \mathrm{~T}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $-25 n s^{(3)}$ |  | -30ns |  | -35ns |  | -45ns |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| tre | Read Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| tAA | Address Access Time | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| tACE | Chip Enable Access Time | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| toe | Output Enable Access Time | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| toh | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tolz ${ }^{(1,2)}$ | $\overline{\text { OE Enable to Output in Low } \mathrm{Z}}$ | 3 | - | 3 | - | 5 | - | 5 | - | ns |
| tohz ${ }^{(1,2)}$ | $\overline{O E}$ Disable to Output in High Z | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| tCLZ ${ }^{(1,2)}$ | $\overline{C E}$ Enable to Output in Low Z | 3 | - | 3 | - | 5 | - | 5 | - | ns |
| $\mathrm{tCHz}^{(1,2)}$ | $\overline{\mathrm{CE}}$ Disable to Output in High Z | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| tPu ${ }^{(2)}$ | Chip Enable to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD $^{(2)}$ | Chip Disable to Power Down Time | - | 20 | - | 30 | - | 50 | - | 50 | ns |

NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed by design, but not tested.
3. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | $-25 n{ }^{(7)}$ | $-30 \mathrm{~ns}$ |  | $-35 \mathrm{~ns}$ |  | $-45 \mathrm{~ns}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twc | Write Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| tce | Chip Enable to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| taw | Address Valid to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{twp}^{(3)}$ | Write Pulse Width | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tWR | Write Recovery Time | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tDW | Data Valid to End of Write | 15 | - | 15 | - | 20 | - | 20 | - | ns |
| tohz ${ }^{(1,2)}$ | $\overline{\text { OE }}$ to Output in High Z | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{twHz}^{(1,2)}$ | Write Enabled to Output in High Z | - | 15 | - | 15 | - | 15 | - | 20 | ns |
| tow ${ }^{(1,2)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twod ${ }^{(4)}$ | Write Pulse to Data Delay | - | 45 | - | 50 | - | 55 | - | 65 | ns |
| todo ${ }^{(4)}$ | Write Data Valid to Read Data Delay | - | 35 | - | 40 | - | 45 | - | 55 | ns |

BUSY CYCLE

| tWB $^{(5)}$ | Write to $\overline{\mathrm{BUSY}}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tWH}^{(6)}$ | Write Hold After $\overline{\mathrm{BUSY}}$ | 15 | - | 20 | - | 20 | - | 20 | - | ns |

## NOTES:

1. Transition is measured $\pm 500 \mathrm{mV}$ from low or high impedance voltage with load (Figures 1 and 2 ).
2. This parameter is guaranteed by design, but not tested.
3. Specified for $\overline{\mathrm{O} E}$ at high (refer to "Timing Waveform of Write Cycle", Note 7).
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
5. To ensure that the write cycle is inhibited during contention.
6. To ensure that a write cycle is completed after contention.
7. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range only.

TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT ${ }^{(1,3)}$


NOTES:
2817 drw 06

1. R $\bar{W}$ is high for Read Cycles.
2. Device is continuously enabled, $\overline{\mathrm{CE}}=\mathrm{VIL}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CE}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{VIL}$.

## TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT ${ }^{(1,2,4)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/ $\bar{W}$ CONTROLLED TIMING ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\operatorname{CE}} \operatorname{CONTROLLED~TIMING}{ }^{(1,2,3,5)}$


NOTES:
2817 drw 09

1. $\mathrm{R} \bar{W}$ or $\overline{\mathrm{CE}}$ must be high during all address transitions.
2. A write occurs during the overlap (tew or twP) of a low $\overline{\mathrm{CE}}$ and a low $\mathrm{R} \bar{W}$.
3. twR is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ going high to the end of write cycle.
4. During this period, the $I / O$ pins are in the output state, and input signals must not be applied.
5. If the CE low transition occurs simultaneously with or after the $\mathrm{R} / \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
7. If $\overline{O E}$ is low during a $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or ( $\mathrm{twz}+\mathrm{tow}$ ) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $\mathrm{R} \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY ${ }^{(1,2,3)}$


2817 drw 10

## NOTES:

1. Assume $\overline{\mathrm{BUSY}}$ input at HIGH and $\overline{\mathrm{CE}}$ at LOW for the writing port.
2. Write cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for any of the reading ports which has its $\overline{\mathrm{OE}}$ at LOW.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT



16K x 32 CMOS
IDT7M1002 DUAL-PORT STATIC RAM MODULE

Integrated Device Technology, Inc.

## FEATURES

- High density 512K CMOS dual-port RAM module
- Fast access times
- Commercial: 25, 30, 35, 40, 45, 55, 65ns
- Military: 30, 40, 45, 55, 65ns
- Fully asynchronous read/write operation from either port
- Easy to expand data bus width to 64 bits or more using the Master/Slave function
- Separate byte read/write signals for byte control
- On-chip port arbitration logic
- INT flag for port-to-port communication
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted fine pitch ( 25 mil) LCC packages allow through-hole module to fit into 121 pin PGA footprint
- Single 5 V ( $\pm 10 \%$ ) power supply
- Inputs/outputs directly TTL compatible


## DESCRIPTION

The IDT7M1002 is a $16 \mathrm{~K} \times 32$ high speed CMOS Dual-Port static RAM Module constructed on a co-fired ceramic substrate using four 16K $\times 8$ (IDT7006) Dual-Port static RAMs in surface-mounted LCC packages. The IDT7M1002 module is designed to be used as stand-alone 512K dual-port RAM or as a combination Master/Slave dual-port RAM for 64-bit or more word width systems. Using the IDT Master/Slave approach in such system applications results in full-speed, error-free operation without the need for additional discrete logic.

The module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via additional control signals $\overline{\text { SEM }}$ \& INT.

The IDT7M1002 module is packaged in a ceramic 121 pin PGA (Pin Grid Array) 1.35 inches on a side. Maximum access times as fast as 25ns are available over the commercial temperature range and 30 ns over the military temperature range.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | L_I/O(24) | L_I/O(26) | L_I/O(28) | L_I/O(30) | L_CS | L_OE | L_R/W ${ }_{\text {c }}(3)$ | R_OE | R_CS | R_I/O(30) | R_I/O(28) | R_I/O(26) | R_I/O(24) |
| B | L_I/O(23) | L_I/O(25) | L_I/O(27) | L_I/O(29) | L_I/O(31) | L_A $(0)$ | L_R/ $\bar{W}(4)$ | R_A(0) | R_I/O(31) | R_I/O(29) | R_I/O(27) | R_I/O(25) | R_I/O(23) |
| C | L_I/O(21) | L_I/O(22) | VCC | L_A 3 ) | L_A(2) | L_A ${ }^{\text {(1) }}$ | GND | R_A(1) | A_A(2) | R_A(3) | GND | R_I/O(22) | R_I/O(21) |
| D | L_I/O(19) | L_I/O(20) | L_A 4 ) | GND | $\begin{gathered} \text { PGA } \\ \text { TOP VIEW } \end{gathered}$ |  |  |  |  |  | R_A(4) | R_I/O(20) | R_I/O(19) |
| E | L_I/O(17) | L_I/O(18) | L_A(5) |  |  |  |  |  |  |  | R_A(5) | R_l/O(18) | A_I/O(17) |
| F | L_SEM | L_I/O(16) | L_A(6) |  |  |  |  |  |  |  | R_A(6) | R_I/O(16) | R_SEM |
| G | L_BUSY | L_INT | GND |  |  |  |  |  |  |  | GND | R_INT | R_BUSY |
| H | L_R $\bar{W}(1)$ | L_R/ $\bar{W}(2)$ | L_A 7 ) |  |  |  |  |  |  |  | R $A(7)$ | R_R $\bar{W}$ (2) | R_RWW (1) |
| 1 | L_I/O(15) | $L \\| O(14)$ | L_A $(8)$ |  |  |  |  |  |  |  | R_A $(8)$ | R_I/O(14) | R_I/O(15) |
| J | L_I/O(13) | L_I/O(12) | $\underline{L} \mathbf{A}(9)$ |  |  |  |  |  |  |  | R_A(9) | R $/ 1 / \mathrm{O}(12)$ | R $=1 / \mathrm{O}(13)$ |
| K | L_I/O(11) | M/ $\bar{S}$ | GND | L_A(10) | L_A(11) | L A (12) | GND | R A(12) | A_A(11) | R_A(10) | VCC | GND | R_I/O(11) |
| L | L_I/O(10) | L_I/O(8) | L I/O(6) | L_I/O(4) | L_I/O(2) | L_A(13) | R $R$ W $\bar{W}$ (4) | R_A(13) | R_I/O(2) | R_I/O(4) | R_1/O(6) | R_I/O(8) | R_I/O(10) |
| M | L_I/O(9) | L_I/O(7) | L_I/O(5) | L_I/O(3) | L_I/O(1) | L_I/O(0) | R_R $\bar{W}^{W}(3)$ | R_I/O(0) | R_I/O(1) | R_I/O(3) | $\mathrm{R}_{-} / \mathrm{O}(5)$ | R_I/O(7) | R_I/O(9) |

FUNCTIONAL BLOCK DIAGRAM


## PIN NAMES

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| L_A (0-13) | R_A (0-13) | Address Inputs |
| L_I/O (0-31) | R_1/O (0-31) | Data Inputs/Outputs |
| L_R/ $\bar{W}(1-4)$ | R_R/ $\bar{W}(1-4)$ | Read/Write Enables |
| L_CS | R_CS | Chip Select |
| L_ $\overline{O E}$ | R_OE | Output Enable |
| L_BUSY | R_BUSY | Busy Flag |
| L_INT | R_INT | Interrupt Flag |
| L_SEM | R_SEM | Semaphore Control |
| M/S |  | Master/Slave Control |
| Vcc |  | Power |
| GND |  | Ground |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerlcal | Milltary | Unlt |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent <br> Temperature | GND | VCC |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

1. VIL $\geq-3.0 \mathrm{~V}$ for pulse width less than 20 ns

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \||LI| | Input Leakage (Address \& Control) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 40 | $\mu \mathrm{A}$ |
| \||Lا| | Input Leakage (Data) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| \|lı이 | Output Leakage (Data) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{CS} \geq \mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output Low | $\begin{aligned} & \text { VCC }=\text { Min. } \mathrm{IOL}=4 \mathrm{~mA} \\ & \text { Voltage } \end{aligned}$ | - | 0.4 | V |
| VoH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min}, \mathrm{lOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS

( $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}^{2}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condltions | Commerclal |  | Military |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| lcc2 | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \text { VCC = Max., } \overline{C S} \leq V I L, \overline{S E M}=\text { Don't Care } \\ & \text { Outputs Open, } f=f \text { MAX } \end{aligned}$ | - | 1360 | - | 1600 | mA |
| ISB | Standby Supply Current (Both Ports Inactive) | Vcc = Max., L_ $\overline{C S}$ and R_ $\overline{C S} \geq V_{I H}$ Outputs Open, $f=\{$ max | - | 280 | - | 340 | mA |
| ISB1 | Standby Suppy Current (One Port Inactive) | $\begin{aligned} & \text { Vcc }=\text { Max., L_ } \overline{C S} \text { or } R \_\overline{C S} \geq \text { VIH } \\ & \text { Outputs Open, } f=\text { fmaX } \end{aligned}$ | - | 1000 | - | 1160 | mA |
| ISB2 | Full Standby Supply Current (Both Ports Inactive) | L_CS and R_CS $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> $\mathrm{VIN}>\mathrm{Vcc}-0.2 \mathrm{~V}$ or $<0.2 \mathrm{~V}$ <br> L_SEM and R_SEM $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | - | 60 | - | 120 | mA |

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Condition | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CIN (1) | Input Capacitance ( $\overline{\mathrm{CS}}, \overline{\mathrm{OE}}, \overline{\mathrm{SEM}}$, Address) | $\mathrm{VIN}=0 \mathrm{~V}$ | 40 | pF |
| $\mathrm{CIN}(2)$ | Input Capacitance (RWW, $\overline{1 / O}, \overline{I N T})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 12 | pF |
| $\mathrm{CIN}(3)$ | Input Capacitance ( $\overline{\mathrm{BUSY}}, \mathrm{M} / \overline{\mathrm{S}}$ ) | $\overline{\mathrm{V}} \mathrm{N}=0 \mathrm{~V}$ | 45 | pF |
| Cout | Output Capacitance (I/O) | VOUT $=0 \mathrm{~V}$ | 12 | pF |

1. This parameter is guaranteed by design but not tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |

AC ELECTRICAL CHARACTERISTICS
(Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M1002SxxG, 7M1002SxxGB |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-25^{(10)}$ |  | $-30^{(10)}$ |  | $-35^{(10)}$ |  | -40 |  | -45 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 25 | - | 30 | -. | 35 | - | 40 | - | 45 | - | ns |
| taA | Address Access Time | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| tacs ${ }^{(2)}$ | Chip Select Access Time | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| toe | Output Enable Access Time | - | 15 | - | 11 | - | 20 | - | 22 | - | 25 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tLZ ${ }^{(1)}$ | Output to Low Z | 3 | - | 3 | - | 3 | - | 3 | - | 5 | - | ns |
| $t H z^{(1)}$ | Output to High Z | - | 15 | - | 15 | - | 15 | - | 17 | - | 20 | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power Up Time | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |
| tSOP | Sem. Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| tcw ${ }^{(2)}$ | Chip Select to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| taw | Address Valid to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| tas | Address Set-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 25 | - | 30 | - | 35 | - | 35 | 二 | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## AC ELECTRICAL CHARACTERISTICS

(Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M1002SxxG, 7M1002SxxGB |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-25^{(10)}$ |  | $-30^{(10)}$ |  | $-35^{(10)}$ |  | -40 |  | -45 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Write Cycle (continued) |  |  |  |  |  |  |  |  |  |  |  |  |
| tow | Data Valid to End of Write | 18 | - | 22 | - | 25 | - | 25 | - | 25 | - | ns |
| tor | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{tHz}{ }^{(1)}$ | Output to High Z | - | 15 | - | 15 | - | 15 | - | 17 | - | 20 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tswRD | SEM Flag Write to Read Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tSPS | $\overline{\text { SEM }}$ Flag Contention Window | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| Busy Cycle-Master Mode ${ }^{(3)}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| tBaA | $\overline{\text { BUSY }}$ Access Time to Address | - | 25 | - | 30 | - | 35 | - | 35 | - | 35 | ns |
| tBda | BUSY Disable Time to Address | - | 20 | - | 25 | - | 30 | - | 30 | - | 30 | ns |
| tBac | BUSY Access Time to Chip Select | - | 20 | - | 25 | - | 30 | - | 30 | - | 30 | ns |
| tBDC | $\overline{\text { BUSY }}$ Disable Time to Chip Deselect | - | 20 | - | 25 | - | 25 | - | 25 | - | 25 | ns |
| twod ${ }^{(5)}$ | Write Pulse to Data Delay | - | 50 | - | 55 | - | 60 | - | 65 | - | 70 | ns |
| tod | Write Data Valid to Read Data Delay | - | 35 | - | 40 | - | 45 | - | 50 | - | 55 | ns |
| tAPS ${ }^{(6)}$ | Arbitration Priority Set-Up Time | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Time | - | NOTE 9 | - | NOTE 9 | - | NOTE 9 | - | NOTE 9 | - | NOTE 9 | ns |
| Busy Cycle-Slave Mode ${ }^{(4)}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| twi ${ }^{(7)}$ | Write to BUSY Input | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| t $\mathrm{WH}^{(8)}$ | Write Hold after BUSY | 20 | - | 25 | - | 25 | 二 | 25 | - | 25 | 二 | ns |
| twDD ${ }^{(5)}$ | Write Pulse to Data Delay | - | 50 | - | 55 | - | 60 | - | 65 | - | 70 | ns |
| Interrupt Timing |  |  |  |  |  |  |  |  |  |  |  |  |
| tAs | Address Set-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 20 | - | 25 | - | 30 | - | 32 | - | 35 | ns |
| ting | Interrupt Reset Time | - | 20 | - | 25 | - | 30 | - | 32 | - | 35 | ns |

## NOTES:

1. This parameter is guaranteed by design but not tested.

2. When the module is being used in the Master Mode ( $\left.M \bar{S} \geq V_{I H}\right)$.
3. When the module is being used in the Slave Mode ( $M \bar{S} \leq V L)$.
4. Port-to-Port delay through the RAM cells from the writing port to the reading port.
5. To ensure that the earlier of the two ports wins.
6. To ensure that the write cycle is inhibited during contention.
7. To ensure that a write cycle is completed after contention.
8. tBDD is a calculated parameter and is the greater of 0 , tWDD - tWP (actual), or tDDD - tWP (actual).
9. Preliminary specifications.

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | -55 |  | -65 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |

## Read Cycle

| trC | Read Cycle Time | 55 | - | 65 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tAA | Address Access Time | - | 55 | - | 65 | ns |
| tacs ${ }^{(2)}$ | Chip Select Access Time | - | 55 | - | 65 | ns |
| toe | Output Enable Access Time | - | 30 | - | 35 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | ns |
| tLZ ${ }^{(1)}$ | Output to Low Z | 5 | - | 5 | - | ns |
| tHz ${ }^{(1)}$ | Output to High Z | - | 25 | - | 30 | ns |
| tPU ${ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | ns |
| $\mathrm{tPD}^{(1)}$ | Chip Deselect to Power Up Time | - | 50 | - | 50 | ns |
| tsop | Sem. Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 15 | - | 15 | - | ns |

## Write Cycle

| twc | Write Cycle Time | 55 | - | 65 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcw ${ }^{(2)}$ | Chip Select to End of Write | 45 | - | 50 | - | ns |
| taw | Address Valid to End of Write | 45 | - | 50 | - | ns |
| tas | Address Set-Up Time | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 40 | - | 50 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 30 | - | 40 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | ns |
| thz ${ }^{(1)}$ | Output to High Z | - | 25 | - | 30 | ns |
| twhz ${ }^{(1)}$ | Write Disable to Output in High Z | - | 25 | - | 30 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | ns |
| tSWRD | SEM Flag Write to Read Time | 10 | - | 10 | - | ns |
| tSPS | $\overline{\text { SEM }}$ Flag Contention Window | 10 | - | 10 | - | ns |

Busy Cycle-Master Mode ${ }^{(3)}$

| tbaA | BUSY Access Time to Address | - | 45 | - | 45 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tBDA | BUSY Disable Time to Address | - | 40 | - | 40 | ns |
| tBAC | BUSY Access Time to Chip Select | - | 40 | - | 40 | ns |
| tBDC | BUSY Disable Time to Chip Deselect | - | 35 | - | 35 | ns |
| twod ${ }^{(5)}$ | Write Pulse to Data Delay | - | 80 | - | 90 | ns |
| tDD | Write Data Valid to Read Data Delay | - | 65 | - | 75 | ns |
| tAPS ${ }^{(6)}$ | Arbitration Priority Set-Up Time | 5 | - | 5 | - | ns |
| tBDD | BUSY Disable to Valid Time | - | NOTE 9 | - | NOTE 9 | ns |

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, T A=55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | -55 |  | -65 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Busy Cycle-Slave Mode ${ }^{(4)}$ |  |  |  |  |  |  |
| twB $^{(7)}$ | Write to BUSY Input | 0 | - | 0 | - | ns |
| twh ${ }^{(8)}$ | Write Hold after BUSY | 25 | - | 25 | - | ns |
| twDD ${ }^{(5)}$ | Write Pulse to Data Delay | - | 80 | - | 90 | ns |
| Interrupt Timing |  |  |  |  |  |  |
| tAS | Address Set-Up Time | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 40 | - | 45 | ns |
| tINR | Interrupt Reset Time | - | 40 | - | 45 | ns |

## NOTES:

2795 tbl 12

1. This parameter is guaranteed by design but not tested.
2. To access RAM, $\overline{C S} \leq V_{I L}$ and $\overline{S E M} \geq V_{I H}$. To access semaphore, $\overline{C S} \geq V_{I H}$ and $\overline{S E M} \leq V I L$.
3. When the module is being used in the Master Mode ( $\mathrm{M} \overline{\mathrm{S}} \geq \mathrm{VIH}$ ).
4. When the module is being used in the Slave Mode ( $\mathcal{W}^{\mathbf{S}} \leq \mathrm{V}_{\mathrm{I}} \mathrm{L}$ ).
5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
6. To ensure that the earlier of the two ports wins.
7. To ensure that the write cycle is inhibited during contention.
8. To ensure that a write cycle is completed after contention.
9. tBDD is a calculated parameter and is the greater of 0 , tWDD - tWP (actual), or tDDD - tWP (actual).

## TIMING WAVEFORM OF READ CYCLE NO. 1 , EITHER SIDE ${ }^{(1,2,4)}$



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE ${ }^{(1,3,5)}$


## NOTES:

1. $R / \bar{W}$ is high for Read Cycles
2. Device is continuously enabled $\overline{C S} \leq$ VIL. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E} \leq V I L$
5. To access RAM, $\overline{C S} \leq V_{I L}$ and $\overline{S E M} \geq V_{I H}$. To access semaphore, $\overline{C S} \geq V_{I H}$ and $\overline{\text { SEM }} \leq V_{\text {IL }}$.
6. This parameter is guaranteed by design but not tested.
timing waveform of write cycle no. 1 ( $\mathrm{R} / \overline{\mathrm{W}}$ CONTROLLED TIMING) ${ }^{(1,2,4)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED TIMING) ${ }^{(1,2,4)}$


## NOTES:

1. $R / \bar{W}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{\mathrm{CS}}$ and a low $R / \bar{W}$.
3. twr is measured from the earlier of $\overline{C S}$ or $R / \bar{W}$ (or $\overline{S E M}$ or $R / \bar{W}$ ) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must be applied.
5. If the $\overline{\mathrm{CS}}$ or $\overline{S E M}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If $\overline{O E}$ is low during a $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of twP or (twz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is high during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twP.

## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE, EITHER SIDE ${ }^{(1)}$



NOTE:

1. $\overline{\mathrm{CS}} \geq \mathrm{V}_{1}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION ${ }^{(1,3,4)}$


2795 diw 10

## NOTES:

1. $\operatorname{DOR}=\operatorname{DOL} \leq V_{I L},\left(L_{-} \overline{C S}=R_{-} \overline{C S}\right) \geq V_{I H}$ Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. " $A$ " may be either left or right port. " $B$ " is the opposite port from " $A$ ".
3. This parameter is measured from $R / \bar{W}_{A}$ or $\overline{S E M A}$ going high to $R / \bar{W}_{B}$ or $\overline{S E M} B$ going high.
4. If tSPS is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

TIMING WAVEFORM OF READ WITH $\overline{B U S Y}(\mathrm{M} / \overline{\mathrm{S}} \geq \mathrm{VIH})^{(2)}$


2795 drw 11

NOTES:

1. To ensure that the earlier of the two ports wins.
2. $\left(\mathrm{L}_{-} \overline{\mathrm{CS}}=\mathrm{R}_{-} \overline{\mathrm{CS}}\right) \leq \mathrm{V}_{\mathrm{IL}}$
3. $\overline{O E} \leq V_{I L}$ for the reading port.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY (M/ $\overline{\mathrm{S}} \leq \mathrm{VIH}){ }^{(1,2)}$


NOTES:

1. BUSY input equals High for the writing port.
2. $\left(L_{-} \overline{C S}=R \_\overline{C S}\right) \leq V_{I L}$

TIMING WAVEFORM OF WRITE WITH $\overline{\text { BUSY }}$ INPUT (M/ $\bar{S} \leq$ VIL)


TIMING WAVEFORM OF BUSY ARBITRATION ( $\overline{\mathrm{CS}}$ CONTROLLED TIMING) ${ }^{(1)}$


TIMING WAVEFORM OF BUSY ARBITRATION (CONTROLLED BY ADDRESS MATCH TIMING) ${ }^{(1)}$


NOTES:

1. All timing is the same for the left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. If taps is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

TIMING WAVEFORM OF INTERRUPT CYCLE ${ }^{(1)}$


## TRUTH TABLE I: Non-Contention Read/Write Control ${ }^{(1)}$

| Inputs |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :--- | :--- |
| $\overline{\mathrm{CS}}$ | R $\overline{\mathrm{W}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { SEM }}$ | I/O | Description |
| H | X | X | H | High-Z | Deselected or Power Down |
| L | L | X | H | Data_In | Write |
| L | H | L | H | Data_OUT | Read |
| $X$ | X | H | X | High-Z | Outputs Disabled |

NOTE:

1. The conditions for non-contention are $L \_A(0-13) \neq R \_A(0-13)$.
2.     - denotes a LOW to HIGH waveform transition.

## TRUTH TABLE II: Semaphore Read/Write Control

| Inputs $^{(2)}$ |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\overline{\mathrm{CS}}$ | $\mathrm{R} \overline{\bar{W}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{SEM}}$ | I/O | Description |
| H | H | L | L | Data_OUT | Read Data in Semaphore Flag |
| H | $-\Gamma$ | X | L | Data_IN | Write Data_IN $(0,8,16,24)$ |
| L | X | X | L | - | Not Allowed |

## INTERRUPT/BUSY FLAGS, DEPTH \& WIDTH EXPANSION, MASTER/SLAVE CONTROL, SEMAPHORES

For more details regarding Interrupt/Busy flags, depth and/or width expansion, master/slave control, or semaphore operations, please consult the IDT7006 data sheet.

## PACKAGE DIMENSIONS



4K x 36
BiCMOS DUAL-PORT STATIC RAM MODULE

## PRELIMINARY

IDT7M1014

## DESCRIPTION

The IDT7M1014 is a $4 \mathrm{~K} \times 36$ asynchronous high speed BiCMOS Dual-Port static RAM module constructed on a cofired ceramic substrate using 4 IDT7014 ( $4 \mathrm{~K} \times 9$ ) asynchronous Dual-Port RAMs. The IDT7M1014 module is designed to be used as stand alone 36-bit dual-port RAM.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory.

The IDT7M1014 module is packaged in a ceramic PGA (Pin Grid Array). Maximum access times as fast as 15 ns and $20 n s$ are available over the commercial and military temperature range respectively.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



2819 drw 01

## PIN CONFIGURATION



## PIN NAMES

| Left Port | Right Port | Names |
| :--- | :--- | :--- |
| L_R/ $\bar{W}(0-3)$ | R_R $\bar{W}(0-3)$ | Read/Write Enables |
| L_ $\overline{O E}$ | R_OE | Output Enables |
| L_A $(0-11)$ | R_A (0-11) | Address Inputs |
| L_I/O (0-35) | R_I/O (0-35) | Data Input/Outputs |
| Vcc |  |  |
| GND |  |  |
| Gower |  |  |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Military | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vterm ${ }^{(2)}$ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| Vterm ${ }^{(3)}$ | Terminal Voltage | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Tbias | Temperature Under Bias | -10 to +85 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| Tsta | Storage Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |

NOTE:
2819 tbl 02

1. Stresses greater than those listed underABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Inputs and Vcc terminals only.
3. I/O terminals only.

## RECOMMENDED DC

OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2819 tbl 03

1. $\mathrm{V}_{\mathrm{IL}} \geq-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

CAPACITANCE TABLE $\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $C \_I N(1)$ | Input Capacitance (Address, $\overline{\mathrm{CS}}, \overline{\mathrm{OE}})$ | $\mathrm{V} \_\mathbb{N}=0 \mathrm{~V}$ | 50 | pF |
| C_IN(2) | Input Capacitance (Data, $\mathrm{R} \overline{\mathrm{W}})$ | $\mathrm{V} \_\mathbb{N}=0 \mathrm{~V}$ | 15 | pF |
| COUT | Output Capacitance (Data) | V _OUT $=0 \mathrm{~V}$ | 15 | pF |

NOTE:

1. This parameter is guaranteed by design but not tested.

## DC ELECTRICAL CHARACTERISTICS

(VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \||LII| | Input Leakage $\mathrm{VIN}=\mathrm{GND}$ to Vcc | $\mathrm{Vcc}=$ Max . | - | 40 | $\mu \mathrm{A}$ |
| \|llol | Output Leakage <br> $\overline{O E} \geq \mathrm{VIH}_{\text {, }}$ VOUT $=\mathrm{GND}$ to Vcc | $\mathrm{Vcc}=$ Max. | - | 40 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min}$. $\mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min} . \mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |

## DC ELECTRICAL CHARACTERISTICS

$\left(V C C=5 \mathrm{~V} \pm 10 \%, T A=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| ICC | Operating Current | VCC $=$ Max., <br> Outputs Open, $\mathrm{f}=\mathrm{fmax}(1)$ | - | 1040 | mA |

NOTES:

1. At $\mathrm{f}=\mathrm{fMAX}$, address and data inputs (except $\overline{\mathrm{OE}}$ ) are cycling at the maximum frequency of read cycle of $1 / \mathrm{RC}$, and using "AC TEST CONDITIONS" of input levels of GND to 3 V .

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1-3 |



Figure 3. Alternate Lumped Capacitive Load,
Typical Derating

Figure 2. Alternate Output Load ${ }^{28}$

AC ELECTRICAL CHARACTERISTICS
$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M1014SxxG, 7M1014SxxGB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-15^{(3)}$ |  | -20 |  | -25 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit | Read Cycle


| tre | Read Cycle Time | 15 | - | 20 | - | 25 | - | 35 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tAA | Address Access Time | - | 15 | - | 20 | 一 | 25 | - | 35 | ns |
| toe | Output Enable Access Time | - | 8 | - | 10 | - | 12 | - | 20 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low $\mathbf{Z}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High $\mathbf{Z}$ | - | 7 | - | 9 | - | 11 | - | 15 | ns |


| Write Cycle |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twc | Write Cycle Time | 15 | - | 20 | - | 25 | - | 35 | - | ns |
| taw | Address Valid to End of Write | 14 | - | 15 | - | 20 | - | 30 | - | ns |
| tas | Address Set-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Puise Width | 12 | - | 15 | - | 20 | - | 30 | - | ns |
| twr | Write Recovery Time | 1 | - | 2 | - | 2 | - | 2 | - | ns |
| tbw | Data Valid to End of Write | 10 | - | 12 | - | 15 | - | 25 | - | ns |
| toh | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 7 | - | 9 | - | 11 | - | 15 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twDD | Write Pulse to Data Delay | - | 30 | - | 40 | - | 45 | - | 55 | ns |
| todo ${ }^{(1)}$ | Write Data Valid to Read Data Delay | - | 25 | - | 30 | - | 35 | - | 45 | ns |

## NOTES:

1. This parameter is guaranteed by design but not tested.
2. Port-to-Port delay through the RAM cells from the writing port to the reading port.
3. Commercial specification only.

TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE) ${ }^{(1,2)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ is high for Read Cycles.
2. $\overline{O E} \leq V_{I L}$

TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE) ${ }^{(1,2)}$


TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY


TIMING WAVEFORM OF WRITE CYCLE (EITHER SIDE) ${ }^{(1,2)}$


## NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}$ is high during all address transitions.
2. If $\overline{O E}$ is low during the write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is high, this requirement does not apply, and the write pulse can be as short as the specified twp.
3. This parameter is guaranteed by design but not tested.
4. During this period, the I/O pins are in the output state and input signals must not be applied.

## PACKAGE DIMENSIONS



## 4K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM MODULE

## ADVANCE <br> INFORMATION <br> IDT7M1024

## FEATURES:

- High density 4K x 36 Synchronous Dual-Port SRAM module
- 50 MHz operation
- IDT's BiCEMOS ${ }^{\text {™ }}$ process technology
- Architecture based on dual-port RAM cells
- Allows full simultaneous access from both ports
- Synchronous operation
- 4 ns setup to clock, 1 ns hold on all control, data, and address inputs
- Data input, address, and control registers
- Fast 15ns clock to data out
- Self-timed write allows fast write cycle
- 20ns cycle time, 50 MHz operation
- Clock enable feature
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible


## DESCRIPTION:

The IDT7M1024 is a $4 \mathrm{~K} \times 36$ bit high speed synchronous Dual-Port static RAM module constructed on a co-fired ceramic substrate using four IDT7099 (4K x9) Dual-Port RAMs. The IDT7M1024 module is designed to be used as a stand alone 36-bit Dual-Port static RAM.

The IDT7099 (4K x 9) Dual-Port RAMs have registers on address inputs, control and data lines, providing for low setup and hold times for the IDT7M1024 module.

The IDT7M1024 module is packaged in a 144 -pin ceramic PGA (Pin Grid Array), with a cycle time as fast as 20ns providing 50 MHz operation.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## FEATURES

- High density $2 \mathrm{~K} \times 36$ CMOS Dual-Port Static RAM module
- Fast access times
- Commercial: 25, 30, 40, 50, 60ns
- Military: 30, 40, 50, 60, 70 ns
- Fully asynchronous read/write operation from either port
- Surface mounted LCC packages allow through-hole module to fit on a 121-pin PGA footprint
- Single 5V ( $\pm 10 \%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible


## DESCRIPTION

The IDT7M1012 is a $2 \mathrm{~K} \times 36$ high speed CMOS Dual-Port static RAM module constructed on a co-fired ceramic substrate using four IDT7012 (2K x 9) Dual-Port RAMs. The

IDT7M1012 modules are designed to be used as stand alone 36-bit dual-port RAM where on-chip hardware port arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory.

The IDT7M1012 module is packaged in a 121-pin ceramic PGA (Pin Grid Array), resulting in package dimensions of only 1.36 " $\times 1.36^{\prime \prime} \times 0.28^{\prime \prime}$. Maximum access times as fast as $25 \mathrm{~ns} /$ 30 ns are available over the commercial/military temperature range.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

## PIN CONFIGURATION ${ }^{(1)}$

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | GND | L_R/WL(3) | R_R/L4(3) | R_I/O(20) | R_V/O(22) | R_1/O(25) | L_I/O(27) | L_L/O(28) | L_I/O(30) | L_l/O(32) | L_R $\bar{W}(4)$ | R_R $\bar{W}(4)$ | R_I/O(35) |  |
| B | L_I/O(18) | R_I/O(18) | R_I/O(19) | R_I/O(21) | R_I/O(23) | R_I/O(24) | R_I/O(26) | L_I/O(29) | L_I/O(31) | L_I/O(33) | VCC | L.I/O(34) | R_I/O(34) | B |
| C | L_I/O(19) | L_I/O(23) | Vcc | L_A(0) | L_A(9) | L_A(10) | GND | R_A(10) | R_A(9) | R_A(0) | GND | L_I/O(35) | R_I/O(33) | C |
| D | L_I/O(20) | L_I/O(24) | L_A(1) | GND | PGA <br> Top View |  |  |  |  |  | R_A(1) | R_I/O(27) | R_I/O(32) | D |
| E | L_I/O(21) | L_I/O(25) | L_A(2) |  |  |  |  |  |  |  | R_A(2) | R_I/O(28) | R_I/O(31) | E |
| F | L_I/O(22) | L_I/O(26) | L_A(3) |  |  |  |  |  |  |  | R_A(3) | R_I/O(29) | R_I/O(30) | F |
| G | GND | L_ $\overline{C S}$ | GND |  |  |  |  |  |  |  | GND | R_ $\overline{C S}$ | GND | G |
| H | L_R $\bar{W}(1)$ | L_OE | R_R $\bar{W}(1)$ |  |  |  |  |  |  |  | L_R $\bar{W}^{(2)}$ | R_DE | R_R $\bar{W}(2)$ | H |
| J | L_I/O(0) | R_I/O(3) | L_A(4) |  |  |  |  |  |  |  | R_A(4) | L_I/O(15) | R_I/O(17) | $J$ |
| K | L_I/O(1) | R_I/O(2) | L_A(5) |  |  |  |  |  |  |  | R_A(5) | L_I/O(16) | R_I/O(16) | K |
|  | L_I/O(2) | R_I/O(1) | GND. | L_A(6) | L_A(7) | L_A $(8)$ | GND | R_A(8) | R_A(7) | R_A(6) | VCC | GND | R_I/O(15) | L |
| M | L_I/O(3) | R_I/O(0) | VCC | R_I/O(4) | R_1/O(5) | R_1/O(7) | R_I/O(8) | L_I/O(11) | L_I/O(12) | L_I/O(13) | L__I/O(14) | L_I/O(17) | R_I/O(14) | M |
|  | L_I/O(4) | L_I/O(5) | L_I/O(6) | L_I/O(7) | L_I/O(8) | R $1 / \mathrm{O}(6)$ | L_I/O(9) | L_I/O(10) | R_l/O(9) | R_I/O(10) | R_l/O(11) | R_I/O(12) | R_I/O(13) | N |
| N | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |  |

## NOTES:

2821 drw 01

1. For the IDT7M1011 (1K x 36 version), Pins C6 and C8 (L_A(10) and $R \_A(10)$ respectively) must be connected to VCC for proper operation of the module.

FUNCTIONAL BLOCK DIAGRAMS


2821 dww 02

## PIN NAMES

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| L_ $\overline{\mathrm{CS}}$ | R_ES | Chip Selects |
| L_R/ $\bar{W}(1-4)$ | R_R $\bar{W}(1-4)$ | Read/Write Enables |
| L_OE | R_OE | Output Enables |
| L_A (0-10) | R_A (0-10) | Address Inputs |
| L_I/O (0-35) | R_I/O (0-35) | Data Input/Outputs |
| Vcc |  | Power |
| GND |  | Ground |

2821 tbl 01

RECOMMENDED DC
OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $V_{I L}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2821 tы 03

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| OUT | DC Output <br> Current | 50 | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE TABLE $\left(T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| C_IN(1) | Input Capacitance (Address, $\overline{\mathrm{CS}}, \overline{\mathrm{OE}}$ ) | $V_{-}$IN $=0 \mathrm{~V}$ | 50 | pF |
| C_IN(2) | Input Capacitance (Data, $\mathrm{R} / \bar{W}$ ) | $V_{-} \mathrm{IN}=0 \mathrm{~V}$ | 15 | pF |
| Cout | Output Capacitance (Data) | V _OUT $=$ OV | 15 | pF |

## NOTE:

1. This parameter is guaranteed by design but not tested.

## DC ELECTRICAL CHARACTERISTICS

(VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditlons | Min. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\\|\mathrm{IL}\\|$ | Input Leakage | $\mathrm{VCC}=\mathrm{Max}$. <br> $\mathrm{VIN}=\mathrm{GND}$ to VCC | 40 | $\mu \mathrm{~A}$ |  |
| $\\| \mathrm{ILO} \mid$ | Output Leakage | $\mathrm{VCC}=\mathrm{Max}$. <br> $\mathrm{CS} \geq \mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND}$ to VCC | - | 40 | $\mu \mathrm{~A}$ |
| VOL | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} . \mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min} . \mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |

DC ELECTRICAL CHARACTERISTICS
( $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. ${ }^{(1)}$ | Max. ${ }^{(2)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \text { Vcc = Max., } \overline{\mathrm{CS}} \leq \text { VIL, } \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{fMAX} \end{aligned}$ | - | 1040 | 1240 | mA |
| Iss | Standby Supply <br> Current (Both Ports Inactive) | VCC $=$ Max., $\overline{C S} \_$L and $\overline{C S} \_R \geq V_{I H}$ Outputs Open, $f=f$ max | - | 260 | 320 | mA |
| ISB1 | Standby Supply <br> Current (One Port Inactive) | $V c c=$ Max., $\overline{C S} \_$© $\overline{C S} \geq V_{I H}$ Outputs Open, $\bar{f}=\mathrm{fmax}$ | - | 700 | 800 | mA |
| IsB2 | Full Standby Supply Current (Both Ports Inactive) | $\begin{aligned} & \overline{C S} L \text { and } \overline{C S} R \geq V c c-0.2 \mathrm{~V} \\ & \text { VIN }>V C c \quad 0.2 \mathrm{~V} \text { or }<0.2 \mathrm{~V} \end{aligned}$ | - | 60 | 120 | mA |

## NOTES:

1. For commercial grade $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ versions only.
2. For military grade $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ versions only.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 \& 2 |



Figure 1. Output Load 2821 drw 03

## AC ELECTRICAL CHARACTERISTICS



Figure 2. Output Load 2821 dw 04 (For tCHZ, tcLZ, tOHZ, tolZ, tWHZ, tow)
$\left(\mathrm{VcC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M1012SxxG, 7M1012SxxGB |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-25^{(3)}$ |  | -30 |  | -40 |  | . 50 |  | -60 |  | -70 |  | Unit |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 25 | - | 30 | - | 40 | - | 50 | - | 60 | - | 70 | - | ns |
| tas | Address Access Time | - | 25 | - | 30 | - | 40 | - | 50 | - | 60 | - | 70 | ns |
| tacs | Chip Select Access Time | - | 25 | - | 30 | - | 40 | - | 50 | - | 60 | - | 70 | ns |
| toe | Output Enable Access Time | - | 12 | - | 15 | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| tor | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tch+z( ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| tozz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| tpu(1) | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tpo ${ }^{(1)}$ | Chip Deselect to Power Down Time | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| twe | Write Cycle Time | 25 | - | 30 | - | 40 | - | 50 | - | 60 | - | 70 | - | ns |
| tcw | Chip Select to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| taw | Address Valid to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| tas | Address Set-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 12 | - | 15 | - | 20 | - | 20 | - | 20 | - | 30 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | 二 | 0 | - | 0 | - | 0 | - | ns |
| tor $z^{(1)}$ | Output Disable to Output in High Z | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 10 | - | 12 | - | 15 | - | 20 | - | 30 | - | 35 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTES:

1. This parameter is guaranteed by design but not tested.
2. Port-to-Port delay through the RAM cells from the writing port to the reading port.
3. Preliminary specification only.

TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE) ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE) ${ }^{(1,3,5)}$


## NOTES:

1. $R / \bar{W}$ is high for Read Cycles
2. Device is continuously enabled, $\overline{\mathrm{CS}} \leq \mathrm{V} \mathrm{IL}$.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low
4. $\overline{\mathrm{OE}} \leq \mathrm{VIL}$
5. To access RAM, $\overline{C S}=L$.
6. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W్W CONTROLLED TIMING) ${ }^{(1,3,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CST CONTROLLED TIMING) ${ }^{(1,3,5,8)}$


2821 drw 08

## NOTES:

1. $R / \bar{W}$ must be high during all address transitions.
2. A write occurs during the overlap (twp) of a low $\overline{C S}$ and a low $R / \bar{W}$ for memory array writing cycle.
3. twr is measured from the earlier of $\overline{C S}$ or $\mathrm{R} / \bar{W}$ going high to the end of write cycle.
4. During this period, the l/O pins are in the output state and input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with or after the $\mathrm{R} / \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If $\overline{O E}$ is low during a $R / \bar{W}$ controlled write cycle, the write pulse width must be the larger of twP or (twz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply. and the write pulse can be as short as the specified twP.
9. This parameter is guaranteed by design but not tested.

## PACKAGE DIMENSIONS



2821 drw 09

## FEATURES:

- High density 2 megabit/1 megabit/512K-bit CMOS DualPort static RAM (shared memory modules)
- Fully asynchronous read/write operation from either port
- Port arbitration/multiplexing logic by custom FCT chip set
- Memory array comprised of industry standard static RAM component
- Fast access time
- 40 ns (max.)
- Versatile controls: BUSY output flag and separate controls for lower and upper byte writes on each port
- Master/Slave control on-board for expanding word width
- Multiple GND and Vcc pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Single 5V ( $\pm 10 \%$ ) power supply


## DESCRIPTION:

The Shared Memory Module provides two ports with separate control, address and Data l/O pins that permit independent access for read or writes to any location in the memory array. Using the on-board Master/Slave input allows these modules to be used as building blocks in 32 -bit or more-bit systems requiring full speed operation without additional discrete logic.

In the Master Mode, the Shared Memory Module arbitrates asynchronously between the left and right ports $\overline{\mathrm{CS}}$ inputs. The first to arrive is granted exclusive access to the entire RAM array for as long as its $\overline{\mathrm{CS}}$ is asserted. If both ports attempt simultaneous access, the losing port will have its BUSY asserted until the winning port completes it access, at which time the second port will be granted its own exclusive access to the entire RAM array. See application note AN-74 for more details regarding proper module operating modes.

## FUNCTIONAL BLOCK DIAGRAM ${ }^{(1)}$



## PIN CONFIGURATION ${ }^{(1,2)}$



NOTES:

1. Pins 7 and 57 must be grounded for proper operation of the 7 MB 6046 module.
2. Pins $6,7,56$ and 57 must be grounded for proper operation of the 7 MB 6056 module.

PIN DESCRIPTION

| Symbol | Description |
| :---: | :---: |
| Vcc | Power |
| GND | Ground |
| A0-16L | Left Port Address |
| Do-15L | Left Port Data |
| A0-16R | Right Port Address |
| Do-15R | Right Port Data |
| R $\bar{W}$ | Read/Write Control |
| $\overline{\text { CS }}$ | Active Low Chip Select |
| $\overline{\text { DSL }}$ | Data Strobe for Lower Byte |
| DSU | Data Strobe for Upper Byte |
| $\overline{\text { OEL }}$ | Output Enable for Lower Byte |
| OEU | Output Enable for Upper Byte |
| $\overline{\text { BSYL or L/ }}$ / 1 N | Left Busy Output for Stand Alone or Master Mode. Left or Right Port Select Input for Slave Mode. |
| $\overline{\text { BSYF or SELIN }}$ | Right Busy Output for Stand Alone or Master Mode. RAM Array Select Input for Slave Mode. |
| L/R̄OUT | Left or Right Port Select Output on Master to be Connected to L/ $\overline{\mathrm{R}}$ _IN Input on One or More Slaves when Width Expansion is Required. |
| SELOUT | RAM Array Select Output on Master to be Connected to SEL_IN Input on One or More Slaves when Width Expansion is Required. |
| M/ $\bar{S}$ | Master/Slave signal for cascading master w/one or more slaves. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IouT | DC Output Current | 50 | mA |

## NOTE:

2688 tbl 02

1. Stresses greater than thoselisted under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in theoperational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## CAPACITANCE

| Symbol | Parameter | Conditions | Typ. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=\mathrm{OV}$ | 20 | pF |
| COUT | Output Capacitance | VouT $=\mathrm{OV}$ | 20 | pF |

## RECOMMENDED

DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2688 tbl 04

1. $\mathrm{VIL}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \| L | | Input Leakage Current | $\begin{aligned} & \text { VCC }=\text { Max. } \\ & \text { VIN }=\text { GND to VCC } \end{aligned}$ | - | 15 | $\mu \mathrm{A}$ |
| \|lıO| | Output Leakage Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{CS}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 15 | $\mu \mathrm{A}$ |
| Icc | Dynamic Operating Current | Vcc $=$ Max., $\overline{\mathrm{CS}} \leq \mathrm{VIL}$, $f=f$ max, Output Open | - | 520 | mA |
| IsB | Standby Power Supply Current | $\overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{VCC}=\mathrm{MAX}$. Outputs Open, $f=f$ max. | - | 200 | mA |
| VoH | Output High Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} \\ & \mathrm{IOH}=-8 \mathrm{~mA} \end{aligned}$ | 2.4 | - | V |
| Vol | Output Low Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} \\ & \mathrm{lOL}=16 \mathrm{~mA} \end{aligned}$ |  | 0.4 | V |

2688 tbl 06

## AC TEST CONDITIONS

Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load

GND to 3.0V
10 ns
1.5 V
1.5 V

See Figures 1 and 2


Figure 1. Output Load

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{VCC}=5.0 \mathrm{~V}+10 \%, T \mathrm{~T}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | -40 |  | -50 |  | -60 |  | -70 |  | -85 |  | -100 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit |

No Contention Read

| tric | Read Cycle Time | 40 | - | 50 | - | 60 | - | 70 | - | 85 | - | 100 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ta | Address Access Time | - | 40 | - | 50 | - | 60 | - | 70 | - | 85 | - | 100 | ns |
| tacs | Chip Select Access Time | - | 40 | - | 50 | - | 60 | - | 70 | - | 85 | - | 100 | ns |
| toe | Output Enable to Data Valid | 22 | - | - | 27 | - | 32 | - | 37 | - | 42 | - | 47 | ns |
| toh | O/P Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tol ${ }^{(1)}$ | OEto Output in Low-Z | 8 | - | 8 | - | 8 | - | 8 | - | 8 | - | 8 | - | ns |
| tohz ${ }^{(1)}$ | $\overline{\mathrm{O}}$ to Output in High-Z | - | 7.5 | - | 7.5 | - | 7.5 | - | 7.5 | - | 7.5 | - | 7.5 | ns |

## No Contention Write

| twC | Write Cycle Time | 40 | - | 50 | - | 60 | - | 70 | - | 85 | - | 100 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| taW | Address Valid to End of Write | 35 | - | 45 | - | 50 | - | 60 | - | 75 | - | 90 | - | ns |
| tcW | $\overline{\mathrm{CS}}$ to End of Write | 35 | - | 45 | - | 50 | - | 60 | - | 75 | - | 90 | - | ns |
| tas | Address Set-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tCDS | $\overline{\mathrm{CS}}$ to Data Strobe | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |
| tos | Data Strobe Width | 20 | - | 25 | - | 30 | - | 35 | - | 50 | - | 60 | - | ns |
| twR | Write Recovery Time | 3 | - | 3 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tDW | Data Valid to End of Write | 22 | - | 22 | - | 25 | - | 30 | - | 45 | - | 50 | - | ns |
| tDH | Data Hold from End of Write | 5 | - | 5 | - | 5 | - | 5 | - | 10 | - | 10 | - | ns |

Contention Read

| ICB | $\overline{C S}$ to BUSY | - | 12 | - | 12 | - | 12 | - | 15 | - | 20 | - | 20 | ns |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tBD | Busy Negate to Data Valid | - | 40 | - | 50 | - | 60 | - | 70 | - | 85 | - | 100 | ns |


| Contention Write |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| tCB | $\overline{\text { CS }}$ to BUSY | - | 12 | - | 12 | - | 12 | - | 15 | - | 20 | - | 20 | ns |
| tBDS | Busy Negate to Data Strobe | 7 | - | 7 | - | 7 | - | 10 | - | 15 | - | 15 | - | ns |

## Slave Timing

| tLR | $\overline{\mathrm{CS}}$ to L/R Output | - | 11 | - | 11 | - | 11 | - | 15 | - | 20 | - | 20 | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tSEL | CS to Select Output | - | 14 | - | 14 | - | 14 | - | 15 | - | 20 | - | 20 | ns |
| tAPS | Arbitration Priority Set-up Time | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTE:
2688 tbl 08

1. This parameter guaranteed by design but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF WRITE CYCLE ( $\overline{\mathrm{CS}}$ CONTROLLED )


TIMING WAVEFORM OF WRITE CYCLE ( $\overline{\mathrm{DS}}$ CONTROLLED)


## NOTES:

1. $\mathrm{R} / \overline{\mathrm{W}}=\mathrm{V} \mathrm{IH}$.
2. Transition is measured +200 mV from steady state with 5 pF load (including scope and jig. This parameter guaranteed by design, but not tested.

## TIMING WAVEFORM OF CONTENTION READ, ( $\overline{C S}$ ARBITRATION)

$\overline{C S L}$ VALID FIRST:


## TIMING WAVEFORM OF CONTENTION WRITE, ( $\overline{C S}$ ARBITRATION)

$\overline{\mathrm{CS}} \mathrm{R}$ VALID FIRST:


TIMING WAVEFORM OF SLAVE ${ }^{(2)}$


NOTES:

1. taps is only necessary to guarantee left side access. Within this set-up time, one side or the other will gain access, but neither will have priority.
2. $\overline{\mathrm{CS}}$ inputs are ignored when configured as a Slave, allowing the Master to control port selection with L/ $\bar{R} \_$OUT and SEL_OUT signals.

## PACKAGE DIMENSIONS

7MB6036


7MB6046


## 7MB6056



2688 drw 13

## FEATURES

- High density 1M/512K CMOS dual-port static RAM module
- Fast access times: 25ns (max.)
- Fully asynchronous read/write operation from either port
- Easy to expand data bus width to 32 bits or more using the master/slave function
- Separate upper and lower byte control
- On-chip port arbitration logic
- $\overline{N T T}$ flag for port-to-port communication and $\overline{\mathrm{BUSY}}$ flag for maintaining data coherency
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted PQFP (plastic quad flatpack) components on a 132-pin FR-4 QIP (Quad In-line Package)
- Single 5 V ( $\pm 10 \%$ ) power supply
- Input/outputs directly TTL compatible


## PIN CONFIGURATION

| GND | - 67 GND |  | 132••66 | GND |
| :---: | :---: | :---: | :---: | :---: |
| M/S | 2 . 68 GND | GND | 131. - 65 | GND |
| Vcc | 3 . . 69 Vcc | Vce | 130 - 64 | vce |
| L_BUSY(0) | 4 - 70 L_INT | R_BUSY(0) | 129. - 63 | R_INT |
| L_A 0 ) | 5 - 71 L_A 1 ) | R-A $(0)$ | $128 \cdot 62$ | R_A(1) |
| L_A (2) | 6 - 72 L_A 3 ) | R_A(2) | 127 - 61 | R_A(3) |
| L_A(4) | 7 • 73 L_A ${ }^{\text {(5) }}$ | R_A(4) | $126 \cdot$ - 60 | R_A(5) |
| GND | . . 74 GND | GND | 125 - 59 | GND |
| L_A (6) | 9 - 75 L - $(7)$ | R_A (6) | 124 - . 58 | R_A ${ }^{\text {(7) }}$ |
| L_A (8) | 10. . 76 L_A $(9)$ | R_A 8 ) | 123 - 57 | RA(9) |
| L_BUSY(4) | 11. * $77 \mathrm{LEBUSY}_{(1)}$ | R_ $\overline{\operatorname{BUSY}}(4)$ | 122. 56 | R $\overline{\operatorname{BUSY}}(1)$ |
| L_A (10) | 12. . 78 L_A(11) | R_A(10) | 121 - . 55 | R_A(11) |
| L_A(12) | 13 - 79 L_A 13 ) | R A 112$)$ | 120. 54 | R_A(13) |
| L_A(14) | 14. - $80 \mathrm{~L} A(15)$ | R_A(14) | 119. 53 | R_A(15) |
| L_ $\overline{\mathrm{LB}}$ | 15 - . 81 L_UB | R_LE | 118. 52 | R_ ${ }^{\text {UB }}$ |
| L_BUSY $(2)$ |  | R_ $\overline{\operatorname{BUSY}}(2)$ | 117. - 51 | R_EUSY(5) |
| GND | 17. . 83 GND | GND | 116. - 50 | GND |
| Vcc | 18. . 84 VCc | Vce | 115. 49 | Vcc |
| L_Cs | 19 - 85 L - ${ }^{\text {SEM }}$ | R $\overline{\mathrm{CS}}$ | 114.48 | R_SEM |
| $\mathrm{L}, \mathrm{R} \bar{W}$ | 20 - 86 L_OE | R_RW | 113 • . 47 | R_OE |
| L-I/O(0) | 21. . 87 L L/O(1) | R-1/O(0) | 112. 46 | R_I/O(1) |
| L_I/O(2) | 22 - 88 L L10(3) | $\mathrm{R}-1 / \mathrm{O}(2)$ | 111. . 45 | R_1/O(3) |
| L_BUSY(6) | 23 . -89 L_BUSY(3) | R_ $\overline{\mathrm{BU}} \mathrm{SY}(6)$ | 110 • 44 | R_ESUSY(3) |
| L_I/10(4) | 24 - 90 L_//O(5) | R_I/O(4) | 109 - . 43 | R_//O(5) |
| LI/O(6) | $25 . \cdot 91$ 1_/VO(7) | R $1 / \mathrm{O}(6)$ | 108 - 42 | R-1/O(7) |
| GND | 26 ••92 GND | GND | 107. 41 | GND |
| L_I/O(8) | 27 - 93 L_I/O(9) | R_I/O(8) | 106 - 40 | R_l/O(9) |
| L_I/O(10) | 28 - 94 L_I/O(11) | R_I/O(10) | 105 - 39 | R_1/O(t1) |
| L_I/O(12) | 29 - 95 L_//O(13) | R_I/O(12) | 104 - 38 | R_I/O(13) |
| L_I/O(14) | 30 - 96 L | R_1/O(14) | 103 - 37 | R_//O(15) |
| Vcc | $31 . .97 \mathrm{Vcc}$ | Vcc | 102. 36 | Vcc |
| L_EUSY(7) | 32 - 98 GND | R_ $\overline{\operatorname{BUSY}}(7)$ | 101• - 35 | GND |
| GND | 33 - 99 GND | GND | 100 * 34 | GND |
| QIP 2803 drw or |  |  |  |  |

## NOTES:

1. For the IDT7MB1008 ( $32 \mathrm{~K} \times 16$ ) version, Pins 53 \& 80 must be connected to GND for proper operation of the module.

## DESCRIPTION:

The IDT7MB1006/1008 is a $64 \mathrm{~K} \times 16 / 32 \mathrm{~K} \times 16$ high-speed CMOS dual-port static RAM module constructed on a multilayer epoxy laminate (FR-4) substrate using eight IDT7025 ( $8 \mathrm{~K} \times 16$ ) dual-port RAMs or depopulated using only four IDT7025 dual-port RAMs. The IDT7MB1006/1008 module is designed to be used as stand-alone dual-port RAM or as a combination master/slave dual-port RAM for 32-bit or wide word systems. Using the IDT master/slave approach in such system applications results in full-speed, error-free operation without the need for additional discrete logic.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via additional control signals SEM and $\overline{\mathrm{INT}}$. BUSY flags are provided to maintain data coherency between ports.

The IDT7MB1006/1008 module is packaged on a FR-4 132-pin QIP (Quad In-line Package) with dimensions of only $3.51^{\prime \prime} \times 1.61^{\prime \prime} \times 0.31^{\prime \prime}$. Maximum access times as fast as 25 ns are available over the commercial temperature range.

All inputs and outputs of the IDT7MB1006/1008 are TTL compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

## PIN NAMES

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| L_A (0-15) | R_A (0-15) | Address Inputs |
| L_I/O (0-15) | R_I/O (0-15) | Data Inputs/Outputs |
| L_R/W | R_R/ $\bar{W}$ | Read/Write Enables |
| L_C龴 | R_CS | Chip Select |
| L_OE | R_OE | Output Enable |
| L_BUSY (0-7) | R_BUSY (0-7) | Busy Flags |
| L_INTT | R_INT | Interrupt Flag |
| L_SEM | R SEM | Semaphore Control |
| M/S |  | Master/Slave Control |
| Vcc |  | Power |
| GND |  | Ground |

## FUNCTIONAL BLOCK DIAGRAM

7MB1006


7MB1008


## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2803 tbl 03

1. $\mathrm{VIL}(\mathrm{min})=.-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Test Conditions | 7MB1006/8 <br> Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN1 | Input Capacitance <br> (CS, BUSY, $\overline{\text { SEM, }} \overline{\text { INT }})$ | VIN $=0 \mathrm{~V}$ | $15 / 15$ | pF |
| CIN2 | Input Capacitance <br> (Data, Address, <br> All Other Controls) | $\mathrm{VIN}=0 \mathrm{~V}$ | $100 / 60$ | pF |
| CouT | Output Capacitance <br> (Data) | VouT $=0 \mathrm{~V}$ | $100 / 60$ | pF |

NOTE:
2803 tbl 05

1. This parameter is guaranteed by design but not tested.

## DC ELECTRICAL CHARACTERISTICS

( $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | IDT7MB1006 |  | IDT7MB1008 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| Icc2 | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \text { Vcc }=\text { Max., } \overline{\mathrm{CS}} \leq V_{I L}, \overline{\operatorname{SEM}} \geq V_{I H} \\ & \text { Outputs Open, } f=\mathrm{f}=\mathrm{AXX} \end{aligned}$ | - | 960 | - | 680 | mA |
| 1001 | Dynamic Operating Current (One Port Active) | $\begin{aligned} & \text { Vcc }=\text { Max., L_ } \overline{C S} \text { or R_ } \overline{C S} \geq \text { VIH, } \\ & \text { Outputs Open, } f=\text { fMAX } \end{aligned}$ | - | 760 | - | 480 | mA |
| ISB1 | Standby Supply Current (TTL Levels) | Vcc = Max., L_ $\overline{C S}$ and $R_{-} \overline{C S} \geq V I H$ Outputs Open, $f=$ fmax <br> $L_{=} \overline{S E M}$ and $R_{-} \overline{S E M} \geq \mathrm{VCc}-0.2 \mathrm{~V}$ | - | 565 | - | 285 | mA |
| ISB2 | Full Standby Supply Current (CMOS Levels) | L_ $\overline{C S}$ and $R_{-} \overline{C S} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ $\mathrm{VIN}>\mathrm{Vcc}-0.2 \mathrm{~V}$ or $<0.2 \mathrm{~V}$ <br> L_SEM and R_SEM $\geq$ Vcc - 0.2 V | - | 125 | - | 65 | mA |

DC ELECTRICAL CHARACTERISTICS
$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions |  | IDT7MB1006 |  | IDT7MB1008 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| \||니| | Input Leakage <br> (Address \& Other Controls) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ |  | - | 80 | - | 40 | $\mu \mathrm{A}$ |
| \||니| | Input Leakage <br> (Data, $\overline{\mathrm{CS}}, \overline{\mathrm{BUSY}}, \overline{\mathrm{SEM}}, \overline{\mathrm{NT}})$ | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ |  | - | 10 | - | 10 | $\mu \mathrm{A}$ |
| \|liol | Output Leakage (Data) | $\begin{aligned} & \mathrm{VcC}=\mathrm{Max} \\ & \overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{~V} \end{aligned}$ | $\mathrm{T}=\mathrm{GND} \text { to } \mathrm{Vcc}$ | - | 80 | - | 40 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{VcC}=$ Min. | $\mathrm{loL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{Vcc}=\mathrm{Min}$. | $1 \mathrm{OH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

2803 tbl 07

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |

2803 tbl 08


2803 drw 04

Flgure 1. Output Load


2803 drw 05

Figure 2. Output Load
(for tclz, tchz, tolz. tohz, twhz, tow)
*Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

|  |  | 7MB1006SxxK or 7MB1008SxxK |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit |

## Read Cycle

| tra | Read Cycle Time | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tAA | Address Access Time | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| tacs $^{(2)}$ | Chip Select Access Time | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| toe | Output Enable Access Time | - | 13 | - | 15 | - | 20 | - | 25 | ns |
| tor | Output Hold From Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 18 | - | 20 | - | 20 | - | 20 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 18 | - | 20 | - | 20 | - | 20 | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Disable to Power Down Time | - | 50 | - | 50 | - | 50 | - | 50 | ns |
| tsop | SEM Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\text { SEM }}$ ) | 12 | - | 12 | - | 15 | - | 15 | - | ns |

## Write Cycle

| twe | Write Cycle Time | 25 | - | 30 | 一 | 35 | - | 40 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcw ${ }^{(2)}$ | Chip Select to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| taw | Address Valid to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| $\mathrm{taS1}^{(3)}$ | Address Set-up to Write Pulse Time | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tas2 | Address Set-up to $\overline{\mathrm{CS}}$ Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| $\mathrm{tWR}^{(4)}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| to $\mathrm{H}^{(4)}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 18 | - | 20 | - | 20 | - | 20 | ns |
| twhz ${ }^{(1)}$ | Write Disable to Output in High Z | - | 18 | - | 20 | - | 20 | - | 20 | ns |
| tow ${ }^{(1,4)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 10 | - | 13 | - | 15 | - | 15 | - | ns |
| tSPS | $\overline{\text { SEM }}$ Flag Contention Window | 10 | - | 13 | - | 15 | - | 15 | - | ns |

NOTES:

1. This parameter is quaranteed by design but not tested.

2. tAS1 = 0 if $\mathrm{R} / \overline{\mathrm{W}}$ is asserted low simultaneously with or after the $\overline{\mathrm{CS}}$ low transition.
3. For $\overline{\mathrm{CS}}$ controlled write cycles, $\mathrm{twR}=5 \mathrm{~ns}, \mathrm{tDH}=5 \mathrm{~ns}$, tow $=5 \mathrm{~ns}$.
4. Preliminary specifications only.

AC ELECTRICAL CHARACTERISTICS
$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MB1006SxxK or 7MB1008SxxK |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -50 |  | -65 |  | -80 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |


| thc | Read Cycle Time | 50 | - | 65 | - | 80 | - |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |


| twc | Write Cycle Time | 50 | - | 65 | - | 80 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcw ${ }^{(2)}$ | Chip Select to End of Write | 40 | - | 50 | - | 55 | - | ns |
| taw | Address Valid to End of Write | 40 | - | 50 | - | 55 | - | ns |
| tasi ${ }^{(3)}$ | Address Set-up to Write Pulse Time | 5 | - | 5 | - | 5 | - | ns |
| tas2 | Address Set-up to $\overline{\mathrm{CS}}$ Time | 0 | - | 0 | - | 0 | - | ns |
| twe | Write Pulse Width | 40 | - | 45 | - | 50 | - | ns |
| twR ${ }^{(4)}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 35 | - | 40 | - | 45 | - | ns |
| ton ${ }^{(4)}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 25 | - | 30 | - | 35 | ns |
| twhz ${ }^{(1)}$ | Write Disable to Output in High Z | - | 25 | - | 30 | - | 35 | ns |
| tow ${ }^{(1,4)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | ns |
| tswRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 15 | - | 15 | - | 15 | - | ns |
| tsps | SEM Flag Contention Window | 15 | - | 15 | - | 15 | - | ns |

## NOTES:

1. This parameter is quaranteed by design but not tested.
2. To access RAM $\overline{\mathrm{CS}} \leq \mathrm{VIL}^{2}$ and $\overline{\mathrm{SEM}} \geq$ VIH. To access semaphore, $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{H}}$ and $\overline{\mathrm{SEM}} \leq \mathrm{VIL}$.
3. tas $=0$ if $\mathrm{R} \bar{W}$ is asserted low simultaneously with or after the $\overline{\mathrm{CS}}$ low transition.
4. For $\overline{\mathrm{CS}}$ controlled write cycles, $\mathrm{WRR}=5 \mathrm{~ns}$, $\mathrm{t} \boldsymbol{\mathrm { D } =}=5 \mathrm{~ns}$, tow $=5 \mathrm{~ns}$.

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | Parameters | $-25^{(11)}$ |  | $-30^{(11)}$ |  | -35 |  | -40 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\overline{\text { BUSY Cy }}$ Cycle - MASTER MODE ${ }^{(3)}$ |  |  |  |  |  |  |  |  |  |  |
| tBaA | $\overline{\text { BUSY }}$ Access Time from Address | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| tBDA | $\overline{\text { BUSY }}$ Disable Time from Address | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tBac | BUSY Access Time to Chip Select | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tBDC | $\overline{\text { BUSY Disable Time to Chip Select }}$ | - | 20 | - | 25 | - | 30 | - | 30 | ns |
| taps $^{(6)}$ | Arbitration Priority Set-up Time | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tBDD | $\overline{\text { BUSY }}$ Disable to Valid Time | - | Note 9 | - | Note 9 | - | Note 9 | - | Note 9 | ns |
| BUSY Cycle - Slave Mode ${ }^{(4)}$ |  |  |  |  |  |  |  |  |  |  |
| WWB $^{(7)}$ | Write to BUSY Input | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{twH}^{(8)}$ | Write Hold After $\overline{\mathrm{BUSY}}$ | 15 | - | 20 | - | 25 | - | 25 | - | ns |
| Port-to-Port Delay Timing |  |  |  |  |  |  |  |  |  |  |
| twDD ${ }^{(5)}$ | Write Pulse to Data Delay | - | 50 | - | 55 | - | 60 | - | 65 | ns |
| toDo ${ }^{(5)}$ | Write Data Valid to Read Data Valid | - | 35 | - | 40 | - | 45 | - | 50 | ns |
| Interrupt Tlming |  |  |  |  |  |  |  |  |  |  |
| tas ${ }^{(10)}$ | Address Set-up Time | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| twR ${ }^{(10)}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tink | Interrupt Reset Time | - | 20 | - | 25 | - | 30 | - | 35 | ns |

NOTES:

1. This parameter is guaranteed by design but not tested.
2. To access RAM, $\overline{C S} \leq V_{I L}$ and $\overline{S E M} \geq V_{I H}$. To access semaphore, $\overline{\mathrm{CS}} \geq V_{I H}$ and $\overline{S E M} \leq V_{I L}$.
3. When the module is being used in the Master Mode ( $\mathrm{M} \overline{\mathrm{S}} \geq \mathrm{V}(\mathrm{H})$.
4. When the module is being used in the Slave Mode ( $M / \bar{S} \leq V I L$ ).
5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
6. To ensure that the earlier of the two ports wins.
7. To ensure that the write cycle is inhibited during contention.
8. To ensure that a write cycle is completed after contention.
9. teDo is a calculated parameter and is the greater of 0 , twDD - twp (actual), or toDD - twp (actual).
10. If $\overline{\mathrm{CS}}$ is used to control interrupt, then tAS $=0$ and $\mathrm{tWR}=5 \mathrm{~ns}$.
11. Preliminary specifications only.

## AC ELECTRICAL CHARACTERISTICS

(VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameters | -50 |  | -65 |  | -80 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\overline{\text { BUSY }}$ Cycle - MASTER MODE ${ }^{(3)}$ |  |  |  |  |  |  |  |  |
| tBAA | BUSY Access Time from Address | - | 50 | - | 55 | - | 55 | ns |
| teda | BUSY Disable Time from Address | - | 45 | - | 45 | - | 45 | ns |
| tbac | BUSY Access Time to Chip Select | - | 45 | - | 50 | - | 55 | ns |
| tede | $\overline{\text { BUSY Disable Time to Chip Select }}$ | - | 40 | - | 45 | - | 45 | ns |
| taps ${ }^{(6)}$ | Arbitration Priority Set-up Time | 5 | - | 5 | - | 5 | - | ns |
| tedo | $\overline{\text { BUSY }}$ Disable to Valid Time | - | Note 9 | - | Note 9 | - | Note 9 | ns |
| $\overline{\text { BUSY Cycle - Slave Mode }}{ }^{(4)}$ |  |  |  |  |  |  |  |  |
| twa ${ }^{(7)}$ | Write to $\overline{B U S Y}$ Input | 0 | - | 0 | - | 0 | - | ns |
| twh ${ }^{(8)}$ | Write Hold After BUSY | 25 | - | 30 | - | 30 | - | ns |
| Port-to-Port Delay Timing |  |  |  |  |  |  |  |  |
| twdd ${ }^{(5)}$ | Write Pulse to Data Delay | - | 70 | - | 85 | - | 95 | ns |
| todo ${ }^{(5)}$ | Write Data Valid to Read Data Valid | - | 55 | - | 70 | - | 80 | ns |
| Interrupt Timing |  |  |  |  |  |  |  |  |
| tas ${ }^{(10)}$ | Address Set-up Time | 5 | - | 5 | - | 5 | - | ns |
| twR ${ }^{(10)}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tins | Interrupt Set Time | - | 45 | - | 45 | - | 55 | ns |
| ting | Interrupt Reset Time | - | 45 | - | 45 | - | 55 | ns |

## NOTES:

1. This parameter is guaranteed by design but not tested.
2. To access $R A M, \overline{C S} \leq V_{I L}$ and $\overline{S E M} \geq V_{I H}$. To access semaphore, $\overline{C S} \geq V_{I H}$ and $\overline{S E M} \leq V_{I L}$.
3. When the module is being used in the Master Mode ( $M \bar{S} \geq V_{I H}$ ).
4. When the module is being used in the Slave Mode ( $\mathrm{M} / \overline{\mathrm{S}} \leq \mathrm{VIL}$ ).
5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
6. To ensure that the earlier of the two ports wins.
7. To ensure that the write cycle is inhibited during contention.
8. To ensure that a write cycle is completed after contention.
9. tBDD is a calculated parameter and is the greater of 0 , twDD - twp (actual), or tDDD - twP (actual).
10. If $\overline{\mathrm{CS}}$ is used to control interrupt, then $\mathrm{tAS}=0$ and $\mathbf{t W R}=5 \mathrm{~ns}$.

TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE) ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE) ${ }^{(1,3,5)}$


2803 drw 07

## NOTES:

1. R/W is High for Read Cycles
2. Device is continuously enabled. $\overline{C S}=$ Low. $\overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=$ Low. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=$ Low.
5. To access RAM, $\overline{C S}=$ Low, $\overline{U B}$ or $\overline{L B}=$ Low, $\overline{S E M}=H$. To access semaphore, $\overline{C S}=H$ and $\overline{S E M}=$ Low.
6. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF READ CYCLE NO. 3 ( $\overline{U B}$ OR $\overline{\mathrm{LB}}$ CONTROLLED TIMING) ${ }^{(1,3,4,5)}$


## NOTES:

2803 drw 08

1. $\mathrm{R} / \bar{W}$ is High for Read Cycles
2. Device is continuously enabled. $\overline{C S}=$ Low. $\overline{U B}$ or $\overline{L B}=$ Low. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{\mathrm{OE}}=$ Low.
5. To access RAM, $\overline{C S}=$ Low $\overline{U B}$ or $\overline{L B}=$ Low, $\overline{S E M}=H$. To access semaphore, $\overline{C S}=H$ and $\overline{S E M}=$ Low.
6. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING) ${ }^{(1,3,5,8)}$


NOTES:

1. R/W is High for Read Cycles
2. Device is continuously enabled. $\overline{C S}=$ Low. $\overline{U B}$ or $\overline{\mathrm{B}}=$ Low. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{\mathrm{OE}}=$ Low.
5. To access RAM, $\overline{C S}=$ Low, $\overline{U B}$ or $\overline{L B}=$ Low, $\overline{S E M}=H$. To access semaphore, $\overline{C S}=H$ and $\overline{S E M}=$ Low.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If $\overline{O E}$ is Low during a $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required IDW . If $\overline{O E}$ is High during a $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse width be as short as the specified twp.
9. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}, \overline{U B}, \overline{L B}$ CONTROLLED TIMING) ${ }^{(1,3,5,8)}$


1. R/W must be high during all address transitions.
2. A write occurs during the overlap (twP) of a Low $\overline{U B}$ or $\overline{L B}$ and a Low $\overline{C S}$ and a Low $\bar{R} \bar{W}$ for memory array writing cycle.
3. twa is measured from the earlier of $\overline{C S}$ or $R \bar{W}$ (or $\overline{S E M}$ or $R \bar{W}$ ) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{C S}$ or $\overline{\text { SEM }}$ low transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If $\overline{O E}$ is low during a $\mathrm{R} \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $R \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING (EITHER SIDE) ${ }^{(1)}$


NOTE:

1. $\overline{C S}=$ High for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION ${ }^{(1,3,4)}$


2803 drw 12
NOTES:

1. $D_{0 R}=D o L=L O W, L_{-} \overline{C S}=R-\overline{C S}=$ High. Semaphore Flag is released form both sides (reads as ones from both sides) at cycle start. 2. "A" may be either left or right port. " $B$ " is the opposite port from " $A$ ".
2. This parameter is measured from $\mathrm{R} / \bar{W}_{A}$ or $\overline{S E M}_{A}$ going High to $\mathrm{R} \bar{W}_{B}$ or $\overline{S E M}_{B}$ going High.
3. If tSPS is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

TIMING WAVEFORM OF READ WITH $\overline{B U S Y}(M / \bar{S} \geq \text { VIH })^{(2)}$


NOTES:

1. To ensure that the earlier of the two ports wins.

2803 drw 13
2. $L_{C} \overline{C S}=R \_\overline{C S}=$ LOW
3. $\overline{\mathrm{OE}}=$ Low for the reading port.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY (M/S $\leq \operatorname{VIL})^{(1,2)}$


## TIMING WAVEFORM OF WRITE WITH $\overline{\text { BUSY }}(\mathrm{M} / \overline{\mathrm{S}} \leq$ VIL $)$



## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{C S}$ TIMING ${ }^{(1)}$



## WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING ${ }^{(1)}$



## WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. See InterruptTruth Table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable is de-asserted first.

WAVEFORM OF INTERRUPT TIMING ${ }^{(1)}$


NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port " $B$ " is the port opposite from " $A$ ".
2. See InterruptTruth Table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable is de-asserted first.

## TRUTH TABLE I: NON-CONTENTION READ/WRITE CONTROL ${ }^{(1,2,3)}$

| Inputs ${ }^{(1)}$ |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CS }}$ | R $\bar{W}$ | $\overline{O E}$ | $\overline{\text { UB }}$ | $\overline{\text { LB }}$ | $\overline{\text { SEM }}$ | I/O8-I/O15 | 1/00-1/07 |  |
| H | X | X | X | X | H | Hi-Z | Hi-Z | Deselected: Power Down |
| X | X | X | H | H | H | Hi-Z | $\mathrm{Hi}-\mathrm{Z}$ | Both Bytes Deselected |
| L | L | X | L | H | H | DATAin | Hi-Z | Write to Upper Byte Only |
| L | L | X | H | L | H | $\mathrm{Hi}-\mathrm{Z}$ | DATAIN | Write to Lower Byte Only |
| L | L | X | L | L | H | DATAIN | DATAIN | Write to Both Bytes |
| L | H | L | L | H | H | DATAOUT | $\mathrm{Hi}-\mathrm{Z}$ | Read Upper Byte Only |
| L | H | L | H | L | H | $\mathrm{Hi}-\mathrm{Z}$ | DATAout | Read Lower Byte Only |
| L | H | L | L | L | H | DATAout | DATAout | Read Both Bytes |
| X | X | H | X | X | X | Hi-Z | Hi-Z | Outputs Disabled |

NOTES:
2803 tbl 13

1. $A O L-A_{12} \neq A 0 R-A_{12 R}$

## TRUTH TABLE II: SEMAPHORE READ/WRITE CONTROL

| Inputs |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ | R/ $\bar{W}$ | $\overline{O E}$ | $\overline{\text { UB }}$ | $\overline{\text { LB }}$ | $\overline{\text { SEM }}$ | I/O8 - I/O15 | I/O0-I/O7 |  |
| H | H | L | X | X | L | DATAOUT | DATAOUT | Read Data in Semaphore Flag |
| X | H | L | H | H | L | DATAOUT | DATAOUT | Read Data in Semaphore Flag |
| H | ${ }^{5}$ | X | X | X | L | DATAIN | DATAIN | Write Dino into Semaphore Flag |
| X | 5 | X | H | H | L | DATAIN | DATAIN | Write Dino into Semaphore Flag |
| L | X | X | L | X | L | - | - | Not Allowed |
| L | X | X | X | L | L | - | - | Not Allowed |

NOTES:

1. $A O L-A_{12} \neq A 0 R-A_{12 R}$

## INTERRUPT/BUSY FLAGS, DEPTH/WIDTH EXPANSION, MASTER/SLAVE CONTROL, SEMPAHORES

For more details regarding Interrupt/Busy flags, depth/width expansion, master/slave control, or semaphore operations, please consult the IDT7025 datasheet.

## PACKAGE DIMENSIONS

7MB1006


2803 dww 20

## PACKAGE DIMENSIONS

7MB1008


## FEATURES:

- High density $8 \mathrm{~K} / 16 \mathrm{~K} \times 9$ CMOS Dual-Port Static RAM modules
- Fast access times
-commercial: 30, 35, 45, 55, 65ns
-military: $40,45,55,65,80,100 \mathrm{~ns}$
- Fully asynchronous read/write operation from either port
- Expand data bus width to 18 bits or more using external arbitration
- Surface mounted LCC packages allow through-hole module to fit on a 60-pin sidebrazed DIP
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs/outputs directly TTL compatible


## DESCRIPTION:

The IDT7M1004/1005 are $8 \mathrm{~K} / 16 \mathrm{~K} \times 9$ high speed CMOS Dual-Port static RAM modules constructed on a co-fired ceramic substrate using 8 IDT7012 (2K x 9) Dual-Port RAMs or depopulated using only 4 IDT7012 Dual-Port RAMs., The

IDT7M1004/1005 modules are designed to be used for stand alone 9-bit word width systems where on-chip arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory.

The IDT7M1004/1005 modules are packaged in a 60-pin ceramic sidebrazed DIP (Dual In-line Package). Maximum access times as fast as 30 ns are available over the commercial temperature range and 40 ns over the military temperature range.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAMS

IDT7M1005 (16K x 9)


## IDT7M1004 (8K x 9)



2797 drw 02

## PIN CONFIGURATION



2797 drw 03

PIN NAMES ${ }^{(1)}$

| Left Port | Right Port | Names |
| :--- | :--- | :--- |
| L_ $\overline{C S}$ | R_ $\overline{C S}$ | Chip Selects |
| L_R $\bar{W}$ | R_R $\bar{W}$ | Read/Write Enables |
| L_ $\overline{O E}$ | R_ $\overline{O E}$ | Output Enables |
| L_A $(0-13)$ | R_A (0-13) | Address Inputs |
| L_I/O (0-8) | R_I/O (0-8) | Data Input/Outputs |
| VCC |  | Power |
| GND |  | Ground |

NOTE:

1. On the IDT7M1004 option ( $8 \mathrm{~K} \times 9$ ) L_A13 and R_A 13 need to be connected to GND for proper operation of the module.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |
| NOTE: |  |  |  |  |

## NOTE:

[^12]
## RECOMMENDED DC <br> OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2797 tbl 04

CAPACITANCE TABLE $\left(T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | IDT7M1004 Max. | IDT7M1005 Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C_IN(1) | Input Capacitance ( $\mathrm{A} 0-10, \overline{\mathrm{OE}}, \mathrm{R} \overline{\mathrm{W}}$ ) | V_IN = OV | 100 | 55 | pF |
| C_IN(2) | Input Capacitance (Data) | V _IN $=0 \mathrm{~V}$ | 100 | 55 | pF |
| C_IN(3) | Input Capacitance (A11-13, CS) | V - $\mathrm{N}=0 \mathrm{~V}$ | 15 | 15 | pF |
| Cout | Output Capacitance (Data) | V_OUT = OV | 100 | 55 | pF |

## NOTE:

2797 tbl 05

1. This parameter is guaranteed by design but not tested.

## DC ELECTRICAL CHARACTERISTICS

(Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | IDT7M1004 |  | IDT7M1005 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \||니| | Input Leakage | $\begin{aligned} & V C C=M a x . \\ & \text { VIN = GND to VCC } \end{aligned}$ | - | 40 | - | 80 | $\mu \mathrm{A}$ |
| \|ILO| | Output Leakage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{CS} \geq \mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 40 | - | 80 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} . \mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min} . \mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |


| Symbol | Parameter | Test Conditions | Commercial |  |  | Military |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. ${ }^{\text {(1) }}$ | Max. ${ }^{(2)}$ | Min. | Max. ${ }^{(1)}$ | Max. ${ }^{(2)}$ |  |
| IcC2 | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \text { VCC = Max., } \overline{\mathrm{CS}} \leq \mathrm{VIL}, \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{fMAX} \end{aligned}$ | - | 500 | 870 | - | 560 | 860 | mA |
| 1001 | Standby Supply Current (One Port Inactive) | VcC $=$ Max., $\overline{C S} \_$or $\overline{C S} \_R \geq$ VIH Outputs Open, $\mathrm{f}=\mathrm{fmax}$ | - | 370 | 650 | - | 430 | 750 | mA |
| IsB1 | Standby Supply Current (Both Ports Inactive) | $\begin{aligned} & \text { VCC = Max., } \overline{C S} L \text { and } \overline{C S} \geq V_{I H} \\ & \text { Outputs Open, } \bar{f}=f \text { MAX } \end{aligned}$ | - | 280 | 560 | - | 280 | 560 | mA |
| IsB2 | Full Standby Supply Current (Both Ports Inactive) | $\overline{\mathrm{CS}} \mathrm{L}$ and $\overline{\mathrm{CS}} \mathrm{R} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ V IN $>\mathrm{Vcc} 0.2 \mathrm{~V}$ or $<0.2 \mathrm{~V}, \mathrm{f}=0$ | - | 60 | 120 | - | 120 | 240 | mA |

1. IDT7M1004 ( $8 \mathrm{~K} \times 9$ ) version only.
2. IDT7M1005 ( $16 \mathrm{~K} \times 9$ ) version only.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 \& 2 |



2797 drw 04
*Including scope and jig.


Figure 1. Output Load
Figure 2. Output Load (For tchz, iclz, tohz, tolz, twhz, tow)

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $-30^{(9)}$ |  | -35 ${ }^{(9)}$ |  | -40 |  | -45 |  | -55 |  | -65 |  | -80 ${ }^{(10)}$ |  | $-100^{(10)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 30 | - | 35 | - | 40 | - | 45 | - | 55 | - | 65 | --- | 80 | - | 100 | - | ns |
| tas | Address Access Time | - | 30 | - | 35 | - | 40 | - | 45 | - | 55 | - | 65 | - | 80 | - | 100 | ns |
| tacs ${ }^{(2)}$ | Chip Select Access Time | - | 30 | - | 35 | - | 40 | - | 45 | - | 55 | - | 65 | - | 80 | - | 100 | ns |
| toe | Output Enable Access Time | - | 15 | - | 20 | - | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| tor | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tciz ${ }^{(1)}$ | Chip Select to Output in Low Z | 3 | - | 3 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 15 | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Qutput in Low Z | 3 | - | 3 | - | 3 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 15 | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| tPU ${ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power Up Time | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |

## Write Cycle

| twc | Write Cycle Time | 30 | - | 35 | - | 40 | - | 45 | - | 55 | - | 65 | - | 80 | - | 100 | - |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tow $^{(2)}$ | Chip Select to End of <br> Write | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | 50 | - | 55 | - | 60 | - |
| taw | Address Valid to End <br> of Write | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | 50 | - | 55 | - | 60 | - |
| tas | Address Set-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - |
| twp | Write Pulse Width | 25 | - | 30 | - | 35 | - | 35 | - | 40 | - | 50 | - | 55 | - | 60 | - |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - |
| tow | Data Valid to End of <br> Write | 20 | - | 25 | - | 25 | - | 25 | - | 30 | - | 40 | - | 45 | - | 50 | - |
| ns |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| toh | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - |
| toHz ${ }^{(1)}$ | Output Disable to <br> Output in High Z | - | 15 | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | 40 |
| twhz $^{(1)}$ | Write Enable to Output <br> in High Z | - | 15 | - | 15 | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | 40 |
| tow ${ }^{(1)}$ | Output Active from End <br> of Write | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - |

## NOTES:

2797 tbl 09

1. This parameter is guaranteed by design but not tested.
2. To access RAM array, $\overline{\mathrm{CS}} \leq \mathrm{Vit}$.
3. Master mode is not available on this module.
4. The module is always in the Slave Mode.
5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
6. To ensure that the earlier of the two ports wins.
7. To ensure that the write cycle is inhibited during contention.
8. To ensure that a write cycle is completed after contention.
9. This speed is currently available in commercial versions only.
10. This speed is currently available in military versions only.

TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE) ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE) ${ }^{(1,3,5)}$


## NOTES:

1. $\mathrm{R} / \bar{W}$ is high for Read Cycles
2. Device is continuously enabled, $\overline{\mathrm{CS}}=\mathrm{L}$. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low

7
4. $\overline{O E}=L$
5. To access RAM, $\overline{C S}=L$. To access semaphore,$\overline{C S}=H$.
6. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/ $\bar{W}$ CONTROLLED TIMING) ${ }^{(1,3,5,8)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\operatorname{CS}}$ CONTROLLED TIMING) ${ }^{(1,3,5,8)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ must be high during all address transitions.
2. A write occurs during the overlap (twp) of a low $\overline{C S}$ and a low $R \bar{W}$ for memory array writing cycle.
3. twh is measured from the earlier of $\overline{C S}$ or $\mathrm{R} \overline{\mathrm{W}}$ going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with or after the $\mathrm{R} \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If $\overline{O E}$ is low during a $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $\mathrm{R} \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. This parameter is guaranteed by design but not tested.

## PACKAGE DIMENSIONS

## 7M1004



BOTTOM VIEW

7M1005



7

SIDE VIEW


BOTTOM VIEW

128K x 8
PRELIMINARY IDT7M1001
64K x 8
IDT7M1003

## FEATURES

- High density 1M/512K CMOS dual-port static RAM module
- Fast access times:
- commercial - 25,30,35,40,50,65ns
- military $-35,40,50,65,80 \mathrm{~ns}$
- Fully asynchronous read/write operation from either port
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted LCC (leadless chip carriers) components on a 64-pin sidebraze DIP (Dual In-line Package)
- Multiple Vcc and GND pins for maximum noise immunity
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Input/outputs directly TTL compatible


## PIN CONFIGURATION ${ }^{(1)}$



## DESCRIPTION:

The IDT7M1001/IDT7M1003 is a $128 \mathrm{~K} \times 8 / 64 \mathrm{~K} \times 8$ highspeed CMOS dual-port static RAM module constructed on a multilayer ceramic substrate using eight IDT7006 (16K x 8) dual-port RAMs and two IDT FCT138 decoders or depopulated using only four IDT7006s and two decoders.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via semaphore (SEM) "handshake" signaling. The IDT7M1001/1003 module is designed to be used as stand-alone dual-port RAM where on-chip hardware port arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

The IDT7M1001/1003 module is packaged on a multilayer co-fired ceramic 64-pin DIP (Dual In-line Package) with dimensions of only $3.2^{\prime \prime} \times 0.62^{\prime \prime} \times 0.38^{\prime \prime}$. Maximum access times as fast as 25 ns over the commercial temperature range and 35 ns over the military temperature range are available.

All inputs and outputs of the IDT7M1001/1003 are TTL compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

All IDT military module semiconductor components are manufacured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

PIN NAMES

| Left Port | Right Port | Description |
| :--- | :--- | :--- |
| $A(0-16) \mathrm{L}$ | $\mathrm{A}(0-16) \mathrm{R}$ | Address Inputs |
| $\mathrm{I} / \mathrm{O}(0-7) \mathrm{L}$ | $\mathrm{I} / \mathrm{O}(0-7) \mathrm{R}$ | Data Inputs/Outputs |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | $\mathrm{R} \overline{\mathrm{W}} \mathrm{R}$ | Read/Write Enables |
| $\overline{\mathrm{CS}} \mathrm{L}$ | $\overline{\mathrm{CS}} \mathrm{R}$ | Chip Select |
| $\overline{\mathrm{OEL}}$ | $\overline{\mathrm{OER}}$ | Output Enable |
| $\overline{\mathrm{SEM}} \mathrm{M}$ | $\overline{\mathrm{SEM}} \mathrm{R}$ | Semaphore Control |
| Vcc |  |  |
| GND |  | Power |

2804 tbl 01

NOTE:

1. For the IDT7M1003 ( $64 \mathrm{~K} \times 8$ ) version, Pins 23 \& 43 must be connected to GND for proper operation of the module.

## FUNCTIONAL BLOCK DIAGRAM

7M1001


7M1003


2804 drw 03

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output <br> Current | 50 | 50 | mA |

NOTE:
2804 tbl 02

1. Stresses greater than those listed under ABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ${ }^{(1)}\left(T A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Test Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN1 | Input Capacitance <br> $(\overline{\mathrm{CS}}$ or $\overline{\text { SEM }})$ | $\mathrm{VIN}=\mathrm{OV}$ | 15 | pF |
| CIN2 | Input Capacitance <br> (Data, Address, <br> All Other Controls) | $\mathrm{VIN}=\mathrm{OV}$ | 100 | pF |
| CouT | Output Capacitance <br> (Data) | VOUT $=0 \mathrm{~V}$ | 100 | pF |

NOTE:

1. This parameter is guaranteed by design but not tested.

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2804 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. VIL (min.) $=-3.0 \mathrm{~V}$ for puise width less than 20 ns .

## DC ELECTRICAL CHARACTERISTICS

$\left(V C C=5 \mathrm{~V} \pm 10 \%, T_{A}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Commercial |  |  | Military |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. ${ }^{(1)}$ | Max. ${ }^{(2)}$ | Min. | Max. ${ }^{(1)}$ | Max. ${ }^{(2)}$ |  |
| ICC2 | Dynamic Operating Current (Both Ports Active) | VCC = Max., $\overline{\mathrm{CS}} \leq \mathrm{VIL}, \overline{\mathrm{SEM}} \geq \mathrm{VIH}$ Outputs Open, $f=$ fMAX | - | 940 | 660 | - | 1130 | 790 | mA |
| IcC1 | Standby Supply <br> Current (One Port Active) | VCC $=$ Max., $L_{-} \overline{C S}$ or R_ $\overline{C S} \geq V_{I H}$ Outputs Open, $f=f$ max | - | 750 | 470 | - | 905 | 565 | mA |
| ISB1 | Standby Supply <br> Current (TTL Levels) | $\begin{aligned} & \text { Vcc }=\text { Max., } L_{-} \overline{C S} \text { and } R_{B} \overline{C S} \geq V I H \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{fMAX} \\ & \mathrm{~L} \overline{\mathrm{SEM}} \text { and } \mathrm{R} \overline{\mathrm{SEM}} \geq \mathrm{VCC}-0.2 \mathrm{~V} \end{aligned}$ | - | 565 | 285 | - | 685 | 345 | mA |
| IsB2 | Full Standby Supply Current (CMOS Levels) | L_ $\overline{C S}$ and $R_{-} \overline{C S} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> VIN $>\mathrm{Vcc} 0.2 \mathrm{~V}$ or $<0.2 \mathrm{~V}$ <br> $L \overline{S E M}$ and $R \quad \overline{S E M} \geq \mathrm{VCC}-0.2 \mathrm{~V}$ | - | 125 | 65 | - | 245 | 125 | mA |

## NOTES:

1. IDT7M1001 ( $128 \mathrm{~K} \times 8$ ) version only.
2. IDT7M1003 ( $64 \mathrm{~K} \times 8$ ) version only.

DC ELECTRICAL CHARACTERISTICS
$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | IDT7M1001 |  | IDT7M1003 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \||Lإ| | Input Leakage <br> (Address, Data \& Other Controls) | $\begin{aligned} & V C C=M a x . \\ & V I N=G N D \text { to } V C C \end{aligned}$ | - | 80 | - | 40 | $\mu \mathrm{A}$ |
| \||니 | Input Leakage ( $\overline{C S}$ and $\overline{S E M}$ ) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 10 | - | 10 | $\mu \mathrm{A}$ |
| \|lLO| | Output Leakage (Data) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{CS} \geq \mathrm{VIH}, \mathrm{VoUT}=\mathrm{GND} \text { to } \mathrm{VcC} \end{aligned}$ | - | 80 | - | 40 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} . \quad \mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=$ Min. $\quad \mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | $V$ |

2804 tbl 07

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |

2804 tbl 08


Figure 1. Output Load


2804 drw 05
Figure 2. Output Load (for tclz, tchz, tolz. tohz, twhz, tow)
*Including scope and jig.

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $-25^{(5)}$ |  | $-30^{(5)}$ |  | $-35^{(5)}$ |  | -40 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| tRc | Read Cycle Time | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| tAA | Address Access Time | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| tacs ${ }^{(2)}$ | Chip Select Access Time | - | 25 | - | 30 | - | 35 | - | 40 | ns |
| toe | Output Enable Access Time | - | 13 | - | 15 | - | 20 | - | 25 | ns |
| tor | Output Hold From Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tciz ${ }^{(1)}$ | Chip Select to Output in Low Z | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 18 | - | 20 | - | 20 | - | 20 | ns |
| tolz $z^{(1)}$ | Output Enable to Output in Low Z | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High $\mathbf{Z}$ | - | 18 | - | 20 | - | 20 | - | 20 | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Disable to Power Down Time | - | 50 | - | 50 | - | 50 | - | 50 | ns |
| tsop | $\overline{\text { SEM }}$ Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}}$ ) | 12 | - | 12 | - | 15 | - | 15 | - | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |
| twe | Write Cycle Time | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| tcw ${ }^{(2)}$ | Chip Select to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| taw | Address Valid to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tas ${ }^{(3)}$ | Address Set-up to Write Pulse Time | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tas2 | Address Set-up to CS Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| twR ${ }^{(4)}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| tDH ${ }^{(4)}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 18 | - | 20 | - | 20 | - | 20 | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 18 | - | 20 | - | 20 | - | 20 | ns |
| tow ${ }^{(1,4)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | SEM Flag Write to Read Time | 10 | - | 13 | - | 15 | - | 15 | - | ns |
| tsps | SEM Flag Contention Window | 10 | - | 13 | - | 15 | - | 15 | - | ns |
| Port-to-Port Delay Timing |  |  |  |  |  |  |  |  |  |  |
| twod ${ }^{(6)}$ | Write Pulse to Data Delay | - | 50 | - | 55 | - | 60 | - | 65 | ns |
| todd ${ }^{(6)}$ | Write Data Valid to Read Data Valid | - | 35 | - | 40 | - | 45 | - | 50 | ns |

## NOTES:

1. This parameter is quaranteed by design but not tested.
2. To access $\mathrm{RAM} \overline{\mathrm{CS}} \leq \mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{SEM}} \geq \mathrm{V}_{\mathrm{IH}}$. To access semaphore, $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathbb{H}}$ and $\overline{\mathrm{SEM}} \leq \mathrm{V}_{\mathrm{IL}}$.
3. $\mathrm{tAS} 1=0$ if $\mathrm{R} \bar{W}$ is asserted low simultaneously with or after the $\overline{\mathrm{CS}}$ low transition.
4. For $\overline{\mathrm{CS}}$ controlled write cycles, $t W R=5 \mathrm{~ns}, \mathrm{tDH}=5 \mathrm{~ns}$, $\mathrm{tow}=5 \mathrm{~ns}$.
5. Preliminary specifications only.
6. Port-to-Port delay through the RAM cells from the writing port to the reading port.

AC ELECTRICAL CHARACTERISTICS
( $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | -50 |  | -65 |  | -80 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| tric | Read Cycle Time | 50 | - | 65 | - | 80 | - | ns |
| tas | Address Access Time | - | 50 | - | 65 | - | 80 | ns |
| tacs $^{(2)}$ | Chip Select Access Time | - | 50 | - | 65 | - | 80 | ns |
| tos | Output Enable Access Time | - | 30 | - | 35 | - | 40 | ns |
| tor | Output Hold From Address Change | 3 | - | 3 | - | 3 | - | ns |
| tctz ${ }^{(1)}$ | Chip Select to Output in Low Z | 3 | - | 3 | - | 3 | - | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 25 | - | 30 | - | 35 | ns |
| toiz ${ }^{(1)}$ | Output Enable to Output in Low Z | 3 | - | 3 | - | 3 | - | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 25 | - | 30 | - | 35 | ns |
| tpu ${ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Disable to Power Down Time | - | 50 | - | 50 | - | 50 | ns |
| tsop |  | 15 | - | 20 | - | 20 | - | ns |

## Write Cycle

| twc | Write Cycle Time | 50 | - | 65 | - | 80 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tcw}^{(2)}$ | Chip Select to End of Write | 40 | - | 50 | - | 55 | - | ns |
| taw | Address Valid to End of Write | 40 | - | 50 | - | 55 | - | ns |
| tass $^{(3)}$ | Address Set-up to Write Pulse Time | 5 | - | 5 | - | 5 | - | ns |
| tas2 | Address Set-up to $\overline{\mathrm{CS}}$ Time | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 40 | - | 45 | - | 50 | - | ns |
| tWR ${ }^{(4)}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 35 | - | 40 | - | 45 | - | ns |
| toH ${ }^{(4)}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 25 | - | 30 | - | 35 | ns |
| twhz $^{(1)}$ | Write Enable to Output in High Z | - | 25 | - | 30 | - | 35 | ns |
| tow ${ }^{(1,4)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | SEM Flag Write to Read Time | 15 | - | 15 | - | 15 | - | ns |
| tsps |  | 15 | - | 15 | - | 15 | - | ns |

Port-to-Port Delay Timing

| twDD ${ }^{(5)}$ | Write Pulse to Data Delay | - | 70 | 一 | 85 | - | 95 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| toDD ${ }^{(5)}$ | Write Data Valid to Read Data Valid | - | 55 | - | 70 | - | 80 | ns |

## NOTES:

1. This parameter is quaranteed by design but not tested.
2. To access RAM $\overline{\mathrm{CS}} \leq \mathrm{V}_{\mathrm{IL}}$ and $\overline{\operatorname{SEM}} \geq \mathrm{V}_{\mathrm{IH}}$. To access semaphore, $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathbb{H}}$ and $\overline{\mathrm{SEM}} \leq \mathrm{V}_{\mathrm{V}}$.
3. tas $1=0$ if $\mathrm{R} / \overline{\mathrm{W}}$ is asserted low simultaneously with or after the $\overline{\mathrm{CS}}$ low transition.
4. For $\overline{\mathrm{CS}}$ controlled write cycles, $\mathrm{twR}=5 \mathrm{~ns}, \mathrm{tDH}=5 \mathrm{~ns}$, $\mathrm{tow}=5 \mathrm{~ns}$.
5. Port-to-Port delay through the RAM cells from the writing port to the reading port.

## TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE) ${ }^{(1,2,4)}$



TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE) ${ }^{(1,3,5)}$


## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ is High for Read Cycles
2. Device is continuously enabled. $\overline{\mathrm{CS}}=$ Low. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=$ Low.
5. To access RAM, $\overline{C S}=$ Low, $\overline{\text { SEM }}=H$. To access semaphore, $\overline{C S}=H$ and $\overline{S E M}=$ Low.
6. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING) ${ }^{(1,3,5,8)}$


## NOTES:

1. R $\widetilde{W}$ is High for Read Cycles
2. Device is continuously enabled. $\overline{\mathrm{CS}}=\mathrm{Low} . \overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=$ Low. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=$ LOW.
5. To access RAM, $\overline{\mathrm{CS}}=$ Low, $\overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=$ Low, $\overline{\mathrm{SEM}}=H$. To access semaphore, $\overline{\mathrm{CS}}=H$ and $\overline{\mathrm{SEM}}=$ Low.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If $\overline{O E}$ is Low during a $R \bar{W}$ controlled write cycle, the write pulse width must be larger of twP or (twz + tDw) to allow the l/O drivers to turn off and data to be placed on the bus for the required tDW. If $\overline{O E}$ is High during a $R / \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse width be as short as the specified twp.
9. This parameter is guaranteed by design but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED TIMING) ${ }^{(1,3,5,8)}$



## NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a Low $\overline{U B}$ or $\overline{L B}$ and a Low $\overline{C S}$ and a Low $R \bar{W}$ for memory array writing cycle.
3. twr is measured from the earlier of CS or R/W (or SEM or R/W) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the $\overline{C S}$ or $\overline{S E M}$ low transition occurs simultaneously with or after the $R / \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If $\overline{\mathrm{OE}}$ is low during a $\mathrm{R} \bar{W}$ controlled write cycle, the write pulse width must be the larger of twP or (wz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $\mathrm{R} \overline{\mathcal{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING (EITHER SIDE) ${ }^{(1)}$


## NOTE:

1. $\overline{\mathrm{CS}}=$ High for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE CONTENTION ${ }^{(1,3,4)}$



NOTES:

1. DOR = DOL = LOW, $L_{-} \overline{C S}=R \_\overline{C S}=$ High. Semaphore Flag is released form both sides (reads as ones from both sides) at cycle start.
2. " $A$ " may be either left or right port. " $B$ " is the opposite port from " $A$ ".
3. This parameter is measured from $R \bar{W}_{A}$ or $\overline{S E M A}_{A}$ going High to $R / \bar{W}_{B}$ or $\overline{S E M} B$ going High.
4. If tSPS is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY ${ }^{(1)}$


NOTE:

1. $\mathrm{L} \_\overline{C S}=\mathrm{R}$ _ $\overline{C S}=$ Low

## TRUTH TABLES

## TABLE I: NON-CONTENTION READ/WRITE CONTROL ${ }^{(1)}$

| Inputs ${ }^{(1)}$ |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{SEM}}$ | $\mathrm{I} / \mathrm{Oo}-\mathrm{I/O7}$ | Mode |
| H | X | X | H | $\mathrm{Hi}-\mathrm{Z}$ | Deselected: Power Down |
| L | L | X | H | DATAIN | Write to Both Bytes |
| L. | H | L | H | DATAOUT | Read Both Bytes |
| X | X | H | X | $\mathrm{Hi}-\mathrm{Z}$ | Outputs Disabled |

TABLE II: SEMAPHORE READ/WRITE CONTROL ${ }^{(1)}$

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ | $\mathrm{R} \bar{W}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{SEM}}$ | I/Oo - I/O7 |  |
| H | H | L | L | DATAOUT | Read Data in Semaphore Flag |
| X | $\boldsymbol{\Gamma}$ | X | L | DATAIN | Write Dino into Semaphore Flag |
| L | X | X | L | - | Not Allowed |

NOTE:

1. $A 0 L-A_{12} \neq A_{0 R}-A_{12 R}$

## SEMAPHORE OPERATION

For more details regarding semaphores \& semaphore operations, please consult the IDT7006 datasheet.

## PACKAGE DIMENSIONS

## 7M1001



BOTTOM VIEW

7M1003


SIDE VIEW


BOTTOM VIEW

2804 drw 14


Integrated Device Technology, Inc.

## 128K/64K x 8

 CMOS DUAL-PORT STATIC RAM MODULE
## PRELIMINARY IDT7MP1021 IDT7MP1023

## FEATURES

- High density $1 \mathrm{M} / 512 \mathrm{~K}$ CMOS dual-port static RAM modules
- Fast access times: 25,30,35,40,50ns
- Fully asynchronous read/write operation from either port
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted plastic components on a 64-lead SIMM (Single In-line Memory Module)
- Multiple Vcc and GND pins for maximum noise immunity
- Single 5V ( $\pm 10 \%$ ) power supply
- Input/outputs directly TTL compatible

PIN CONFIGURATION

|  |  | 1 | VCC |
| :---: | :---: | :---: | :---: |
| R_A $(0)$ | 2 | 3 | L_A(0) |
| R_A(1) | 4 | 5 | L_A(1) |
| R-A(2) | 6 | 7 | L_A(2) |
| R_A(3) | 8 | 9 | L_A $(3)$ |
| R_A(4) | 10 | 11 | L_A(3) |
| GND | 12 | 11 | L_A(4) |
| R_A(5) | 14 | 13 | L_A(5) |
|  | 14 | 15 | L_A(6) |
| R_A(6) | 16 | 17 | $L \_A(7)$ |
| R_A(7) | 18 | 19 | L_A(8) |
| R A $(8)$ | 20 | 21 | L_A(9) |
| R_A(9) | 22 | 23 | L_A 10 ) |
| R_A (10) | 24 | 25 | GND |
| R_A(11) | 26 | 27 | L_OE |
| R $\overline{O E}$ | 28 | 29 | L_R $\bar{W}$ |
| R_RWW | 30 | 31 | L_SEM |
| R_SEM | 32 | 33 | L_CS |
| R_CS | 34 | 35 | L_A(11) |
| GND | 36 | 37 | L_A(12) |
| R_A(12) | 38 | 39 | L_A(13) |
| R $A(13)$ | 40 | 41 | L_A(14) |
| R_A(14) | 42 | 43 | L_A(15) |
| R_A(15) | 44 | 45 | N.C. |
| N.C. | 46 | 47 | L_I/O(0) |
| R_/O(0) | 48 | 49 | L_//O(1) |
| R_/O(1) | 50 | 51 | GND |
| R_I/O(2) | 52 | 53 | L_I/O(2) |
| R_//O(3) | 54 | 55 | L_/O(3) |
| R_/O(4) | 56 | 57 | L_I/O(4) |
| R_I/O(5) | 58 | 59 | L_I/O(5) |
| R_/O(6) | 60 | 61 | L_I/O(6) |
| $\begin{gathered} \text { R_VO(7) } \\ \mathrm{VcC} \end{gathered}$ | 62 64 | 63 | L |
|  |  |  | 28 |

## DESCRIPTION:

The IDT7MP1021/1023 is a $128 \mathrm{~K} 64 \mathrm{~K} \times 8$ high-speed CMOS dual-port static RAM module constructed on a multilayer FR-4 substrate using decode logic and either eight IDT7006 (16K x 8) dual-port RAMs for the 7MP1021 or four IDT7006s for the 7MP1023.

The IDT7MP1021/1023 provide two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via semaphore (SEM) "handshake" signaling. The IDT7MP1021/1023 modules are designed to be used as stand-alone dual-port RAMs where on-chip hardware port arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

The IDT7MP1021/1023 modules are packaged on a 64lead multilayer FR-4 SIMM (Single In-line Memory Module). Maximum access times as fast as $25 n$ s over the commercial temperature range are available.

All inputs and outputs of the IDT7MP1021/1023 are TTL compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

PIN NAMES

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| L_A (0-15) | R_A (0-15) | Address Inputs |
| L I/O (0-7) | R_l/O (0-7) | Data Inputs/Outputs |
| L_R/W | R_R $\bar{W}$ | Read/Write Enables |
| L_CS | R_CS | Chip Select |
| L_OE | R_OE | Output Enable |
| L_SEM | R_SEM | Semaphore Control |
| Vcc |  | Power |
| GND |  | Ground |

## NOTE:

2839 tbl 01

1. For the IDT7MP1023 ( $64 \mathrm{~K} \times 8$ ) version, Pins $45 \& 46$ must be connected to GND for proper operation of the module. These pins become L_A(16) and $R \_A(16)$ respectively for the IDT7MP1021 ( $128 \mathrm{~K} \times 8$ ) version.

## FUNCTIONAL BLOCK DIAGRAM

7MP1021


2839 drw 02

7MP1023


2839 drw 03

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with Respect to <br> GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listedunder ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Test Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN1 | Input Capacitance <br> $(\overline{\mathrm{CS}}$ or $\overline{\text { SEM })}$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 15 | pF |
| CIN2 | Input Capacitance <br> (Data, Address, <br> All Other Controls) | $\mathrm{VIN}=0 \mathrm{~V}$ | 100 | pF |
| CouT | Output Capacitance <br> (Data) | VouT $=0 \mathrm{~V}$ | 100 | pF |

NOTE:
2839 tbl 03

1. This parameter is guaranteed by design but not tested.

## RECOMMENDED OPERATING <br> TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ | 2839 tbl 04

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VcC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{VIL}(\min )=.-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

DC ELECTRICAL CHARACTERISTICS
( $\mathrm{V} C \mathrm{C}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | IDT7MP1021/1023 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. ${ }^{(1)}$ | Max. ${ }^{(2)}$ |  |
| Icc2 | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \text { Vcc = Max., } \overline{\mathrm{CS}} \leq \text { VIL, }_{\text {SEM }} \geq V_{I H} \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{fmax} \end{aligned}$ | - | 940 | 660 | mA |
| IcC1 | Standby Supply Current (One Port Active) | Vcc = Max., L_ $\overline{C S}$ or R_CS $\geq$ VIH Outputs Open, $f=$ fmax | - | 750 | 470 | mA |
| ISB1 | Standby Supply Current (TTL Levels) | $\begin{aligned} & \text { VCC = Max., L_ } \overline{C S} \text { and } R \_\overline{C S} \geq \text { VIH } \\ & \text { Outputs Open, } f=\text { fMAX } \\ & \text { L_ } \overline{S E M} \text { and } R \_\overline{S E M} \geq \text { Vcc }-0.2 \mathrm{~V} \end{aligned}$ | - | 565 | 285 | mA |
| ISB2 | Full Standby Supply Current (CMOS Levels) | L_CS and R_CS $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ <br> Vin > Vcc 0.2 V or $<0.2 \mathrm{~V}$ <br> L_SEM and R_SEM $\geq \mathrm{VCc}-0.2 \mathrm{~V}$ | - | 125 | 65 | mA |

## NOTES:

1. For IDT7MP1021 (128K $\times 8$ ) version only.
2. For IDT7MP1023 ( $64 \mathrm{~K} \times 8$ ) version only.

## DC ELECTRICAL CHARACTERISTICS

(Vcc=5.0V $\pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | IDT7MP1021 |  | IDT7MP1023 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \| 1 L| | Input Leakage <br> (Address, Data \& Other Controls) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{V} I \mathrm{~N}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 80 | - | 40 | $\mu \mathrm{A}$ |
| \| 151 | Input Leakage ( $\overline{\mathrm{CS}}$ and $\overline{\mathrm{SEM}}$ ) | $\begin{aligned} & \text { VCC = Max. } \\ & \text { VIN = GND to VCC } \end{aligned}$ | - | 10 | - | 10 | $\mu \mathrm{A}$ |
| \|ILO| | Output Leakage (Data) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{CS} \geq \mathrm{VIH}^{2}, \mathrm{VOUT}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 80 | - | 40 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} . \quad \mathrm{IOL}=4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| Voh | Output High Voltage | $\mathrm{VcC}=$ Min. $\quad \mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 |  | 2.4 | - | V |

2839 tbl 07

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |

2839 tb 08


2839 drw 04

Flgure 1. Output Load


Figure 2. Output Load (for tcLz, tchz, tolz. tohz, twhz, tow)

[^13]
## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP1023SxxM, 7MP1021SxxM |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -25 ${ }^{(5)}$ |  | $-30^{(5)}$ |  | -35 ${ }^{(5)}$ |  | -40 |  | -50 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

## Read Cycle

| tre | Read Cycle Time | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tAA | Address Access Time | - | 25 | - | 30 | - | 35 | - | 40 | - | 50 | ns |
| tacs ${ }^{(2)}$ | Chip Select Access Time | - | 25 | - | 30 | - | 35 | - | 40 | - | 50 | ns |
| toe | Output Enable Access Time | - | 13 | - | 15 | - | 20 | - | 25 | - | 30 | ns |
| tor | Output Hold From Address Change | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tctz ${ }^{(1)}$ | Chip Select to Output in Low Z | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 18 | - | 20 | - | 20 | - | 20 | - | 25 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{OOHZ}^{(1)}$ | Output Disable to Output in High Z | - | 18 | - | 20 | - | 20 | - | 20 | - | 25 | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Disable to Power Down Time | - | 50 | - | 50 | - | 50 | - | 50 | - | 50 | ns |
| tSop | $\overline{\text { SEM }}$ Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}})$ | 12 | - | 12 | - | 15 | - | 15 | - | 15 | - | ns |

Write Cycle

| twe | Write Cycle Time | 25 | - | 30 | - | 35 | - | 40 | - | 50 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tow ${ }^{(2)}$ | Chip Select to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| taw | Address Valid to End of Write | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| tas $^{(3)}$ | Address Set-up to Write Pulse Time | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tas2 | Address Set-up to $\overline{\mathrm{CS}}$ Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 25 | - | 30 | - | 35 | - | 40 | - | ns |
| twR ${ }^{(4)}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End of Write | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tDH ${ }^{(4)}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 18 | - | 20 | - | 20 | - | 20 | - | 25 | ns |
| $\mathrm{twHz}^{(1)}$ | Write Enable to Output in High Z | - | 18 | - | 20 | - | 20 | - | 20 | - | 25 | ns |
| tow ${ }^{(1,4)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tsWRD | $\overline{\text { SEM }}$ Flag Write to Read Time | 10 | - | 13 | - | 15 | - | 15 | - | 15 | - | ns |
| tsps | $\overline{\text { SEM }}$ Flag Contention Window | 10 | - | 13 | - | 15 | - | 15 | - | 15 | - | ns |

Port-to-Port Delay Timing

| twDD $^{(6)}$ | Write Pulse to Data Delay | - | 50 | - | 55 | - | 60 | - | 65 | - | 70 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| toDD $^{(6)}$ | Write Data Valid to Read Data Valid | - | 35 | - | 40 | - | 45 | - | 50 | - | 55 |

## NOTES:

1. This parameter is quaranteed by design but not tested.
2. To access RAM $\overline{C S} \leq V_{I L}$ and $\overline{S E M} \geq V_{I H}$. To access semaphore, $\overline{C S} \geq V_{I H}$ and $\overline{S E M} \leq V_{I L}$.
3. $\mathrm{tAS} 1=0$ if $\mathrm{R} / \overline{\mathrm{W}}$ is asserted low simultaneously with or after the $\overline{\mathrm{CS}}$ low transition.
4. For $\overline{\mathrm{CS}}$ controlled write cycles, $\mathrm{twR}=5 \mathrm{~ns}$, tDH $=5 \mathrm{~ns}$, tow $=5 \mathrm{~ns}$.
5. Preliminary specifications only.
6. Port-to-Port delay through the RAM cells from the writing port to the reading port.

TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE) ${ }^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE) ${ }^{(1,3,5)}$


## NOTES:

1. $R \bar{W}$ is High for Read Cycles
2. Device is continuously enabled. $\overline{C S}=$ Low. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=$ LOW.
5. To access RAM, $\overline{\mathrm{CS}}=$ Low, $\overline{\mathrm{SEM}}=\mathrm{H}$. To access semaphore, $\overline{\mathrm{CS}}=\mathrm{H}$ and $\overline{\mathrm{SEM}}=$ Low .

6 . This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\mathrm{R} / \overline{\mathrm{W}}$ CONTROLLED TIMING) $)^{(1,3,5,8)}$


NOTES:
2839 drw 08

1. $R / \bar{W}$ is High for Read Cycles
2. Device is continuously enabled. $\overline{\mathrm{CS}}=$ Low. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{Low}$.
5. To access RAM, $\overline{C S}=$ Low, $\overline{S E M}=H$. To access semaphore, $\overline{\mathrm{CS}}=H$ and $\overline{S E M}=$ Low.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If $\overline{O E}$ is Low during a $R \bar{W}$ controlled write cycle, the write pulse width must be larger of twP or (twz + tDW) to allow the l/O drivers to turn off and data to be placed on the bus for the required TDW . If $\overline{\mathrm{OE}}$ is High during a $\mathrm{R} / \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse width be as short as the specified twp.
9. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED TIMING) ${ }^{(1,3,5,8)}$


## NOTES:

2839 drw 09

1. $\mathrm{R} \overline{\mathrm{W}}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a Low $\overline{C S}$ and a Low $\mathrm{R} \bar{W}$ for memory array writing cycle.
3. twa is measured from the earlier of $\overline{C S}$ or $\mathrm{R} \overline{\mathrm{W}}$ (or SEM or $\mathrm{R} / \overline{\mathrm{W}}$ ) going high to the end of write cycle.
4. During this period, the $/ / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ or $\overline{\mathrm{SEM}}$ low transition occurs simultaneously with or after the $\mathrm{R} \bar{W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If $\overline{O E}$ is low during a $R \bar{W}$ controlled write cycle, the write pulse width must be the larger of twp or ( $\mathrm{t} Z+$ tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $\mathrm{R} \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING (EITHER SIDE) ${ }^{(1)}$


NOTE:

1. $\overline{\mathrm{CS}}=$ High for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE CONTENTION ${ }^{(1,3,4)}$



NOTES:

1. $D_{0 R}=$ Dol $=$ Low, $L_{-} \overline{C S}=$ R_CS $=$ High: Semaphore Flag is released form both sides (reads as ones from both sides) at cycle start.
2. " $A$ " may be either left or right port. " $B$ " is the opposite port from " $A$ ".
3. This parameter is measured from R $\bar{W}_{A}$ or SEMA going High to $\mathrm{R} \bar{W}_{B}$ or $\overline{S E M B}_{B}$ going High.
4. Iftsps is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY ${ }^{(1)}$


## TRUTH TABLES

TABLE I: NON-CONTENTION READ/WRITE CONTROL ${ }^{(1)}$

| Inputs ${ }^{(1)}$ |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ | $\mathrm{R} \overline{\mathrm{W}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{SEM}}$ | $\mathrm{I} / \mathrm{OO}_{\mathrm{o}}^{\mathrm{I} / \mathrm{O}_{7}}$ | Mode |
| H | X | X | H | $\mathrm{Hi}-\mathrm{Z}$ | Deselected: Power Down |
| L | L | X | H | DATAIN | Write to Memory |
| L | H | L | H | DATAOUT | Read from Memory |
| X | X | H | X | $\mathrm{Hi}-\mathrm{Z}$ | Outputs Disabled |

NOTE:

1. $A O L-A_{12} \neq A O R-A_{12} R$

TABLE II: SEMAPHORE READ/WRITE CONTROL ${ }^{(1)}$

| Inputs |  |  |  | Outputs | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C S}$ | R/W | $\overline{O E}$ | SEM | 1/00-1/O7 |  |
| H | H | L | L | DATAOUT | Read Data in Semaphore Flag |
| X | 5 | X | L | DATAIN | Write Dino into Semaphore Flag |
| L | X | X | L | 一 | Not Allowed |

NOTE:
2839 tbl 11

1. $A O L-A 12 \neq A 0 R-A 12 R$

## SEMAPHORE OPERATION

For more details regarding semaphores \& semaphore operations, please consult the IDT7006 datasheet.

## PACKAGE DIMENSIONS - PLEASE CONSULT FACTORY

$32 \mathrm{~K} \times 18$
IDT7MP2009
16K x 18
IDT7MP2010
CEMOS ${ }^{\text {TM }}$ PARALLEL IN-OUT FIFO MODULE

## FEATURES:

- First-In/First-Out memory module
- $32 \mathrm{~K} \times 18$ organization (IDT7MP2009)
- $16 \mathrm{~K} \times 18$ organization (IDT7MP2010)
- High speed: $15 n s$ (max.) access time
- Separate upper and lower 9-bit XI and XO
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- MASTER/SLAVE multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and Full warning-flags
- High-performance CEMOS ${ }^{\text {тм }}$ technology
- Single 5V ( $\pm 10 \%$ ) power supply


## DESCRIPTION:

IDT7MP2009/7MP2010 are FIFO memory modules constructed on multi-layered epoxy laminate (FR-4) substrate by mounting eight IDT7205 (8K x 9) or IDT7204 (4K x 9) FIFOs
in plastic leaded chip carriers. Extremely high speeds are achieved in this fashion due to the use of IDT7205s and IDT7204s fabricated in IDT's high performance CEMOS technology. These devices utilize a algorithm that loads and empties data on a first-In/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE (W) and READ (R) pins. The devices have a read/write cycle time of 25 ns (min.) for commercial temperature ranges.

The devices utilize a 18-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION

| GND | 1 |  |  |
| :---: | :---: | :---: | :---: |
| $\overline{\text { XIL }}$ | 3 | 2 | Vcc |
| $\mathrm{D}(0)$ | 5 | 4 | $\overline{\mathrm{XOL}}$ |
| D(1) | 7 | 6 | Q(0) |
| D(1) | 9 | 8 | Q(1) |
| D(2) | 11 | 10 | Q(2) |
| D(4) | 13 | 12 | Q(3) |
| D(4) | 15 | 14 | Q(4) |
| $D(5)$ $D(6)$ | 15 17 | 16 | Q(5) |
| D(7) | 19 | 18 | Q(6) |
| D(8) | 21 | 20 | $Q(7)$ |
| F (8) | 23 | 22 | Q(8) |
| ' $\bar{W}$ | 25 | 24 | $\overline{\mathrm{RS}}$ |
| Vcc | 27 | 26 | GND |
| $\overline{F F}$ | 29 | 28 | $\vec{R}$ |
| $\overline{\text { XIH }}$ | 31 | 30 | $\overline{E F}$ |
| (9) | 33 | 32 | $\overline{\mathrm{XOH}}$ |
| D(10) | 35 | 34 | $Q(9)$ |
| D(11) | 37 | 36 | $Q(10)$ |
| $D(11)$ $D(12)$ | 37 39 | 38 | $Q(11)$ |
| D(13) | 41 | 40 | $Q(12)$ |
| D(14) | 43 | 42 | Q(13) |
| $D(15)$ | 45 | 44 | Q(14) |
| D(16) | 47 | 46 | $Q(15)$ |
| D(17) | 49 | 48 | $Q(16)$ |
| Vcc | 51 | 50 | Q(17) |
|  | 51 | 52 | GND |
|  |  |  | 2799 drw 02 |

## PIN NAMES

| $\bar{W}$ | Write |
| :--- | :--- |
| $\overline{\mathrm{R}}$ | Read |
| $\overline{\mathrm{RS}}$ | Reset |
| $\overline{\mathrm{FL}}$ | First Load |
| $\overline{\mathrm{D} 0-17}$ | DATAIN |
| $\mathrm{Q} 0-17$ | DATAOUT |
| $\overline{\mathrm{X}} \mathrm{H}, \overline{\mathrm{X} I L}$ | Expansion In (High Bit, Low Bit) |
| $\overline{\mathrm{X} O H}, \overline{\mathrm{X} O L}$ | Expansion Out (High Bit, Low Bit) |
| $\overline{\mathrm{FF}}$ | Full Flag |
| $\overline{\mathrm{EF}}$ | Empty Flag |
| VCC | Power |
| GND | Ground |

2799 tbl 04

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | Vin $=0 \mathrm{~V}$ | 80 | pF |
| CoUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 120 | pF |

NOTE:
2799 tbl 02

1. This parameter is guaranteed by design but not tested.

RECOMMENDED DC
OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{VIH}^{(1)}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{VIL}^{(1)}$ | Input Low Voltage <br> Commercial | - | - | 0.8 | V |

NOTE:
2799 tbl 03

1. 1.5 V undershoots are allowed for 10 ns once per cycle.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:
2799 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS
$\left(\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | IDT7MP2010 |  | IDT7MP2009 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| \|lıi| ${ }^{(1)}$ | Input Leakage Current (Any Input) | - | 20 | - | 20 | $\mu \mathrm{A}$ |
| \| $\left.1 \mathrm{OL}\right\|^{(2)}$ | Output Leakage Current | - | 80 | - | 80 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voitage lout $=-2 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |
| Vol | Output Logic "0" Voltage lout $=8 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| Icci ${ }^{(3)}$ | Operating Current | - | 1280 | - | 1200 | mA |
| $\mathrm{IcC2}^{(3)}$ | Average Standby Current ( $\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{F}} / \overline{\mathrm{RT}}=\mathrm{V} / \mathrm{H})$ | - | 125 | - | 115 | mA |
| $1 \operatorname{lcca~}^{(3)}$ | Power Down Current (All Input = Vcc-0.2V) | - | 65 | - | 65 | mA |

## NOTES:

1. Measurements with $0.4 \leq$ VIN $\leq$ VOUT.
2. $\mathrm{R} \geq \mathrm{VIH}, 0.4 \leq$ Vout $\leq \mathrm{Vcc}$.
3. Icc measurements are made with outputs open.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure $1 \& 2$ |



2799 drw 03

* Includes scope and jig capacitances.

Figure 1. Output Load

* Includes scope and jlg capacitances.


FIgure 2. Output Load (for tRLZ, tWLZ, and tRHZ)

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP2009SxxZ, 7MP2010Sxxz |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-15^{(3)}$ |  | $-20^{(3)}$ |  | -25 |  | -30 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tRC | Read Cycle Time | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| tA | Access Time | - | 15 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tRA | Read Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| traw ${ }^{(1)}$ | Read Pulse Width | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tRLZ ${ }^{(2)}$ | Read Pulse Low to Data Bus at Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| twLZ ${ }^{(2)}$ | Write Pulse High to Data Bus at Low Z | 5 | - | 5 | - | 5 | - | 10 | - | 10 | - | ns |
| tDV | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| trh $Z^{(2)}$ | Read Pulse High to Data Bus at High Z | - | 15 | - | 13 | - | 20 | - | 20 | - | 20 | ns |
| twc | Write Cycle Time | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| twPW ${ }^{(1)}$ | Write Pulse Width | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| twr | Write Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tos | Data Set-up Time | 11 | - | 15 | - | 18 | - | 18 | - | 20 | - | ns |
| toh | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| trsc | Reset Cycle Time | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| tRs ${ }^{(1)}$ | Reset Pulse Width | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| trsa | Reset Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tEFL | Reset to Empty Flag Low | - | 25 | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| treF | Read Low to Empty Flag Low | - | 17 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| thff | Read High to Full Flag High | - | 20 | - | 23 | - | 25 | - | 30 | - | 35 | ns |
| tWEF | Write High to Empty Flag High | - | 20 | - | 23 | - | 25 | - | 30 | - | 35 | ns |
| tWFF | Write Low to Full Flag Low | - | 17 | - | 20 | - | 25 | - | 30 | - | 35 | ns |

## NOTES:

1. Pulse widths less than minimum value are not allowed.
2. This parameter is guaranteed by design but not tested.
3. Preliminary specifications only.

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP2009SxxZ, 7MP2010SxxZ |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -40 |  | -50 |  | -60 |  | -70 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tRC | Read Cycle Time | 50 | - | 65 | - | 75 | - | 85 | - | ns |
| ta | Access Time | - | 40 | - | 50 | - | 60 | - | 70 | ns |
| tRR | Read Recovery Time | 10 | - | 15 | - | 15 | - | 15 | - | ns |
| tRPW ${ }^{(1)}$ | Read Pulse Width | 40 | - | 50 | - | 60 | - | 70 | - | ns |
| talz ${ }^{(2)}$ | Read Pulse Low to Data Bus at Low Z | 5 | - | 10 | - | 10 | - | 10 | - | ns |
| twLz ${ }^{(2)}$ | Write Pulse High to Data Bus at Low Z | 10 | - | 15 | - | 15 | - | 15 | - | ns |
| tov | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tRHZ ${ }^{(2)}$ | Read Pulse High to Data Bus at High Z | - | 25 | - | 30 | - | 30 | - | 30 | ns |
| twc | Write Cycle Time | 50 | - | 65 | - | 75 | - | 85 | - | ns |
| twpw ${ }^{(1)}$ | Write Pulse Width | 40 | - | 50 | - | 60 | - | 70 | - | ns |
| twn | Write Recovery Time | 10 | - | 15 | - | 15 | - | 15 | - | ns |
| tDS | Data Set-up Time | 20 | - | 30 | - | 30 | - | 30 | - | ns |
| tD | Data Hold Time | 0 | - | 5 | - | 5 | - | 10 | - | ns |
| tRSC | Reset Cycle Time | 50 | - | 65 | - | 75 | - | 85 | - | ns |
| trs ${ }^{(1)}$ | Reset Pulse Width | 40 | - | 50 | - | 60 | - | 70 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 15 | - | 15 | - | 15 | - | ns |
| tEFL | Reset to Empty Flag Low | - | 50 | - | 65 | - | 75 | - | 85 | ns |
| tref | Read Low to Empty Flag Low | - | 40 | - | 50 | - | 60 | - | 70 | ns |
| tRFF | Read High to Full Flag High | - | 40 | - | 50 | - | 60 | - | 70 | ns |
| twef | Write High to Empty Flag High | - | 40 | - | 50 | - | 60 | - | 70 | ns |
| twfF | Write Low to Full Flag Low | 一 | 40 | - | 50 | - | 60 | - | 70 | ns |

NOTES:

1. Pulse widths less than minimum value are not allowed.
2. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF RESET CYCLE ${ }^{(1,2)}$


NOTES:

1. tRSC $=$ tRS + tRSR
2. $\bar{W}$ and $\overline{\mathrm{R}}=\mathrm{V}_{\mathrm{IH}}$ during RESET.

## TIMING WAVEFORM OF ASYNCHRONOUS WRITE AND READ OPERATION



TIMING WAVEFORM FOR THE FULL FLAG FROM LAST WRITE TO FIRST READ


TIMING WAVEFORM FOR THE EMPTY FLAG FROM LAST READ TO FIRST WRITE ${ }^{(1)}$


NOTE:

1. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF THE EMPTY FLAG CYCLE ${ }^{(1)}$


NOTE:

1. $(\operatorname{tRPE}=\mathrm{tRPW})$

TIMING WAVEFORM OF THE FULL FLAG CYCLE


NOTE:

1. $($ tWPF $=t w P W)$

## TIMING WAVEFORM OF READ DATA FLOW-THROUGH MODE



TIMING WAVEFORM OF WRITE DATA FLOW-THROUGH MODE


DEPTH/WIDTH EXPANSION \& DATA FLOWTHROUGH MODES:

For more details on expanding FIFO modules in depth and/ or width, please refer to the IDT7204 or IDT7205 data sheets.

For more details on data flow-through modes (read data fallthrough and write data fall-through), please refer to the IDT7204 or IDT7205 data sheets.

## PACKAGE DIMENSIONS



## FEATURES:

- First-In/First-Out memory module
- 64K x 9 (IDT7M208) or 32K x 9 (IDT7M207)
- High speed: 20ns (max.) access time
- Asynchronous and simultaneous read and write
- Fully expandable: depth and/or width
- MASTER/SLAVE multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and Full warning-flags
- High-performance CEMOS ${ }^{\text {TM }}$ technology
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply


## DESCRIPTION:

IDT7M207 and IDT7M208 are FIFO memory modules constructed on a multi-layered ceramic substrate using four IDT7205 (8K x 9) or IDT7206 (16K x 9) FIFOs in leadless chip carriers. Extremely high speeds are achieved in this fashion due to the use of IDT7205/6s fabricated in IDT's high performance CEMOS technology. These devices utilize an algo-
rithm that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags as warnings for data overflow and underflow conditions and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE $(\bar{W})$ and READ $(\bar{R})$ pins. The devices have a read/write cycle time of 20 ns (min.) for commercial and 30 ns (min.) for military temperature ranges.

The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

IDT's Military FIFO modules have semiconductor components manufactued in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.



## PIN NAMES

| $\bar{W}=$ | $\overline{\mathrm{FL}}=$ | $\overline{\mathrm{XI}}=$ | $\overline{\mathrm{EF}}=$ |
| :--- | :--- | :--- | :--- |
| WRITE | FIRST LOAD | EXPANSION IN | $\overline{\text { EMPTY FLAG }}$ |
| $\overline{\mathrm{R}}=$ | $\mathrm{D}=$ | $\overline{\mathrm{XO}}=$ | $V_{\mathrm{cC}}=$ |
| READ | DATAIN | EXPANSION OUT | 5 V |
| $\overline{\mathrm{RS}}=$ | $\mathrm{Q}=$ | $\overline{\mathrm{FF}}=$ | GND $=$ |
| RESET | DATAOUT | FULL FLAG | GROUND |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTEMAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Condition | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 50 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 50 | pF |

NOTE:
2718 tbl 03

1. This parameter is guaranteed by design but not tested.

RECOMMENDED DC
OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vccm | Military Supply <br> Voltage | 4.5 | 5.0 | 5.5 | V |
| Vcc | Commercial <br> Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{VIH}^{(1)}$ | Input High Voltage <br> Commercial | 2.0 | - | - | V |
| $\mathrm{V}_{\mathrm{IH}^{(1)}}$ | Input High Voltage <br> Military | 2.2 | - | - | V |
| $\mathrm{VIL}^{(2)}$ | Input Low Voltage <br> Commercial and <br> Military | - | - | 0.8 | V |

NOTES:
2718 tbl 04

1. $V$ IH $=2.6 \mathrm{~V}$ for $\overline{X I}$ input (commercial)
$\mathrm{VIH}=2.8 \mathrm{~V}$ for $\overline{\mathrm{XI}}$ input (military)
2. 1.5 V undershoots are allowed for 10 ns once per cycle.

DC ELECTRICAL CHARACTERISTICS
( $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Commercial |  | Military |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{ILI}^{(1)}$ | Input Leakage Current (Any Input) | -5 | 5 | -40 | 40 | $\mu \mathrm{A}$ |
| $1 \mathrm{la}^{(2)}$ | Output Leakage Current | -40 | 40 | -40 | 40 | $\mu \mathrm{A}$ |
| VOH | Output Logic "1" Voltage lout = -2mA | 2.4 | - | 2.4 | - | V |
| Vol | Output Logic "0" Voltage lout $=8 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | $\checkmark$ |
| Icci ${ }^{(3)}$ | Average Vcc Power Supply Current | - | 560 | - | 720 | mA |
| $\mathrm{Icca}^{(3)}$ | Average Standby Current ( $\overline{\mathrm{R}}=\overline{\mathrm{W}}=\overline{\mathrm{RS}}=\overline{\mathrm{F}} / \overline{\mathrm{RT}}=\mathrm{V}_{\text {IH }}$ ) | - | 60 | - | 80 | mA |
| $\mathrm{IcC3}^{(3)}$ | Power Down Current (All Input = Vcc-0.2V) | - | 32 | - | 48 | mA |

NOTES:

## AC TEST CONDITIONS

Input Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load

GND to 3.0 V
5ns
1.5 V
1.5 V

See Figure 1 \& 2


Figure 1. Output Load

* Includes scope and Jig capacitances.


2718 drw 04

Flgure 2. Output Load (for tRLZ, tWLZ, and tRHZ)

* Includes scope and jig capacitances.


## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | $\begin{gathered} -20^{(3)} \\ \text { (Com'I Only) } \end{gathered}$ |  | $\begin{gathered} -25^{(3)} \\ \text { (Com'I Only) } \end{gathered}$ |  | $-30^{(3)}$ |  | -35 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| fs | Shift Frequency | - | 33.3 | - | 28.6 | - | 25 | - | 22.5 | MHz |
| the | Read Cycle Time | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| tA | Access Time | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tRR | Read Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tapw ${ }^{(1)}$ | Read Pulse Width | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| triz ${ }^{(2)}$ | Read Pulse Low to Data Bus at Low Z | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| twLz ${ }^{(2)}$ | Write Pulse High to Data Bus at Low Z | 5 | - | 5 | - | 5 | - | 10 | - | ns |
| tov | Data Valid from Read Pulse High | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tnhz ${ }^{(2)}$ | Read Pulse High to Data Bus at High Z | - | 16 | - | 20 | - | 20 | - | 20 | ns |
| twc | Write Cycle Time | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| twPW ${ }^{(1)}$ | Write Pulse Width | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| twn | Write Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tos | Data Set-up Time | 15 | - | 18 | - | 18 | - | 20 | - | ns |
| toh | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tasc | Reset Cycle Time | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| ths $^{(1)}$ | Reset Pulse Width | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tRSR | Reset Recovery Time | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tEFL | Reset to Emtpy Flag Low | - | 30 | - | 35 | - | 40 | - | 45 | ns |
| tref | Read Low to Emtpy Flag Low | - | 23 | - | 25 | - | 30 | - | 35 | ns |
| tRFF | Read High to Full Flag High | - | 23 | - | 25 | - | 30 | - | 35 | ns |
| tWEF | Write High to Empty Flag High | - | 23 | - | 25 | - | 30 | - | 35 | ns |
| tWFF | Write Low to Full Flag Low | - | 23 | - | 25 | - | 30 | - | 35 | ns |

## NOTES:

1. Pulse widths less than minimum value are not allowed.
2. Values guaranteed by design, not currently tested.
3. Preliminary specifications only.

## AC ELECTRICAL CHARACTERISTICS

（VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ）

| Symbol | Parameter | －40 |  | －50 |  | －60 |  | －70 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． |  |
| fs | Shift Frequency | － | 20 | － | 15.4 | － | 13.3 | － | 11.6 | MHz |
| tRC | Read Cycle Time | 50 | － | 65 | － | 75 | － | 85 | － | ns |
| tA | Access Time | － | 40 | － | 50 | － | 60 | － | 70 | ns |
| tRR | Read Recovery Time | 10 | － | 15 | － | 15 | － | 15 | － | ns |
| tRPW ${ }^{(1)}$ | Read Pulse Width | 40 | － | 50 | － | 60 | － | 70 | － | ns |
| tRLZ ${ }^{(2)}$ | Read Pulse Low to Data Bus at Low Z | 5 | － | 10 | － | 10 | － | 10 | － | ns |
| twLZ ${ }^{(2)}$ | Write Pulse High to Data Bus at Low Z | 10 | － | 15 | － | 15 | － | 15 | － | ns |
| tov | Data Valid from Read Pulse High | 5 | － | 5 | － | 5 | － | 5 | － | ns |
| trhz ${ }^{(2)}$ | Read Pulse High to Data Bus at High Z | － | 25 | － | 30 | － | 30 | － | 30 | ns |
| twc | Write Cycle Time | 50 | 二 | 65 | － | 75 | － | 85 | 一 | ns |
| twPW $^{(1)}$ | Write Pulse Width | 40 | － | 50 | － | 60 | － | 70 | － | ns |
| twn | Write Recovery Time | 10 | － | 15 | － | 15 | － | 15 | － | ns |
| tos | Data Set－up Time | 20 | － | 30 | － | 30 | － | 30 | 一 | ns |
| toh | Data Hold Time | 0 | 一 | 5 | － | 5 | 一 | 10 | － | ns |
| tRSC | Reset Cycle Time | 50 | － | 65 | － | 75 | － | 85 | － | ns |
| tRS ${ }^{(1)}$ | Reset Pulse Width | 40 | － | 50 | － | 60 | 一 | 70 | － | ns |
| tRSR | Reset Recovery Time | 10 | － | 15 | － | 15 | － | 15 | － | ns |
| tEFL | Reset to Emtpy Flag Low | － | 55 | － | 65 | － | 75 | － | 85 | ns |
| theF | Read Low to Emtpy Flag Low | － | 40 | － | 50 | － | 60 | － | 70 | ns |
| thFF | Read High to Full Flag High | － | 40 | － | 50 | － | 60 | － | 70 | ns |
| tweF | Write High to Empty Flag High | － | 40 | － | 50 | 一 | 60 | － | 70 | ns |
| tWFF | Write Low to Full Flag Low | － | 40 | － | 50 | － | 60 | － | 70 | ns |

## NOTES：

1．Pulse widths less than minimum value are not allowed
2．Values guaranteed by design，not currently tested．

## TIMING WAVEFORM OF RESET CYCLE ${ }^{(1,2)}$



NOTES：
1． $\operatorname{tRSC}=\operatorname{tRS}+\mathrm{tRSR}$
2．$\overline{\mathrm{W}}$ and $\overline{\mathrm{R}}=\mathrm{V} \mathbb{H}$ during RESET．

TIMING WAVEFORM OF ASYNCHRONOUS WRITE AND READ OPERATION


TIMING WAVEFORM FOR THE FULL FLAG FROM LAST WRITE TO FIRST READ


TIMING WAVEFORM FOR THE EMPTY FLAG FROM LAST READ TO FIRST WRITE


NOTE:

1. This parameter is guaranteed by design but not tested.

## TIMING WAVEFORM FOR THE EMPTY FLAG CYCLE



NOTE:

1. trPE must be $\geq$ trPW (min). Refer to Technical Note TN-08 for details on this boundary condition.

TIMING WAVEFORM FOR THE FULL FLAG CYCLE


NOTE:

1. twPF must be $\geq$ twPW (min). Refer to Technical Note TN-08 for details on this boundary condition.

## TIMING WAVEFORM OF READ DATA FLOW-THROUGH MODE



2718 dmw 11

TIMING WAVEFORM OF WRITE DATA FLOW-THROUGH MODE


## DEPTH/WIDTH EXPANSION \& DATA FLOW-THROUGH MODES:

For more details on expanding FIFO modules in depth and/ or width, please refer to the IDT7205 or IDT7206 data sheets.

For more details on data flow-through modes (read data fall through and write data fall-through), please refer to the IDT7205 or IDT7206 data sheets.

## PACKAGE DIMENSIONS



2718 drw 13

1M x 32
PRELIMINARY
CMOS STATIC RAM MODULE
IDT7MP4104

## DESCRIPTION:

The IDT7MP4104 is a $1 \mathrm{M} \times 32$ static RAM module constructed on an epoxy laminate (FR-4) substrate using 81 Mx 4 static RAMs in plastic packages. Availability of four write enable lines (one for each group of two RAMs) provides byte access. The IDT7MP4104 is available with access time as fast as 20 ns with minimal power consumption.

The IDT7MP4104 is packaged in a 80 pin FR-4 ZIP (Zigzag In-line vertical Package)or a 80 pin SIMM (Single In-line Memory Module). The ZIP configuration allows 80 pins to be placed on a package 4.45 inches long and 0.35 inches wide. At only 0.60 inches high, this low profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4104 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Three identification pins (PD0, PD1 and PD2) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD0, PD1 and PD1 to determine a 1M depth.
FUNCTIONAL BLOCK DIAGRAM


PIN NAMES

| $\mathrm{I} / \mathrm{O}_{0}-31$ | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{A}_{0}-19$ | Addresses |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{W E}_{0}-\overline{W E}_{3}$ | Write Enables |
| $\overline{\mathrm{OE}}_{0}$ | Output Enable for Lower Word |
| $\overline{\mathrm{OE}}_{1}$ | Output Enable for Upper Word |
| $\mathrm{PD}_{0}-\mathrm{PD}_{2}$ | Depth Identification |
| $\mathrm{VCC}^{\text {GND }}$ | Power |
| NC | Ground |

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{CIN}(\mathrm{D})$ | Input Capacitance (Data) | $\mathrm{V}_{(1 \mathrm{~N})}=0 \mathrm{~V}$ | 15 | pF |
| Cin1 | Input Capacitance (Address, $\overline{\mathrm{CS}}$ ) | $\mathrm{V}(\mathrm{IN})=0 \mathrm{~V}$ | 60 | pF |
| CIN2 | Input Capacitance ( $\overline{\mathrm{WE}}$ ) | $\mathrm{V}(\mathrm{N})=0 \mathrm{~V}$ | 15 | pF |
| Cin3 | Input Capacitance ( $\overline{\mathrm{OE}})$ | $\mathrm{V}(\mathrm{IN})=0 \mathrm{~V}$ | 30 | pF |
| Cout | Output Capacitance | V (OUT) $=0 \mathrm{~V}$ | 15 | pF |

NOTE:
2769 tbl 02

1. This parameter is guaranteed by design but not tested.

## RECOMMENDED DC OPERATING <br> CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2769 tbl 03

1. $V_{\text {IL }}(\min )=-1.5 \mathrm{~V}$ for pulse width less than 10 ns .

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | DATAOUT | Active |
| Write | L | X | L | DATAIN | Active |
| Read | L | H | H | High-Z | Active |

2769 tbl 05

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:
2769 tbl 06

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING <br> TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| 2769 tbl 04 |  |  |  |

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \||니| | Input Leakage <br> (Address and Control) | Vcc = Max.; VIN = GND to Vcc | - | 80 | $\mu \mathrm{A}$ |
| \||니| | Input Leakage (Data) | $\mathrm{Vcc}=$ Max.; VIN = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \|lLO| | Output Leakage | $\mathrm{VCC}=\mathrm{Max}$; $\overline{\mathrm{CS}}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND}$ to VcC | - | 10 | $\mu \mathrm{A}$ |
| VoL | Output Low | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=8 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High | $\mathrm{VCC}=\mathrm{Min}$., $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |


| Symbol | Parameter | Test Conditions | 7MP4104 <br> Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| ICC | Dynamic Operating <br> Current | $f=f M A X ; \overline{\mathrm{CS}}=\mathrm{VIL}$ <br> $\mathrm{VCC}=\mathrm{Max} . ;$ Output Open | 1200 | mA |
| ISB | Standby Supply <br> Current | $\overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{VCC}=$ Max. <br> Outputs Open, $f=f M A X$ | 480 | mA |
| ISB1 | Full Standby <br> Supply Current | $\overline{\mathrm{CS}} \geq \mathrm{VCC}-0.2 \mathrm{~V} ; f=0$ <br> $\mathrm{VIN}>\mathrm{VCC}-0.2 \mathrm{~V}$ or $<0.2 \mathrm{~V}$ | 80 | mA |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1-4$ |
| 2769 tbl 09 |  |



2769 drw 03
2769 drw 04
Figure 1. Output Load


Figure 3. Alternate Output Load
2769 dmw 05


Figure 4. Alternate Lumped Capacitive Load, Typical Derating

## AC ELECTRICAL CHARACTERISTICS

(Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP4104SxxZ, 7MP4104SxxM |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max |  |


| Read Cycle |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRC | Read Cycle Time | 20 | - | 25 | - | 35 | - | ns |
| tAA | Address Access Time | - | 20 | - | 25 | - | 35 | ns |
| tacs | Chip Select Access Time | - | 20 | - | 25 | - | 35 | ns |
| tCLz ${ }^{(1)}$ | Chip Select to Output in Low Z | 3 | - | 3 | - | 3 | - | ns |
| toe | Output Enable to Output Valid | - | 12 | - | 15 | - | 18 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 10 | - | 12 | - | 18 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 10 | - | 12 | - | 18 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tpu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 20 | - | 25 | - | 35 | ns |

## Write Cycle

| twc | Write Cycle Time | 20 | - | 25 | - | 35 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcw | Chip Select to End of Write | 15 | - | 20 | - | 30 | - | ns |
| taw | Address Valid to End of Write | 15 | - | 20 | - | 30 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twP | Write Pulse Width | 15 | - | 20 | - | 30 | - | ns |
| twR | Write Recovery Time | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{twHz}^{(1)}$ | Write Enable to Output in High Z | - | 10 | - | 15 | - | 20 | ns |
| tow | Data to Write Time Overlap | 12 | - | 15 | - | 20 | - | ns |
| tDH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


2769 drw 07
TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected. $\overline{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{VIL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (商E CONTROLLED) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{C S}$ and a low $\overline{W E}$
3. twr is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of write cycle.
4. During this period, $\mathrm{I} / \mathrm{O}$ pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the $\overline{W E}$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{\mathrm{OE}}$ is low during a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of twp or ( $\mathrm{wHz}+\mathrm{tow}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## 256K x 32 <br> BiCMOS/CMOS STATIC RAM MODULE

## PRELIMINARY

IDT7M4077

## FEATURES:

- High density 8 megabit static RAM module
- Low profile 64 pin sidebraze DIP (Dual In-line Package)
- Very fast access time: $15 n s$ (max.)
- Surface mounted leadless chip carrier (LCC) components on an multilayer ceramic substrate
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs/outputs directly TTL compatible
- Multiple GND pins and decoupling capacitors for maximum noise immunity


## PIN CONFIGURATION



## DESCRIPTION:

The IDT7M4077 is a $256 \mathrm{~K} \times 32$ static RAM module constructed on a multilayer ceramic substrate using eight 256 Kx 4 static RAMs in leadless chip carrier (LCC) packages. Availability of four write enable lines (one for each group of two RAMs) provides byte write capability. The IDT7M4077 is available with access time as fast as $15 n s$ with minimal power consumption.

The IDT7M4077 is packaged in a 64 pin sidebraze DIP (Dual In-line Package). The DIP configuration allows 64 pins to be placed on a package 3.5 inches long, 0.6 inches wide and 0.31 inches thick.

All inputs and outputs of the IDT7M4077 are TTL compatible and operate from a single 5 V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM


2814 drw 02

## PIN NAMES

| $1 / O_{0}-31$ | Data Inputs/Outputs |
| :--- | :--- |
| $A_{0}-17$ | Addresses |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{W}} \mathrm{E}_{0}-3$ | Write Enables |
| $\overline{\mathrm{OE}}$ | Output Enable |
| VCC | Power |
| GND | Ground |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

1. Sterses greater than those listed under ABSOLUTE

Sireses greater than those isted under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING

CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | DATAOUT | Active |
| Write | L | X | L | DATAIN | Active |
| Read | L | H | H | High-Z | Active |

2814 tbl 04
CAPACITANCE (TA $=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| C//O | l/O Capacitance <br> (Data) | $\mathrm{V}_{(\mathrm{IN})=\mathrm{OV}}$ | 15 | pF |
| CIN1 | Input Capacitance <br> (Address \& Control) | $\mathrm{V}_{(\mathrm{IN})=\mathrm{OV}}$ | 90 | pF |
| CIN2 | Input Capacitance <br> (WE) | $\mathrm{V}_{(\mathrm{IN})=0 \mathrm{~V}}$ | 35 | pF |

NOTE:
2814 tbl 05

1. This parameter is guaranteed by design but not tested.

## RECOMMENDEC OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

1. $\mathrm{VIL}(\mathrm{min})=-1.5 \mathrm{~V}$ for pulse width less than 10 ns .

## DC ELECTRICAL CHARACTERISTICS

(Vcc $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \||LI| | Input Leakage (Address and Control) | Vcc = Max.; Vin = GND to Vcc | - | 80 | $\mu \mathrm{A}$ |
| \||LIU | Input Leakage (Data) | Vcc = Max.; VIN = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \| $\mid$ LI\| | Input Leakage ( $\overline{\mathrm{WE}})$ | $\mathrm{Vcc}=$ Max.; VIN = GND to Vcc | - | 20 | $\mu \mathrm{A}$ |
| \|lıO| | Output Leakage | $\mathrm{Vcc}=$ Max.; $\overline{\mathrm{CS}}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND}$ to Vcc | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output Low | $\mathrm{VCC}=\mathrm{Min}$, , $\mathrm{OL}=8 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High | $\mathrm{Vcc}=$ Min., $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |


| Symbol | Parameter | Test Conditions | $7 \mathrm{M} 4077^{(1,2)}$ |  | 7M4077 ${ }^{(3)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \hline \text { Military } \end{aligned}$ | Comm. Max. | Military Max. | Comm. Max. |  |
| Icc | Dynamic Operating Current | $\begin{aligned} & f=f M A x ; \overline{C S}=V I L \\ & V C C=\text { Max.; Output Open } \end{aligned}$ | 1760 | 1600 | 1500 | 1200 | mA |
| ISB | Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{VIH}, V C C=\text { Max. } \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{fmAX} \end{aligned}$ | 720 | 600 | 600 | 480 | mA |
| ISB1 | Full Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \text { Vcc }-0.2 \mathrm{~V} ; \mathrm{f}=0 \\ & \mathrm{VIN}>V c c-0.2 V \text { or }<0.2 \mathrm{~V} \\ & \hline \end{aligned}$ | 400 | 320 | 320 | 80 | mA |

## NOTES:

1. Preliminary specifications only.
2. 15-20ns versions only.
3. $25-55 n$ n versions only.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1-4$ |
| 2814 tol 09 |  |



2814 dw 03
*Includes scope and jig.
Figure 1. Output Load
Figure 1. Output Load (for tolz, tchz, tclz, twhz, tow)


Figure 3. Alternate Output Load
Figure 4. Alternate Lumped Capacitive Load, Typical Derating

## AC ELECTRICAL CHARACTERISTICS

(VCC $=5.0 \mathrm{~V} \pm 10 \%, T A=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M4077SxxC, 7M4077SxxCB |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-15^{(2)}$ |  | $-17^{(2)}$ |  | $-20^{(2)}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 15 | - | 17 | - | 20 | - | ns |
| taA | Address Access Time | - | 15 | - | 17 | - | 20 | ns |
| tacs | Chip Select Access Time | - | 15 | - | 17 | - | 20 | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 3 | - | 3 | - | 3 | - | ns |
| toe | Output Enable to Output Valid | - | 8 | - | 10 | - | 12 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | ns |
| tCHZ ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 8 | - | 8 | - | 10 | ns |
| to $\mathrm{Z}^{(1)}$ | Output Disable to Output in High Z | - | 8 | - | 8 | - | 10 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |


| Write Cycle |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twc | Write Cycle Time | 15 | - | 17 | - | 20 | - | ns |
| tcw | Chip Select to End of Write | 12 | - | 15 | - | 17 | - | ns |
| taw | Address Valid to End of Write | 12 | - | 15 | - | 17 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 12 | - | 15 | - | 17 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 8 | - | 10 | - | 13 | ns |
| tDW | Data to Write Time Overlap | 10 | - | 10 | - | 15 | - | ns |
| tDH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | ns |

NOTES:
2814 tbl 10

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M4077SxxC, 7M4077SxxCB |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -25 |  | -30 |  | -35 |  | -45 |  | -55 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | ns |
| taA | Address Access Time | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | ns |
| tacs | Chip Select Access Time | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | ns |
| tCLZ ${ }^{(1)}$ | Chip Select to Output in Low Z | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| toe | Output Enable to Output Valid | - | 15 | - | 18 | - | 23 | - | 25 | - | 25 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 17 | - | 20 | - | 25 | - | 30 | - | 30 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 12 | - | 15 | - | 20 | - | 25 | - | 25 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tpu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{tPD}^{(1)}$ | Chip Deselect to Power-Down Time | - | 25 | - | 30 | - | 35 | - | 45 | - | 55 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 25 | - | 30 | - | 35 | - | 45 | - | 55 | - | ns |
| tcw | Chip Select to End of Write | 20 | - | 25 | - | 30 | - | 40 | - | 50 | - | ns |
| taw | Address Valid to End of Write | 20 | - | 25 | - | 30 | - | 40 | - | 50 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 20 | - | 25 | - | 30 | - | 40 | - | 40 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{twHz}^{(1)}$ | Write Enable to Output in High Z | - | 18 | - | 20 | - | 23 | - | 25 | - | 25 | ns |
| tow | Data to Write Time Overlap | 20 | - | 20 | - | 25 | - | 30 | - | 30 | - | ns |
| tDH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | 二 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,3,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


## NOTES:

1. $\bar{W} E$ is High for Read Cycle.
2. Device is continuously selected. $\overline{C S}=$ VIL.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=V \mathrm{IL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. $1^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2^{(1,2,3,5)}$


2814 drw 10

## NOTES:

1. $\overline{W E}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap of a low $\overline{\mathrm{CS}}$ and a low $\overline{\mathrm{WE}}$.
3. twR is measured from the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going high to the end of write cycle.
4. During this period, $I / O$ pins are in the output state, and input signals must not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{O E}$ is low during a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of twP or ( $\mathbf{W H Z}+\mathrm{tow}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is high during a $\overline{\mathrm{WE}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS



BOTTEM VIEW

2814 drw 11

## FEATURES:

- High density 8 megabit static RAM module
- Low profile 60 pin DIP (Dual In-line Package)
- Very fast access time: 20ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs/outputs directly TTL compatible
- Multiple GND pins and decoupling capacitors for maximum noise immunity


## PIN CONFIGURATION



## DESCRIPTION:

The IDT7MB4067 is a $256 \mathrm{~K} \times 32$ static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 256K x 4 static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. The IDT7MB4067 is available with access time as fast as 20 ns with minimal power consumption.

The IDT7MB4067 is packaged in a 60 pin DIP (Dual In-line Package). The DIP configuration allows 60 pins to be placed on a package 3.0 inches long and 0.6 inches wide and 0.365 inches tall.

All inputs and outputs of the IDT7MB4067 are TTL compatible and operate from a single 5 V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

FUNCTIONAL BLOCK DIAGRAM


2830 drw 02

PIN NAMES

| A0-A17 | Addresses |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{0}-31$ | Data Inputs/Outputs |
| $\overline{\mathrm{CS}}_{0}$ | Chip Select for I/O0-7 |
| $\overline{\mathrm{CS}}_{1}$ | Chip Select for I/O8-15 |
| $\overline{\mathrm{CS}}_{2}$ | Chip Select for I/O16-23 |
| $\overline{\mathrm{CS}}_{3}$ | Chip Select for I/O24-31 |
| $\overline{\mathrm{WE}}_{0}$ | Write Enable for I/O0-15 |
| $\overline{\mathrm{WE}}_{1}$ | Write Enable for I/O16-31 |
| GND | Ground |
| Vcc | Power |

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Clvo | Data I/O Capacitance | $\mathrm{V}(\mathrm{IN})=0 \mathrm{~V}$ | 15 | pF |
| $\mathrm{CIN}(\mathrm{W})$ | Input Capacitance (WE) | $\mathrm{V}(\mathrm{IN})=0 \mathrm{~V}$ | 40 | pF |
| CIN(C) | Input Capacitance (CS) | $V(\mathbb{N})=0 \mathrm{~V}$ | 20 | pF |
| CIN(A) | Input Capacitance (Address) | $V(\mathbb{N})=0 \mathrm{~V}$ | 75 | pF |

NOTE:
2830 tbl 02

1. This parameter is guaranteed by design but not tested.

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2830 tbl 03

1. $\mathrm{VIL}(\min )=-2.0 \mathrm{~V}$ for pulse width less than 10 ns .

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :--- | :--- | :--- | :--- |
| Standby | H | X | $\mathrm{Hi} \cdot \mathrm{Z}$ | Standby |
| Read | L | H | Dout | Active |
| Write | L | L | Din | Active |

2830 tbl 05
ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TbIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:
2830 tbl 06

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | 7MB4067 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| \| |LLI| | Input Leakage <br> (Address and Control) | VCC = Max.; VIN = GND to Vcc | - | 80 | $\mu \mathrm{A}$ |
| \||LII | Input Leakage (Data) | Vcc = Max.; VIN = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \|lLO| | Output Leakage | $V C C=$ Max.; $\overline{\mathrm{CS}}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND}$ to Vcc | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output Low | $\mathrm{VCC}=\mathrm{Min}$., $\mathrm{lOL}=8 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |


| Symbol | Parameter | Test Conditions | 7MB4067 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| Icc | Dynamic Operating Current | $\begin{aligned} & f=\mathrm{fMAX} ; \overline{\mathrm{CS}}=\mathrm{VIL} \\ & \mathrm{VCC}=\text { Max.; Output Open } \end{aligned}$ | - | 1200 | mA |
| IsB | Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{V}_{I H}, \mathrm{VCC}=\mathrm{Max} . \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{fmAX} \end{aligned}$ | - | 480 | mA |
| ISB1 | Full Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} ; \mathrm{f}=0 \\ & \mathrm{Vin}>\mathrm{Vcc}-0.2 \mathrm{~V} \text { or }<0.2 \mathrm{~V} \end{aligned}$ | - | 80 | mA |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3．0V |
| :--- | :---: |
| Input Rise／Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure $1 \& 2$ |



Flgure 1．Output Load

AC ELECTRICAL CHARACTERISTICS（Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ）

| Symbol | Parameter | 7MB4067SxxP |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-20^{(2)}$ |  | －25 |  | －30 |  | －35 |  | －45 |  |  |
|  |  | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| tre | Read Cycle Time | 20 | － | 25 | － | 30 | － | 35 | － | 45 | － | ns |
| tAA | Address Access Time | － | 20 | － | 25 | － | 30 | － | 35 | － | 45 | ns |
| tacs | Chip Select Access Time | － | 20 | － | 25 | － | 30 | － | 35 | － | 45 | ns |
| tCLZ ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High Z | － | 10 | － | 12 | － | 15 | － | 18 | － | 20 | ns |
| tor | Output Hold from Address Change | 3 | － | 3 | － | 3 | － | 5 | － | 5 | － | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power－Up Time | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power－Down Time | － | 20 | － | 25 | － | 30 | － | 35 | － | 45 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 20 | － | 25 | － | 30 | － | 35 | － | 45 | － | ns |
| tcw | Chip Select to End of Write | 15 | － | 20 | － | 25 | － | 30 | － | 40 | － | ns |
| taw | Address Valid to End of Write | 15 | － | 20 | － | 25 | － | 30 | － | 40 | － | ns |
| tAS | Address Set－up Time | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| twp | Write Pulse Width | 15 | － | 20 | － | 25 | － | 30 | － | 35 | 二 | ns |
| twn | Write Recovery Time | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | － | 13 | － | 15 | － | 18 | － | 20 | － | 23 | ns |
| tDw | Data to Write Time Overlap | 12 | － | 15 | － | 17 | － | 20 | － | 25 | － | ns |
| toh | Data Hold from Write Time | 0 | 二 | 0 | 二 | 0 | － | 0 | － | 0 | 二 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |

NOTES：
1．This parameter is guaranteed by design，but not tested．
2．Preliminary specifications only．

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

1. $\overline{W E}$ is high for read cycle.
2. Device is continuously selected. $\overline{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{VIL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (产E CONTROLLED TIMING) ${ }^{(1,2,3,7)}$



## TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\operatorname{CS}}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$



## NOTES:

1. $\overline{W E}$ or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap (twp) of a low $\overline{\mathrm{CS}}$ and a low $\overline{\mathrm{WE}}$.
3. twR is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of write cycle.
4. During this period, $I / O$ pins are in the output state, and input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ low transition transition occurs simultaneously with or after the $\overline{\mathrm{WE}}$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design but not tested.
7. During a WE controlled write cycle, the write pulse width must be the larger of twp or (twhz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow.

PACKAGE DIMENSIONS


BOTTOM VIEW
2830 drw 10

## 256K x 32 BiCMOS/CMOS STATIC RAM MODULE

IDT7MP4045

## FEATURES:

- High density 8 megabit static RAM module
- Low profile 64 pin ZIP (Zig-zag In-line vertical Package) or 64 pin SIMM (Single In-line Memory Module)
- Ultra fast access time: 10ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V ( $\pm 10 \%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible


## PIN CONFIGURATION ${ }^{(1)}$



NOTE:

1. Pins 2 and 3 ( $P D_{0}$ and $P D D 1^{1}$ ) are read by the user to determine the density of the module. If PDo reads GND and PD1 reads GND, then the module had a 256 K depth.

## DESCRIPTION:

The IDT7MP4045 is a $256 \mathrm{~K} \times 32$ static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 $256 \mathrm{~K} \times 4$ static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. Extremely fast speeds can be achieved due to the use of 1 megabit static RAMs fabricated in IDT's high performance, high reliability BiCEMOS ${ }^{\text {™ }}$ technology. The IDT7MP4045 is available with access time as fast as 10ns with minimal power consumption.

The IDT7MP4045 is packaged in a 64 pin FR-4 ZIP (Zigzag In-line vertical Package) or a 64 pin SIMM (Single In-line Memory Module). The ZIP configuration allows 64 pins to be placed on a package 3.65 inches long and 0.35 inches wide. At only 0.60 inches high, this low profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4045 are TTL compatible and operate from a single 5 V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Two identification pins (PDO and PD1) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD0 and PD1 to determine a 256 K depth.

FUNCTIONAL BLOCK DIAGRAM


PIN NAMES

| I/O $0-31$ | Data Inputs/Outputs |
| :--- | :--- |
| $A_{0}-17$ | Addresses |
| $\overline{\mathrm{CS}} 1-4$ | Chip Selects |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| PD0-1 | Depth Identification |
| Vcc | Power |
| GND | Ground |
| NC | No Connect |

CAPACITANCE $\left(T A=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN(D) | Input Capacitance <br> (Data) | $\mathrm{V}(\mathbb{N})=0 \mathrm{~V}$ | 12 | pF |
| CIN(A) | Input Capacitance <br> (Address \& Control $)$ | $\mathrm{V}(\mathrm{N})=0 \mathrm{~V}$ | 70 | pF |
| CouT | Output Capacitance | $\mathrm{V}(\mathrm{OUT})=0 \mathrm{~V}$ | 12 | pF |

## NOTE:

2703 tbl 02

1. This parameter is guaranteed by design but not tested.

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

1. $\mathrm{VIL}(\min )=-1.5 \mathrm{~V}$ for pulse width less than 10 ns .

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| 2703 tbl 04 |  |  |  |

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | DATAOuT | Active |
| Write | L | X | L | DATAIN | Active |
| Read | L | H | H | High-Z | Active |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:
2703 tbl 06

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS

(VCC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \||니| | Input Leakage (Address and Control) | Vcc = Max.; VIN = GND to Vcc | - | 80 | $\mu \mathrm{A}$ |
| \| $\mid$ LI\| | Input Leakage (Data) | $\mathrm{Vcc}=$ Max.; VIN = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \|ILO] | Output Leakage | Vcc = Max.; $\overline{\mathrm{CS}}=\mathrm{VIH}, \mathrm{VouT}=\mathrm{GND}$ to Vcc | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output Low | $\mathrm{VcC}=$ Min., $\mathrm{IOL}=8 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High | $\mathrm{VCC}=\mathrm{Min}$., $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |


| Symbol | Parameter | Test Conditions | $\begin{gathered} 10 \mathrm{~ns}-17 \mathrm{~ns}^{(1)} \\ \text { Max. } \end{gathered}$ | $\begin{gathered} \text { 20ns }-45 n s \\ \text { Max. } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current | $\begin{aligned} & f=f \max ; \overline{\mathrm{CS}}=\mathrm{VIL} \\ & \mathrm{VCC}=\text { Max.; Output Open } \end{aligned}$ | 1600 | 1200 | mA |
| ISB | Standby Supply Current | $\begin{aligned} & \overline{C S} \geq V_{I H}, V C C=M a x . \\ & \text { Outputs Open, } f=f \text { max } \end{aligned}$ | 480 | 480 | mA |
| ISB1 | Full Standby Supply Current | $\begin{aligned} & \overline{C S} \geq V C C-0.2 V ; f=0 \\ & V I N>V C C-0.2 V \text { or }<0.2 V \end{aligned}$ | 320 | 80 | mA |

NOTE:
2703 tbl 08

1. Preliminary specifications only.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1-4 |
| $2703 \mathrm{tblo9}$ |  |



Figure 1. Output Load
Figure 2. Output Load (for tolz,tohz, tchz, tclz, twhz, tow)


Figure 4. Alternate Lumped Capacitive Load, Typical Derating

AC ELECTRICAL CHARACTERISTICS
$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | 7MP4045SxxZ, 7MP4045SxxM |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-10^{(2)}$ |  | $-12^{(2)}$ |  | $-15^{(2)}$ |  | $-17^{(2)}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 10 | - | 12 | - | 15 | - | 17 | - | ns |
| taA | Address Access Time | - | 10 | - | 12 | - | 15 | - | 17 | ns |
| tacs | Chip Select Access Time | - | 7 | - | 8 | - | 10 | - | 12 | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| toe | Output Enable to Output Valid | - | 5 | - | 5 | - | 6 | - | 8 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 6 | - | 7 | - | 8 | - | 10 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 3 | - | 4 | - | 5 | - | 6 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |

Write Cycle

| twc | Write Cycle Time | 10 | - | 12 | - | 15 | - | 17 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcw | Chip Select to End of Write | 8 | - | 8 | - | 9 | - | 10 | - | ns |
| taW | Address Valid to End of Write | 8 | - | 9 | - | 10 | - | 12 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 8 | - | 9 | - | 10 | - | 12 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twHz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 5 | - | 5 | - | 6 | - | 7 | ns |
| tow | Data to Write Time Overlap | 5 | - | 5 | - | 6 | - | 8 | - | ns |
| toH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 2 | - | 2 | - | 2 | - | 2 | - | ns |

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP4045SxxZ, 7MP4045SxxM |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  | -30 |  | -35 |  | -45 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| tre | Read Cycle Time | 20 | - | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| taA | Address Access Time | - | 20 | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| tacs | Chip Select Access Time | - | 20 | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| toe | Output Enable to Output Valid | - | 10 | - | 12 | - | 15 | - | 18 | - | 23 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 10 | - | 12 | - | 15 | - | 18 | - | 20 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 5 | - | 5 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | 二 | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 20 | - | 25 | - | 30 | - | 35 | - | 45 | ns |


| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twc | Write Cycle Time | 20 | - | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| tcw | Chip Select to End of Write | 15 | - | 20 | - | 25 | - | 30 | - | 40 | - | ns |
| taw | Address Valid to End of Write | 15 | - | 20 | - | 25 | - | 30 | - | 40 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 13 | - | 15 | - | 18 | - | 20 | - | 23 | ns |
| tow | Data to Write Time Overlap | 12 | - | 15 | - | 17 | - | 20 | - | 25 | - | ns |
| toh | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTES:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


2703 drw 07
TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected. $\overline{\mathrm{CS}}=\mathrm{V} / \mathrm{L}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=\mathrm{VIL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED) ${ }^{(1,2,3,7)}$


2703 drw 10

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED) ${ }^{(1,2,3,5)}$


## NOTES:

1. WE or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{\mathrm{CS}}$ and a low $\overline{\mathrm{WE}}$.
3. twr is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with or after the $\overline{W E}$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{O E}$ is low during a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of twp or ( $\mathrm{wWHz}+$ tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS



side view


SIMM VERSION


## FEATURES:

- High-density 1 megabit/4 megabit CEMOS™ static RAM modules
- Member of the Subsystems "Flexi-Pak" Family of interchangeable modules, with equivalent pin-outs, supporting a wide range of applications
- Footprint compatible module upgrades to the next higher density with relative ease
- Fast access times:

7M4003 - 15ns (max.) commercial
7M4003-20ns (max.) military
7M4013-15ns (max.) commercial
7M4013-20ns (max.) military

- Low power CMOS operation
- Surface mounted LCC or SO components on a multilayered co-fired ceramic substrate
- Offered in a 66-pin "PGA-type" HIP (Hex In-line Package), occupying only 1 sq. inch of board space
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Multiple ground pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible


## DESCRIPTION:

The IDT7M4003/4013 are high-speed, high-density 1 megabit/4 megabit CMOS static RAM modules constructed on a multi-layer co-fired ceramic substrate using either 32K $x$ 8 or $128 \mathrm{~K} \times 8$ SRAM components.

These modules are part of the IDT Subsytems "Flexi-Pak" Family. This family of SRAM/EEPROM/EPROM memory modules support applications requiring stand alone static or programmable memory or those applications needing a combination of both. All three module configurations have equivalent pin-outs, making these "plug-in compatible" with each other (i.e. inter-changeable) suitable for a wide range of applications.

The IDT7M4003/4013 is available with access times as fast as 15 ns over the commercial temperature range and 20ns over the military temperature range.

This family of IDT modules are offered in a 66-pin, ceramic HIP (Hex In-line Package). This HIP package is similar to a PGA and allows the designer to fit 1 megabit/4 megabit of memory into 1 sq . inch of board space.

All IDT military modules are assembled with semiconductor components compliant with the latest revision of MIL-STD883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION ${ }^{(1)}$



NOTE:

1. For the IDT7M4003 ( $32 \mathrm{~K} \times 32$ ) version, pins 6 and 7 are no connects.

## PIN NAMES

| Name | Description |
| :--- | :--- |
| $\mathrm{l} / \mathrm{O} 0-31$ | Data Inputs/Outputs |
| $\mathrm{A}_{\mathrm{o}-16}$ | Address Inputs |
| $\overline{W E}_{0}-3$ | Write Enables |
| $\overline{\mathrm{CS}}_{0}-3$ | Chip Selects |
| $\overline{\mathrm{OE}}$ | Output Enable |
| VCC | Power Supply |
| GND | Ground |

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN(1) | Input Capacitance <br> (DATA, $\overline{\mathrm{CS}}, \overline{\mathrm{WE}})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 50 | pF |
| $\mathrm{CIN}(2)$ | Input Capacitance <br> (ADDRESS, $\overline{\mathrm{OE}})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 12 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 12 | pF |

1. This parameter is guaranteed by design, but not tested.

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | Output | Power |
| :--- | :---: | :---: | :---: | :--- | :--- |
| Standby | H | X | X | High-Z | Standby |
| Read | L | L | H | DATAOUT | Active |
| Read | L | H | H | High Z | Active |
| Write | L | X | L | DATAIN | Active |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | 50 | mA |

## NOTE:

2711 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

1. $V_{L L}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING

 TEMPERATURE AND SUPPLY VOLTAGE| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS
(Vcc $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. ${ }^{(1)}$ | Max. ${ }^{(2)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \| 1 ㄴ| | Input Leakage Current (Address, $\overline{O E}$ ) |  | - | 5 | 10 | $\mu \mathrm{A}$ |
| \| LL | Input Leakage Current (Data, $\overline{\mathrm{CS}}, \mathrm{WE})$ | Vcc = Max., VIN = GND to Vcc | - | 20 | 40 | $\mu \mathrm{A}$ |
| \|lıO| | Output Leakage Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{CS}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 5 | 10 | $\mu \mathrm{A}$ |
| Icc | Dynamic Operating Current | $\begin{aligned} & \text { Vcc }=\text { Max., } \overline{C S} \leq V_{I L} \\ & f=\text { fmax, Output Open } \end{aligned}$ | - | 800 | 880 | mA |
| ISB | Standby Supply Curent | $\begin{aligned} & \text { VcC = Max., } \overline{\mathrm{CS}} \geq \mathrm{VIH} \\ & \mathrm{f}=\mathrm{fmAx}, \text { Output Open } \end{aligned}$ | - | 80 | 280 | mA |
| ISB1 | Full Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{VCC}-0.2 \mathrm{~V} \\ & \mathrm{VIN}>\mathrm{VCc}-0.2 \mathrm{~V} \text { or }<0.2 \mathrm{~V} \end{aligned}$ | - | 80 | 80 | mA |
| Vol | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IOL}=8 \mathrm{~mA}^{(3)}$ | - | 0.4 | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IOH}=-4 \mathrm{~mA}^{(4)}$ | 2.4 | - | - | V |

## NOTES:

1. For $T A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ versions only.
2. For $T A=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ versions only.
3. $10 \mathrm{l}=2 \mathrm{~mA}$ for $70 \mathrm{~ns}-100 \mathrm{~ns}$ versions of the IDT7M4013.
4. $\mathrm{IOH}=-1 \mathrm{~mA}$ for $70 \mathrm{~ns}-100 \mathrm{~ns}$ versions of the IDT7M4013.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 10ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load (for tclz, tolz, tchz, tohz, tow, twhz)
*Including scope and jig

## AC ELECTRICAL CHARACTERISTICS

（ $\mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ）

| Symbol | Parameters | －15 ${ }^{(2)}$ |  | －17 ${ }^{(2)}$ |  | －20 $0^{(2)}$ |  | －25 |  | －30 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 15 | － | 17 | － | 20 | － | 25 | － | 30 | － | ns |
| tAA | Address Access Time | － | 15 | － | 17 | － | 20 | － | 25 | － | 30 | ns |
| tacs | Chip Select Access Time | － | 15 | － | 17 | － | 20 | － | 25 | － | 30 | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | － | 5 | － | 5 | － | 5 | － | 5 | － | ns |
| toe | Output Enable to Output Valid | － | 10 | － | 11 | － | 12 | － | 13 | － | 15 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | － | 0 | － | 0 | － | 2 | － | 2 | － | ns |
| $\mathrm{tchz}{ }^{(1)}$ | Chip Deselect to Output in High Z | － | 6 | － | 7 | － | 8 | － | 12 | － | 15 | ns |
| tohZ ${ }^{(1)}$ | Output Disable to Output in High Z | 二 | 6 | － | 7 | － | 7 | 二 | 12 | 二 | 13 | ns |
| toh | Output Hold from Address Change | 3 | － | 3 | － | 3 | － | 3 | － | 3 | － | ns |


| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twc | Write Cycle Time | 15 | - | 17 | - | 20 | - | 25 | - | 30 | - | ns |
| tcw | Chip Select to End of Write | 12 | - | 13 | - | 15 | - | 20 | - | 25 | - | ns |
| taw． | Address Valid to End of Write | 12 | - | 13 | - | 15 | - | 20 | - | 25 | - | ns |
| tas | Address Set－up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 12 | - | 13 | - | 15 | - | 20 | - | 23 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twizz |  |  |  |  |  |  |  |  |  |  |  |  |
| tow | Write Enable to Ouput in High Z | Data to Write Time Overlap | - | 6 | - | 8 | - | 9 | - | 12 | - | 13 |
| ns |  |  |  |  |  |  |  |  |  |  |  |  |
| tDH | Data Hold from Write Time | 0 | - | 8 | - | 9 | - | 13 | - | 15 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 3 | - | 3 | - | ns |

NOTES：
1．This parameter is guaranteed by design，but not tested．
2．Preliminary specification only．

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )


## READ CYCLE

| tRC | Read Cycle Time | 35 | - | 40 | - | 50 | - | 60 | - | 70 | - | 85 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tAA | Address Access Time | - | 35 | - | 40 | - | 50 | - | 60 | - | 70 | - | 85 | ns |
| tacs | Chip Select Access Time | - | 35 | - | 40 | - | 50 | - | 60 | - | 70 | - | 85 | ns |
| tCLZ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| (1) | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tolZ ${ }^{(1)}$ | Output Enable to Output Valid | Output Enable to Output in Low Z | 2 | 20 | - | 25 | - | 30 | - | 30 | - | 35 | - | 40 |
| ns |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| tCHZ $^{(1)}$ | Chip Deselect to Output in High Z | - | 17 | - | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tOHZ ${ }^{(1)}$ | Output Disable to Output in High Z | - | 15 | - | 20 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tOH | Output Hold from Address Change | 5 | - | 5 | - | 20 | - | 25 | - | 30 | - | 35 | ns |  |

WRITE CYCLE

| twC | Write Cycle Time | 35 | - | 40 | - | 50 | - | 60 | - | 70 | - | 85 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcW | Chip Select to End of Write | 30 | - | 35 | - | 45 | - | 55 | - | 65 | - | 80 | - | ns |
| taw | Address Valid to End of Write | 30 | - | 35 | - | 45 | - | 55 | - | 65 | - | 80 | - | ns |
| tAs | Address Set-up Time | 0 | - | 2 | - | 2 | - | 5 | - | 5 | - | 5 | - | ns |
| twp | Write Pulse Width | 25 | - | 30 | - | 40 | - | 45 | - | 45 | - | 50 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWHz ${ }^{(1)}$ | Write Enable to Ouput in High Z | - | 17 | - | 20 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tow | Data to Write Time Overlap | 16 | - | 16 | - | 25 | - | 30 | - | 30 | - | 35 | - | ns |
| tDH | Data Hold from Write Time | 3 | - | 3 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


2711 drw 05
TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

1. $\overline{W E}$ is high for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=V \mathrm{IL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}} \operatorname{CONTROLLED)}{ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (wP) of a low $\overline{C S}$ and a low $\overline{W E}$.
3. twR is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going High to the end of write cycle.
4. During this period, $\mathrm{I} / \mathrm{O}$ pins are in the output state, input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ Low transition occurs simultaneously with or after the $\overline{W E}$ Low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{O E}$ is low during a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of twP or ( $\mathrm{WH} \mathrm{H}+\mathrm{tow}$ ) to allow the l/O drivers to turn off data and to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twP.

PACKAGE DIMENSIONS
7M4003SxxCHx


BOTTOM VIEW
2711 drw 10
7M4013SxxCHx


## 7M4013SxxNH


$64 \mathrm{~K} \times 32$
IDT7MP4036
BiCMOS/CMOS STATIC RAM MODULE

## FEATURES:

- High density 2 megabit static RAM module
- Low profile 64 pin ZIP (Zig-zag In-line vertical Package) or 64 pin SIMM (Single In-line Memory Module)
- Ultra fast access time: 10 ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5 V ( $\pm 10 \%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible


## PIN CONFIGURATION ${ }^{(1)}$



1. Pins 2 and 3 (PDo and PD1) are read by the user to determine the density of the module. If PDo reads Open and PD1 reads GND, then the module had a 64 K depth.
,

## DESCRIPTION:

The IDT7MP4036 is a $64 \mathrm{~K} \times 32$ static RAM module constructed on an epoxy laminate (FR-4) substrate using 864 K $x 4$ static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. Extremely fast speeds can be achieved due to the use of 256 K static RAMs fabricated in IDT's high performance, high reliability CEMOS ${ }^{\text {TM }}$ and BiCEMOS ${ }^{\text {TM }}$ technology. The IDT7MP4036 is available with accesstime as fast as 10 ns with minimal power consumption.

The IDT7MP4036 is packaged in a 64 pin FR-4 ZIP (Zigzag In-line vertical Package)or a 64 pin SIMM (Single In-line Memory Module). The ZIP configuration allows 64 pins to be placed on a package 3.65 inches long and 0.35 inches wide. At only 0.50 inches high, this low profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4036 are TTL compatible and operate from a single 5 V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Two identification pins (PDO and PD1) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD0 and PD1 to determine a 64 K depth.

FUNCTIONAL BLOCK DIAGRAM


PIN NAMES

| $\mathrm{I} / \mathrm{O}_{0}-31$ | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{A}_{0}-15$ | Addresses |
| $\overline{\mathrm{CS}}_{1}-4$ | Chip Selects |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| PDO-1 | Depth Identification |
| Vcc | Power |
| GND | Ground |
| NC | No Connect |

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN(D) | Input Capacitance <br> (Data) | $\mathrm{V}(\mathbb{N})=0 \mathrm{~V}$ | 15 | pF |
| $\mathrm{CIN}(\mathrm{A})$ | Input Capacitance <br> (Address \& Control $)$ | $\mathrm{V}(\mathbb{N})=0 \mathrm{~V}$ | 70 | pF |
| CoUT | Output Capacitance | $\mathrm{V}(\mathrm{OUT})=0 \mathrm{~V}$ | 15 | pF |

NOTE:

1. This parameter is guaranteed by design but not tested.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\text {IH }}{ }^{(2)}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTES:

2682 tbl 03

1. $\mathrm{V}_{\mathrm{IL}}(\mathrm{min})=-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. I/O pins must not exceed Vcc +0.5 V .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | DATAout | Active |
| Write | L | X | L | DATAIN | Active |
| Read | L | H | H | High-Z | Active |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

## NOTES:

2682 tbl 06

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. $/ / O$ pins must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \||니| | Input Leakage (Address and Control) | VCC = Max.; VIN = GND to Vcc | - | 80 | $\mu \mathrm{A}$ |
| \||니| | Input Leakage (Data) | Vcc = Max.; VIN = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \|lLO| | Output Leakage | $\mathrm{VCC}=\mathrm{Max} . ; \overline{\mathrm{CS}}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND}$ to VCC | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output Low | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IOL}=8 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High | $\mathrm{VCC}=\mathrm{Min}$., $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |

2682 tbl 07

| Symbol | Parameter | Test Conditions | $\begin{gathered} \text { 7MP4036B } \\ 10,12,15,17 \mathrm{~ns} \end{gathered}$ | $\begin{aligned} & \hline 7 M P 4036 S \\ & 20,25,35 n s \end{aligned}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Max. | Max. |  |
| Icc | Dymanic Operating Current | $\begin{aligned} & f=f M A X ; \overline{C S}=\text { VIL } \\ & \text { VCC = Max.; Output Open } \end{aligned}$ | 1520 | 1280 | mA |
| ISB | Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{Vcc}=\mathrm{Max} . \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{fmax} \end{aligned}$ | - | 320 | mA |
| ISB1 | Full Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{VCC}-0.2 \mathrm{~V} ; \mathrm{f}=0 \\ & \mathrm{VIN}>V C C-0.2 \mathrm{~V} \text { or }<0.2 \mathrm{~V} \end{aligned}$ | - | 240 | mA |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1-4 |
| 2682 tol 09 |  |



Figure 1. Output Load


Figure 2. Output Load (for tolz, tohz, tchz, tclz, twhz, tow)


Figure 3. Alternate Output Load


Figure 4. Alternate Lumped Capacitive Load,
Typical Derating

AC ELECTRICAL CHARACTERISTICS
(Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP4036BxxZ, 7MP4036BxxM |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-10^{(2)}$ |  | $-12^{(2)}$ |  | -15 |  | -17 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| thc | Read Cycle Time | 10 | - | 12 | - | 15 | - | 17 | - | ns |
| taA | Address Access Time | - | 10 | - | 12 | - | 15 | - | 17 | ns |
| tacs | Chip Select Access Time | - | 7 | - | 7 | - | 8 | - | 9 | ns |
| tCLZ ${ }^{(1)}$ | Chip Select to Output in Low Z | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| toe | Output Enable to Output Valid | - | 4 | - | 5 | - | 6 | - | 8 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 6 | - | 7 | - | 8 | - | 10 | ns |
| tOHZ ${ }^{(1)}$ | Output Disable to Output in High Z | - | 4 | - | 5 | - | 5 | - | 6 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 10 | - | 12 | - | 15 | - | 17 | - | ns |
| tcw | Chip Select to End of Write | 7 | - | 8 | - | 9 | - | 10 | - | ns |
| taw | Address Valid to End of Write | 8 | - | 9 | - | 10 | - | 12 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 8 | - | 9 | - | 10 | - | 12 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 4 | - | 5 | - | 6 | - | 7 | ns |
| tow | Data to Write Time Overlap | 6 | - | 6 | - | 7 | - | 9 | - | ns |
| toh | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 2 | 二 | 2 | - | 2 | - | 2 | - | ns |

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP4036SxxZ, 7MP4036SxxM |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 20 | - | 25 | - | 35 | - | ns |
| taA | Address Access Time | - | 20 | - | 25 | - | 35 | ns |
| tacs | Chip Select Access Time | - | 20 | - | 25 | - | 35 | ns |
| tcLz ${ }^{(1)}$ | Chip Select to Output in Low Z | 3 | - | 3 | - | 3 | - | ns |
| toe | Output Enable to Output Valid | - | 10 | - | 12 | - | 25 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 10 | - | 15 | - | 22 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 10 | - | 15 | - | 22 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 20 | 二 | 25 | - | 35 | ns |


| Write Cycle |  |  |  |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twc | Write Cycle Time | 20 | - | 25 | - | 35 | - | ns |
| tcW | Chip Select to End of Write | 15 | - | 20 | - | 30 | - | ns |
| taW | Address Valid to End of Write | 15 | - | 20 | - | 30 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 15 | - | 20 | - | 30 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| twHZ |  |  |  |  |  |  |  |  |
| tDW | Write Enable to Output in High Z | - | 12 | - | 15 | - | 18 | ns |
| tDH | Data to Write Time Overlap | Data Hold from Write Time | 12 | - | 15 | - | 20 | - |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


2682 drw 09

## NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected. $\overline{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\mathrm{OE}=\mathrm{VIL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLED TIMING) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{C S}$ and a low $\overline{W E}$.
3. tWR is measured from the earlier of $\overline{C S}$ or WE going High to the end of write cycle.
4. During this period, I/O pins are in the output state, input signals must not be applied.
5. If the CS Low transition occurs simultaneously with or after the $\overline{W E}$ Low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but, not tested.
7. If $\overline{\mathrm{OE}}$ is low during a WE controlled write cycle, the write pulse width must be the larger of twp or (twhz + tow) to allow the I/O drivers to turn off data and to be placed on the bus for the required tow. If $\overline{O E}$ is high during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS

## ZIP VERSION



BACK VIEW

## SIMM VERSION




Integrated Device Technology, Inc.

16K x 32
BiCMOS/CMOS STATIC RAM MODULE

## FEATURES:

- High density 512 K static RAM module
- Low profile 64 pin ZIP (Zig-zag In-line Package)
- Ultra-fast access time: 8ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs/outputs directly TTL compatible
- Multiple GND pins for maximum noise immunity


## PIN CONFIGURATION ${ }^{(1)}$



NOTE:

1. Pins 2 and 3 (PD0 and PD1) are read by the user to determine the depth of the module. If PD0 reads GND and PD1 reads Open, then the module has 16 K depth.

## DESCRIPTION:

The IDT7MP4031 is a $16 \mathrm{~K} \times 32$ static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 16K $\times 4$ static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. Extremely fast speeds can be achieved due to the use of 64 K static RAMs tabricated in IDT's high performance, high reliability BiCEMOS ${ }^{\text {TM }}$ or CEMOS ${ }^{\text {TM }}$ technology. The IDT7MP4031 is available with access time as fast as 8ns with minimal power consumption.

The IDT7MP4031 is packaged in a 64 pin FR-4 ZIP (Zigzag In-line Package). The dual row configuration allows 64 pins to be placed on a package 3.65 inches long and 0.35 inches wide. At only 0.50 inches high, this low profile package is ideal for systems with minimum board spacing.

All inputs and outputs of the IDT7MP4031 are TTL compatible and operate from a single 5 V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Two identification pins (PD0 and PD1) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD0 and PD1 to determine a 16 K depth.

FUNCTIONAL BLOCK DIAGRAM


## PIN NAMES

| l/O0-31 | Data Input/Output |
| :--- | :--- |
| $\mathrm{A}_{0}-13$ | Addresses |
| $\overline{\mathrm{CS}} 1-4$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| PD0-1 | Depth Identification |
| VCC | Power |
| GND | Ground |

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\operatorname{CIN}(\mathrm{D})$ | Input Capacitance <br> (Data) | $\mathrm{V}(\mathrm{N})=0 \mathrm{~V}$ | 15 | pF |
| $\mathrm{CIN}(\mathrm{A})$ | Input Capacitance <br> (Address \& Control $)$ | $\mathrm{V}(\mathrm{N})=0 \mathrm{~V}$ | 70 | pF |
| Cout | Output Capacitance | $\mathrm{V}(\mathrm{OUT})=0 \mathrm{~V}$ | 15 | pF |

NOTE:
2681 tbl 02

1. This parameter is guaranteed by design, but not tested

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{IH}}{ }^{(2)}$ | Input High Voltage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTES:
2681 tbl 03

1. $V_{\mathrm{IL}}(\mathrm{min})=-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. $I / O$ pins must not exceed $\mathrm{Vcc}+0.5 \mathrm{~V}$.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | DATAout | Active |
| Write | L | X | L | DATAIN | Active |
| Read | L | H | H | High-Z | Active |

2681 tbl 05

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTES:
2681 tbl 06

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. I/O pins must not exceed VCC +0.5 V .

## DC ELECTRICAL CHARACTERISTICS

( $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | 7MP4031S | 7MP4031B | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Max. | Max. |  |
| \||L4 | Input Leakage (Address and Control) | Vcc = Max.; VIN = GND to Vcc | - | 40 | 80 | $\mu \mathrm{A}$ |
| \||LL| | Input Leakage (Data) | Vcc = Max.; Vin = GND to Vcc | - | 5 | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage | $\mathrm{VCC}=$ Max.; $\overline{\mathrm{CS}}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND}$ to VCC | - | 5 | 10 | $\mu \mathrm{A}$ |
| Vol | Output Low |  | - | 0.4 | 0.4 | $V$ |
| VOH | Output High | $\mathrm{VCC}=$ Min., $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | - | V |

2681 tol 07

| Symbol | Parameter | Test Conditions | 7MP4031B | 7MP4031S | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $8-15 n s$ <br> Max. | $\begin{gathered} 20-35 n s \\ \text { Max. } \end{gathered}$ |  |
| ICC | Dynamic Operating Current | $V C C=M a x . ; \overline{C S}=V I L ; f=f \max$ Output Open | 1600 | 1200 | mA |
| ISB | Standby Supply Current | $\overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{VCC}=\mathrm{Max}$. $f=f$ max, Outputs Open | - | 480 | mA |
| ISB1 | Full Standby Supply Current | $\begin{aligned} & \overline{C S} \geq V C C-0.2 V ; f=0, \\ & V I N>V C C-0.2 V \text { or }<0.2 V \end{aligned}$ | - | 160 | mA |

2681 tbl 08

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1-4 |



Figure 1. Output Load


Figure 2. Output Load (for tCHZ, tCLZ, toHZ, tOLZ, tWHZ and tow)


Figure 3. Alternate Output Load


Figure 4. Alternate Lumped Capacitlve Load, Typical Derating

## AC ELECTRICAL CHARACTERISTICS

(VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP4031BxxZ |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-8^{(2)}$ |  | -10 ${ }^{(2)}$ |  | -12 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 8 | - | 10 | - | 12 | - | ns |
| taA | Address Access Time | - | 8 | - | 10 | - | 12 | ns |
| tacs | Chip Select Access Time | - | 8 | - | 10 | - | 12 | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 1 | - | 1 | - | 1 | - | ns |
| toe | Output Enable to Output Valid | - | 4 | - | 5 | - | 6 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 1 | - | 1 | - | 1 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 6 | - | 7 | - | 8 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 3 | - | 3 | - | 3 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| Write Cycle |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 8 | - | 10 | - | 12 | - | ns |
| tcw | Chip Select to End of Write | 8 | - | 8 | - | 9 | - | ns |
| taw | Address Valid to End of Write | 8 | - | 10 | - | 12 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 8 | - | 8 | - | 9 | - | ns |
| tWR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| twhZ ${ }^{(1)}$ | Write Enable to Output in High Z | - | 3 | - | 3 | - | 3 | ns |
| tDW | Data to Write Time Overlap | 5 | - | 5 | - | 6 | - | ns |
| tDH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 3 | - | 3 | - | 3 | - | ns |

## NOTES:

2681 tы 10

1. This parameter is guaranteed, but not tested.
2. Preliminary specifications only.

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP | xxZ | 7MP4031SxxZ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -15 |  | -20 |  | -25 |  | -35 |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Read Cycle


| thC | Read Cycle Time | 15 | - | 20 | - | 25 | - | 35 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| taA | Address Access Time | - | 15 | - | 20 | - | 25 | - | 35 | ns |
| tacs | Chip Select Access Time | - | 15 | - | 20 | - | 25 | - | 35 | ns |
| tCLZ ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| toe | Output Enable to Output Valid | - | 9 | - | 12 | - | 15 | - | 20 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 7 | - | 8 | - | 10 | - | 15 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 7 | - | 8 | - | 10 | - | 15 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 15 | - | 20 | - | 25 | - | 35 | ns |

## Write Cycle

| twc | Write Cycle Time | 14 | - | 17 | - | 20 | - | 30 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcw | Chip Select to End of Write | 14 | - | 17 | - | 20 | - | 25 | - | ns |
| taw | Address Valid to End of Write | 14 | - | 17 | - | 20 | - | 25 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 14 | - | 17 | - | 20 | - | 25 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 6 | - | 7 | - | 7 | - | 10 | ns |
| tow | Data to Write Time Overlap | 10 | - | 10 | - | 13 | - | 15 | - | ns |
| tDH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTE:

1. This parameter is guaranteed, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$

.2681 drw 07

TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


2681 dww 09
NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected. $\overrightarrow{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with CS transition low.
4. $\overline{O E}=\mathrm{ViL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text { CS CONTROLLED } \operatorname{TIMING}) ~}{ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{\mathrm{CS}}$ and a low $\overline{\mathrm{WE}}$.
3. twr is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going High to the end of write cycle.
4. During this period, I/O pins are in the output state, input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ Low transition occurs simultaneously with or after the $\overline{\mathrm{WE}}$ Low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but, not tested.
7. If $\overline{O E}$ is low during a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of twp or ( $\mathrm{twHz}+$ tow) to allow the I/O drivers to turn off data and to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS



2681 drw 12


## FEATURES:

- High density $256 \mathrm{~K} \times 20 / 256 \mathrm{~K} \times 16$ BiCMOS/CMOS static RAM modules
- Low profile 48-pin FR-4 DIP (Dual In-line Package)
- Fast access time: 10ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5 V ( $\pm 10 \%$ ) power supply
- Inputs/outputs directly TTL compatible
- Multiple GND pins for maximum noise immunity


## DESCRIPTION:

The IDT7MB4065/4066 are high-speed, high density 256 K x 20/256K x 16 BiCMOS/CMOS static RAM modules constructed on an epoxy laminate (FR-4) substrate using either 5 256K $\times 4$ or $4256 \mathrm{~K} \times 4$ static RAMs in plastic SOJ packages. The IDT7MB4065/4066 are available with access time as fast as 10 ns with minimal power consumption.

The IDT7MB4065/4066 are packaged in a 48 pin FR-4 DIP (Dual In-line Package). The dual row configuration allows 48 pins to be placed on a package 2.4 inches long, 600 mils wide and 0.35 inches tall.

All inputs and outputs of the IDT7MB4065/4066 are TTL compatible and operate from a single 5 V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

PIN CONFIGURATIONS ${ }^{(1)}$


2808 drw 01

## DIP

 top VIEWNOTE:

1. On the 7MB4066, pins 10,11,14, 15 are N.C. (No Connects).

FUNCTIONAL BLOCK DIAGRAM ${ }^{(1)}$


NOTE:

1. On the 7MB4066, there are $16 \mathrm{I} / \mathrm{Os}$ with byte access to $\mathrm{I} / \mathrm{Os}(0-7)$ and I/Os(8-15).

PIN NAMES

| I/Oo-19 | Data Inputs/Outputs |
| :--- | :--- |
| Ao-17 | Address |
| $\overline{\mathrm{CSL}}$ | Chip Select - Lower Byte |
| $\overline{\mathrm{CSU}}$ | Chip Select - Upper Byte |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| NC | No Connect |
| VCc | Power |
| GND | Ground |

2808 tbl 01

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Rating | Comm. | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output Current | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | Hi-Z | Standby |
| Read | L | L | H | Dout | Active |
| Write | L | X | L | Din | Active |
| Read | L | H | H | Hi-Z | Active |

2808 tbl 03

## DC ELECTRICAL CHARACTERISTICS

( $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \||니 | Input Leakage (Address and Control) | Vcc = Max.; VIN = GND to Vcc | - | 50 | $\mu \mathrm{A}$ |
| \|ILII | Input Leakage (Data) | Vcc = Max.; VIN = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \|ILO| | Output Leakage | $\mathrm{VCC}=$ Max.; $\mathrm{CS}=\mathrm{VIH}, \mathrm{VouT}=\mathrm{GND}$ to Vcc | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output Low | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=8 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |


| Symbol | Parameter | Test Conditions | 7MB4065 |  | 7MB4066 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} 10-17 n s^{(1)} \\ \text { Max. } \end{gathered}$ | $\begin{gathered} 20-45 n s \\ \text { Max. } \end{gathered}$ | $\begin{gathered} 10-17 n s^{(1)} \\ \text { Max. } \end{gathered}$ | $\begin{gathered} 20-45 n s \\ \text { Max. } \end{gathered}$ |  |
| Icc | Dymanic Operating Current | $\begin{aligned} & f=f M A X \\ & \text { (2) } ; C S=\text { VIL } \\ & \text { VCC }=\text { Max.; Output Open } \end{aligned}$ | 1000 | 750 | 800 | 600 | mA |
| ISB | Standby Supply Current | $\begin{aligned} & C S \geq V_{I H}, V C C=M a x . \\ & \text { Outputs Open, } f=f M A X^{(2)} \end{aligned}$ | 300 | 300 | 240 | 240 | mA |
| Is81 | Full Standby Supply Current | $\begin{aligned} & C S \geq V C C-0.2 V ; F=0 \\ & V I N>V C C-0.2 V \text { or }<0.2 V, \\ & f=0 \end{aligned}$ | 200 | 50 | 160 | 40 | mA |

NOTES:
2808 tbl 08

1. Preliminary specifications only.
2. $f(M A X=1 / t \operatorname{tc}$

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |
| NOTE: |  |  |  |  |  |

1. $\mathrm{VIL}=-2.0 \mathrm{~V}$ for pulse width less than 10 ns .

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## CAPACITANCE

(TA $=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C} \operatorname{IN}(\mathrm{D})$ | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 12 | pF |
| $\mathrm{C} \operatorname{IN}(\mathrm{A})$ | Input Capacitance <br> (Address and Control) | $\mathrm{VIN}=0 \mathrm{~V}$ | 42 | pF |
| C OUT | Output Capacitance | Vout $=0 \mathrm{~V}$ | 12 | pF |

2808 tbl 06

1. This parameter is guaranteed by design but not tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1-4 |

2808 tbl 09


Figure 1. Output Load
2808 dw 04 includes scope and jig.

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MB4065/4066SxxP |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-10^{(2)}$ |  | $-12^{(2)}$ |  | $-15^{(2)}$ |  | $-17^{(2)}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| tre | Read Cycle Time | 10 | - | 12 | - | 15 | - | 17 | - | ns |
| taA | Address Access Time | - | 10 | - | 12 | - | 15 | - | 17 | ns |
| tacs | Chip Select Access Time | - | 10 | - | 12 | - | 15 | - | 17 | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| toe | Output Enable to Output Valid | - | 4 | - | 5 | - | 6 | - | 8 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 6 | - | 7 | - | 8 | - | 10 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 4 | - | 4 | - | 5 | - | 6 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |


| Write Cycle |  |
| :--- | :--- |
| twc | Write Cycle Time |
| tow | Chip Select to End of Write |
| taW | Address Valid to End of Write |
| tAS | Address Set-up Time |
| twp | Write Pulse Width |
| twR | Write Recovery Time |
| twHz ${ }^{(1)}$ | Write Enable to Output in High Z |
| tow | Data to Write Time Overlap |
| tDH | Data Hold from Write Time |
| tow ${ }^{(1)}$ | Output Active from End of Write |

## NOTES:

2808 tbl 10

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.


Figure 3. Alternate Output Load
CAPACITANCE (pF)
2808 drw 06
Figure 4. Alternate Lumped Capacitive Load, Typical Derating

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameters | 7MB4065/4066SxxP |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  | -30 |  | -35 |  | -45 |  | Unit |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 20 | - | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| taA | Address Access Time | - | 20 | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| tacs | Chip Select Access Time | - | 20 | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| tCLz ${ }^{(11)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| toe | Output Enable to Output Valid | - | 10 | - | 12 | - | 15 | - | 18 | - | 23 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 10 | - | 12 | - | 15 | - | 18 | - | 20 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 10 | - | 10 | - | 10 | - | 10 | - | 10 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 5 | - | 5 | - | ns |
| tpu ${ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tpD ${ }^{(1)}$ | Chip Deselect to Power Down Time | - | 20 | - | 25 | - | 30 | - | 35 | - | 45 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 20 | - | 25 | - | 30 | - | 35 | - | 45 | - | ns |
| tcw | Chip Selection to End of Write | 15 | - | 20 | - | 25 | - | 30 | - | 40 | - | ns |
| taw | Address Valid to End of Write | 15 | - | 20 | - | 25 | - | 30 | - | 40 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 15 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 13 | - | 15 | - | 18 | - | 20 | - | 23 | ns |
| tow | Data to Write Time Overlap | 12 | - | 15 | - | 17 | - | 20 | - | 25 | - | ns |
| $t \mathrm{H}$ | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


2808 drw 07

TIMING WAVEFORM OF READ CYCLE NO. $2(1,2,4)$


TIMING WAVEFORM OF READ CYCLE NO. $2(1,3,4)$


TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


## TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text { CS CONTROLLED TIMING) }}{ }^{(1,2,3,5)}$



## NOTES:

1. $\overline{\text { WE }}$ or $\overline{C S}$ must High during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{\mathrm{CS}}$ and a low $\overline{\mathrm{WE}}$.
3. twp is measured from the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state, so input signals must not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with or after the $\overline{W E}$ low transition, outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.
7. If $\overline{\mathrm{OE}}$ is low during a $\overline{W E}$ controlled write cycle, the wirte pulse width must be the larger of twP or (twHZ + tDW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS

7MB4065


7MB4066


BOTTOM VIEW

512K/256K x 16
IDT7MP4047
CMOS STATIC RAM MODULE

## IDT7MP4046

## FEATURES:

- High-speed $8 / 4$ megabit (pin compatible) CMOS static RAM modules
- Fast access time: 70ns (max.)
- Low power consumption
- Active: 220mA max.
- CMOS Standby: $850 \mu \mathrm{~A}$ max.
- Data retention: $450 \mu \mathrm{~A}$ max. ( $\mathrm{Vcc}=2 \mathrm{~V}$ )
- Surface mounted small outline plastic packages on a 45 pin FR-4 SIP (Single In-line Package)
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible


## DESCRIPTION:

The IDT7MP4047/4046 is a $512 \mathrm{~K} / 256 \mathrm{~K} \times 16$ CMOS static RAM module constructed on a multilayer epoxy laminate (FR4) substrate using eight or four $128 \mathrm{~K} \times 8$ static RAMs in small outline plastic packages and a one-of-four decoder. Availability of two Write Enables and two Output Enables provides byte access and output control flexibility. The IDT7MP4047/4046 is available with access times as fast as 70 ns with a maximum operating current of 220 mA . For battery backup applications, a very low data retention current is available.

The IDT7MP4047/4046 is packaged in a 45 pin FR-4 SIP (Single In-line Package). This results is a package 4.6 inches in length and less than 0.2 inches in thickness.

All inputs and outputs of the IDT7MP4047/4046 are TTL compatible and operate from a single 5 V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.


## PIN CONFIGURATION — 7MP4047



PIN CONFIGURATION ${ }^{(1)}-7 M P 4046$


2754 drw 03
NOTE:

1. For proper operation of the 7MP4046 module, pins 21 and 24 must be tied together.

PIN NAMES - 7MP4047

| $\mathrm{l} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15}$ | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{A}_{0}-\mathrm{A}_{18}$ | Addresses |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}} 0-1$ | Write Enables |
| $\overline{\mathrm{OE}} 0-1$ | Output Enables |
| Vcc | Power |
| GND | Ground |

PIN NAMES - 7MP4046

| I/O0-l/O15 | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{A}_{0}-\mathrm{A}_{17}$ | Addresses |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{W E}_{0-1}$ | Write Enables |
| $\overline{\mathrm{OE} 0-1}$ | Output Enables |
| VCC | Power |
| GND | Ground |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:
2754 tbl 05

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :--- | :--- |
| Standby | H | X | High Z | Standby |
| Read | L | H | DATAout | Active |
| Write | L | L | High Z | Active |

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |
| NOTE: |  |  |  |  |  |

1. $V_{I L}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

(VcC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | 7MP4046 | 7MP4047 | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Max. | Max. |  |
| \\| اL1| | Input Leakage | $V C C=M a x ., V I N=G N D$ to $V C C$ | - | 4 | 8 | $\mu \mathrm{A}$ |
| \|lıO| | Output Leakage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{CS}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 4 | 8 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=2 \mathrm{~mA}$ | - | 0.4 | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=$ Min., $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 | - | - | V |
| ICC | Dynamic Operating Current | $\begin{aligned} & \text { Vcc = Max., } \overline{\mathrm{CS}}=\mathrm{VIL}, \\ & \mathrm{f}=\mathrm{fmAX}, \text { Output Open } \end{aligned}$ | - | 220 | 220 | mA |
| ISB | Standby Supply Current (TTL Levels) | $\overline{\mathrm{CS}} \geq \mathrm{V}$ IH, $\mathrm{VCC}=$ Max., $f=$ fmax, Ouput Opan | - | 12 | 24 | mA |
| ISB1 | Full Standby Supply Current (CMOS Levels) | $\begin{aligned} & \overline{\mathrm{CS}} \geq \text { VHC, VIN } \geq \text { VHC or } \leq \text { VLC } \\ & \text { VCC }=\text { Max., Output Open } \end{aligned}$ | - | 450 | 850 | $\mu \mathrm{A}$ |

2754 tbl 09

## DATA RETENTION CHARACTERISTICS

( $\mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min. | 7MP4046/4047 Max. @ 2.0V | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | - | 2.0 | - - | V |
| ICCDR | Data Retention Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \leq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq-0.2 \mathrm{~V} \end{aligned}$ | - | 250/450 | $\mu \mathrm{A}$ |
| tCDR $^{(2)}$ | Chip Deselect to Data Retention Time |  | 0 | - | ns |
| $\mathrm{tR}^{(2)}$ | Operation Recovery Time |  | tRC ${ }^{(1)}$ | - | ns |

NOTES:

1. $t \mathrm{tR}=$ Read Cycle Time.
2. This parameter is guaranteed by design, but not tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |  |
| :--- | :---: | :---: |
| Input Rise/Fall Times | 5 ns |  |
| Input Timing Reference Levels | 1.5 V |  |
| Output Reference Levels | 1.5 V |  |
| Output Load | See Figures 1 and 2 |  |
| 2754 tol 11 |  |  |



Figure 1. Output Load


2754 drw 05
Figure 2. Output Load
(for tclz, tolz, tchz, tohz, tow, and twhz)
*Including scope and jig

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameters | 7MP4046/4047LxxS |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -70 |  | -85 |  | -100 |  | -120 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 70 | - | 85 | - | 100 | - | 120 | - | ns |
| taA | Address Access Time | - | 70 | - | 85 | - | 100 | - | 120 | ns |
| tacs | Chip Select Access Time | - | 70 | - | 85 | - | 100 | - | 120 | ns |
| toe | Output Enable to Output Valid | - | 45 | - | 48 | - | 50 | - | 60 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 30 | - | 33 | - | 35 | - | 40 | ns |
| tol ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tCLz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5. | - | 5 | - | 5 | - | ns |
| tCHZ ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 40 | - | 43 | - | 45 | - | 50 | ns |
| toh | Output Hold from Address Change | 10 | - | 10 | - | 10 | - | 10 | - | ns |

## WRITE CYCLE

| twe | Write Cycle Time | 70 | - | 85 | - | 100 | - | 120 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twp | Write Pulse Width | 55 | - | 65 | - | 75 | - | 90 | - | ns |
| tAS | Address Set-up Time | 0 | - | 2 | - | 5 | - | 5 | - | ns |
| taw | Address Valid to End of Write | 65 | - | 82 | - | 90 | - | 100 | - | ns |
| tcw | Chip Selection to End of Write | 65 | - | 80 | - | 85 | - | 100 | - | ns |
| tDS | Data Set-up Time | 35 | - | 38 | - | 40 | - | 45 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWA | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Ouput in High Z | - | 30 | - | 33 | - | 35 | - | 40 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design, but not tested.

CAPACITANCE ${ }^{(1)}$ - 7MP4047
(TA $=+25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$ )

| Symbol | Parameter | Conditlons | Typ. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 35 | pF |
| $\mathrm{CIN}(\mathrm{C})$ | Input Capacitance $(\overline{\mathrm{CS}})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 8 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 35 | pF |

NOTE:

1. This parameter is guaranteed by design, but not tested.

## CAPACITANCE ${ }^{(1)}$-7MP4046

| Symbol | Parameter | Conditions | Typ. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 30 | pF |
| Cin(C) | Input Capacitance( $\overline{\mathrm{CS}})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 8 | pF |
| Cout | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 20 | pF |

NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

1. WE is high for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=\mathrm{VIL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed, but not tested.

## DATA RETENTION WAVEFORM



TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text { CS }}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{\mathrm{CS}}$ and a low $\overline{\mathrm{WE}}$.
3. twR is measured from the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going High to the end of write cycle.
4. During this period, $\mathrm{I} O \mathrm{O}$ pins are in the output state and inputs signals must not be applied.
5. If the $\overline{C S}$ Low transition occurs simultaneously with or after the $\overline{W E}$ Low transitions, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ fiom steady state with a 5 pF load (including scope and jig).. This parameter is guaranteed by design, but not tested.
7. If $\overline{O E}$ is low during a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of twP or (twHz + tow) to allow the l/O drivers to turn off and data to be placed on the bus for the required two. If $\overline{O E}$ is high during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specitied twp.

PACKAGE DIMENSIONS
7MP4046


2754 drw 12
7MP4047


2754 drw 13


## FEATURES:

- High density 1 megabit static RAM module
- Low profile 40 pin DSIP (Dual Single In-line vertical Package)
- Ultra fast access time: 10 ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs/outputs directly TTL compatible
- Multiple GND pins for maximum noise immunity


## DESCRIPTION:

The IDT7MP4027 is a $64 \mathrm{~K} \times 16$ static RAM module constructed on an epoxy laminate (FR-4) substrate using 464 K $x 4$ static RAMs in plastic SOJ packages. The IDT7MP4027 is available with access time as fast as 10ns with minimal power consumption.

The IDT7MP4027 is packaged in a 40 pin DSIP (Dual Single In-line vertical Package). This configuration allows 40 pins to be placed on a package 2 incheslong, 0.35 inches thick and 0.5 inches tall.

All inputs and outputs of the IDT7MP4027 are TTL compatible and operate from a single 5 V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

## PIN CONFIGURATION



## FUNCTIONAL BLOCK DIAGRAM



2843 drw 02

## PIN NAMES

| $\mathrm{A} 0-15$ | Addresses |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}-15$ | Data Inputs/Outputs |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| NC | No Connect |
| VCC | Power |
| GND | Ground |

2843 tbl 01

CAPACITANCE ( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHZ}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C} / / \mathrm{O}$ | Data l/O Capacitance | $\mathrm{V}(\mathrm{IN})=\mathrm{OV}$ | 15 | pF |
| $\mathrm{C} / \mathrm{N}$ | Input Capacitance <br> (Address and Control) | $\mathrm{V}(\mathbb{N})=0 \mathrm{~V}$ | 40 | pF |

NOTE:

1. This parameter is guaranteed by design but not tested.

2843 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2843 tbl 03

1. $\operatorname{VIL}(\min )=-1.5 \mathrm{~V}$ for pulse width less than 10 ns .

## RECOMMENDED OPERATING

TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2843 tbl 04

## TRUTH TABLE

| Mode | $\overline{\text { CS }}$ | $\overline{\text { OE }}$ | WE | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | DATAOUT | Active |
| Write | L | X | L | DATAIN | Active |
| Read | L | H | H | High-Z | Active |

2843 tbl 05

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| louT | DC Output Current | 50 | mA |

NOTE: 2843 tbl 06

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \| L | | Input Leakage | Vcc = Max.; VIN = GND to Vcc (Address and Control) | - | 40 | $\mu \mathrm{A}$ |
| \|ILI| | Input Leakage (Data) | Vcc = Max.; VIN = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \|lion | Output Leakage | $\mathrm{Vcc}=$ Max.; $\mathrm{CS}=\mathrm{VIH}$, VOUT = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| VOL | Output Low | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=8 \mathrm{~mA}$ | - | 0.4 | $V$ |
| VOH | Output High | $\mathrm{VCC}=$ Min., $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |

2843 tbl 07

| Symbol | Parameter | Test Conditions | 7MP4027B <br> Max. | 7MP4027S <br> Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| ICC | Dymanic Operating <br> Current | $\mathrm{f}=\mathrm{fMAX} ; \mathrm{CS}=\mathrm{VIL}$ <br> $\mathrm{VCC}=\mathrm{Max} . ;$ Output Open | 720 | 640 | mA |
| ISB | Standby Supply <br> Current | $\overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{VCC}=\mathrm{Max}$. <br> Outputs Open, $\mathrm{f}=\mathrm{fMAX}$ | - | 160 | mA |
| ISB1 | Full Standby <br> Supply Current | $\overline{\mathrm{CS}} \geq \mathrm{VCC}-0.2 \mathrm{~V} ; \mathrm{f}=0$ <br> $\mathrm{VIN}>\mathrm{VCC}-0.2 \mathrm{~V}$ or $<0.2 \mathrm{~V}$ | - | 120 | mA |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1-4$ |

2843 tbl 09


2843 drw 03

Figure 1. Output Load.


2843 drw 05

Figure 3. Alternate Output Load.


2843 drw 04

Figure 2. Output Load (for tCLZ, tOLZ, tCHZ, tOHZ, tWHZ, and tow)


Figure 4. Alternate Lumped Capacitive Load, Typical Derating.

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP4027BxxV |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -10 ${ }^{(2)}$ |  | $-12^{(2)}$ |  | -15 |  | -17 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| tac | Read Cycle Time | 10 | - | 12 | - | 15 | - | 17 | - | ns |
| taA | Address Access Time | - | 10 | - | 12 | - | 15 | - | 17 | ns |
| tacs | Chip Select Access Time | - | 4 | - | 5 | - | 6 | - | 8 | ns |
| tCLZ ${ }^{(1)}$ | Chip Select to Output in Low Z | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| toe | Output Enable to Output Valid | - | 4 | - | 5 | - | 6 | - | 8 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 6 | - | 7 | - | 8 | - | 10 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 3 | - | 4 | - | 5 | - | 6 | ns |
| tor | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | ns |

Write Cycle

| tw | Write Cycle Time | 10 | - | 12 | - | 15 | - | 17 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcw | Chip Select to End of Write | 7 | - | 8 | - | 9 | - | 10 | - | ns |
| taW | Address Valid to End of Write | 8 | - | 9 | - | 10 | - | 12 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 8 | - | 9 | - | 10 | - | 12 | - | ns |
| twa | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twHZ ${ }^{(1)}$ | Write Enable to Output in High Z | - | 4 | - | 5 | - | 6 | - | 7 | ns |
| tow | Data to Write Time Overlap | 4 | - | 5 | - | 6 | - | 8 | - | ns |
| tDH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 2 | - | 2 | - | 2 | - | 2 | - | ns |

NOTES:

1. This parameter is guaranteed by design, but not tested
2. Preliminary specifications only.

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP4027SxxV |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  | -30 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tAA | Address Access Time | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tacs | Chip Select Access Time | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 4 | - | 4 | - | 4 | - | 4 | - | ns |
| toe | Output Enable to Output Valid | - | 12 | - | 12 | - | 15 | - | 20 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 10 | - | 15 | - | 20 | - | 20 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 10 | - | 15 | - | 20 | - | 20 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tpu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 20 | - | 25 | - | 30 | - | 35 | ns |

## Write Cycle

| twc | Write Cycle Time | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcw | Chip Select to End of Write | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| taw | Address Valid to End of Write | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 10 | - | 15 | - | 20 | - | 20 | ns |
| tow | Data to Write Time Overlap | 12 | - | 15 | - | 17 | - | 20 | - | ns |
| toh | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


NOTES:
2843 drw 09

1. WE is High for Read Cycle.
2. Device is continuously selected. $\overline{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=V \mathrm{IL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE CONTROLLED TIMING) }}{ }^{(1,2,3,7)}$


2843 dww 10

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\operatorname{CS}}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{W E}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a low CS and a low WE.
3. tWR is measured from the earlier of $\overline{\mathrm{C}}$ or $\overline{\mathrm{WE}}$ going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with or after the $\overline{W E}$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. During a WE controlled write cycle, write pulse (( twP ) $>\mathrm{twHZ}+\mathrm{tbW}$ ) to allow the $l / O$ drivers to turn off and data to be placed on the bus for the required tDW. If $\overline{O E}$ is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS




SIDE VIEW

## FEATURES

- High density separate I/O, 2 megabit (256K x 9) static RAM module
- Low profile 44 pin, 600 mil DIP
- Fast access time: 10ns (max.)
- Surface mounted plastic SOJ packages on a multilayer epoxy laminate (FR-4) substrate
- Multiple ground pins for maximum noise immunity
- Inputs/outputs directly TTL compatible


## DESCRIPTION

The IDT7MB4040 is a separate I/O, 9 bit wide 2 megabit static RAM module constructed on a multilayer epoxy laminate (FR-4) substrate using $9256 \mathrm{~K} \times 1$ static RAMs in plastic SOJ packages. The IDT7MB4040 is available with access times as fast as 10 ns with minimal power consumption.

The IDT7MB4040 is packaged in a 44 pin FR-4 DIP. The memory configuration results in a package 3.4 inches long, 600 mils wide, and only 350 mils in height. Provision of a ninth bit results in a optimal package for high reliability applications where parity is a must.

All inputs and outputs of the IDT7MB4040 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refreshing for operation and provides equal access and cycle times for ease of use.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



## PIN NAMES

| Dlo-Dl8 | Data Inputs |
| :--- | :--- |
| DOo-DO8 $^{2}$ | Data Outputs |
| Ao-A17 | Addresses |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\text { WE }}$ | Write Enable |
| Vcc | Power |
| GND | Ground |

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\text { WE }}$ | Output | Power |
| :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | High-Z | Standby |
| Read | L | H | DATAout | Active |
| Write | L | L | High-Z | Active |

2700 tbl 02

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | mA |

## NOTE:

2700 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE $\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN(D) | Input Capacitance <br> (Data) | $\mathrm{VIN}=0 \mathrm{~V}$ | 15 | pF |
| CIN(A) | Input Capacitance <br> (Address and Control) | V IN $=0 \mathrm{~V}$ | 75 | pF |
| CouT | Output Capacitance | VouT $=0 \mathrm{~V}$ | 15 | pF |

1. This parameter is guaranteed by design, but not tested.

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 5.8 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

1. $\mathrm{V}_{\mathrm{IL}}=-2.0 \mathrm{~V}$ for pulse width less than 15 ns .

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C} 10+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$
$\left(V C C=5.0 \mathrm{~V} \pm 10 \%, T A=0^{\circ} \mathrm{C}\right.$ to $+7.0^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \||ㄴㄴ| | Input Leakage (Address and Control). |  | - | 45 | $\mu \mathrm{A}$ |
| \|ILII | Input Leakage (Data) | Vcc = Max., Vin = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \|lLO| | Output Leakage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \overline{\mathrm{CS}}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} . ; \mathrm{lOL}=8 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=$ Min., $\mathrm{OOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |


| Symbol | Parameter | Test Conditions | 10ns, 12ns Max. | 15-35ns <br> Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current | $\begin{aligned} & \text { VCC = Max., } \overline{\mathrm{CS}} \leq \text { VIL } \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{fMAX} . \end{aligned}$ | 1710 | 1350 | mA |
| IsB | Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{VCC}=\mathrm{Max} ., \\ & \text { Outputs Open, } \mathrm{f}=\mathrm{fmAX} . \end{aligned}$ | 630 | 360 | mA |
| ISB1 | Full Standby Supply Current | $\begin{aligned} & \overline{C S} \geq \mathrm{Vcc}-0.2 \mathrm{~V}, f=0 \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ | 270 | 270 | mA |

NOTE:
2700 tbl 08

1. $10 \mathrm{~ns}, 12 \mathrm{~ns}$ are preliminary specifications.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1 \& 2$ |



Figure 1. Output Load
2700 dww 03
*Including scope and jig

AC ELECTRICAL CHARACTERISTICS ${ }^{(2)}\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | Parameters | 7MB4040SxxP |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -10 |  | -12 |  | -15 |  | -17 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |


| Read Cycle |  | Read Cycle Time | 10 | - | 12 | - | 15 | - | 17 | - |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRC | ns |  |  |  |  |  |  |  |  |  |
| taA | Address Access Time | - | 10 | - | 12 | - | 15 | - | 17 | ns |
| tacs | Chip Select Access Time | - | 10 | - | 12 | - | 15 | - | 17 | ns |
| tCLZ $^{(1)}$ | Chip Select to Output in Low Z | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tchZ $^{(1)}$ | Chip Deselect to Output in High Z | - | 10 | - | 10 | - | 10 | - | 10 | ns |
| toH | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tpu $^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD $^{(1)}$ | Chip Deselect to Power Down Time | - | 10 | - | 12 | - | 15 | - | 17 | ns |

Write Cycle

| twc | Write Cycle Time | 10 | - | 12 | - | 15 | - | 17 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcW | Chip Selection to End of Write | 8 | - | 10 | - | 12 | - | 15 | - | ns |
| taw | Address Valid to End of Write | 8 | - | 10 | - | 12 | - | 15 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 8 | - | 10 | - | 12 | - | 15 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWHZ ${ }^{(1)}$ | Write Enable to Ouput in High Z | - | 6 | - | 7 | - | 8 | - | 9 | ns |
| tow | Data to Write Time Overlap | 8 | - | 9 | - | 10 | - | 11 | - | ns |
| toH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. $10 \mathrm{~ns}, 12 \mathrm{~ns}$ are preliminary specifications.

AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, T A=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | Parameters | 7MB4040SxxP |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |


| Read Cycle |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRC | Read Cycle Time | 20 | - | 25 | - | 35 | - | ns |
| taA | Address Access Time | - | 20 | - | 25 | - | 35 | ns |
| tacs | Chip Select Access Time | - | 20 | - | 25 | - | 35 | ns |
| tCLz ${ }^{(1)}$ | Chip Select to Output in Low Z | 3 | - | 5 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 10 | - | 13 | - | 20 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| tpu ${ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | ns |
| tPD $^{(1)}$ | Chip Deselect to Power Down Time | - | 20 | - | 25 | - | 35 | ns |

## Write Cycle

| twc | Write Cycle Time | 20 | - | 25 | - | 35 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcw | Chip Selection to End of Write | 17 | - | 22 | - | 30 | - | ns |
| taW | Address Valid to End of Write | 17 | - | 22 | - | 30 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 17 | - | 22 | - | 30 | - | ns |
| twa | Write Recovery Time | 0 | - | 3 | - | 3 | - | ns |
| twHZ $^{(1)}$ | Write Enable to Ouput in High Z | - | 10 | - | 13 | - | 20 | ns |
| tDW | Data to Write Time Overlap | 13 | - | 15 | - | 20 | - | ns |
| tDH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | ns |
| tow $^{(1)}$ | Output Active from End of Write | 0 | - | 5 | - | 5 | - | ns |

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,3)}$


## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (商E CONTROLLED) ${ }^{(1,2,3,7)}$



2700 drw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{W E}$ or $\overline{C S}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{\mathrm{CS}}$ and a low $\overline{\mathrm{WE}}$.
3. $\mathrm{T}_{\mathrm{N} R}$ is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going High to the end of write cycle.
4. During this period, I/O pins are in the output state, input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ Low transition occurs simultaneously with or after the $\overline{\mathrm{WE}}$ Low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but, not tested.
7. If $\overline{O E}$ is low during a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of twp or ( $\mathrm{WWHZ}+$ tow) to allow the $1 / O$ drivers to turn off data and to be placed on the bus for the required $也 \mathrm{~W}$. If $\overline{O E}$ is high during an $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS



BOTTOM VIEW

## 2M x 8 <br> CMOS STATIC RAM MODULE

PRELIMINARY

## IDT7MB4084

## FEATURES:

- High density 16 megabit ( $2 \mathrm{M} \times 8$ ) static RAM module
- Equivalent to the JEDEC standard for future monolithic
- Fast access time: 55ns (max.)
- Low power consumption
- Active: 110 mA (max.)
-CMOS Standby: $450 \mu \mathrm{~A}$ (max.)
- Data Retention: $250 \mu \mathrm{~A}$ (max.) $\mathrm{Vcc}=2 \mathrm{~V}$
- Surface mounted plastic packages on a 36 -pin, 600 mil FR-4 DIP (Dual-In-Line Package) substrate
- Single 5V ( $\pm 10 \%$ ) power supply
- Inputs/outputs directly TTL compatible


## DESCRIPTION:

The IDT7MB4084 is a 16 megabit ( $2 \mathrm{M} \times 8$ ) static RAM module constructed on a co-fired ceramic or multilayer epoxy laminate (FR-4) substrate using four 512K $\times 8$ static RAMs and a decoder. The IDT7MB4084 is available with access times as fast as 55 ns , and a data retention current of $250 \mu \mathrm{~A}$ and a standby current of $450 \mu \mathrm{~A}$.

The IDT7MB4084 is packaged in a 36 -pin FR-4 DIP resulting in the same JEDEC footprint in a package 1.8 inches long and 0.6 inches wide.

All inputs and outputs of the7MB4084 are TTL compatible and operate from a single 5 V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



PIN NAMES

| $1 / O 0-7$ | Data Inputs/Outputs |
| :--- | :--- |
| $A 0-20$ | Addresses |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $V C c$ | Power |
| GND | Ground |

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High-Z | Standby |
| Read | L | L | H | DouT | Active |
| Read | L | H | H | High-Z | Active |
| Write | L | X | L | Din | Active |

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Typ. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 35 | pF |
| $\mathrm{CIN}(\mathrm{C})$ | Input Capacitance $(\overline{\mathrm{CS}})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 8 | pF |
| COUT | Output Capacitance | VoUT $=0 \mathrm{~V}$ | 35 | pF |

## NOTE:

2794 tbl 03

1. This parameter is guaranteed by design, but not tested.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VcC | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE

2794 tbl 04

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| LOUT | DC Output Current | 50 | mA |

NOTE:
2794 tbl 05

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5 \mathrm{~V} \pm 10 \%$ |

1. $\mathrm{VIL}=-2.0 \mathrm{~V}$ for pulse width less than 10 ns .

## DC ELECTRICAL CHARACTERISTICS

( $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | 7MB4084LxxP |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| \||LII | Input Leakage | $\mathrm{Vcc}=$ Max., VIN = GND to Vcc | - | 20 | $\mu \mathrm{A}$ |
| \|lıO| | Output Leakage | $\begin{aligned} & \text { VCC }=\text { Max. }, \overline{C S}=\mathrm{VIH}, \\ & \text { Vout }=\text { GND to } \mathrm{VCC} \end{aligned}$ | - | 20 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=2 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 | - | V |
| Icc | Dynamic Operating Current | $V C C=\text { Max. }, \overline{C S} \leq V_{I L} ; f=f M A X,$ Outputs Open | - | 110 | mA |
| ISB | Standby Supply Current (TTL Levels) | $\overline{C S} \geq \mathrm{V} H \mathrm{H}, \mathrm{VCC}=\text { Max. } \mathrm{f}=\mathrm{fMAX},$ Outputs Open | - | 12 | mA |
| IsB1 | Full Standby Supply Current (CMOS Levels) | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}, \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ | - | 450 | $\mu \mathrm{A}$ |

## DATA RETENTION CHARACTERISTICS

( $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min. | $\begin{gathered} \text { Max. } \\ \text { Vcc @ 2.0V } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Vcc for Data Retention | - | 2.0 | - | V |
| ICCDR | Data Retention Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{VIN} \leq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \geq 0.2 \mathrm{~V} \end{aligned}$ | - | 250 | $\mu \mathrm{A}$ |
| $\operatorname{tcDa}^{(2)}$ | Chip Deselect to Data Retention Time |  | 0 | - | ns |
| th ${ }^{(2)}$ | Operation Recovery Time |  | tRC ${ }^{(1)}$ | - | ns |

## NOTES:

2794 tb 08

1. $t R C=$ Read Cycle Time.
2. This parameter is guaranteed by design, but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



2794 drw 04

Figure 1. Output Load


Figure 2. Output Load
(for tolz, tchz, tohz, twhz, tow and tclz)

## AC ELECTRICAL CHARACTERISTICS ${ }^{(2)}$

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | 7MB4084LxxP |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -55 |  | -70 |  | -85 |  | -100 |  | -120 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 55 | - | 70 | - | 85 | - | 100 | - | 120 | - | ns |
| tAA | Address Access Time | - | 55 | - | 70 | - | 85 | - | 100 | - | 120 | ns |
| tacs | Chip Select Access Time | - | 55 | - | 70 | - | 85 | - | 100 | - | 120 | ns |
| toe | Output Enable to Output Valid | - | 30 | - | 45 | - | 48 | - | 50 | - | 60 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 20 | - | 30 | - | 33 | - | 35 | - | 40 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 5 | - | 5 | - | 0 | - | 0 | - | 0 | - | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 20 | - | 40 | - | 43 | - | 45 | - | 50 | ns |
| toh | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tru ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 55 | - | 70 | - | 85 | - | 100 | - | 120 | ns |


| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twe | Write Cycle Time | 55 | - | 70 | - | 85 | - | 100 | - | 120 | - | ns |
| twp | Write Pulse Width | 55 | - | 55 | - | 65 | - | 75 | - | 90 | - | ns |
| tAS | Address Set-up Time | 5 | - | 0 | - | 2 | - | 5 | - | 5 | - | ns |
| taw | Address Valid to End of Write | 50 | - | 65 | - | 82 | - | 90 | - | 100 | - | ns |
| tcw | Chip Select to End of Write | 50 | - | 65 | - | 80 | - | 85 | - | 100 | - | ns |
| tow | Data to Write Time Overlap | 20 | - | 35 | - | 38 | - | 40 | - | 45 | - | ns |
| toh | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 20 | - | 30 | - | 33 | - | 35 | - | 40 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 5 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


2794 drw 06
TIMING WAVEFORM OF READ CYCLE NO. $\mathbf{2}^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

2794 dww 08

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{VIL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2\left(\overline{\mathrm{CS}}\right.$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (WP) of a low $\overline{C S}$ and a low $\overline{W E}$.
3. twR is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with or after the $\bar{W} E$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{O E}$ is low during a WE controlled write cycle, the write pulse width must be the greater of twP or twHz + tow to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## FEATURES:

- High-density 16 megabit CMOS static RAM module
- Pin-compatible upgrade from IDT7MP4058 (512K x 8) SRAM module
- Fast access time: 55ns (max.)
- Low power consumption
- Active: 110 mA (max.)
- CMOS Standby: $450 \mu \mathrm{~A}$ (max.)
- Data Retention: $250 \mu \mathrm{~A}$ (max.) $\mathrm{Vcc}=2 \mathrm{~V}$
- Surface-mounted RAM packages on an epoxy laminate (FR-4) substrate
- Offered in a 36 -pin SIP (Single In-line Package) for maximum space-saving
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs and outputs TTL-compatible


## DESCRIPTION:

The IDT7MP4059 is a $2 \mathrm{M} \times 8$ high-speed CMOS static RAM module constructed on an epoxy laminate substrate (FR-4) using four $512 \mathrm{~K} \times 8$ static RAMs and a one-of-four decoder in plastic surface mount packages.

The IDT7MP4059 is available with maximum access times as fast as 55 ns , with maximum operating power consumption of 605 mW .

The IDT7MP4059 is offered in a 36 -pin SIP (Single In-line Package). This vertically mounted SIP module is a costeffective solution allowing for very high packing density.

All inputs and outputs of the IDT7MP4059 are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation.

## PIN CONFIGURATION



SIP
BACK VIEW

## FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

| $\mathrm{A} 0-20$ | Address Inputs |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{0}-7$ | Data Inputs/Outputs |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{CS}}$ | Chip Select |
| Vcc | Power |
| GND | Ground |

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Rating ${ }^{(1)}$ | Commercial | Unit |
| :---: | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

## NOTE:

2840 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE $\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 35 | pF |
| CIN (C) | Input Capacitance $(\overline{\mathrm{CS}})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 8 | pF |
| COUT | Output Capacitance | VoUT $=0 \mathrm{~V}$ | 35 | pF |

NOTE:
2840 tbl 03

## RECOMMENDED DC

OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voltage | -0.5 | - | 0.8 | V |

NOTE:
2840 tbl 04

1. $\mathrm{V}_{\mathrm{IL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5 \mathrm{~V} \pm 10 \%$ |

2840 tbl 05

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High-Z | Standby |
| Read | L | L | H | Dout | Active |
| Read | L | H | H | High-Z | Active |
| Write | L | X | L | DIN | Active |

1. This parameter is guaranteed by design, but not tested.

2840 tbl 06

## DC ELECTRICAL CHARACTERISTICS

$\left(V C C=5 V \pm 10 \%, T A=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Leakage | Vcc = Max., VIN = GND to Vcc | - | 20 | $\mu \mathrm{A}$ |
| ILO | Output Leakage | $\begin{aligned} & \mathrm{VCC}=\text { Max., } \overline{\mathrm{CS}}=\mathrm{VIH}, \text { VOUT }=\mathrm{GND} \\ & \text { to VCC } \end{aligned}$ | - | 20 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=2 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min}$., $1 \mathrm{OH}=-1 \mathrm{~mA}$ | 2.4 | - | V |
| Icc | Dynamic Operating Current | $\text { VCC }=\text { Max. }, \overline{C S} \leq \text { VIL; } \mathbf{f}=\mathrm{fMAX},$ <br> Outputs Open | - | 110 | mA |
| ISB | Standby Supply Current (TTL Levels) | $\overline{C S} \geq V_{I H}, V C C=\text { Max., } f=f M A X$ Outputs Open | - | 12 | mA |
| ISE1 | Full Standby Supply Current (CMOS Levels) | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{Vcc} 0.2 \mathrm{~V}, \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ | - | 450 | $\mu \mathrm{A}$ |

## DATA RETENTION CHARACTERISTICS $\left(T_{A}=0^{\circ} \mathrm{C} T 0+70^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Test Condition | Min. | $\begin{gathered} \text { Vcc @ 2.0V } \\ \text { Max. } \end{gathered}$ | Unlt |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | VCC for Data Retention | - | 2.0 | - | V |
| ICCDR | Data Retention Current | $\overline{C S} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | - | 250 | $\mu \mathrm{A}$ |
| tcDR ${ }^{(3)}$ | Chip Deselect to Data Retention Time | VIN $\leq V C c-0.2 \mathrm{~V}$ or | 0 | - . | ns |
| tR ${ }^{(3)}$ | Operation Recovery Time | VIN $\geq 0.2 \mathrm{~V}$ | $\operatorname{trc}^{(1)}$ | - | ns |

## NOTES:

1. tre = Read Cycle Time
2. This parameter is guaranteed by design, but not tested.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



2840 drw 04
*Including scope and jig.
Figure 1. Output Load


Figure 2. Output Load
(For tolz, tchz, toHz, twhz, tow and tclz)

AC ELECTRICAL CHARACTERISTICS
$\left(V C c=5 \mathrm{~V} \pm 10 \%, T A=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )


| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| the | Read Cycle Time | 55 | - | 70 | - | 85 | - | 100 | - | ns |
| tAA | Address Access Time | - | 55 | - | 70 | - | 85 | - | 100 | ns |
| tacs | Chip Select Access Time | - | 55 | - | 70 | - | 85 | - | 100 | ns |
| toe | Output Enable to Output Valid | - | 30 | - | 45 | - | 48 | - | 50 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 20 | - | 30 | - | 33 | - | 35 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tCLZ ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tCHZ ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 20 | - | 40 | - | 43 | - | 45 | ns |
| toh | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 55 | - | 70 | - | 85 | - | 100 | ns |

## Write Cycle

| twc | Write Cycle Time | 55 | - | 70 | - | 85 | - | 100 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twp | Write Pulse Width | 40 | - | 55 | - | 65 | - | 75 | - | ns |
| tAs | Address Set-up Time | 0 | - | 0 | - | 2 | - | 5 | - | ns |
| tAW | Address Valid to End of Write | 45 | - | 65 | - | 82 | - | 90 | - | ns |
| tcw | Chip Select to End of Write | 45 | - | 65 | - | 80 | - | 85 | - | ns |
| tDW | Data to Write Time Overlap | 30 | - | 35 | - | 38 | - | 40 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz $^{(1)}$ | Write Enable to Output in High Z | 20 | - | - | 30 | - | 33 | - | 35 | ns |
| tow $^{(1)}$ | Output Active from End of Write | 5 | - | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


2840 drw 08

## NOTES:

1. WE is High for Read Cycle
2. Device is continuously selected $\overline{\mathrm{CS}}=\mathrm{VIL}$
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low
4. $\overline{O E}=\mathrm{VIL}$
5. Transition is measured $=200 \mathrm{mV}$ from steady state. This parameter is guaranateed by design but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) ${ }^{(1,2,3,7)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


NOTES:
2840 drw 10

1. $\overline{W E}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlay (twP) of a low $\overline{\mathrm{CS}}$ and a low $\overline{\mathrm{WE}}$.
3. twR is measured from the earlier of $\overline{C S}$ or WE going high to the end of write cycle.
4. During this period, l/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with or after the $\overline{\mathrm{WE}}$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design but not tested.
7. If $\overline{O E}$ is low during a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of twP or (twHZ + tDW) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## FEATURES:

- High density 4 megabit ( $512 \mathrm{~K} \times 8$ ) static RAM module
- Equivalent to the JEDEC standard for future monolithic $512 \mathrm{~K} \times 8$ static RAMs
- Fast access time: 15ns (max.)
- Low power consumption (L version)
- Active: 110 mA (max.)
-CMOS Standby: $400 \mu \mathrm{~A}$ (max.)
-Data Retention: $250 \mu \mathrm{~A}$ (max.) $\mathrm{Vcc}=2 \mathrm{~V}$
- Surface mounted plastic packages on a 32 -pin, 600 mil ceramic or FR-4 DIP substrate
- Single 5 V ( $\pm 10 \%$ ) power supply
- Inputs/outputs directly TTL compatible


## DESCRIPTION:

The IDT7M4048/7MB4048 is a 4 megabit ( $512 \mathrm{~K} \times 8$ ) static RAM module constructed on a co-fired ceramic or multilayer epoxy laminate (FR-4) substrate using four 1 megabit static RAMs and a decoder. The IDT7MB4048 is available with access times as fast as 15ns. For low power applications, the IDT7M4048 version offers a data retention current of $200 \mu \mathrm{~A}$ and a standby current of $400 \mu \mathrm{~A}$.

The IDT7M4048 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 4 megabits into the JEDEC DIP footprint. The IDT7MB4048 likewise is packaged in a 32-pin FR-4 DIP resulting in the same JEDEC footprint in a package 1.6 inches long and 0.6 inches wide.

All inputs and outputs of the IDT7M4048 and 7MB4048 are TTL compatible and operate from a single 5 V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

## PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM


PIN NAMES

| $1 / \mathrm{O}_{0}-7$ | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{AO}-18$ | Addresses |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| Vcc | Power |
| GND | Ground |

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High-Z | Standby |
| Read | L | L | H | DouT | Active |
| Read | L | H | H | High-Z | Active |
| Write | L | X | L | Din | Active |

2675 tbl 02
CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Typ. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 35 | pF |
| CIN(C) | Input Capacitance $(\overline{\mathrm{CS}})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 8 | pF |
| CouT | Output Capacitance | Vout $=0 \mathrm{~V}$ | 35 | pF |

## NOTE:

2675 tbl 3

1. This parameter is guaranteed by design, but not tested.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output Current | 50 | mA |

NOTE:
2675 tbl 05

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDEDDCOPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{VIL}=-2.0 \mathrm{~V}$ for pulse width less than 10 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

( $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 1.- Test Condition | 7M4048LxxN |  | 7MB4048SxxP |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 25-55ns |  | 15-20ns ${ }^{(3)}$ |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| \| L | | Input Leakage | Vcc = Max., VIN = GND to Vcc | - | 4 | - | 8 | - | 8 | $\mu \mathrm{A}$ |
| \|lıO| | Output Leakage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} ., \overline{\mathrm{CS}}=\mathrm{VIH}, \\ & \mathrm{VOUT}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 4 | - | 8 | - | 8 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min}_{1}, \mathrm{IOL}=2 \mathrm{~mA}^{(1)}, \\ & \mathrm{lOL}=8 \mathrm{~mA}^{(2)} \end{aligned}$ | - | 0.4 | - | 0.4 | - | 0.4 | V |
| VoH | Output High Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min}, \mathrm{IOH}=-1 \mathrm{~mA}^{(1)}, \\ & 1 O H=-4 \mathrm{~mA}^{(2)} \end{aligned}$ | 2.4 | - | 2.4 | - | 2.4 | - | V |
| Icc | Dynamic Operating Current | $\text { VCC }=\text { Max., } \overline{C S} \leq \text { VIL; } f=f \text { mAX },$ Outputs Open | - | 110 | - | 480 | - | 520 | mA |
| ISB | Standby Supply Current (TTL Levels) | $\begin{aligned} & \overline{C S} \geq V I H, V C C=M a x ., f=f M A X, \\ & \text { Outputs Open } \end{aligned}$ | - | 12 | - | 250 | - | 250 | mA |
| ISB1 | Full Standby Supply Current (CMOS Levels) | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}, \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \text { or } \leq 0.2 \end{aligned}$ | - | 0.4 | - | 50 | - | 170 | mA |

## NOTES:

2675 tbl 07

1. For 7 M 4048 LxxN version only.
2. For 7MB4048SxxP version only.
3. Preliminary specifications only.

## DATA RETENTION CHARACTERISTICS ${ }^{(3)}$

( $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min. | $\begin{gathered} \text { Max. } \\ \text { Vcc @ 2.0V } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Vcc for Data Retention. | - | 2.0 | - | V |
| ICCDR | Data Retention Current | $\begin{aligned} & \overline{\overline{C S}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{~V} \operatorname{IN} \leq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \geq 0.2 \mathrm{~V} \end{aligned}$ | - | 250 | $\mu \mathrm{A}$ |
| $\mathrm{tcDR}^{(2)}$ | Chip Deselect to Data Retention Time |  | 0 | - | ns |
| $\mathrm{tR}^{(2)}$ | Operation Recovery Time |  | $\mathrm{tRC}^{(1)}$ | - | ns |

## NOTES:

1. $\mathrm{tRC}=$ Read Cycle Time.
2. This parameter is guaranteed by design, but not tested.
3. For 7M4048LxxN version only.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1-4 |



2675 drw 04
Flgure 1. Output Load


2675 drw 05
Figure 2. Output Load (for tolz, tchz, torz, twhz, tow and tclz)


Figure 3. Alternate Output Load


CAPACITANCE (pF)

$$
2675 \text { dww 05a }
$$

Figure 4. Alternate Lumped Capacitive Load, Typical Derating

## AC ELECTRICAL CHARACTEF ISTICS

(Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MB4048SxxP |  |  |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-15^{(3)}$ |  | $-17^{(3)}$ |  | -20 ${ }^{(3)}$ |  | -25 |  | -30 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 15 | - | 17 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| taA | Address Access Time | - | 15 | - | 17 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tacs | Chip Select Access Time | - | 15 | - | 17 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| toe | Output Enable to Output Valid | - | 8 | - | 8 | - | 10 | - | 12 | - | 15 | - | 15 | ns |
| torz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 7 | - | 7 | - | 8 | - | 12 | - | 12 | - | 15 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tCLZ ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 12 | - | 12 | - | 13 | - | 14 | - | 16 | - | 20 | ns |
| toh | Output Hold from Address Change | 1 | - | 1 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD $^{(1)}$ | Chip Deselect to Power-Down Time | - | 15 | - | 17 | - | 20 | - | 25 | - | 30 | - | 35 | ns |

## Write Cycle

| twc | Write Cycle Time | 15 | - | 17 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twp | Write Pulse Width | 15 | - | 14 | - | 15 | - | 17 | - | 20 | - | 25 | - | ns |
| tAS ${ }^{(2)}$ | Address Set-up Time | 3 | - | 3 | - | 3 | - | 3 | - | 0 | - | 0 | - | ns |
| taw | Address Valid to End of Write | $15^{(5)}$ | - | $17^{(4)}$ | - | 18 | - | 20 | - | 25 | - | 30 | - | ns |
| tcw | Chip Select to End of Write | 15 | - | 17 | - | 18 | - | 20 | - | 25 | - | 30 | - | ns |
| tow | Data to Write Time Overlap | 10 | - | 10 | - | 12 | - | 15 | - | 17 | - | 20 | - | ns |
| $\mathrm{tDH}^{(2)}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{twR}^{(2)}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 8 | - | 10 | - | 13 | - | 15 | - | 15 | - | 15 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 2 | - | 2 | - | 2 | - | 2 | - | 5 | - | 5 | - | ns |

## NOTES:

1. This parameter is guaranteed by design, but not tested.
2. $\mathrm{tAS}=0 \mathrm{~ns}$ for $\overline{\mathrm{CS}}$ controlled write cycles. $\mathrm{tDH}, \mathrm{tWR}=3 \mathrm{~ns}$ for $\overline{\mathrm{CS}}$ controlled write cycles.
3. Preliminary specifications only.
4. $\mathrm{t} A \mathrm{~W}=14 \mathrm{~ns}$ for $\overline{\mathrm{CS}}$ controlled write cycles.
5. $\mathrm{tAW}=12 \mathrm{~ns}$ for $\overline{\mathrm{CS}}$ controlled write cycles.

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MB4048SxxP |  |  |  | 7M4048LxxN |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -45 |  | -55 |  | -60 ${ }^{(3)}$ |  | $-65^{(3)}$ |  | -70 |  |  |
|  |  | Min. | Max. | Min. | Max. | MIn. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 45 | - | 55 | - | 65 | - | 65 | - | 70 | - | ns |
| taA | Address Access Time | - | 45 | - | 55 | - | 60 | - | 65 | - | 70 | ns |
| tacs | Chip Select Access Time | - | 45 | - | 55 | - | 60 | - | 65 | - | 70 | ns |
| toe | Output Enable to Output Valid | - | 25 | - | 30 | - | 30 | - | 35 | - | 45 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 20 | - | 20 | - | 25 | - | 25 | - | 30 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 5 | - | 5 | - | 3 | - | 5 | - | 0 | - | ns |
| tctiz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 20 | - | 20 | - | 25 | - | 25 | - | 40 | ns |
| toh | Output Hold from Address Change | 5 | - | 5 | - | 10 | - | 10 | - | - | 10 | ns |
| tpu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 45 | - | 55 | - | 65 | - | 65 | - | 70 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 45 | - | 55 | - | 65 | - | 65 | - | 70 | - | ns |
| twp | Write Pulse Width | 35 | - | 45 | - | 50 | - | 55 | - | 55 | - | ns |
| tas | Address Set-up Time | 5 | - | 5 | - | 0 | - | 0 | - | 0 | - | ns |
| taw | Address Valid to End of Write | 40 | - | 50 | - | 60 | - | 65 | - | 65 | - | ns |
| tcw | Chip Select to End of Write | 40 | - | 50 | 二 | 60 | - | 65 | - | 65 | - | ns |
| tow | Data to Write Time Overlap | 20 | - | 20 | - | 30 | - | 30 | - | 35 | - | ns |
| tDH | Data Hold Time | $0^{(2)}$ | - | $0^{(2)}$ | - | 0 | - | 0 | - | 0 | - | ns |
| tWR | Write Recovery Time | $0^{(2)}$ | - | $0^{(2)}$ | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 15 | - | 20 | - | 25 | - | 25 | - | 30 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 5 | - | 5 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. This parameter is guaranteed by design, but not tested.
2. $\mathrm{t} A \mathrm{~S}=0 \mathrm{~ns}$ for $\overline{\mathrm{CS}}$ controlled write cycles. tDH, tWR $=5 \mathrm{~ns}$ for $\overline{\mathrm{CS}}$ controlled write cycles.
3. Preliminary specifications only.

## AC ELECTRICAL CHARACTERISTICS

(VCC $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M4048LxxN |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -85 |  | -100 |  | -120 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 85 | - | 100 | - | 120 | - | ns |
| taA | Address Access Time | - | 85 | - | 100 | - | 120 | ns |
| tacs | Chip Select Access Time | - | 85 | - | 100 | - | 120 | ns |
| toe | Output Enable to Output Valid | - | 48 | - | 50 | - | 60 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 33 | - | 35 | - | 40 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | ns |
| tCLz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 43 | - | 45 | - | 50 | ns |
| tor | Output Hold from Address Change | 10 | - | 10 | - | 10 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 85 | - | 100 | - | 120 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 85 | - | 100 | - | 120 | - | ns |
| twp | Write Pulse Width | 65 | - | 75 | - | 90 | - | ns |
| tas | Address Set-up Time | 2 | - | 5 | - | 5 | - | ns |
| taw | Address Valid to End of Write | 82 | - | 90 | - | 100 | - | ns |
| tcw | Chip Select to End of Write | 80 | 二 | 85 | - | 100 | - | ns |
| tDW | Data to Write Time Overlap | 38 | - | 40 | - | 45 | - | ns |
| tor | Data Hold Time | 0 | - | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 33 | - | 35 | - | 40 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


2675 drw 08

## NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}$
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{\mathrm{OE}}=\mathrm{V} \mathrm{IL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. $2\left(\overline{\mathrm{CS}}\right.$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (tWP) of a low $\overline{C S}$ and a low $\overline{\mathrm{WE}}$.
3. twr is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of write cycle.
4. During this period, $I / O$ pins are in the output state, and input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with or after the $\overline{\mathrm{WE}}$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{\mathrm{OE}}$ is low during a $\overline{\mathrm{WE}}$ controlled write cycle, the write pulse width must be the larger of twp or ( $\mathrm{twHz}+$ tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDw. If $\overline{O E}$ is high during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS

## 7M4048LxxN



2675 drw 11
7MB4048SxxP


BOTTOM VIEW

512K x 8 CMOS STATIC RAM MODULE

## PRELIMINARY <br> IDT7M4048

## FEATURES:

- High density 4 megabit CMOS static RAM module
- Equivalent to the JEDEC standard for future monolithic 512K $\times 8$ static RAMs
- Fast access time: 17ns (max.)
- Low power consumption (L version)
- Active: 110 mA (max.)
—CMOS Standby: 1.4 mA (max.)
- Data Retention: $800 \mu \mathrm{~A}$ (max.) $\mathrm{Vcc}=2 \mathrm{~V}$
- Surface mounted LCCs (leadless chip carriers) on a 32pin, 600 mil ceramic DIP substrate
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs/outputs directly TTL compatible


## DESCRIPTION:

The IDT7M4048 is a 4 megabit ( $512 \mathrm{~K} \times 8$ ) CMOS static RAM module constructed on a co-fired ceramic substrate using four 1 Megabit static RAMs and a decoder. The IDT7M4048 is available with access times as fast as 17 ns . For low power applications, the IDT7M4048 version offers a data retention current of $800 \mu \mathrm{~A}$ and a standby current of 1.4 mA .

The IDT7M4048 is packaged in a 32 -pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 4 megabits into the JEDEC DIP footprint.

All inputs and outputs of the IDT7M4048 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION



DIP TOP VIEW

## PIN NAMES

| $\mathrm{I} / \mathrm{O} 0-7$ | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{A}_{0}-18$ | Addresses |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| VCC | Power |
| GND | Ground |

2822 tbl 01

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Military | Unlt |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -65 to +160 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output Current | 50 | mA |

NOTE:
2822 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DCOPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5 \mathrm{~V} \pm 10 \%$ |

1. $V_{I L}=-2.0 \mathrm{~V}$ for pulse width less than 10 ns .

## DC ELECTRICAL CHARACTERISTICS

( $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | 7M4048SxxCB, 7M4048LxxCB |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 17ns-55ns |  | 60ns-120ns |  |  |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \||LI| | Input Leakage | Vcc = Max., Vin = GND to Vcc | - | 20 | - | 20 | $\mu \mathrm{A}$ |
| \|liLO| | Output Leakage | $\begin{aligned} & \text { VCC }=\text { Max. }, \overline{\mathrm{CS}}=\mathrm{VIH}, \\ & \text { VouT }=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 20 | - | 20 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min}_{,} \mathrm{IOL}=2 \mathrm{~mA}^{(1)}, \\ & \mathrm{lOL}=8 \mathrm{~mA}^{(2)} \end{aligned}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} ., \mathrm{OH}=-1 \mathrm{~mA}^{(1)}, \\ & \mathrm{IOH}=-4 \mathrm{~mA}^{(2)} \end{aligned}$ | 2.4 | - | 2.4 | - | V |
| Icc | Dynamic Operating Current | $\begin{aligned} & \text { Vcc = Max., } \overline{\mathrm{CS}} \leq \text { VIL; } ;=\text { fMAX, } \\ & \text { Outputs Open } \end{aligned}$ | - | 240 | - | 110 | mA |
| ISB | Standby Supply Current (TTL Levels) | $\overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{VCC}=\operatorname{Max} ., \mathrm{f}=\mathrm{fmAX},$ Outputs Open | - | 120 | - | 12 | mA |
| ISB1 | Full Standby Supply Current (CMOS Levels) | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}, \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ | - | 60 | - | 4 | mA |
|  |  | Very Low Power Version ${ }^{(3)}$ | - | 60 | - | 1.4 | mA |

NOTES:

1. For $17 \mathrm{~ns}-55 \mathrm{~ns}$ versions only.
2. For $60 n \mathrm{~s}$-120ns versions only.
3. Lversion only.

## DATA RETENTION CHARACTERISTICS ${ }^{(5)}$

(TA $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min. | $\begin{gathered} \text { Max. } \\ \text { Vcc @ } 2.0 \mathrm{~V} \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | - | 2.0 | - | V |
| ICCDR | Data Retention Current | $\begin{aligned} & \overline{C S} \geq V C C-0.2 V \\ & V I N \leq V c c-0.2 V \text { or } \\ & V I N \geq 0.2 \mathrm{~V} \end{aligned}$ | - | $2^{(4)}$ | mA |
| $\mathrm{tCDR}^{(3)}$ | Chip Deselect to Data Retention Time |  | 0 | - | ns |
| $\mathrm{tR}^{(3)}$ | Operation Recovery Time |  | $t \mathrm{RC}{ }^{(2)}$ | - | ns |

NOTES:

1. $V c C=2 V, T A=+25^{\circ} \mathrm{C}$.
2. $\mathrm{tRC}=$ Read Cycle Time.
3. This parameter is guaranteed by design, but not tested.
4. For $60 n \mathrm{~s}-120 \mathrm{~ns}$ versions, $\operatorname{ICCDR}=800 \mu \mathrm{~A}$.
5. Lversion only.

## DATA RETENTION WAVEFORM



2822 drw 03

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load


Figure 2. Output Load
(for tolz, tchz, tohz, twhz, tow and tcLz)

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCc}=5 \mathrm{~V} \pm 10 \%, T \mathrm{~A}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M4048SxxCB, 7M4048LxxCB |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-17^{(3)}$ |  | $-20^{(3)}$ |  | -25 |  | -30 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| tre | Read Cycle Time | 17 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| taA | Address Access Time | - | 17 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tacs | Chip Select Access Time | - | 17 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tos | Output Enable to Output Valid | - | 8 | - | 10 | - | 12 | - | 15 | - | 15 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 7 | - | 8 | - | 12 | - | 12 | - | 15 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tciz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 12 | - | 13 | - | 14 | - | 16 | - | 20 | ns |
| tor | Output Hold from Address Change | 1 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 17 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 17 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| twp | Write Pulse Width | 14 | - | 15 | - | 17 | - | 20 | - | 25 | - | ns |
| tAs ${ }^{(2)}$ | Address Set-up Time | 3 | - | 3 | - | 3 | - | 0 | - | 0 | - | ns |
| taw | Address Valid to End of Write | $17^{(4)}$ | - | 18 | - | 20 | - | 25 | - | 30 | - | ns |
| tcw | Chip Select to End of Write | 17 | - | 18 | - | 20 | - | 25 | - | 30 | - | ns |
| tow | Data to Write Time Overlap | 10 | - | 12 | - | 15 | - | 17 | - | 20 | - | ns |
| tDH ${ }^{(2)}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twR $^{(2)}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWHz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 10 | - | 13 | - | 15 | - | 15 | - | 15 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 2 | - | 2 | - | 2 | - | 5 | - | 5 | - | ns |

## NOTES:

1. This parameter is guaranteed by design, but not tested.
2. $\mathrm{A} A \mathrm{~S}=0 \mathrm{~ns}$ for $\overline{\mathrm{CS}}$ controlled write cycles. $\mathrm{tDH}, \mathrm{TWR}=3 \mathrm{~ns}$ for $\overline{\mathrm{WE}}$ controlled write cycles.
3. Preliminary specifications only.
4. $\mathrm{tAW}=14 \mathrm{~ns}$ for $\overline{\mathrm{CS}}$ controlled write cycles.

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M4048SxxCB, 7M4048LxxCB |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -45 |  | -55 |  | -60 ${ }^{(3)}$ |  | -65 ${ }^{(3)}$ |  | -70 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 45 | - | 55 | - | 65 | - | 65 | - | 70 | - | ns |
| taA | Address Access Time | - | 45 | - | 55 | - | 60 | - | 65 | - | 70 | ns |
| tacs | Chip Select Access Time | - | 45 | - | 55 | - | 60 | - | 65 | - | 70 | ns |
| toe | Output Enable to Output Valid | - | 25 | - | 30 | - | 30 | - | 35 | - | 45 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 20 | - | 20 | - | 25 | - | 25 | - | 30 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 5 | - | 5 | - | 3 | - | 5 | - | 0 | - | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 20 | - | 20 | - | 25 | - | 25 | - | 40 | ns |
| tor | Output Hold from Address Change | 5 | - | 5 | - | 10 | - | 10 | - | - | 10 | ns |
| tpu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 45 | - | 55 | - | 65 | - | 65 | - | 70 | ns |


| twc | Write Cycle Time | 45 | - | 55 | - | 65 | - | 65 | - | 70 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twp | Write Pulse Width | 35 | - | 45 | - | 50 | - | 55 | - | 55 | - | ns |
| tas | Address Set-up Time | 5 | - | 5 | - | 0 | - | 0 | - | 0 | - | ns |
| taw | Address Valid to End of Write | 40 | - | 50 | - | 60 | - | 65 | - | 65 | - | ns |
| tcw | Chip Select to End of Write | 40 | - | 50 | - | 60 | - | 65 | - | 65 | - | ns |
| tow | Data to Write Time Overlap | 20 | - | 20 | - | 30 | - | 30 | - | 35 | - | ns |
| tD H | Data Hold Time | $0^{(2)}$ | - | $0^{(2)}$ | - | 0 | - | 0 | - | 0 | - | ns |
| tWR | Write Recovery Time | $0^{(2)}$ | - | $0^{(2)}$ | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 15 | - | 20 | - | 25 | - | 25 | - | 30 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 5 | - | 5 | - | 0 | - | 0 | - | 0 | - | ns |

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. $\mathrm{tAS}=0 \mathrm{~ns}$ for $\overline{\mathrm{CS}}$ controlled write cycles. $\mathrm{tDH}, \mathrm{TWR}=5 \mathrm{~ns}$ for $\overline{\mathrm{WE}}$ controlled write cycles.
3. Preliminary specifications only.

AC ELECTRICAL CHARACTERISTICS
$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M4048SxxCB, 7M4048LxxCB |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -85 |  | -100 |  | -120 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| tre | Read Cycle Time | 85 | - | 100 | - | 120 | - | ns |
| tAA | Address Access Time | - | 85 | - | 100 | - | 120 | ns |
| tacs | Chip Select Access Time | - | 85 | - | 100 | - | 120 | ns |
| toe | Output Enable to Output Valid | - | 48 | - | 50 | - | 60 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 33 | - | 35 | - | 40 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | ns |
| tCLZ ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | ns |
| $1 \mathrm{CHZ}{ }^{(1)}$ | Chip Deselect to Output in High Z | - | 43 | - | 45 | - | 50 | ns |
| 1 OH | Output Hold from Address Change | 10 | - | 10 | - | 10 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{PPD}^{(1)}$ | Chip Deselect to Power-Down Time | - | 85 | - | 100 | - | 120 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |
| twe | Write Cycle Time | 85 | - | 100 | - | 120 | - | ns |
| twp | Write Pulse Width | 65 | - | 75 | - | 90 | - | ns |
| tAS | Address Set-up Time | 2 | - | 5 | - | 5 | - | ns |
| taw | Address Valid to End of Write | 82 | - | 90 | - | 100 | - | ns |
| tcw | Chip Select to End of Write | 80 | - | 85 | - | 100 | - | ns |
| tow | Data to Write Time Overlap | 38 | - | 40 | - | 45 | - | ns |
| tor | Data Hold Time | 0 | - | 0 | - | 0 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 33 | - | 35 | - | 40 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | ns |

NOTE:
2822 tbl 08

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


2822 drw 04

TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected, $\overrightarrow{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=\mathrm{VIL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guranateed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED TIMING) $)^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text { CS }}$ CONTROLLED TIMING) $)^{(1,2,3,5)}$


## NOTES:

1. WE or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{C S}$ and a low $\overline{W E}$
3. twr is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of write cycle.
4. During this period, $I / O$ pins are in the output state, and input signals must not be applied.
5. If the $\overline{C S}$ low transition occurs simultaneously with or after the $\overline{W E}$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. During a WE controlled write cycle, write pulse (( WP ) > $\mathrm{twHz}+\mathrm{tow}$ ) to allow the $\mathrm{I} / \mathrm{O}$ drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twr.

## PACKAGE DIMENSIONS



512K x 8
IDT7MP4058 CMOS STATIC RAM MODULE

## FEATURES:

- High-density 4 megabit CMOS static RAM module
- Pin compatible with future 16 megabit upgrade (IDT7MP4059)
- Fast access time: 70 ns (max.)
- Low power consumption
- Active: 110 mA (max.)
- CMOS Standby: $450 \mu \mathrm{~A}$ (max.)
- Data Retention: $250 \mu \mathrm{~A}$ (max.) $\mathrm{Vcc}=2 \mathrm{~V}$
- Surface-mounted RAM packages on an epoxy laminate (FR-4) substrate
- Offered in a 36 -pin SIP (Single In-line Package)
- Single 5 V ( $\pm 10 \%$ ) power supply
- Inputs and outputs directly TTL-compatible


## DESCRIPTION:

The IDT7MP4058L is a $512 \mathrm{~K} \times 8$ high-speed CMOS static RAM module constructed on an epoxy laminate substrate (FR-4) using four $128 \mathrm{~K} \times 8$ static RAMs and a one-of-four decoder in plastic surface mount packages.

The IDT7MP4058L is available with maximum access times as fast as 70 ns , with maximum operating power consumption of 605 mW .
The IDT7MP4058L is offered in a 36 -pin SIP (Single In-line Package). This vertically mounted SIP module is a costeffective solution allowing for very high packing density.
All inputs and outputs of the IDT7MP4058L are TTLcompatible and operate from a single 5 V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation.

## PIN CONFIGURATION



## FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

| $\mathrm{A} 0-18$ | Address Inputs |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{0}-7$ | Data Inputs/Outputs |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{CS}}$ | Chip Select |
| VcC | Power |
| GND | Ground |
| NC | No Connect |
|  |  |

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Rating ${ }^{(1)}$ | Commercial | Unit |
| :---: | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TsTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Typ. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 35 | pF |
| CIN (C) | Input Capacitance $(\overline{\mathrm{CS}})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 8 | pF |
| Cout | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 35 | pF |

NOTE:

1. This parameter is guaranteed by design, but not tested.

RECOMMENDED DC
OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voltage | -0.5 | - | 0.8 | V |

NOTE:
2798 tbl 03

1. $\mathrm{VIL}_{\mathrm{IL}}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5 \mathrm{~V} \pm 10 \%$ |

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High-Z | Standby |
| Read | L | L | H | Dout | Active |
| Read | L | H | H | High-Z | Active |
| Write | L | X | L | Din | Active |

## DC ELECTRICAL CHARACTERISTICS

(Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \||니| | Input Leakage | Vcc = Max., VIN = GND to Vcc | - | 4 | $\mu \mathrm{A}$ |
| \|ILO| | Output Leakage | $\text { VCC = Max., } \overline{\mathrm{CS}}=\mathrm{VIH}, \text { VOUT }=\mathrm{GND}$ to Vcc | - | 4 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=2 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min}$., $\mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 | - | V |
| Icc | Dynamic Operating Current | $\begin{aligned} & \text { Vcc }=\text { Max., } \overline{\mathrm{CS}} \leq \text { VIL; } ;=\mathrm{fmAX}, \\ & \text { Outputs Open } \end{aligned}$ | - | 110 | mA |
| ISB | Standby Supply Current (TTL Levels) | $\overline{\mathrm{CS}} \geq \mathrm{VIH}, \mathrm{VCG}=\text { Max. }, \mathrm{f}=\mathrm{f} \text { MAX, }$ <br> Outputs Open | - | 12 | mA |
| ISB1 | Full Standby Supply Current (CMOS Levels) | $\begin{aligned} & \overline{C S} \geq \mathrm{Vcc} 0.2 \mathrm{~V}, \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ | - | 450 | $\mu \mathrm{A}$ |

DATA RETENTION CHARACTERISTICS $\left(T A=0^{\circ} \mathrm{C} T O+70^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Test Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | - | 2.0 | - | $V$ |
| ICCDR | Data Retention Current | $\overline{\mathrm{CS}} \geq \mathrm{Vcc} 0.2 \mathrm{~V}$ | - | 250 | $\mu \mathrm{A}$ |
| $\operatorname{tCDR}^{(2)}$ | Chip Deselect to Data Retention Time | $\mathrm{VIN} \leq \mathrm{Vcc} 0.2 \mathrm{~V}$ or | 0 | - | ns |
| $\mathrm{tR}^{(2)}$ | Operation Recovery Time | VIN $\geq 0.2 \mathrm{~V}$ | tRc ${ }^{(1)}$ | - | ns |

## NOTES:

1. $\mathrm{tRC}=$ Read Cycle Time
2. This parameter is guaranteed by design, but not tested.

## AC TEST CONDITIONS

Input Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels Output Reference Levels Output Load

GND to 3.0V
5ns
1.5 V
1.5 V

See Figures 1 and 2


Figure 1. Output Load


Figure 2. Output Load
(For tolz, tchz, toHz, twhz, tow and tctz)

## AC ELECTRICAL CHARACTERISTICS

(VCC $=5 \mathrm{~V} \pm 10 \%, T A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP4058LxxS |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -70 |  | -85 |  | -100 |  | -120 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| the | Read Cycle Time | 70 | - | 85 | - | 100 | - | 120 | - | ns |
| tAA | Address Access Time | - | 70 | - | 85 | - | 100 | - | 120 | ns |
| tacs | Chip Select Access Time | - | 70 | - | 85 | - | 100 | - | 120 | ns |
| toe | Output Enable to Output Valid | - | 45 | - | 48 | - | 50 | - | 60 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 30 | - | 33 | - | 35 | - | 40 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 40 | - | 43 | - | 45 | - | 50 | ns |
| tor | Output Hold from Address Change | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 70 | - | 85 | - | 100 | - | 120 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 70 | - | 85 | - | 100 | - | 120 | - | ns |
| twp | Write Pulse Width | 55 | - | 65 | - | 75 | - | 90 | - | ns |
| tAS | Address Set-up Time | 0 | - | 2 | - | 5 | - | 5 | - | ns |
| taw | Address Valid to End of Write | 65 | - | 82 | - | 90 | - | 100 | - | ns |
| tcw | Chip Select to End of Write | 65 | - | 80 | - | 85 | - | 100 | - | ns |
| tow | Data to Write Time Overlap | 35 | - | 38 | - | 40 | - | 45 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 30 | - | 33 | - | 35 | - | 40 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTE:

[^14]
## DATA RETENTION WAVEFORM



TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

1. WE is High for Read Cycle
2. Device is continuously selected $\overline{C S}=V_{I L}$
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low
4. $\overline{O E}=V I L$
5. Transition is measured $=200 \mathrm{mV}$ from steady state. This parameter is guaranateed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlay (twp) of a low $\overline{\mathrm{CS}}$ and a low $\overline{\mathrm{WE}}$.
3. twr is measured from the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going high to the end of write cycle.
4. During this period, $I / O$ pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and Jig). This parameter is guaranteed by design but not tested.
7. If $\overline{\mathrm{OE}}$ is low during a $\overline{W E}$ controlled write cycle, write pulse width must be the larger of twp or ( $\mathrm{twHz}+\mathrm{tD}$ ) to allow the $\mathrm{I} / \mathrm{O}$ drivers to turn off and data to be placed on the bus for the required tDW. If $\overline{O E}$ is high during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS



## 256K x 8

IDT7M4068 BiCMOS/CMOS STATIC RAM MODULE
Integrated Device Technology, Inc.

## IDT7MB4068

## FEATURES:

- High density 2 megabit CMOS static RAM module
- Equivalent to the JEDEC standard for future monolithic 256K x 8 static RAMs
- Fast access time: 10 ns (max.)
- Low power consumption (L version)
- Active: 110 mA (max.)
-CMOS Standby: $250 \mu \mathrm{~A}$ (max.)
-Data Retention: $150 \mu \mathrm{~A}$ (max.) $\mathrm{VcC}=2 \mathrm{~V}$
- Surface mounted plastic packages on a 32 -pin, 600 mil ceramic or FR-4 DIP (Dual In-line Package) substrate
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs/outputs directly TTL compatible


## DESCRIPTION:

The IDT7M4068/7MB4068 is a 2 megabit ( $256 \mathrm{~K} \times 8$ ) static RAM module constructed on a co-fired ceramic or multilayer epoxy laminate (FR-4) substrate using two 1 Megabit static RAMs and a decoder. The IDT7MB4068 is available with access times as fast as 10 ns . For low power applications, the IDT7M4068 version offers a data retention current of $150 \mu \mathrm{~A}$ and a standby current of $250 \mu \mathrm{~A}$.

The IDT7M4068 is packaged in a 32 -pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 2 megabits into the JEDEC DIP footprint. The IDT7MB4068 likewise is packaged in a 32 -pin FR-4 DIP resulting in the same JEDEC footprint in a package 1.6 inches long and 0.6 inches wide.

All inputs and outputs of the IDT7M4068 and 7MB4068 are TTL compatible and operate from a single 5 V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

## PIN CONFIGURATION ${ }^{(1)}$



## NOTES:

1. For proper operation of the 7 M 4068 LxxN module, Pin 1 must be connected to GND. For the 7MB4068xxP module, Pin 1 in a no connect.

FUNCTIONAL BLOCK DIAGRAM


PIN NAMES

| $\mathrm{I} / \mathrm{O} 0-7$ | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{A} 0-17$ | Addresses |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| VCc | Power |
| GND | Ground |

## TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High-Z | Standby |
| Read | L | L | H | DouT | Active |
| Read | L | H | H | High-Z | Active |
| Write | L | X | L | Din | Active |

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Typ. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 25 | pF |
| CIN(C) | Input Capacitance $(\overline{\mathrm{CS}})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 8 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 25 | pF |

NOTE:

1. This parameter is guaranteed by design, but not tested.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commerclal | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating <br> T,dmperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temaperature <br> Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output Current | 50 | mA |

NOTE:
2823 tbl 05

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DCOPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2823 tbl 04

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5 \mathrm{~V} \pm 10 \%$ |

1. V IL $=-2.0 \mathrm{~V}$ for pulse width less than 10 ns .

## DC ELECTRICAL CHARACTERISTICS

(Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | 7M4068LxxN |  | 7MB4068SxxP |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 25-55ns |  | 10-20ns ${ }^{(3)}$ |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| \||니| | Input Leakage | VcC = Max., VIN = GND to Vcc | - | 2 | - | 10 | - | 10 | $\mu \mathrm{A}$ |
| \|lㄴㅇ | Output Leakage | $\begin{aligned} & \text { VCC }=\text { Max. }, \overline{C S}=\mathrm{VIH}, \\ & \text { VOUT }=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 2 | - | 10 | - | 10 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\begin{aligned} & \mathrm{VCC}=\operatorname{Min}, \mathrm{IOL}=2 \mathrm{~mA}^{(1)}, \\ & \mathrm{lOL}=8 \mathrm{~mA}^{(2)} \end{aligned}$ | - | 0.4 | - | 0.4 | - | 0.4 | V |
| VoH | Output High Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} ., \mathrm{IOH}=-1 \mathrm{~mA}^{(1)}, \\ & \mathrm{IOH}=-4 \mathrm{~mA}^{(2)} \end{aligned}$ | 2.4 | - | 2.4 | - | 2.4 | - | V |
| ICC | Dynamic Operating Current | $V C C=\text { Max. }, \overline{C S} \leq V I L ; f=f M A X,$ Outputs Open | - | 110 | - | 300 | - | 400 | mA |
| ISB | Standby Supply Current (TTL Levels) | $\overline{\mathrm{CS}} \geq \mathrm{V}_{I H}, \mathrm{VCC}=\mathrm{Max} ., \mathrm{f}=\mathrm{fmax},$ Outputs Open | - | 6 | - | 120 | - | 120 | mA |
| ISB1 | Full Standby Supply Current (CMOS Levels) | $\begin{array}{\|l\|} \hline \overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}, \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ \text { or } \leq 0.2 \mathrm{~V} \end{array}$ | - | 0.25 | - | 20 | - | 80 | mA |

NOTES:
2. For 7MB4068SxxP, 7MB4068BxxP versions only.
3. Preliminary specifications only.

## DATA RETENTION CHARACTERISTICS ${ }^{(3)}$

( $\mathrm{T} A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min. | $\begin{gathered} \text { Max. } \\ \text { Vcc@2.0V } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDR | Vcc for Data Retention | - | 2.0 | - | V |
| ICCDR | Data Retention Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{~V} \operatorname{IN} \leq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \geq 0.2 \mathrm{~V} \end{aligned}$ | - | 150 | $\mu \mathrm{A}$ |
| tcon ${ }^{(2)}$ | Chip Deselect to Data Retention Time |  | 0 | - | ns |
| $\mathrm{ta}^{(2)}$ | Operation Recovery Time |  | $\operatorname{tRc}^{(1)}$ | - | ns |

## NOTES:

2. This parameter is guaranteed by design, but not tested.
3. For 7M4068LxxN version only.

## DATA RETENTION WAVEFORM



2823 drw 03

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1-4$ |
| 2823 tol 09 |  |



2823 drw 04
Figure 1. Output Load


2823 dww 05
Figure 2. Output Load
(for tolz, tchz, toHz, twhz, tow and tclz)

* Including scope and jig


Figure 3. Alternate Output Load

Figure 4. Alternate Lumped Capacitive Load, Typical Derating

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MB4068SxxP |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-10^{(2)}$ |  | $-12^{(2)}$ |  | $-15^{(2)}$ |  | $-17^{(2)}$ |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 10 | - | 12 | - | 15 | - | 17 | - | ns |
| taA | Address Access Time | - | 10 | - | 12 | - | 15 | - | 17 | ns |
| tacs | Chip Select Access Time | - | 10 | - | 12 | - | 15 | - | 17 | ns |
| toe | Output Enable to Output Valid | - | 6 | - | 6 | - | 7 | - | 8 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 6 | - | 6 | - | 7 | - | 7 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 3 | - | 3 | - | 3 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 10 | - | 10 | - | 12 | - | 10 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 10 | - | 12 | - | 15 | - | 17 | - | ns |
| twp | Write Pulse Width | 10 | - | 10 | - | 12 | - | 14 | - | ns |
| tAS | Address Set-up Time | 3 | - | 3 | - | 3 | - | 0 | - | ns |
| taw | Address Valid to End of Write | 10 | - | 12 | - | 15 | - | 14 | - | ns |
| tcw | Chip Select to End of Write | 10 | - | 12 | - | 15 | - | 14 | - | ns |
| tow | Data to Write Time Overlap | 6 | - | 8 | - | 10 | - | 10 | - | ns |
| toh | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 8 | - | 8 | - | 10 | - | 10 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 2 | - | 2 | - | 2 | - | 0 | - | ns |

## NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.

## AC ELECTRICAL CHARACTERISTICS

(Vcc $=5 \mathrm{~V} \pm 10 \%, T A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MB4068SxxP |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  | -30 |  | -35 |  |  |
|  |  | MIn. | Max. | MIn. | Max. | MIn. | Max. | MIn. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| tAA | Address Access Time | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tacs | Chip Select Access Time | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| toe | Output Enable to Output Valid | - | 10 | - | 12 | - | 15 | - | 15 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 10 | - | 12 | - | 12 | - | 15 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tCLz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{tCHZ}^{(1)}$ | Chip Deselect to Output in High Z | - | 10 | - | 14 | - | 16 | - | 20 | ns |
| toh | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{tPD}^{(1)}$ | Chip Deselect to Power-Down Time | - | 12 | - | 25 | - | 30 | - | 35 | ns |

Write Cycle

| twc | Write Cycle Time | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twp | Write Pulse Width | 15 | - | 17 | - | 20 | - | 25 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| taW | Address Valid to End of Write | 16 | - | 20 | - | 25 | - | 30 | - | ns |
| tow | Chip Select to End of Write | 15 | - | 20 | - | 25 | - | 30 | - | ns |
| tDW | Data to Write Time Overlap | 12 | - | 15 | - | 17 | - | 20 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twHZ |  |  |  |  |  |  |  |  |  |  |
| tow $^{(1)}$ | Write Enable to Output in High Z | Output Active from End of Write | 0 | - | 13 | - | 15 | - | 18 | - |
| 20 | ns |  |  |  |  |  |  |  |  |  |

NOTE:

1. This parameter is guaranteed by design, but not tested.

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MB4068SxxP |  |  |  | 7M4068LxxN |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -45 |  | -55 |  | -60 ${ }^{(2)}$ |  | $-65^{(2)}$ |  | -70 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 45 | - | 55 | - | 65 | - | 65 | - | 70 | - | ns |
| taA | Address Access Time | - | 45 | - | 55 | - | 60 | - | 65 | - | 70 | ns |
| tacs | Chip Select Access Time | - | 45 | - | 55 | - | 60 | - | 65 | - | 70 | ns |
| toe | Output Enable to Output Valid | - | 25 | - | 30 | - | 30 | - | 35 | - | 45 | ns |
| $\mathrm{tOHZ}{ }^{(1)}$ | Output Disable to Output in High Z | 一 | 20 | - | 20 | - | 25 | - | 25 | - | 30 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 3 | - | 5 | - | 0 | - | ns |
| tcLz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 20 | - | 25 | - | 25 | - | 25 | - | 40 | ns |
| toh | Output Hold from Address Change | 5 | - | 5 | - | 10 | - | 10 | - | - | 10 | ns |
| tpu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 45 | 二 | 55 | - | 65 | - | 65 | - | 70 | ns |

Write Cycle

| twc | Write Cycle Time | 45 | - | 55 | - | 65 | - | 65 | - | 70 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twP | Write Pulse Width | 35 | - | 45 | - | 50 | - | 55 | - | 55 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| taw | Address Valid to End of Write | 40 | - | 50 | - | 60 | - | 65 | - | 65 | - | ns |
| tcW | Chip Select to End of Write | 40 | - | 50 | - | 60 | - | 65 | - | 65 | - | ns |
| tDW | Data to Write Time Overlap | 25 | - | 25 | - | 30 | - | 30 | - | 35 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twHz $^{(1)}$ | Write Enable to Output in High Z | - | 25 | - | 25 | - | 25 | - | 25 | - | 30 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

2823 tbl 12

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.

## AC ELECTRICAL CHARACTERISTICS

$\left(V C C=5 \mathrm{~V} \pm 10 \%, T A=0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | 7M4068LxxN |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -85 |  | -100 |  | -120 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 85 | - | 100 | - | 120 | - | ns |
| tAA | Address Access Time | - | 85 | - | 100 | - | 120 | ns |
| tacs | Chip Select Access Time | - | 85 | - | 100 | $\bigcirc$ | 120 | ns |
| toE | Output Enable to Output Valid | - | 48 | - | 50 | - | 60 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 33 | - | 35 | - | 40 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | ns |
| tCLz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 43 | - | 45 | - | 50 | ns |
| toh | Output Hold from Address Change | 10 | - | 10 | - | 10 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 85 | - | 100 | - | 120 | ns |

Write Cycle

| twc | Write Cycle Time | 85 | - | 100 | - | 120 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twp | Write Pulse Width | 65 | - | 75 | - | 90 | - | ns |
| tAS | Address Set-up Time | 2 | - | 5 | - | 5 | - | ns |
| taW | Address Valid to End of Write | 82 | - | 90 | - | 100 | - | ns |
| tcw | Chip Select to End of Write | 80 | - | 85 | - | 100 | - | ns |
| tow | Data to Write Time Overlap | 38 | - | 40 | - | 45 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 33 | - | 35 | - | 40 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


2823 drw 08

TIMING WAVEFORM OF READ CYCLE NO. $\mathbf{2}^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


2823 drw 10

## NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{V} / \mathrm{L}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=$ VIL.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}}$ CONTROLLED TIMING) ${ }^{(1,2,3,5)}$


## NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{C S}$ and a low $\overline{W E}$.
3. twh is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{O E}$ is low during a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of twP or (twHz + tDw) to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during a $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

PACKAGE DIMENSIONS
7M4068LxxN


BOTTOM VIEW
2823 drw 13
7MB4068SxxP



## FEATURES:

- High density 2 megabit CMOS static RAM module
- Equivalent to the JEDEC standard for future monolithic 256K $\times 8$ static RAMs
- Fast access time: 17ns (max.)
- Low power consumption (L version)
- Active: 110 mA (max.)
- CMOS Standby: $700 \mu \mathrm{~A}$ (max.)
- Data Retention: $400 \mu \mathrm{~A}$ (max.) $\mathrm{VcC}=2 \mathrm{~V}$
- Surface mounted LCCs (leadless chip carriers) on a 32pin, 600 mil ceramic DIP substrate
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs/outputs directly TTL compatible


## DESCRIPTION:

The IDT7M4068 is a 2 megabit ( $256 \mathrm{~K} \times 8$ ) CMOS static RAM module constructed on a co-fired ceramic substrate using two 1 Megabit static RAMs and a decoder. The IDT7M4068 is available with access times as fast as 17 ns . For low power applications, the IDT7M4068 version offers a data retention current of $400 \mu \mathrm{~A}$ and a standby current of $700 \mu \mathrm{~A}$.

The IDT7M4068 is packaged in a 32 -pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 2 megabits into the JEDEC DIP footprint.

All inputs ard outputs of the IDT7M4068 are TTL compatible and operate from a single 5 V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION ${ }^{(1)}$


2824 drw 02

DIP TOP VIEW

NOTE:

1. For proper operation of the module, Pin 1 must be connected to GND.

TRUTH TABLE

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | High-Z | Standby |
| Read | L | L | H | Dout | Active |
| Read | L | H | H | High-Z | Active |
| Write | L | X | L | DIN | Active |

CAPACITANCE ${ }^{(1)}\left(\mathrm{TA}^{2}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Typ. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=0 \mathrm{~V}$ | 25 | pF |
| $\mathrm{CIN}(\mathrm{C})$ | Input Capacitance $(\overline{\mathrm{CS}})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 10 | pF |
| COUT | Output Capacitance | VoUT $=0 \mathrm{~V}$ | 25 | pF |

NOTE: 2824 tbl 03

1. This parameter is guaranteed by design, but not tested.

## PIN NAMES

| $\mathrm{I} / \mathrm{O}_{0}-7$ | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{AO}-17$ | Addresses |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| Vcc | Power |
| GND | Ground |

2824 tbl 01

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Military | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -65 to +160 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output Current | 50 | mA |

NOTE:
2824 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DCOPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | OV | $5 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

( $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | 7M4068SxxCB, 7M4068LxxCB |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $17 \mathrm{~ns}-55 \mathrm{~ns}$ |  | 60ns-120ns |  |  |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \||LI| | Input Leakage | VCC = Max., VIN = GND to Vcc | - | 10 | - | 10 | $\mu \mathrm{A}$ |
| \|lico| | Output Leakage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max}, \overline{\mathrm{CS}}=\mathrm{VIH}, \\ & \text { VOUT }=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 10 | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min}_{1}, \mathrm{IOL}=2 \mathrm{~mA}^{(1)}, \\ & \mathrm{lOL}=8 \mathrm{~mA}^{(2)} \end{aligned}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Min} ., \mathrm{IOH}=-1 \mathrm{~mA}^{(1)}, \\ & \mathrm{IOH}=-4 \mathrm{~mA}^{(2)} \end{aligned}$ | 2.4 | - | 2.4 | - | V |
| ICC | Dynamic Operating Current | $V C C=\text { Max. }, \overline{C S} \leq V I L ; f=f M A X,$ <br> Outputs Open | - | 240 | - | 110 | mA |
| IsB | Standby Supply Current (TTL Levels) | $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{VcC}=\mathrm{Max} ., \mathrm{f}=\mathrm{fmAX},$ <br> Outputs Open | - | 60 | - | 6 | mA |
| ISB1 | Full Standby Supply Current (CMOS Levels) | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}, \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ | - | 30 | - | 2 | mA |
|  |  | Very Low Power Version ${ }^{(3)}$ | - | 30 | - | 0.7 | mA |

NOTES:

1. For $60 \mathrm{~ns}-120 \mathrm{~ns}$ versions only.
2. For $17 \mathrm{~ns}-55 \mathrm{~ns}$ versions only.
3. L version only.

DATA RETENTION CHARACTERISTICS ${ }^{(5)}$
( $\mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min. | $\begin{gathered} \text { Max. } \\ \text { Vcc @ 2.0V } \end{gathered}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Vcc for Data Retention | - | 2.0 | - | V |
| ICCDR | Data Retention Current | $\begin{aligned} & \overline{C S} \geq V c c-0.2 \mathrm{~V} \\ & \mathrm{VIN} \leq \mathrm{VCC}-0.2 \mathrm{~V} \text { or } \\ & \mathrm{VIN} \geq 0.2 \mathrm{~V} \end{aligned}$ | - | $1^{(4)}$ | mA |
| $\mathrm{tCDR}^{(3)}$ | Chip Deselect to Data Retention Time |  | 0 | - | ns |
| $\mathrm{tR}^{(3)}$ | Operation Recovery Time |  | $\mathrm{tRC}^{(2)}$ | - | ns |

## NOTES:

1. $V c c=2 V, T_{A}=+25^{\circ} \mathrm{C}$.
2. $t \mathrm{tc}=$ Read Cycle Time.
3. This parameter is guaranteed by design, but not tested.
4. For $60 \mathrm{~ns}-120$ ns versions, $\operatorname{ICCDR}=400 \mu \mathrm{~A}$.
5. L version only.

## DATA RETENTION WAVEFORM



## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load ${ }^{2824 \text { drw } 04}$

* Including scope and jig


Figure 2. Output Load
(for tolz, tchz, tohz, twHz, tow and tclz)

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M4068SxxCB, 7M4068LxxCB |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-17^{(3)}$ |  | -20 ${ }^{(3)}$ |  | -25 |  | -30 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 17 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| taA | Address Access Time | - | 17 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tacs | Chip Select Access Time | - | 17 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| toe | Output Enable to Output Valid | - | 8 | - | 10 | - | 12 | - | 15 | - | 15 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 7 | - | 8 | - | 12 | - | 12 | - | 15 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 12 | - | 13 | - | 14 | - | 16 | - | 20 | ns |
| tor | Output Hold from Address Change | 1 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 17 | - | 20 | - | 25 | - | 30 | - | 35 | ns |


| twc | Write Cycle Time | 17 | - | 20 | - | 25 | - | 30 | - | 35 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twp | Write Pulse Width | 14 | - | 15 | - | 17 | - | 20 | - | 25 | - | ns |
| $\mathrm{tAS}^{(2)}$ | Address Set-up Time | 3 | - | 3 | - | 3 | - | 0 | - | 0 | - | ns |
| taw | Address Valid to End of Write | $17^{(4)}$ | - | 18 | - | 20 | - | 25 | - | 30 | - | ns |
| tcw | Chip Select to End of Write | 17 | - | 18 | - | 20 | - | 25 | - | 30 | - | ns |
| tow | Data to Write Time Overlap | 10 | - | 12 | - | 15 | - | 17 | - | 20 | - | ns |
| tDH ${ }^{(2)}$ | Data Hold Time | 0 | 二 | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{twR}^{(2)}$ | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 10 | - | 13 | - | 15 | - | 15 | - | 15 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 2 | - | 2 | - | 2 | - | 5 | - | 5 | - | ns |

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. $\mathrm{tAS}=O$ ns for $\overline{\mathrm{CS}}$ controlled write cycles. tDH, $\mathrm{TWR}=3 \mathrm{~ns}$ for $\overline{\mathrm{WE}}$ controlled write cycles.
3. Preliminary specifications only.
4. $\mathrm{tAW}=14 \mathrm{~ns}$ for $\overline{\mathrm{CS}}$ controlled write cycles.

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M4068SxxCB, 7M4068LxxCB |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -45 |  | -55 |  | -60 ${ }^{(3)}$ |  | -65 ${ }^{(3)}$ |  | -70 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | MIn. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| thc | Read Cycle Time | 45 | - | 55 | - | 65 | - | 65 | - | 70 | - | ns |
| taA | Address Access Time | - | 45 | - | 55 | - | 60 | - | 65 | - | 70 | ns |
| tacs | Chip Select Access Time | - | 45 | - | 55 | - | 60 | - | 65 | - | 70 | ns |
| toe | Output Enable to Output Valid | - | 25 | - | 30 | - | 30 | - | 35 | - | 45 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 20 | - | 20 | - | 25 | - | 25 | - | 30 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 5 | - | 5 | - | 3 | - | 5 | - | 0 | - | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 20 | - | 20 | - | 25 | - | 25 | - | 40 | ns |
| tor | Output Hold from Address Change | 5 | - | 5 | - | 10 | - | 10 | - | - | 10 | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 45 | - | 55 | - | 65 | - | 65 | - | 70 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 45 | - | 55 | - | 65 | - | 65 | - | 70 | - | ns |
| twp | Write Pulse Width | 35 | - | 45 | - | 50 | - | 55 | - | 55 | - | ns |
| tas | Address Set-up Time | 5 | - | 5 | - | 0 | - | 0 | - | 0 | - | ns |
| taw | Address Valid to End of Write | 40 | - | 50 | - | 60 | - | 65 | - | 65 | - | ns |
| tcw | Chip Select to End of Write | 40 | - | 50 | - | 60 | - | 65 | - | 65 | - | ns |
| tow | Data to Write Time Overlap | 20 | - | 20 | - | 30 | - | 30 | - | 35 | - | ns |
| toh | Data Hold Time | $0^{(2)}$ | - | $0^{(2)}$ | - | 0 | - | 0 | - | 0 | - | ns |
| tWR | Write Recovery Time | $0^{(2)}$ | - | $0^{(2)}$ | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 15 | - | 20 | - | 25 | - | 25 | - | 30 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 5 | - | 5 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. This parameter is guaranteed by design, but not tested.
2. $t A S=0 n s$ for $\overline{C S}$ controlled write cycles. tDH, tWR $=5 n s$ for $\overline{W E}$ controlled write cycles.
3. Preliminary specifications only.

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7M4068SxxCB, 7M4068LxxCB |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -85 |  | -100 |  | -120 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| tric | Read Cycle Time | 85 | - | 100 | - | 120 | - | ns |
| taA | Address Access Time | - | 85 | - | 100 | - | 120 | ns |
| tacs | Chip Select Access Time | - | 85 | - | 100 | - | 120 | ns |
| toe | Output Enable to Output Valid | - | 48 | - | 50 | - | 60 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 33 | - | 35 | - | 40 | ns |
| toLz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | ns |
| tCLz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 43 | - | 45 | - | 50 | ns |
| toh | Output Hold from Address Change | 10 | - | 10 | - | 10 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 85 | - | 100 | - | 120 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |
| twC | Write Cycle Time | 85 | - | 100 | - | 120 | - | ns |
| twp | Write Pulse Width | 65 | - | 75 | - | 90 | - | ns |
| tas | Address Set-up Time | 2 | - | 5 | - | 5 | - | ns |
| taw | Address Valid to End of Write | 82 | - | 90 | - | 100 | - | ns |
| tcw | Chip Select to End of Write | 80 | - | 85 | - | 100 | - | ns |
| tDW | Data to Write Time Overlap | 38 | - | 40 | - | 45 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 33 | - | 35 | - | 40 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $\mathbf{2}^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

1. $\overline{W E}$ is High for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=V_{I L}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guranateed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (产E CONTROLLED TIMING) $)^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED TIMING) $)^{(1,2,3,5)}$


## NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{C S}$ and a low $\bar{W} E$.
3. twr is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with or after the $\overline{W E}$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. During a $\bar{W} E$ controlled write cycle, write pulse ((twP) $>t W H z+t D W$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during a $\bar{W} E$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twr.

## PACKAGE DIMENSIONS



PIN 1


BOTTOM VIEW

256K x 8
IDT7MP4034 CMOS STATIC RAM MODULE

## FEATURES:

- High density separate I/O, 2 megabit CMOS static RAM module
- Fast access time: 10ns (max.)
- Low profile 42-pin ZIP (Zig-zag In-line vertical Package)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5 V ( $\pm 10 \%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible


## DESCRIPTION:

The IDT7MP4034 is a separate I/O, $256 \mathrm{~K} \times 8$ CMOS static RAM module constructed on an epoxy laminate (FR-4) substrate using $8256 \mathrm{~K} \times 1$ static RAMs in plastic SOJ packages. Availability of two chip select lines (one for each group of four RAMs) provides nibble access and allows the user to configure the memory into a $256 \mathrm{~K} \times 8$ or a $512 \mathrm{~K} \times 4$ organization. The IDT7MP4034 is available with access times as fast as 10 ns with minimal power consumption.

The IDT7MP4034 is packaged in a 42-pin FR-4 ZIP (Zigzag In-line vertical Package). The memory configuration results in a package 2.65 inches long and 0.35 inches wide. At only 0.5 inches high, this low profile package is ideal forhigh performance systems with minimum board spacing.

All inputs and outputs of the IDT7MP4034 are TTL compatible and operate from a single 5 V supply. Full asynchronous circuitry requires no clocks or refresh for operation.

## PIN CONFIGURATION

| GND | 1 | 2 | Vcc |
| :---: | :---: | :---: | :---: |
| Dlo | 3 | 4 | DOo |
| Dl1 | 5 | 6 | DO1 |
| Dl2 | 7 | 8 | DO2 |
| Dl3 | 9 | 10 | $\mathrm{DO}_{3}$ |
| Ao | 11 | 12 | A1 |
| A2 | 13 | 14 | $\mathrm{A}_{3}$ |
| A4 | 15 | 16 | A5 |
| A6 | 17 | 16 18 | A5 |
| $\overline{\mathrm{CS}}$ | 19 | 18 | A7 |
| WE | 21 | 20 | GND |
| As | 23 | 22 | CSt |
| A10 | 25 | 24 | A9 |
| A10 | 25 | 26 | A11 |
| A12 | 27 | 28 | A13 |
| A14 | 29 | 30 | A15 |
| Al6 | 31 | 32 | A17 |
| Dl4 | 33 | 34 | $\mathrm{DO}_{4}$ |
| Dl5 | 35 | 36 | DO5 |
| Dl6 | 37 | 38 | DO6 |
| DI7 | 39 | 40 | DO7 |
| Vcc | 41 | 42 | GND |
|  |  |  | 745 dw 01 |

FUNCTIONAL BLOCK DIAGRAM


PIN NAMES

| Dlo-7 | Data Inputs |
| :--- | :--- |
| DO0-7 $^{\text {A0-17 }}$ | Data Outputs |
| $\overline{\mathrm{CS}}_{0-1}$ | Address Inputs |
| $\overline{\mathrm{WE}}$ | Chip Selects |
| Vcc | Write Enable |
| GND | Power |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :---: | :--- | :---: | :---: |
| VTERM | Terminal Voltage with <br> Respect to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DCOPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Ground | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2745 tbl 04

1. $\mathrm{VIL}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Amblent Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |

CAPACITANCE ( $\mathrm{T} A=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Typ. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| CIN(D) | Input Capacitance <br> (Data) | $\mathrm{VIN}=0 \mathrm{~V}$ | 15 | pF |
| CIN(A) | Input Capacitance <br> (Address and Control) | $\mathrm{VIN}=\mathrm{OV}$ | 92 | pF |
| COUT | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 15 | pF |

1. This parameter is guaranteed by design but not tested.

## DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C} \mathrm{TO}+70^{\circ} \mathrm{C}\right.$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \|lı| | Input Leakage (Address and Control) | $\begin{aligned} & V C C=M a x . \\ & V I N=G N D \text { to } V C C \end{aligned}$ | - | 40 | $\mu \mathrm{A}$ |
| \||Lا| | Input Leakage (Data) | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{VIN}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| \||LO| | Output Leakage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{CS}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND} \text { to } \mathrm{Vcc} \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min}$., $\mathrm{lOL}=8 \mathrm{~mA}$ | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min}$., $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |


| Symbol | Parameter | Test Conditions | 10-12ns <br> Max. | 15-45ns Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Icc | Dynamic Operating Current | $\begin{aligned} & \overline{C S}=\text { VIL, Output Open } \\ & V C C=M a x ., f=f M A X \end{aligned}$ | 1520 | 1200 | mA |
| IsB | Standby Supply Current | $\overline{\mathrm{CS}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{VCC}_{\mathrm{C}}=$ Max. Outputs Open, $f=$ fmax | 560 | 320 | mA |
| ISB1 | Full Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{Vcc} \cdot 0.2 \mathrm{~V}, \\ & \mathrm{VIN}>V c c-0.2 \mathrm{~V} \text { or }<0.2 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ | 240 | 240 | mA |

NOTE:
2745 tbl 08

1. $10,12,15$, and 17 ns are preliminary specifications only.

## AC TEST CONDITIONS

Input Pulse Levels Input Rise／Fall Times Input Timing Reference Levels Output Reference Levels Output Load

GND to 3．0V
5ns
1.5 V
1.5 V

See Figures 1 and 2
2745 tbl 09


Figure 2．Output Load （for tchz，tclz，tow and twhz）

## AC ELECTRICAL CHARACTERISTICS ${ }^{(2)}$

| Symbol | Parameter | 7MP4034SxxZ |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | －10 |  | －12 |  | －15 |  | －17 |  |  |
|  |  | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 10 | － | 12 | － | 15 | － | 17 | － | ns |
| tAA | Address Access Time | － | 10 | － | 12 | － | 15 | － | 17 | ns |
| tacs | Chip Select Access Time | － | 10 | － | 12 | － | 15 | － | 17 | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 3 | － | 3 | － | 3 | － | 3 | － | ns |
| tchz ${ }^{(1)}$ | Chip Deselect to Output in High Z | － | 10 | 一 | 10 | － | 10 | － | 10 | ns |
| tor | Output Hold from Address Change | 3 | － | 3 | － | 3 | － | 3 | 一 | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power Up Time | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power Down Time | － | 10 | － | 12 | － | 15 | － | 17 | ns |


| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twc | Write Cycle Time | 10 | － | 12 | － | 15 | － | 17 | － | ns |
| tcw | Chip Select to End of Write | 10 | － | 12 | － | 13 | － | 15 | － | ns |
| tAW | Address Valid to End of Write | 10 | － | 10 | － | 13 | － | 15 | － | ns |
| tAS | Address Set－up Time | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| twp | Write Pulse Width | 10 | － | 10 | － | 13 | － | 15 | － | ns |
| twR | Write Recovery Time | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | － | 5 | － | 5 | － | 8 | － | 9 | ns |
| tDW | Data to Write Time Overlap | 8 | － | 10 | － | 10 | － | 11 | － | ns |
| tDH | Data Hold from Write Time | 0 | － | 0 | － | 0 | － | 0 | 二 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | － | 0 | － | 0 | － | 0 | － | ns |

NOTES：
1．This parameter is guaranteed by design but not tested．
2． $10,12,15$ ，and 17 ns are preliminary specifications only．

## AC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | 7MP4034Sxxz |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -20 |  | -25 |  | -35 |  | -45 |  | Unit |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 20 | - | 25 | - | 35 | - | 45 | - | ns |
| taA | Address Access Time | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| tacs | Chip Select Access Time | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| tCLZ ${ }^{(1)}$ | Chip Select to Output in Low Z | 3 | - | 5 | - | 5 | - | 5 | - | ns |
| t-Hz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 10 | - | 13 | - | 20 | - | 25 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tPu ${ }^{(1)}$ | Chip Select to Power Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power Down Time | - | 20 | - | 25 | - | 35 | - | 45 | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 20 | - | 25 | - | 35 | - | 45 | - | ns |
| tcw | Chip Select to End of Write | 17 | - | 22 | - | 30 | - | 40 | - | ns |
| taw | Address Valid to End of Write | 17 | - | 22 | - | 30 | - | 40 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tWP | Write Pulse Width | 17 | - | 22 | - | 30 | - | 40 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz $^{(1)}$ | Write Enable to Output in High Z | - | 10 | - | 13 | - | 20 | - | 25 | ns |
| tow | Data to Write Time Overlap | 13 | - | 15 | - | 20 | - | 25 | - | ns |
| tDH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | 0 | 一 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | - | 0 | - | 0 | - | C | - | 0 | ns. |

NOTE:

1. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF READ CYCLE NO: $1^{11)}$


2745 drw 05
TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3)}$


2745 drw 07

NOTES:

1. $\overline{W E}$ is high for read cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with 5 pF load (including scope and jig). This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. $1^{(1,2,3)}$ (WE CONTROLLED TIMING)


2745 drw 08
TIMING WAVEFORM OF WRITE CYCLE NO. $1^{(1,2,3,4)}(\overline{\mathrm{CS}}$ CONTROLLED TIMING)


NOTES:
2745 drw 09

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (tcW or twP) of a low $\overline{C S}$ and a low $\overline{W E}$.
3. twr is measured from the earlier of $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going high to the end of the write cycle.
4. If the $\overline{C S}$ low transition occurs simultaneous with or after the $\overline{W E}$ low transition, the outputs remain in the high impedance state.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with 5 pF load (including scope and jig). This parameter is guaranteed by design but not tested.

## PACKAGE DIMENSIONS



2745 drw 10

128K x 8
IDT71M024
CMOS STATIC RAM

## FEATURES:

- High density 1 megabit (128K $\times 8$ ) static RAM
- Dual Chip Select Version (IDT71M024) Single Chip Select Version (IDT71M025)
- Fast access time:
- commercial: 55ns (max.)
- military: 60ns (max.)
- Low power consumption
- active: 100 mA (max.)
- CMOS standby: 2 mA (max.)
- Very low power version
- data retention: $50 \mu \mathrm{~A}$ (max.) $\mathrm{Vcc}=3 \mathrm{~V}$
- CMOS standby: $100 \mu \mathrm{~A}$ (max.)
- 32-pin ceramic sidebrazed DIP or ceramic leadless chip carrier (LCC)
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Inputs/outputs directly TTL compatible


## FUNCTIONAL BLOCK DIAGRAM



1. For the IDT71M024 version only.

## PIN NAMES

| $\mathrm{I} / \mathrm{O} 0-7$ | Data Inputs/Outputs |
| :--- | :--- |
| $\mathrm{A} 0-18$ | Addresses |
| $\overline{\mathrm{CS}}, \mathrm{CS} 2$ | Chip Selects |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| N.C. | No Connect |
| VCc | Power |
| GND | Ground |

## DESCRIPTION:

The IDT71M024/71M025 is a 1 megabit ( $128 \mathrm{~K} \times 8$ ) static RAM packaged in a sidebrazed ceramic dual in-line package (DIP) and a ceramic leadless chip carrier (LCC). The IDT71M024/71M025 is available with access times as fast as 55 ns. For battery backup applications, a very low power version is available, offering a commercial temperature data retention current of $50 \mu \mathrm{~A}$ with $\mathrm{Vcc}=3 \mathrm{~V}$.

The IDT71M024/71M025 are packaged in JEDEC standard 600 mil 32 -pin ceramic DIPs. The IDT71M024 as comes in a hermetic 400 mil by 820 mil LCC. For surface mount applications, the proposed JEDEC standard 400 mil by 820 mil LCC is ideal.

All inputs and outputs of the IDT71 M024/71 M025 are TTL compatible and operate from a single 5 V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use. All IDT military semiconductor components are manufactured in compliance to the latest revision of MIL-STD-883 Class B, making them ideally suited for applications demanding the highest level of performance and reliability.

PIN CONFIGURATION ${ }^{(1)}$


NOTE:

1. For the IDT71M024 version Pin $30=C S 2$. For the IDT71 M 025 version Pin $30=$ N.C.

TRUTH TABLE ${ }^{(1)}$

| Mode | $\overline{\mathrm{CS}}$ | CS2 | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | Output | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby | H | X | X | X | High-Z | Standby |
| Standby | X | L | X | X | High-Z | Standby |
| Read | L | H | L | H | Dout | Active |
| Read | L | H | H | H | High-Z | Active |
| Write | L | H | X | L | Din | Active |

NOTE:
2820 tbl 02

1. CS 2 is available for the IDT71M024 version only.

CAPACITANCE ${ }^{(1)}\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter | Conditions | Typ. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | VIN $=0 \mathrm{~V}$ | 6 | pF |
| COUT | Output Capacitance | VouT $=0 \mathrm{~V}$ | 8 | pF |

NOTE:

1. This parameter is guaranteed by design, but not tested.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Commercial | Military | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |

NOTE:
2820 tbl 05

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DCOPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

2820 tbl 04

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5 \mathrm{~V} \pm 10 \%$ |

1. $\mathrm{VIL}=-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Commercial |  | Military |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \||니| | Input Leakage |  | - | 2.5 | - | 5 | $\mu \mathrm{A}$ |
| \||L이 | Output Leakage | $\begin{aligned} & \text { VCC }=\text { Max., } \overline{C S}_{1}=V_{I H} \text { and } C S_{2}=\text { VIL, } \\ & \text { VOUT }=G N D \text { to VCC } \end{aligned}$ | - | 2.5 | - | 5 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{VCC}=$ Min., $\mathrm{lOL}=2 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min}$., $\mathrm{IOH}=-1 \mathrm{~mA}$, | 2.4 | - | 2.4 | - | V |
| ICC | Dynamic Operating Current | $\begin{aligned} & \text { VcC = Max., } \overline{C S}_{1 \leq} V_{I L} \text { and } C S_{2} \geq V_{I H}, \\ & f=\text { fmax, Outputs Open }^{2} \end{aligned}$ | - | 100 | - | 100 | mA |
| ISB | Standby Supply Current (TTL Levels) | $\overline{\mathrm{CS}}_{1} \geq \mathrm{V}_{\mathrm{IH}}$ and $\mathrm{CS}_{2} \leq \mathrm{VIL}_{\mathrm{IL}}, \mathrm{VCC}=$ Max., <br> $f=$ fmax, Outputs Open | - | 2.5 | - | 2.5 | mA |
| ISB1 | Full Standby Supply Current (CMOS Levels) | $\begin{aligned} & \overline{\mathrm{CS}}_{1} \geq \mathrm{VCc}-0.2 \mathrm{~V} \text { and } \mathrm{CS}_{2} \leq 0.2 \mathrm{~V} \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \leq 0.2 \mathrm{~V} \end{aligned}$ | - | 2 | - | 2 | mA |
|  |  | Very Low Power Version ${ }^{(1)}$ | - | 100 | - | 350 | $\mu \mathrm{A}$ |

## NOTE:

1. For data retention version, please specify $L$ power when ordering.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 and 2 |

2820 tbl 08


2820 drw 03
Figure 1. Output Load


2820 drw 04
Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

* Including scope and jig


## DATA RETENTION CHARACTERISTICS ${ }^{(1)}$

( $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min. | Comm | Military | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Max. |  |  |
| VDR | Vcc for Data Retention | - | 2.0 | - | - | V |
| V $\overline{C S}{ }_{1}$ | $\overline{\mathrm{CS}}$ 1 Input Voltage | $V D R \geq 2.2 \mathrm{~V}$ | 2.2 | - | - | V |
| VCS2 | CS2 Input Voltage | VDR $\geq 4.5 \mathrm{~V}$ | - | 0.8 | 0.8 | V |
|  |  | VDR $<4.5 \mathrm{~V}$ | - | 0.2 | 0.2 | V |
| IcCDR1 | Data Retention Current | $\begin{aligned} & \mathrm{VCC}=3.0 \mathrm{~V}, \mathrm{CS} 2 \leq 0.2 \mathrm{~V} \text { or } \\ & \mathrm{CS}_{1}, \mathrm{CS} 2 \geq \mathrm{Vcc}-0.2 \mathrm{~V}, \\ & \mathrm{VIN} \leq \mathrm{VCc}-0.2 \mathrm{~V} \text { or } \mathrm{VIN} \geq 0.2 \mathrm{~V} \end{aligned}$ | - | 50 | 300 | $\mu \mathrm{A}$ |
| ICCDR2 | Data Retention Cúrrent | $\begin{aligned} & \mathrm{Vcc}=2.0 \mathrm{~V}, \mathrm{CS} 2 \leq 0.2 \mathrm{~V} \text { or } \\ & \overline{\mathrm{CS}} 1, \mathrm{CS} 2^{\mathrm{V} C \mathrm{~V}-0.2 \mathrm{~V},} \\ & \mathrm{VIN} \leq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \mathrm{VIN} \geq 0.2 \mathrm{~V} \end{aligned}$ | - | 50 | 200 | $\mu \mathrm{A}$ |
| tPDS ${ }^{(2)}$ | Power Down Set Up Time |  | 0 | - | - | ns |
| tPDi ${ }^{(2)}$ | Power Down Recovery Time |  | $\operatorname{tRc}^{(3)}$ | - | - | ns |

## NOTES:

2820 tbl 09

1. This option is only offered when ordering $L$ power version
2.. This parameter is guaranteed by design, but not tested.
2. $\mathrm{tric}=$ Read Cycle Time.

## DATA RETENTION WAVEFORM



2820 dww 05

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 71M024 or 71M025 |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $-55^{(2,3)}$ |  | -60 ${ }^{(2)}$ |  | -65 ${ }^{(2)}$ |  | . 70 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| the | Read Cycle Time | 60 | - | 65 | - | 70 | - | 70 | - | ns |
| tAA | Address Access Time | - | 55 | - | 60 | - | 65 | - | 70 | ns |
| tacsi | Chip Select ( $\overline{\mathrm{CS}} 1$ ) Access Time | - | 55 | - | 60 | - | 65 | - | 70 | ns |
| tACS? | Chip Select (CS2) Access Time | - | 60 | - | 65 | - | 70 | - | 70 | ns |
| toe | Output Enable to Output Valid | - | 25 | - | 30 | - | 35 | - | 35 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 20 | - | 25 | - | 25 | - | 25 | ns |
| tol $z^{(1)}$ | Output Enable to Output in Low Z | 3 | - | 3 | - | 5 | - | 5 | - | ns |
| tCLZ1,2 ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tCHZ1,2 ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 20 | - | 25 | - | 25 | - | 25 | ns |
| tor | Output Hold from Address Change | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| tru ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tpD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 60 | - | 65 | - | 70 | - | 70 | ns |

## Write Cycle

| twc | Write Cycle Time | 60 | - | 65 | - | 70 | - | 70 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twp | Write Pulse Width | 45 | - | 50 | - | 55 | - | 55 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| taw | Address Valid to End of Write | 55 | - | 60 | - | 65 | - | 65 | - | ns |
| tcW1 | Chip Select ( $\overline{\mathrm{CS}}_{1}$ ) to End of Write | 55 | - | 60 | - | 65 | - | 65 | - | ns |
| tcw2 | Chip Select (CS2) to End of Write | 55 | - | 60 | - | 65 | - | 65 | - | ns |
| tow | Data to Write Time Overlap | 25 |  | 30 | - | 30 | - | 30 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twn | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 20 | - | 25 | - | 25 | - | 25 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 0 | - | ns |

## NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specification only.

3 Commercial temperature only.

## AC ELECTRICAL CHARACTERISTICS

$\left(V C C=5 \mathrm{~V} \pm 10 \%, T A=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 71M024 or 71M025 |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -85 |  | -100 |  | -120 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| thc | Read Cycle Time | 85 | - | 100 | - | 120 | - | ns |
| tAA | Address Access Time | - | 85 | - | 100 | - | 120 | ns |
| tACS1 | Chip Select ( $\overline{\mathrm{CS}}_{1}$ ) Access Time | - | 85 | - | 100 | - | 120 | ns |
| tACS2 | Chip Select (CS2) Access Time | - | 85 | - | 100 | - | 120 | ns |
| toe | Output Enable to Output Valid | - | 40 | - | 45 | - | 45 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 30 | - | 35 | - | 35 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 5 | - | 5 | - | 5 | - | ns |
| tCLZ ${ }^{\text {, }}{ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | ns |
| tCHZ1, $2^{(1)}$ | Chip Deselect to Output in High Z | - | 30 | - | 35 | - | 35 | ns |
| tor | Output Hold from Address Change | 10 | - | 10 | - | 10 | - | ns |
| tpu ${ }^{(1)}$ | Chip Select to Power-Up Time | 0 | - | 0 | - | 0 | - | ns |
| tPD ${ }^{(1)}$ | Chip Deselect to Power-Down Time | - | 85 | - | 100 | - | 120 | ns |

## Write Cycle

| twc | Write Cycle Time | 85 | - | 100 | - | 120 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twp | Write Pulse Width | 60 | - | 65 | - | 65 | - | ns |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| taw | Address Valid to End of Write | 70 | - | 75 | - | 75 | - | ns |
| tcw1 | Chip Select ( $\overline{\mathrm{CS}} 1$ ) to End of Write | 70 | - | 75 | - | 75 | - | ns |
| tcW2 | Chip Select (CS2) to End of Write | 70 | - | 75 | - | 75 | - | ns |
| tow | Data to Write Time Overlap | 35 | - | 40 | - | 40 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Output in High Z | - | 30 | - | 35 | - | 35 | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


2820 drw 06
TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


2820 drw 08

## NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}_{1}=\mathrm{VIL}_{\mathrm{IL}}, \mathrm{CS} 2=\mathrm{V}_{\mathbb{H}}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}_{1}}$ transition low, CS 2 transition high.
4. $\overline{O E}=V i L$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\mathrm{WE}}$ CONTROLLED TIMING) ${ }^{(1,2,3,7)}$


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\mathrm{CS}} 1, \mathrm{CS}_{2}$ CONTROLLED TIMING) $)^{(1,2,3,5)}$


## NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}_{1}$ must be high, or CS 2 must be low during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{\mathrm{CS}} 1$, high CS 2 , and a low $\overline{\mathrm{WE}}$.
3. twr is measured from the earlier of $\overline{\mathrm{CS}} 1$ or $\overline{\mathrm{WE}}$ going high or CS 2 going low to the end of the write cycle.
4. During this period, $\mathrm{l} / \mathrm{O}$ pins are in the output state, and input signals must not be applied.
5. If the $\overline{C S}_{1}$ low transition, CS 2 high transition occur simultaneously with or after the $\overline{W E}$ low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. During a $\overline{W E}$ controlled write cycle, twP must be greater than twHZ + tow to allow the l/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is high during a $\overline{\mathrm{WE}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS

## 400 MIL BY 820 MIL LCC PACKAGE



600 MIL DUAL IN-LINE PACKAGE


256KB/ 1MB/ 4MB IDT79R4000 SECONDARY CACHE MODULE BLOCK FAMILY

## PRELIMINARY IDT7MP6074 IDT7MP6084 IDT7MP6094

## FEATURES:

- High-speed BiCEMOS ${ }^{\text {Tm }} /$ CEMOS $^{\text {™ }}$ secondary cache module block constructed to support the IDT79R4000 CPU
- Available as a pin compatible family to build 256 kilobyte (unified), 1 megabyte (unified) and 4 megabyte (unified or split) secondary caches
- Zero wait-state operation
- Four word line size
- Operating frequencies to support 50 MHz and 75 MHz IDT79R4000
- Available as a set of four identical high density 80 lead (goldplated fingers) SIMMs (Single In-Line Memory Modules)
- Surface mounted plastic components on a multilayer epoxy laminate (FR-4) substrate
- Multiple ground pins and decoupling capacitors for maximum noise immunity
- TTL compatible I/Os
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply


## DESCRIPTION:

The IDT7MP6074 is a 256 kilobyte IDT79R4000 secondary cache module block constructed on a multilayer epoxy laminate substrate (FR-4), using 11 16K $\times 4$ static RAMs and 2 IDT74FBT2827 drivers. The IDT7MP6084 is a 1 megabyte IDT79R4000 secondary cache module block using 1164 K x 4 static RAMs, and the IDT7MP6094 is a 4 megabyte IDT79R4000 secondary cache module block using 11256 K x 4 static RAMs. The IDT74FBT2827 has internal 25 W series resistors and $\mathrm{BiCEMOS}{ }^{\text {TM }} / /$ Os resulting in the fastest propagation times with minimal overshoot and ringing. Four identical cache module blocks comprise a full secondary cache.
The IDT7MP6074/84/94 support use in an IDT79R4000based system at speeds of 50 MHz and 75 MHz with zero waitstate operation. These Module support a four word line size. For other line sizes, please consult factory.
All inputs and outputs of the IDT7MP6074/84/94 are TTLcompatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refresh for operation.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION

| Vcc |  | 1 | GND |
| :---: | :---: | :---: | :---: |
| l/O1 | 2 | 3 | I/Oo |
| $1 / \mathrm{O} 3$ | 6 | 5 | $1 / \mathrm{O}_{2}$ |
| 1/O5 | 8 | 7 | 1/O4 |
| GND | 10 | 9 | I/O6 |
| //O8 | 12 | 11 | I/O7 |
| //O10 | 14 | 13 | I/O9 |
| //O12 | 16 | 15 | //O11 |
| I/O14 | 18 | 17 | 1/O13 |
| l/O15 | 20 | 19 | GND |
| l/O17 | 22 | 21 | //O16 |
| //O19 | 24 | 23 | 1/Ois |
| l/O21 | 26 | 25 | 1/O20 |
| GND | 28 | 27 | I/O22 |
| 1/O23 | 30 | 29 | Vcc |
| 1/O25 | 32 | 31 | 1/O24 |
| //O27 | 34 | 33 | $1 / \mathrm{O}_{26}$ |
| 1/O29 | 36 | 35 | 1/O28 |
| 1/O30 | 38 | 37 | GND |
| 1/O32 | 40 | 39 | I/O31 |
| I/O34 | 42 | 41 | 1/О33 |
| GND | 44 | 43 | l/O35 |
| A 0 | 46 | 45 | WE |
| A2 | 48 | 47 | $A_{1}$ |
| A4 | 50 | 49 | ${ }^{\text {A }}$ |
| A6 | 52 | 51 | A5 |
| Vcc | 54 | 53 | GND |
| $\overline{O E}$ | 56 | 55 | DCS |
| A8 | 58 | 57 | A7 |
| A10 | 60 | 59 | A9 |
| GND | 62 | 61 | A11 |
| A13 | 64 | 63 | $\mathrm{A}_{12}$ |
| A15 | 66 | 65 | A14 |
| A17 | 68 | 67 | ${ }_{\text {A16 }}$ |
| To | 70 | 69 | TCS |
| T1 | 72 | 71 | GND |
| T3 | 74 | 73 | T2 |
| T5 | 76 | 75 | T4 |
| T7 | 78 | 77 | T6 |
| GND | 80 | 79 | Vcc |

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5 \mathrm{~V} \pm 10 \%$ |

## PIN NAMES

| I/O0-35 | Data Inputs/Outputs |
| :--- | :--- |
| To-7 | Tag Inputs/Outputs |
| A0-17 | Address Inputs |
| $\overline{\mathrm{DCS}}$ | Data Chip Select |
| $\overline{\mathrm{TCS}}$ | Tag Chip Select |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| VCC | Power Supply |
| GND | Ground |

2833 tbl 02

CAPACITANCE

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CIN(D) | Input Capacitance (Data) | $\mathrm{VIN}=0 \mathrm{~V}$ | 10 | pF |
| CIN(A) | Input Capacitance ( $\mathrm{A} 1-15, \overline{\mathrm{OE}}, \overline{\mathrm{TCS}}, \overline{\mathrm{DCS}}$ ) | $\mathrm{VIN}=0 \mathrm{~V}$ | 10 | pF |
| Cin(B) | Input Capacitance (Ao, WE) | $\mathrm{VIN}=0 \mathrm{~V}$ | 100 | pF |
| Cout | Output Capacitance | VOUT = OV | 10 | pF |
| NOTE: 2833 tbl 03 |  |  |  |  |

1. This parameter is guaranteed by design, but not tested.

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCc | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2833 tbl 04

1. $\mathrm{ViL}=-1.5 \mathrm{~V}$ for pulse width less than 10 ns .

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Rating ${ }^{(1)}$ | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:
2833 tbl 05

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS

(Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \|ILII| | Input Leakage (except Ao, WE) | Vcc = Max., VIN = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \||LIL2| | Input Leakage (Ao, $\overline{\text { WE }}$ ) | Vcc = Max., Vin = GND to Vcc | - | 110 | $\mu \mathrm{A}$ |
| \| $\mathrm{IL} \mathrm{L} \mid$ | Output Leakage | $\mathrm{Vcc}=$ Max., $\overline{\mathrm{CS}}=\mathrm{VIH}, \mathrm{VoUt} \mathrm{=} \mathrm{GND} \mathrm{to} \mathrm{Vcc}$ | - | 10 | $\mu \mathrm{A}$ |
| Icc | Operating Current | $\overline{\mathrm{CS}}=\mathrm{VIL} ; \mathrm{VCC}=$ Max., Outputs Open | - | 2200 | mA |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min}$., $\mathrm{lOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |
| VOL | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=8 \mathrm{~mA}$ | - | 0.4 | V |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1-4$ |

2833 tbl 07


2833 drw 03
Figure 1. Output Load

* Including scope and jig.


Figure 2. Output Load (for tolz and torz)


Figure 3. Alternate Output Load


Figure 4. Alternate Lumped Capacitive Load, Typical Derating

## AC ELECTRICAL CHARACTERISTICS

$\left(V c c=5 \mathrm{~V} \pm 10 \%, T A=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP6074/6084/6094SxxM |  |  |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -12 |  | -15 |  | -17 |  | -20 |  | -25 |  | -30 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| taA | Address Access Time | - | 12 | - | 15 | - | 17 | - | 20 | - | 25 | - | 30 | ns |
| taoa | Ao Access Time | - | 10 | - | 12 | - | 14 | - | 16 | - | 21 | - | 26 | ns |
| toe | Output Enable to Output Valid | - | 12 | - | 15 | - | 17 | - | 20 | - | 25 | - | 30 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 10 | - | 12 | - | 13 | - | 15 | - | 17 | - | 20 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 2 | - | 2 | 二 | 2 | 二 | 2 | - | 2 | - | 2 | - | ns |

## WRITE CYCLE

| taw | Address Valid to End of Write | 12 | - | 15 | - | 17 | - | 20 | - | 25 | - | 30 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| taow | Ao Valid to End of Write | 10 | - | 12 | - | 14 | - | 16 | - | 21 | - | 26 | - | ns |
| twp | Write Pulse Width | 7 | - | 10 | - | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| tow | Data Valid to End of Write | 7 | - | 10 | - | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| toH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF READ CYCLE ${ }^{(1)}$


NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE


## PACKAGE DIMENSIONS



128K/256K BYTE CMOS SECONDARY CACHE MODULE FOR THE INTEL ${ }^{\text {TM }}{ }^{\text {i486 }}{ }^{\text {TM }}$

## IDT7MP6085

IDT7MP6087

## FEATURES:

- $128 \mathrm{~K} / 256 \mathrm{~K}$ byte pin compatible secondary cache modules
- Uses the IDT7158932K $\times 9$ CacheRAM ${ }^{\text {TM }}$ with burst counter and self-timed write
- Matches all timing and signals of the $i 486$ processor
- Operates with i 486 speeds of up to 50 MHz
- 80 lead FR-4 SIMM (Single In-line Memory Module)
- Single 5V ( $\pm 5 \%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible


## DESCRIPTION:

The IDT7MP6085/7MP6087 are pin compatible secondary cache modules. The IDT7MP6085 is a 128 K byte cache and the IDT7MP6087 is a 256 K byte cache. The IDT7MP6087 uses eight IDT71589 32K $\times 9$ CacheRAMs in plastic SOJs mounted on two sides of a multilayer epoxy laminate (FR-4) substrate with gold-plated leads while the IDT7MP6085 uses
four IDT71589s on one side of the same substrate. Extremely high speeds are achieved using IDT's high performance, high reliability CEMOS ${ }^{\text {M }}$ technology. This module is designed to facilitate the implementation of the highest performance secondary caches for the 1486.

The IDT7MP6085/7MP6087 contain a full set of write data and address registers. These registers are combined with the internal write abort logic to allow the processor to generate a self-timed write based upon a decision which can be left until the end of the write cycle. An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock. For more details, please consult the IDT71589 datasheet.

The SIMM package allows 80 leads to be placed on a package 4.65 inches long by 0.56 inches tall. The IDT7MP6085 is 0.21 inches thick and the IDT7MP6087 is 0.35 inches thick. The IDT7MP6085/7MP6087 are available to interface with a 50 MHz i486. All inputs and outputs of the IDT7MP6085/ 7MP6087 are TTL compatible and operate from a single 5V power supply.

## FUNCTIONAL BLOCK DIAGRAM



[^15]Intel and i486 are trademarks of Intel Corp.

## PIN CONFIGURATION



## PIN NAMES

| $\mathrm{A}_{0}-\mathrm{A14}$ | Address Inputs |
| :--- | :--- |
| $/ / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{35}$ | Data Input/Output |
| $\overline{\mathrm{CS}}_{0}-3$ | Word Chip Select/Count Enable |
| $\overline{\mathrm{WE}}_{0}-3$ | Byte Write Enables |
| $\overline{\mathrm{OE}}_{0-3}$ | Word Output Enables |
| ADS | Addres $\varsigma$ Status |
| CLK | System Clock |
| GND | Ground |
| VCC | Power |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBias | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | mA |

NOTE: $\quad 2834$ tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 5 \%$ |

RECOMMENDED DC
OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| GND | Supply Voltage | 0 | 0 | 0.0 | V |
| VIH $^{\text {IH }}$ | Input High Votage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2834 tbl 04

1. $\mathrm{VIL}=-3.0 \mathrm{~V}$ for pulse width less than 5 ns .

CAPACITANCE ${ }^{(1)}$
( $\mathrm{TA}=+25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Condition | 7MP6085/7 <br> Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance <br> $(\overline{\mathrm{CS}}, \overline{\mathrm{OE}, \overline{\mathrm{WE}})}$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 20 | pF |
| CIN | Input Capacitance <br> (Address, CLK, $\overline{\mathrm{ADS}})$ | $\mathrm{VIN}=0 \mathrm{~V}$ | $42 / 70$ | pF |
| $\mathrm{C} / / \mathrm{O}$ | I/O Capacitance | VOUT $=0 \mathrm{~V}$ | $13 / 20$ | pF |

NOTE:
2834 tbl 05

1. This parameter is guaranteed by design but not tested.

## TRUTH TABLE ${ }^{(1)}$

| CLK | Previous $\overline{\text { ADS }}$ | $\overline{\mathrm{ADS}}$ | Address | $\overline{\mathrm{WE}}$ | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\mathrm{I} / \mathrm{O}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | H | L | Valid Input | X | X | - | - | Preset Address Counter |
| $\uparrow$ | X | H | - | - | - | - | - | Ignore External Address Pins |
| $\uparrow$ | L | X | - | - | - | - | - | Ignore External Address Pins |
| $\uparrow$ | X | H | - | - | L | - | - | Sequence Address Counter |
| $\uparrow$ | L | X | - | - | L | - | - | Sequence Address Counter |
| $\uparrow$ | X | H | - | - | H | - | - | Suspend Address Sequencing |
| $\uparrow$ | L | X | - | - | H | - | - | Suspend Address Sequencing |
| - | - | - | - | - | - | H | Hi-Z | Outputs Disabled |
| - | - | - | - | H | - | L | DATAOUT | Read |
| $\uparrow$ | X | H | - | L | L | H | DATAIN | Write |
| $\uparrow$ | L | X | - | L | L | H | DATAIN | Write |
| - | - | - | - | L | L | L | - | Not Allowed |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}, \mathrm{L}=$ LOW, $\mathrm{X}=$ Don't Care, " - " $=$ Unrelated, $\mathrm{Hi}-\mathrm{Z}=$ High Impedance.

## DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

(VCC $=5.0 \mathrm{~V} \pm 5 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min. | 7MP6085/7 | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Max. |  |
| \||Lا| | Input Leakage Current (Address, CLK, $\overline{\mathrm{ADS}}$ ) | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 40/80 | $\mu \mathrm{A}$ |
| \|iLl | Input Leakage Current $(\dot{\overline{\mathrm{CS}}, \overline{\mathrm{OE}})}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 20 | $\mu \mathrm{A}$ |
| \||LI| | Input Leakage Current (Data, $\overline{\mathrm{WE}}$ ) | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10/20 | $\mu \mathrm{A}$ |
| \|lico| | Output Leakage Current | $\overline{\mathrm{CS}}=\mathrm{V} \mathrm{IH}, \mathrm{VOUT}=0 \mathrm{~V}$ to VCC, $\mathrm{VCC}=\mathrm{Max}$. | - | 10/20 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{IOL}=8 \mathrm{~mA}, \mathrm{VcC}=\mathrm{Min}$. | - | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{VCC}=$ Min. | 2.4 | - | V |

NOTE:

1. Specifications apply to both the IDT7MP6085 and IDT7MP6087 unless otherwise noted.

## DC ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

( $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | IDT7MP6085 |  | IDT7MP6087 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $50 \mathrm{MHz}^{(1)}$ | 25,33,40MHz | $50 \mathrm{MHz}^{(1)}$ | $25,33,40 \mathrm{MHz}$ |  |
| IcC1 | Operating Power Supply Current | $\overline{\mathrm{CS}} \leq \mathrm{VIL}$ <br> Outputs Open $V c c=\operatorname{Max} ., f=0^{(2)}$ | - | 520 | - | 1040 | mA |
| IcC2 | Dynamic Operating Current | $\overline{\mathrm{CS}} \leq \mathrm{VIL}$ <br> Outputs Open <br> VCC $=$ Max. $f=$ fmax $^{(2)}$ | 1150 | 960 | 2300 | 1920 | mA |

NOTES:
2834 tbl 08
1.Preliminary specification only.
2. At $f=f m a x$, address and data inputs are cycling at the maximum frequency of read cycles of $1 /$ trc. $f=0$ means no input lines change.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 \& 2 |
| 2834109 |  |



Figure 1. Output Load


Figure 1. Output Load (for tOHZ, tCHZ, tOLZ and tCLZ)
*including scope and jig

## AC ELECTRICAL CHARACTERISTICS

$\left(V C C=5.0 \mathrm{~V} \pm 5 \%, T A=0^{\circ}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Name | 7MP6085/6087SxxM |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 50MHz ${ }^{(1)}$ |  | 40 MHz |  | 33 MHz |  | 25MHz |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tcyc | Clock Cycle Time | 20 | - | 25 | - | 30 | - | 40 | - | ns |
| tch | Clock Pulse High | 8 | - | 10 | - | 11 | - | 14 | - | ns |
| tCL | Clock Pulse Low | 8 | - | 10 | - | 11 | - | 14 | - | ns |
| ts1 | Set-up Time ( $\overline{\text { ADS }}, \overline{\text { WE }}, \overline{\mathrm{CS}}$ ) | 4 | - | 4 | - | 4 | - | 5 | - | ns |
| ts2 | Set-up Time (Address, Input Data) | 5 | - | 5 | - | 5 | - | 6 | - | ns |
| tH1 | Hold Time ( $\overline{C S} \downarrow$ Input Data) | 1 | - | 1 | - | 1 | - | 1 | - | ns |
| th2 | Hold Time ( $\overline{\mathrm{CS}} \uparrow, \overline{\mathrm{WE}}, \mathrm{Address}$ ) | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tADSH | Hold Time ( $\overline{\text { ADS }}$ ) | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tCD | Clock to Data Valid | - | 14 | - | 19 | - | 24 | - | 34 | ns |
| toc | Data Valid After Clock | 3 | - | 4 | - | 4 | - | 5 | - | ns |
| toe | Output Enable to Output Valid | - | 7 | - | 8 | - | 9 | - | 10 | ns |
| tolz | Output Enable to Output in Lo-Z ${ }^{(2,3)}$ | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tohz | Output Disable to Output in $\mathrm{Hi}-\mathrm{Z}^{(2,3)}$ | - | 7 | - | 8 | - | 9 | - | 10 | ns |

NOTES:

1. Preliminary specifications only.
2. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with load (See AC Test Conditions, Figure 2).
3. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF BURST READ CYCLE


## NOTES:

1. If $\overline{A D S}$ goes low during a burst cycle, a new address will be loaded and another burst cycle will be started.
2. If $\overline{\mathrm{CS}}$ is taken inactive during a burst read cycle, the burst counter will discontinue counting untll $\overline{\mathrm{CS}}$ input again goes active. The timing of the $\overline{\mathrm{CS}}$ input for this control of the burst counter must satisfy setup and hold parameters ts and th.
3. A-Data from input address. B-Data from input address except $A_{0}$ is now $\bar{A}_{0}$. C-Data from input address except $A_{1}$ is now $\bar{A}_{1}$. $D$-Data from input address except $A_{0}$ and $A_{1}$ are now $\bar{A}_{0}$ and $\bar{A}_{1}$.

TIMING WAVEFORM OF WRITE CYCLE


NOTES:

1. $\overline{\mathrm{OE}}$ Must be taken inactive at least as long as $\mathrm{tOHz}+\mathrm{ts}$ before the second rising clock edge of write cycle.
2. $\overline{\mathrm{CS}}$ timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

## TIMING WAVEFORM OF BURST WRITE CYCLE



## NOTES:

1. $\overline{\mathrm{OE}}$ Must be taken inactive at least as long as torz + ts before the second rising clock edge of write cycle.
2. A-Data to be written to original input address.
$B$-Data to be written to original input address except $A_{0}$ is now $\bar{A}_{0}$.
C-Data to be written to original input address except $A_{1}$ is now $\vec{A}_{1}$.
D-Data to be written to original input address except $A_{0}$ and $A_{1}$ are now $\bar{A}_{0}$ and $\bar{A}_{1}$
3. If $\overline{A D S}$ goes low during a burst cycle, a new address will be loaded, and another burst cycle will be started.
4. If $\overline{\mathrm{CS}}$ is taken inactive during a burst write cycle the burst counter will discontinue counting until the $\overline{\mathrm{CS}}$ input again goes active. The timing of the $\overline{\mathrm{CS}}$ input for this control of the burst counter must satisfy setup and hold parameters ts and th. $\overline{\mathrm{CS}}$ timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

## PACKAGE DIMENSIONS

## IDT7MP6085



## IDT7MP6087




## FEATURES:

- Pin compatible with the Intel 485 Turbocache ${ }^{\text {TM }} 82485 \mathrm{MB}$
- 128 KB direct mapped, write-through, non-sectored, zero wait-state secondary cache module
- Ideal for use with i486-based systems with an Intel 485Turbocache socket
- Uses the IDT71589 32K $\times 9$ CacheRAM ${ }^{\text {¹ }}$ with burst counter and self-timed write and the IDT71B74 cache-tag RAM
- Operates with external $i 486$ speeds of up to 33 MHz
- DMA snooping is supported
- 485 Turbocache write protect strap, chip select and backoff features are not supported
- 113 lead FR-4 QIP (Quad in-Line Package)
- Single 5V ( $\pm 5 \%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible


## DESCRIPTION:

The IDT7MB6089 is a pin compatible replacement for the Intel 485Turbocache ${ }^{\text {TM }} 82485 \mathrm{MB}$. The module is a 128 KB direct mapped, write-through, non-sectored, zero wait-state secondary cache and is ideal for use with many i486-based systems that have an Intel 485Turbocache socket. The IDT7MB6089 uses four IDT71589 32K x 9 CacheRAMs and two IDT71B74 8K $\times 8$ cache-tag RAMs in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board along with logic for cache control. Extremely high speeds are achieved using IDT's high performance, high reliability $\mathrm{BiCEMOS}^{\text {м }}$ and CEMOS $^{\text {™ }}$ technologies.

An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock.

The quad in-line package (QIP) package configuration allows 113 leads to be placed on a package 2.8 inches long by 2.0 inches wide and 0.25 inches tall. All inputs and outputs of the IDT7MB6089 are TTL compatible and operate from a single 5 V power supply.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION ${ }^{(1)}$

| GND | A1 - A2 | RESET |  | $\mathrm{NC}^{(2)}$ | A4 | - | - A5 | GND |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK | B1 - B2 | M/IO |  | $\overline{\text { CRDY }}$ | B4 | - | - B5 | CKEN |
| RESV | C 1 - $\mathrm{C}_{2}$ | $\overline{\text { FLUSH }}$ |  | $\overline{\text { CBRDY }}$ | C4 | - | - C5 | $\overline{\text { BRDYO }}$ |
| BLAST | D1 - D2 | EADS |  | Vcc | D4 | - | - D5 | SKEN |
| $\mathrm{NC}^{(2)}$ | E1 - E2 | Vcc |  | WP | E4 | - | - E5 | START |
| $\overline{\text { ADS }}$ | F1 - F2 | W/ $\bar{R}$ |  | Do | F4 | - | - F5 | GND |
| GND | G1 - G2 | $\mathrm{NC}^{(2)}$ |  | D2 | G4 | - | - G5 | D1 |
| $\overline{B E}$ | $\mathrm{H}_{1}$ - $\mathrm{H}_{2}$ | $\overline{\mathrm{BE}}$ |  | GND | H4 | - | - H 5 | D3 |
| $\overline{\mathrm{BE}} 2$ | 11 - 12 | $\overline{\mathrm{BE}}$ |  | D5 | 14 | - | - 15 | D4 |
| A2 | J1 - J2 | GND |  | D7 | J4 | - | - J5 | D6 |
| Vcc | K1 - K2 | A3 |  | Ds | K4 | - | - K5 | GND |
| A4 | L1 - L2 | A5 |  | D10 | L4 | - | - L5 | D9 |
| A6 | M1 - M2 | A7 |  | Vcc | M4 | - | - M5 | D11 |
| A9 | N1 - N2 | As |  | D13 | N4 | - | - N5 | D12 |
| A10 | O 1 - ${ }^{\text {2 }}$ | Vcc |  | D15 | O4 | - | - O 5 | D14 |
| GND | P1 - P2 | $\mathrm{A}_{11}$ |  | Dpo | P4 | - | - P5 | GND |
| A31 | Q1 - Q2 | A12 |  | D16 | Q4 | - | - Q5 | DP1 |
| A14 | R1 - R2 | ${ }^{\text {A }} 13$ |  | GND | R4 | - | - R5 | D17 |
| A15 | S1 - S2 | GND |  | D19 | S4 | - | - S5 | D18 |
| A17 | T1 - T2 | A16 |  | D21 | T4 | - | - T5 | D20 |
| A19 | U1 - U2 | A18 |  | D22 | U4 | - | - U5 | Vcc |
| Vcc | V1 - V2 | A20 |  | D24 | V4 | - | - V5 | D23 |
| A22 | W1 - W2 | A21 |  | GND | W4 | - | - W5 | D25 |
| A23 | X 1 - X2 | Vcc |  | D27 | X4 | - | - X5 | D26 |
| A25 | Y 1 - $\mathrm{Y}^{2}$ | A24 |  | D29 | Y4 | - | - Y5 | D28 |
| A27 | Z1• - Z2 | A26 |  | D30 | Z4 | - | - Z5 | D31 |
| A29 | AA1 - AA2 | A28 |  | DP2 | AA4 | - | - AA5 | Dp3 |
| GND | BB1 - BB2 | Азо | $\overline{\text { PRSN }}$ | BB3 - Vcc | B84 | - | - BB5 | GND |

QIP
TOP VIEW

## NOTE:

1. Pins E1, G2, and A4 are $\overline{B O F F}, \overline{W P S T R P}$, and $\overline{\mathrm{CS}}$ on the Intel 485 Turbocacherespectively. These signals are not used by the IDT7MB6089 and are N.C. (No Connect).

PIN NAMES

| Symbol | Parameter | Type | Active | Description |
| :---: | :---: | :---: | :---: | :---: |
| CLK | CLOCK | Input | N/A | This input is the timing reference for all of the IDT7MB6089's functions. It is the same as the 1486 CLK input. |
| RESET | RESET CACHE | Input | High | A synchronous positive-true reset input, which invalidates all cache locations and resets the cache control logic. |
| $\overline{\text { ADS }}$ | ADDRESS STROBE | Input | Low | $\overline{\mathrm{AD}} \overline{\mathrm{S}}$ is connected to the ADS\# pin of the i486 CPU. It is used by the IDT7MB6089 to start any read or write cycle. |
| M/İত | MEMORY/IO | Input | N/A | This pin is used by the 4486 to indicate whether the current cycle is a memory or I/O cycle. //O cycles are not cacheable by the IDT7MB6089. |
| W/ $\overline{\mathrm{R}}$ | WRITE/READ | Input | N/A | Write cycles are indicated by a high level on this pin, and read cycles are indicated by a low level. |
| $\overline{\text { START }}$ | MEMORY START | Output | Low | During a cache read miss cycle or a write cycle, the $\overline{\mathrm{ST}} \overline{\mathrm{ART}}$ pin signals that the main memory system should service the current access. |
| $\overline{\text { BRDYO }}$ | BURST READY OUT | Output | Low | This the IDT7MB6089's means of signaling to the 1486 that cache data is ready to be sampled. |
| $\overline{\overline{C B R D Y}}$ | CACHE BURST READY IN | Input | Low | This is the system input to the IDT7MB6089 to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MB6089 during a burst access. |
| $\overline{\text { CRDY }}$ | CACHE READY IN | Input | Low | $\overline{\text { CRDY }}$ signals to the IDT7MB6089 and the 1486 that the main memory data is valid during a non-burst access. Another $\overline{\mathrm{ADS}}$ must be generated by the CPU to fetch other words of that cache line from main memory. |


| BLAST | BURST LAST | Input | Low | This i486 output indicates to the IDT7MB6089 cachecontrol logic that the current cycle is the last cycle of a cache burst. |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { BOFF }}$ | BACKOFF | N/A | N/A | This signal is not used by the IDT7MB6089. |
| $\overline{\text { PRSN }}$ | PRESENCE | Output | Low | This pin is hardwired to ground. It tells the system logic that the IDT7MB6089 is plugged into the system. |
| A2-A31 | PROCESSOR ADDRESSES | Input | N/A | These are the address inputs to the IDT7MB6089. The IDT7MB6089 requires that these signals be valid for the duration of any cache cycle. |
| $\overline{\mathrm{BE}} 0-\overline{\mathrm{BE}} 3$ | BYTE ENABLE | Input | Low | The byte enable inputs are sampled only during CPU write cycles and are only used to control byte writes to valid cache lines during write hit cycles. The timing is the same as for the address input pins. |
| $\overline{\mathrm{CS}}$ | CHIP SELECT | N/A | N/A | This signal is not used by the IDT7MB6089. |
| D0-D31 | PROCESSOR DATA LINES | I/O | N/A | These are the data inputs from either the i486 or the system memory. DoD7 define the least significant byte while D24-D31 define the most significant byte. |
| Dpo.Dp3 | DATA PARITY | I/O | N/A | These are the parity bits from either the i486 or the system memory. The timing requirements are the same as the data lines. |
| $\overline{\text { CKEN }}$ | CACHE ENABLE TO CPU | Output | Low | This signal is the cache enable signal generated by the IDT7MB6089. The IDT7MB6089 will always assert CKEN during T1 cycles and during read hit cycles before the last BRDYO. The IDT7MB6089 will not assert $\overline{\text { CKEN }}$ during read miss cycles. |
| $\overline{\text { SKEN }}$ | SYSTEM CACHE ENABLE | Input | Low | This signal is generated by the system to indicate that a line is cacheable. The IDT7MB6089 will look for SKEN to be active during the cycle before the first word transfer and the cycle before the last word transfer of a line fill. |
| $\overline{\text { FLUSH }}$ | FLUSH CACHE | Input | Low | This signal causes the IDT7MB6089 to invalidate its entire cache contents. |
| WP | WRITE PROTECT | Input | High | The write protect input is only sampled during write cycles. If this signal is asserted during a write hit cycle, the current cache data will not be overwritten. |
| $\overline{\text { WPSTRP }}$ | WRITE PROTECT STRAP | N/A | N/A | This signal is not used by the IDT7MB6089. |
| EADS | VALID EXTERNAL ADDRESS | Input | Low | This signal indicates that an invalidation address is present on the IDT7MB6089 address bus. |

## FUNCTIONAL DESCRIPTION:

## BASIC OPERATION

All operations of the IDT7MB6089 fall into the following cycles: reset, read hit, read miss, write hit, write miss and invalidation. For proper operation during any of the above cycles (except reset) the address to the IDT7MB6089 must be held valid for the duration of the cycle. For read or write cycles, the $\mathrm{M} / \overline{\mathrm{IO}}$ pin must be held high for the duration of the cycle, or the IDT7MB6089 will consider the cycle an I/O cycle (which is not cacheable by the IDT7MB6089). The W/ $\overline{\mathrm{R}}$ pin must also be held valid for the duration of the read or write cycle. For reset and invalidation cycles the state of the $M / \overline{I O}$ and $W / \bar{R}$ pins are not checked.

## RESET

The IDT7MB6089 is reset when RESET is asserted. Asserting RESET will invalidate the entire contents of the cache, and reset the control logic of the cache. If RESET is asserted, no other control signals will be recognized.

## READ MISS

A read cycle is initiated by the assertion of $\overline{\mathrm{ADS}}$ with $\mathrm{M} / \overline{\mathrm{IO}}$ high and W/ $\bar{R}$ low. At the initiation of the cycle, the IDT7MB6089 begins its tag look-up. If the input address is not contained in the cache, a miss has occurred. The IDT7MB6089 will then assert START and wait for the main memory system to service the current access. The IDT7MB6089 considers the data returned from the main memory system as cacheable if $\overline{\text { SKEN }}$ is asserted at least one cycle before $\overline{\text { CBRDY }}$ or CRDY is asserted.

After it is determined that the current line is cacheable, the IDT7MB6089 invalidates a line in the cache and waits for the main memory system to return data. With each $\overline{\text { CBRDY }}$ or $\overline{\mathrm{CRDY}}$ assertion, a new data word is loaded into the cache.

## READ HIT

A read hit cycle is initiated in the same manner described above for a read miss cycle. But in this case when the IDT7MB6089 does its tag look-up, the input address is contained in the cache indicating a read hit. The IDT7MB6089 will transfer a line of data with the first word being valid in the first T2 cycle. The IDT7MB6089 then transfers a new data word in each subsequent T2 cycle until BLAST is asserted to the module. The IDT7MB6089 also forces $\overline{\text { STARThigh and BRDYO }}$ low starting in the first T2 cycle and will hold them at those levels for subsequent T2 cycles. CKEN is asserted during the T1 cycle and again in the second and subsequent T2 cycles.

## WRITE MISS

Since the IDT7MB6089 is a write through cache, write misses are ignored.

## WRITE HIT

A write cycle is initiated by the assertion of $\overline{\operatorname{ADS}}$ with $\mathrm{M} / \overline{\mathrm{IO}}$ high and $W / \bar{R}$ high. At the initiation of the cycle, the IDT7MB6089 begins its tag look-up. If the input address is contained in the cache, the cache contents will be updated in the first T2 cycle if the WP input is low. If the WP input is high during a write hit the line is seen as write protected and the write is ignored.

## INVALIDATION

An invalidation is initiated by the assertion of EADS in a Ti or T1 cycle. At the initiation of aninvalidation, the IDT7MB6089 begins its tag look-up. If the line is found in the cache, the line will be invalidated. The IDT7MB6089 requires two cycles after the assertion of EADS to invalidate a line; therefore, invalidations can only occur every third cycle. Invalidations will be ignored by the IDT7MB6089 during T2 cycles.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| $T_{\text {A }}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | mA |

NOTE:
2838 tbl 03
Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC

 OPERATING CONDITIONS| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| GND | Supply Voltage | 0 | 0 | 0.0 | V |
| VIH | Input High Votage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2838 tbl 04

1. $\mathrm{VIL}=-3.0 \mathrm{~V}$ for pulse width less than 5 ns .

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 5 \%$ |

2838 tbl 05

## DC ELECTRICAL CHARACTERISTICS

(Vcc $=5.0 \mathrm{~V} \pm 5 \%, T A=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \| 4 | Input Leakage Current (Address) | $\mathrm{Vcc}=\mathrm{Max}, \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ to Vcc | - | 30 | $\mu \mathrm{A}$ |
| \||L | Input Leakage Current (Data) | $V \mathrm{Cc}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \| $ا$ \| | Input Leakage Current (CLK, $\overline{\text { ADS }})$ | $V \mathrm{Cc}=\mathrm{Max}, \mathrm{V} \mathrm{IN}^{\text {= }} \mathrm{GND}$ to Vcc | - | 50 | $\mu \mathrm{A}$ |
| \|liH| | Input High Current (Control) | $\mathrm{V}_{\text {cc }}=\mathrm{Max}, \mathrm{V}_{\text {In }}=\mathrm{Vcc}$ | - | 1.0 | mA |
| \| $\mid$ L 1 | Input Low Current (Control) | $V_{c c}=$ Max, $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ | - | 260 | $\mu \mathrm{A}$ |
| \|LLo| | Output Leakage Current | Vout $=0 \mathrm{~V}$ to $\mathrm{VcC}, \mathrm{Vcc}=\mathrm{Max}$. | - | 10 | $\mu \mathrm{A}$ |
| Vold | Output Low Voltage (Data) | $\mathrm{loL}=8 \mathrm{~mA}, \mathrm{VcC}=\mathrm{Min}$. | - | 0.4 | V |
| Volc | Output Low Voltage (Control) | $\mathrm{lOL}=12 \mathrm{~mA}, \mathrm{VcC}=\mathrm{Min}$. | - | 0.5 | V |
| Vohd | Output High Voltage (Data) | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{VCC}=\mathrm{Min}$. | 2.4 | - | V |
| Vohe | Output High Voltage (Control) | $\mathrm{IOH}=-2 \mathrm{~mA}, \mathrm{VCC}=\mathrm{Min}$. | 2.4 | - | V |
| Icc | Operating Power Supply Current | $\begin{aligned} & \text { VCC = Max., } \overline{C S} \leq V I L, \\ & f=f M A X, \text { Outputs Open } \end{aligned}$ | - | 1900 | mA |

## CAPACITANCE ${ }^{(1)}$

$\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right.$ )

| Symbol | Parameter ${ }^{(1)}$ | Condition | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance <br> (Address) | $\mathrm{VIN}=0 \mathrm{~V}$ | 25 | pF |
| CIN | Input Capacitance <br> (Control) | $\mathrm{VIN}=0 \mathrm{~V}$ | 25 | pF |
| CIN | Input Capacitance <br> (CLK) | $\mathrm{VIN}=0 \mathrm{~V}$ | 40 | pF |
| CIN | Input Capacitance <br> $($ ADS) | $\mathrm{VIN}=0 \mathrm{~V}$ | 40 | pF |
| COUT | Output Capacitance <br> (BRDYO) | $\mathrm{VIN}=0 \mathrm{~V}$ | 40 | pF |
| COUT | Output Capacitance <br> (START, SKEN) | $\mathrm{VIN}=0 \mathrm{~V}$ | 15 | pF |
| CI/O | Data I/O Capacitance | $\mathrm{VOUT}=\mathrm{OV}$ | 10 | pF |

## AC TEST CONDITIONS

Input Pulse Levels
GND to 3.0 V
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load

5 ns
1.5 V
1.5 V

See Figures 1 \& 2

1. These parameters are guaranteed by design but not tested.


Figure 1. Output Load


Figure 2. Output Load (for tohz, tchz, tolz and tcLz)
*including scope and jig

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{TA}=0^{\circ}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Name | 7MB6089SxxK |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 33 MHz |  | 25 MHz |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| 11 | Clock Period | 30 | - | 40 | - | ns |
| $t 2$ | Clock High Time | 11 | - | 14 | - | ns |
| t3 | Clock Low Time | 11 | - | 14 | - | ns |
| 14 | A2-A31, $\overline{B E} 0-\overline{B E}_{3}$ Setup Time | 13 | - | 17 | - | ns |
| t5 | A2-A31, $\overline{B E}_{0}-\overline{B E}_{3}$ Hold Time | (see note 1) | - | (see note 1) | - | ns |
| t6 | $\overline{\mathrm{ADS}}, \mathrm{M} / \overline{\mathrm{IO}}, \mathrm{W} / \overline{\mathrm{R}}$ Setup Time | 13 | - | 20 | - | ns |
| 17 | $\overline{\text { ADS }}$ Hold Time | 3 | - | 3 | - | ns |
| t 8 | M/İO, W/त्र Hold Time | (see note 1) | - | (see note 1) | - | ns |
| t9 | BLAST Setup Time | 9 | - | 10 | - | ns |
| t10 | BLAST Hold Time | 3 | - | 3 | - | ns |
| t11 | $\overline{\text { CRDY, }}$ CBRDY Setup Time | 11 | - | 11 | - | ns |
| t12 | $\overline{\text { CRDY, }} \overline{\text { CBRDY }}$ Hold Time | 3 | - | 3 | - | ns |
| t13 | SKEN Setup Time | 9 | - | 9 | - | ns |
| t14 | SKEN Hold Time | 3 | - | 3 | - | ns |
| t15 | Do-D31, Dpo-Dp3 Setup Time | 5 | - | 5 | - | ns |
| t16 | Do-D31, Dpo-Dp3 Hold Time | 3 | - | 3 | - | ns |
| 117 | EADS Setup Time | 9 | - | 9 | - | ns |
| 118 | EADS Hold Time | 3 | - | 3 | - | ns |
| 119 | A4-A31 Setup Time (Snoop) | 6 | - | 6 | - | ns |
| t20 | A4-A31 Hold Time (Snoop) | 67 | - | 87 | - | ns |
| t21 | RESET, FLUSH Setup Time | 9 | - | 9 | - | ns |
| 122 | RESET, $\overline{\text { FLUSH }}$ Hold Time | 3 | - | 3 | - | ns |
| t23 | RESET, FLUSH Pulse Width | 80 | - | 80 | - | ns |
| t24 | BRDYO Valid | - | 16 | - | 22 | ns |
| 125 | CKEN Valid | - | 15 | - | 18 | ns |
| 126 | $\overline{\text { START Valid }}$ | - | 16 | - | 22 | ns |
| t27 | Do-D31, Dpo-Dp3 Valid (Read Hit) | - | 24 | - | 30 | ns |
| t28 | WP Setup Time | 15 | - | 15 | - | ns |
| 129 | WP Hold Time | - | 3 | - | 3 | ns |

NOTE:

1. The address, M $\overline{I O}$ and $W / \bar{R}$ inputs to the IDT7MB6089 must be held valid for the duration of the read, write or invalidation cycle.

TIMING WAVEFORM OF A READ HIT CYCLE (READ LINE) ${ }^{(1)}$


NOTE:

1. RESET is held LOW, $\overline{\text { FLUSH }}$ is held HIGH.

TIMING WAVEFORM OF A RESET OPERATION


TIMING WAVEFORM OF A CACHE INVALIDATION ${ }^{(1,2)}$


1. If $\overline{E A D S}$ and $\overline{A D S}$ are asserted simultaneously, $\overline{A D S}$ is ignored.
2. $\overline{E A D S}$ is only recognized when the cache is idle (Ti) or at the beginning of a CACHE cycle (T1). $\overline{\text { EADS }}$ is ignored while the cache is processing any other request.
TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE) ${ }^{(1)}$


## NOTE:

2838 drw 08

1. RESET is held LOW, FLUSH is held HIGH.

TIMING WAVEFORM OF A WRITE HIT ${ }^{(1)}$



2838 drw 09

1. RESET is held LOW, FLUSH is held HIGH.
2. For a write hit, data in the IDT7MB6089 is updated.
3. For a write protected write hit, the data in the IDT7MB6089 is not updated.

## PACKAGE DIMENSIONS



## 128KB SECONDARY CACHE <br> MODULE FOR THE INTEL™ ${ }^{\text {48 }}{ }^{\text {™ }}$

PRELIMINARY

## FEATURES:

- Pin compatible with the Intel 485 Turbocache ${ }^{\text {TM }} 82485 \mathrm{MB}$
- 128 KB direct mapped, write-through, non-sectored, zero wait-state secondary cache module
- Ideal for use with i486-based systems with an Intel 485Turbocache socket
- Uses the IDT71589 32K $\times 9$ CacheRAM ${ }^{\text {™ }}$ with burst counter and self-timed write and the IDT71B74 cache-tag RAM
- Operates with external i486 speeds of up to 33 MHz
- Concurrent snooping is supported
- 485 Turbocache write protect strap feature is not supported
- 113 lead FR-4 QIP (Quad in-Line Package)
- Single $5 \mathrm{~V}( \pm 5 \%)$ power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible


## DESCRIPTION:

The IDT7MB6091 is a pin compatible replacement for the Intel 485Turbocache ${ }^{\text {TM }} 82485 \mathrm{MB}$. The module is a 128 KB direct mapped, write-through, non-sectored, zero wait-state secondary cache and is ideal for use with many i486-based systems that have an Intel 485Turbocache socket. The IDT7MB6091 uses four IDT71589 32K x 9 CacheRAMs, two IDT71B74 8K x 8 cache-tag RAMs and two IDT74FCT16373 Double-Density ${ }^{\text {™ }} 16$-bit latches in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board along with logic for cache control. Extremely high speeds are achieved using IDT's high performance, high reliability BiCEMOS ${ }^{\text {T }}$ and CEMOS ${ }^{\text {м }}$ technologies.

An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock.

The quad in-line package (QIP) package configuration allows 113 leads to be placed on a package 2.9 inches long by 2.0 inches wide and 0.25 inches tall. All inputs and outputs of the IDT7MB6091 are TTL compatible and operate from a single 5 V power supply.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION ${ }^{(1)}$

| GND | A1 ${ }^{\text {- }}$ | - A2 | RESET |  | $\overline{\mathrm{CS}}$ | A4 | $\bullet$ | - A 5 | GND |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK | B1 ${ }^{\text {- }}$ | - B2 | M $\overline{10}$ |  | $\overline{\text { CRDY }}$ | B4 | - | - B5 | CKEN |
| RESV | C1 | - C2 | $\overline{\text { FLUSH }}$ |  | $\overline{\text { CBRDY }}$ | C4 | - | - C5 | BRDYO |
| BLAST | D1 ${ }^{\text {- }}$ | - D2 | EADS |  | Vcc | D4 | - | - D5 | SKEN |
| BOFF | E1 | - E2 | Vcc |  | WP | E4 | - | - E5 | START |
| $\overline{\text { ADS }}$ | F1 | - F2 | W/ $\bar{R}$ |  | Do | F4 | - | - F5 | GND |
| GND | G1 | - G2 | $\mathrm{NC}^{(2)}$ |  | D2. | G4 | - | - G5 | D1 |
| EE | H1 | - H2 | $\overline{\mathrm{BE}}$ |  | GND | H4 | - | - H5 | D3 |
| $\overline{\mathrm{BE}} 2$ | 11. | - 12 | $\overline{\mathrm{BE}}$ |  | D5 | 14 | - | - 15 | D4 |
| A2 | J1 ${ }^{\text {- }}$ | - J2 | GND |  | D7 | J4 | - | - J5 | D6 |
| Vcc | K1 | - K2 | A3 |  | D8 | K4 | - | - K5 | GND |
| A4 | L1 ${ }^{\text {。 }}$ | - L2 | A5 |  | D10 | L4 | - | - L5 | D9 |
| A6 | M1 ${ }^{\text {- }}$ | - M2 | A7 |  | Vcc | M4 | - | - M5 | D11 |
| A9 | N1 ${ }^{\text {- }}$ | - N 2 | A8 |  | D13 | N4 | - | - N5 | D12 |
| A10 | 01. | - O 2 | Vcc |  | D15 | O4 | - | - O5 | D14 |
| GND | P1 | - P2 | A11 |  | Dpo | P4 | - | - P5 | GND |
| A31 | Q1 ${ }^{\text {- }}$ | - Q2 | A12 |  | D16 | Q4 | - | - Q5 | DP1 |
| A14 | R1 ${ }^{\text {- }}$ | - R2 | A13 |  | GND | R4 | - | - R5 | D17 |
| A15 | S1 ${ }^{\circ}$ | - S2 | GND |  | D19 | S4 | - | - S5 | D18 |
| A17 | T1 ${ }^{\text {- }}$ | - T2 | A16 |  | D21 | T4 | - | - T5 | D20 |
| A19 | U1 ${ }^{\text {e }}$ | - U2 | A18 |  | D22 | U4 | $\bullet$ | - U5 | Vcc |
| Vcc | V1 ${ }^{\text {- }}$ | - V2 | A20 |  | D24 | V4 | - | - V5 | D23 |
| A22 | W1 ${ }^{\text {e }}$ | - W2 | A21 |  | GND | W4 | - | - W5 | D25 |
| A23 | X1 ${ }^{\text {- }}$ | - X2 | Vcc |  | D27 | X4 | - | - X5 | D26 |
| A25 | Y1 ${ }^{\text {- }}$ | - Y2 | A24 |  | D29 | Y4 | - | - Y5 | D28 |
| A27. | Z1* | - Z2 | A26 |  | D30 | Z4 | - | - Z5 | D31 |
| A29 | AA1 | - AA2 | A28 |  | DP2 | AA4 | - | - AA5 | DP3 |
| GND | BB1 • | - BB2 | Азо | $\overline{\text { PRSN }}$ | BB3 - Vcc | BB4 | - | - BB5 | GND |

QIP
2844 drw 02
NOTE:
TOP VIEW
1.Pin G2 is WPSTRP on the Intel 485 Turbocache. This signal is not used by the IDT7MB6091 and is N.C. (No Connect).

## PIN NAMES

| Symbol | Parameter | Type | Active | Description |
| :---: | :---: | :---: | :---: | :---: |
| CLK | CLOCK | Input | N/A | This input is the timing reference for all of the IDT7MB6091's functions. It is the same as the 486 CLK input. |
| RESET | RESET CACHE | Input | High | A synchronous positive-true reset input, which invalidates all cache locations and resets the cache control logic. |
| $\overline{\overline{A D S}}$ | ADDRESS STROBE | Input | Low | $\overline{\mathrm{ADS}}$ is connected to the ADS\# pin of the i486 CPU. It is used by the IDT7MB6091 to start any read or write cycle. $\overline{\mathrm{CS}}$ must be asserted for $\overline{\mathrm{ADS}}$ to be recognized. |
| M/ $\overline{\mathrm{O}}$ | MEMORY/IO | Input | N/A | This pin is used by the 4486 to indicate whether the current cycle is a memory or I/O cycle. //O cycles are not cacheable by the IDT7MB6091. |
| W/R | WRITE/READ | Input: | N/A | Write cycles are indicated by a high level on this pin, and read cycles are indicated by a low level. |
| $\overline{\text { START }}$ | MEMORY START | Output | Low | During a cache read miss cycle or a write cycle, the START pin signals that the main memory system should service the current access. |
| $\overline{\overline{B R D Y O}}$ | BURST READY OUT. | Output | Low | This the IDT7MB6091's means of signaling to the i486 that cache data is ready to be sampled. |
| $\overline{\overline{C B R D Y}}$ | CACHE BURST READY IN | Input | Low | This is the system input to the IDT7MB6091 to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MB6091 during a burst access. |
| $\overline{\overline{C R D Y}}$ | CACHE READY IN | Input | Low | $\overline{\mathrm{CRDY}}$ signals to the IDT7MB6091 and the i486 that the main memory data is valid during a non-burst access. Another $\overline{\mathrm{ADS}}$ must be generated by the CPU to fetch other words of that cache line from main memory. |


| BLAST | BURST LAST | Input | Low | This i486 output indicates to the IDT7MB6091 cache control logic that the current cycle is the last cycle of a cache burst. |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { BOFF }}$ | BACKOFF | Input | Low | This signal is used to stall the IDT7MB6091. The IDT7MB6091 will also put its data bus into a high-impedance state. The IDT7MB6091 will only recognize invalidation cycles when BOFF is asserted. |
| $\overline{\text { PRSN }}$ | PRESENCE | Output | Low | This pin is hardwired to ground. It tells the system logic that the IDT7MB6091 is plugged into the system. |
| A2-A31 | PROCESSOR ADDRESSES | Input | N/A | These are the address inputs to the IDT7MB6091. |
| $\overline{\mathrm{BE}} 0$ - $\overline{\mathrm{BE}} 3$ | BYTE ENABLE | Input | Low | The byte enable inputs are sampled only during CPU write cycles and are only used to control byte writes to valid cache lines during write hit cycles. The timing is the same as for the address input pins. |
| $\overline{\mathrm{CS}}$ | CHIP SELECT | Input | Low | Chip select can be used for depth expansion. $\overline{\mathrm{CS}}$ must be low for EADS or $\overline{\mathrm{ADS}}$ to be recognized by the IDT7MB6091. |
| Do-D31 | PROCESSOR DATA LINES | 1/O | N/A | These are the data inputs from either the i486 or the system memory. DoD7 define the least significant byte while D24-D31 define the most significant byte. |
| Dpo-Dp3 | DATA PARITY | 1/O | N/A | These are the parity bits from either the i486 or the system memory. The timing requirements are the same as the data lines. |
| $\overline{\text { CKEN }}$ | CACHE ENABLE TO CPU | Output | Low | This signal is the cache enable signal generated by the IDT7MB6091. The IDT7MB6091 will always assert $\overline{C K E N}$ during T1 cycles and during read hit cycles before the last BRDYO. The IDT7MB6091 will not assert $\overline{\text { CKEN }}$ during read miss cycles. |
| $\overline{\text { SKEN }}$ | SYSTEM CACHE ENABLE | Input | Low | This signal is generated by the system to indicate that a line is cacheable. The IDT7MB6091 will look for SKEN to be active during the cycle before the first word transfer and the cycle before the last word transfer of a line fill. |
| $\overline{\text { FLUSH }}$ | FLUSH CACHE | Input | Low | This signal causes the IDT7MB6091 to invalidate its entire cache contents. |
| WP | WRITE PROTECT | Input | High | The write protect input is only sampled during write cycles. If this signal is asserted during a write hit cycle, the current cache data will not be overwritten. |
| $\overline{\text { WPSTRP }}$ | WRITE PROTECT STRAP | N/A | N/A | This signal is not used by the 1DT7MB6091. |
| EADS | VALID EXTERNAL ADDRESS | Input | Low | This signal indicates that an invalidation address is present on the IDT7MB6091 address bus. $\overline{\mathrm{CS}}$ must be low for EADS to be recognized by the IDT7MB6091. |

## FUNCTIONAL DESCRIPTION:

## bASIC OPERATION

The IDT7MB6091 is a complete secondary cache subsystem designed to replace the Intel Turbocache485. The IDT7MB6091 is designed to support zero wait state line reads, i.e. four words of data in five clocks. The IDT7MB6091 supports all of the following bus cycles: read hit, read miss, write hit, write miss, invalidation and backoff. The IDT7MB6091 also features single pin reset and cache flush capabilities.

The IDT7MB6091 latches the address at the input of the module at the beginning of any read, write or invalidation cycle. The address remains latched for one cycle after the initiation of a read or write, and the address remains latched for two cycles after the initiation of an invalidation.

## RESET

The IDT7MB6091 is reset when RESET is asserted. Asserting RESET will invalidate the entire contents of the cache, and reset the control logic of the cache. The cache will be reset regardless of the state of other control signals when RESET is asserted.

## FLUSH

The entire cache contents of the IDT7MB6091 is invalidated when the FLUSH input is asserted. The cache will be invalidated regardless of the state of other control signals when $\overline{\text { FLUSH }}$ is asserted. $\overline{\text { FLUSH }}$ will not reset the state of the cache control logic.

## READ

The IDT7MB6091 recognizes the initiation of a read cycle when both $\overline{\mathrm{ADS}}$ and $\overline{\mathrm{CS}}$ are sampled low with $\mathrm{M} / \overline{\mathrm{IO}}$ high and $\mathrm{W} / \overline{\mathrm{R}}$ low. As soon as the address is valid at the input of the module, the IDT7MB6091 begins its tag look-up. If the input address is not contained in the cache, then a miss has occurred and the IDT7MB6091 will wait for the main memory system to service the current access. If the input address is present in the cache, then a hit has occurred and the IDT7MB6091 will burst back a line of data to the CPU.

If a read miss occurs the IDT7MB6091 asserts START in the first T2 cycle and then waits for the memory system to provide data. The IDT7MB6091 will consider the data returned from the memory system as cacheable if SKEN is sampled low at least one cycle before CBRDY or CRDY is first
asserted. The IDT7MB6091 will load the data word returned from the memory system into the cache each time $\overline{\text { CBRDY }}$ or $\overline{\text { CRDY }}$ is sampled low. However, the IDT7MB6091 will only validate the line of data returned from the memory system if SKEN is sampled low the cycle before the last data word is transferred from the memory system, i.e. the fourth time that $\overline{\text { CBRDY }}$ or $\overline{\text { CRDY }}$ is sampled low. The line fill is aborted if $\overline{B L A S T}$ is sampled low concurrent with $\overline{\text { CBRDY }}$ or $\overline{\text { CRDY }}$ being sampled low prior to the last data word transfer.

The IDT7MB6091 will consider the data returned as noncacheable if CBRDY or CRDY is sampled low before or concurrently with $\overline{\text { SKEN. Therefore, to avoid a potential perfor- }}$ mance penalty, $\overline{\text { SKEN }}$ should not be asserted prior to $\overline{\text { CBRDY }}$ or CRDY if the data is considered non-cacheable, since the IDT7MB6091 will invalidate a line of data if $\overline{\text { SKEN }}$ is sampled low before $\overline{\text { CBRDY }}$ or $\overline{\text { CRDY }}$ is sampled low during a read miss.

The IDT7MB6091 requires that the read miss address (i.e. the address that was valid at the beginning of the read cycle) is present when $\overline{\operatorname{SKEN}}$ is sampled low at the beginning of a line fill and again when SKEN is sampled at the end of a line fill. The address must be valid because it is latched at these times to invalidate a line at the beginning of the fill and then to validate the line at the end of the line fill. When the address is latched at the end of the line fill, it will remain latched until the last data word of the line is written to the cache.

If the IDT7MB6091 detects that the input address is contained in the cache, the IDT7MB6091 will supply data to the CPU. The IDT7MB6091 starts bursting data back to the CPU in the first T2 cycle. The IDT7MB6091 then transfers a new data word in each subsequent T 2 cycle until $\overline{\mathrm{BLAST}}$ is asserted to the cache. The IDT7MB6091 also forces START high and BRDYO low in the first T2 cycle. $\overline{\text { CKEN }}$ is asserted during the T1 cycle and again in the second and subsequent T2 cycles during a read hit.

## WRITE

The IDT7MB6091 recognizes the initiation of a write cycle
when both $\overline{\mathrm{ADS}}$ and $\overline{\mathrm{CS}}$ are sampled low with $\mathrm{M} / \overline{\mathrm{IO}}$ high and $W / \bar{R}$ high. As soon as the address is valid at the input of the module, the IDT7MB6091 begins its tag look-up. If the input address is contained in the cache then a write hit has occurred, and the cache contents are updated in the first T2 cycle if the WP input is low. If the WP input is high during a write hit, the line is seen as write protected and the write is ignored. If the input address is not contained in the cache then a write miss has occurred, the IDT7MB6091 ignores the write and the cache contents are not updated.

## INVALIDATION

An invalidation is initiated by the simultaneous assertion of $\overline{\mathrm{EADS}}$ and $\overline{\mathrm{CS}}$. If $\overline{\mathrm{EADS}}$ and $\overline{\mathrm{ADS}}$ are asserted simultaneously, $\overline{\mathrm{ADS}}$ is ignored since invalidations have priority. At the initiation of an invalidation, the IDT7MB6091 begins its tag look-up. If the line is found in the cache, the line will be invalidated. The IDT7MB6091 requires two cycles after the assertion of EADS to invalidate a line; therefore, invalidations can only occur every third cycle. The IDT7MB6091 ignores invalidations only if an address is currently latched in the address latch. Therefore, the IDT7MB6091 ignores invalidations at the following times: the cycle after the initiation of a read or write cycle, the cycle after $\overline{\text { SKEN }}$ is first sampled low during a line fill, the cycle(s) after sampling SKEN low concurrent with (or after) the third word transfer and prior to the fourth word transfer of a line fill, and the two cycles following a previous invalidation.

## BACKOFF

A cache backoff is initiated by the assertion of $\overline{\mathrm{BOFF}}$. $\overline{\mathrm{BOFF}}$ interrupts any other cache cycle that the IDT7MB6091 is servicing. The cycle after $\overline{B O F F}$ is sampled low, the IDT7MB6091 will float its data bus, and the output control signals are driven to their idle levels, i.e. $\overline{\text { CKEN }}$ low, START high and BRDYO high. When BOFF is asserted, the IDT7MB6091 ignores all cache cycles except for invalidations; however, the IDT7MB6091 will still recognize the assertion of RESET or $\overline{\text { FLUSH }}$ when $\overline{B O F F}$ is asserted.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| $T_{\text {A }}$ | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TbiAs | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TstG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| lout | DC Output Current | 50 | mA |

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| GND | Supply Voltage | 0 | 0 | 0.0 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Votage | 2.2 | - | 6.0 | V |
| $\mathrm{~V}_{I L}$ | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2844 tbl 04

1. $\mathrm{VIL}=-3.0 \mathrm{~V}$ for pulse width less than 5 ns .

## RECOMMENDED OPERATING <br> TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 5 \%$ |

## DC ELECTRICAL CHARACTERISTICS

(Vcc $=5.0 \mathrm{~V} \pm 5 \%, T A=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \|l니 | Input Leakage Current (A2-A3) | $\mathrm{Vcc}=$ Max, $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to Vcc | - | 30 | $\mu \mathrm{A}$ |
| \||L| | Input Leakage Current (Data, A2 - Аз,$\overline{\mathrm{BE}} 0-\overline{\mathrm{BE}} 3$ ) | Vcc = Max, Vin = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \|l니 | Input Leakage Current (CLK, $\overline{\mathrm{ADS}}$ ) | $\mathrm{Vcc}=$ Max, $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ to Vcc | - | 50 | $\mu \mathrm{A}$ |
| \|IIH| | Input High Current (Control) | $\mathrm{Vcc}=\mathrm{Max}, \mathrm{V} \mathrm{IN}^{\text {a }} \mathrm{Vcc}$ | - | 1.0 | mA |
| \| $\mid 1 / 2$ | Input Low Current (Control) | $V_{C C}=$ Max, $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ | - | 260 | $\mu \mathrm{A}$ |
| \|Loo| | Output Leakage Current | Vout $=0 \mathrm{~V}$ to $\mathrm{Vcc}, \mathrm{VcC}=$ Max. | - | 10 | $\mu \mathrm{A}$ |
| Vold | Output Low Voltage (Data) | $\mathrm{loL}=8 \mathrm{~mA}, \mathrm{VCC}=\mathrm{Min}$. | - | 0.4 | V |
| Volc | Output Low Voltage (Control) | $\mathrm{loL}=12 \mathrm{~mA}, \mathrm{VCC}=\mathrm{Min}$. | - | 0.5 | V |
| Vohd | Output High Voltage (Data) | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{VcC}=$ Min. | 2.4 | - | V |
| Vонс | Output High Voltage (Control) | $\mathrm{IOH}=-2 \mathrm{~mA}, \mathrm{VcC}=$ Min. | 2.4 | - | V |
| Icc | Operating Power Supply Current | Vcc = Max.,$\overline{\mathrm{CS}} \leq \mathrm{VIL}$, $f=$ fmax, Outputs Open | - | 1900 | mA |

2844 tbl 06

## CAPACITANCE ${ }^{(1)}$

| Symbol | Parameter ${ }^{(1)}$ | Condition | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CIN | Input Capacitance $\left(\mathrm{A}_{2}-\mathrm{A}_{3}\right)$ | VIN $=0 \mathrm{OV}$ | 35 | pF |
| CIN | Input Capacitance (Data, A2-3, $\overline{\mathrm{BE}} 0-3$ ) | V IN $=0 \mathrm{~V}$ | 15 | pF |
| CIN | Input Capacitance (Control) | V IN $=0 \mathrm{~V}$ | 25 | pF |
| CIN | Input Capacitance <br> ( $\overline{\mathrm{ADS}}, \mathrm{CLK}$ ) | V IN $=0 \mathrm{~V}$ | 45 | pF |
| Cout | Output Capacitance (BRDYO) | V IN $=0 \mathrm{~V}$ | 40 | pF |
| Cout | Output Capacitance (START, SKEN) | V IN $=0 \mathrm{~V}$ | 15 | pF |
| C/IO | Data I/O Capacitance | VOUT $=0 \mathrm{~V}$ | 10 | pF |

## NOTE:

2844 tbl 07

1. These parameters are guaranteed by design but not tested.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :--- |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 \& 2 |



2844 drw 03
Figure 1. Output Load


Figure 2. Output Load (for tohz, tchz, tolz and tcL2)
*including scope and jig

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{TA}=0^{\circ}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Name | 7MB6091SxxK |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 33 MHz |  | 25 MHz |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| 11 | Clock Period | 30 | - | 40 | - | ns |
| t2 | Clock High Time | 11 | - | 14 | - | ns |
| t3 | Clock Low Time | 11 | - | 14 | - | ns |
| 14 | $\mathrm{A}_{2}-\mathrm{A}_{31}, \overline{\mathrm{BE}}_{0}-\overline{\mathrm{BE}}_{3}$ Setup Time | 13 | - | 17 | - | ns |
| t5 | $\mathrm{A}_{2}-\mathrm{A}_{31}, \overline{\mathrm{BE}}_{0}-\overline{\mathrm{BE}}_{3}$ Hold Time | 10 | - | 10 | - | ns |
| t6 | A4-A31 Line Fill Setup Time | 5 | - | 5 | - | ns |
| 17 | $\overline{\mathrm{ADS}}, \mathrm{M} \overline{\mathrm{O}}, \mathrm{W} / \overline{\mathrm{R}}$ Setup Time | 13 | - | 20 | - | ns |
| t8 | $\overline{\text { ADS }}$, M/ $\overline{\mathrm{O}}, \mathrm{W} / \overline{\mathrm{R}}$ Hold Time | 3 | - | 3 | - | ns |
| t9 | BLAST Setup Time | 9 | - | 10 | - | ns |
| t10 | BLAST Hold Time | 3 | - | 3 | - | ns |
| t11 | $\overline{\text { CRDY }}$, $\overline{\text { CBRDY }}$ Setup Time | 11 | - | 11 | - | ns |
| t12 | $\overline{\text { CRDY }}$, $\overline{\text { CBRDY }}$ Hold Time | 3 | - | 3 | - | ns |
| t13 | SKEN Setup Time | 9 | - | 9 | - | ns |
| t14 | SKEN Hold Time | 3 | - | 3 | - | ns |
| t15 | Do-D31, Dpo-Dp3 Setup Time | 5 | - | 5 | - | ns |
| t16 | Do-D31, Dpo-Df3 Hold Time | 3 | - | 3 | - | ns |
| $t 17$ | EADS Setup Time | 9 | - | 9 | - | ns |
| t18 | EADS Hold Time | 3 | - | 3 | - | ns |
| t19 | A4-A31 Setup Time (Snoop) | 6 | - | 6 | - | ns |
| t20 | A4-A31 Hold Time (Snoop) | 10 | - | 10 | - | ns |
| t21 | RESET, FLUSH Setup Time | 9 | - | 9 | - | ns |
| t22 | RESET, FLUSH Hold Time | 3 | - | 3 | - | ns |
| t23 | RESET, FLUSH Pulse Width | 80 | - | 80 | - | ns |
| t24 | BRDYO Valid | - | 16 | - | 22 | ns |
| t25 | $\overline{\text { CKEN }}$ Valid | - | 15 | - | 18 | ns |
| 126 | START Valid | - | 16 | - | 22 | ns |
| t27 | D0-D31, Dpo-Dp3 Valid (Read Hit) | - | 24 | - | 30 | ns |
| 128 | WP Setup Time | 15 | - | 15 | - | ns |
| t29 | WP Hold Time | - | 3 | - | 3 | ns |
| t30 | $\overline{\text { BOFF }}$ Setup Time | 9 | - | 10 | - | ns |
| t31 | BOFF Hold Time | 3 | - | 3 | - | ns |

NOTE:

1. The address, MIIO and $W \bar{R}$ inputs to the IDT7MB6091 must be held valid for the duration of the read, write or invalidation cycle.

TIMING WAVEFORM OF A READ HIT CYCLE (READ LINE) ${ }^{(1)}$

|  | 」 | $\llcorner\square$ |
| :---: | :---: | :---: |
| -1 |  |  |
|  |  | पापmulu |
| wn TZA |  | \omm |
| Ex | $\ldots \ldots$ | - |
|  | , | पדाד |
|  |  |  |
| Emat |  |  |
| , |  | +4-8 |
|  | * |  |
|  |  |  |

NOTE:

1. RESET is held LOW, $\overline{\text { FLUSH }}$ is held HIGH, $\overline{\text { BOFF }}$ is held HIGH.

TIMING WAVEFORM OF A RESET OPERATION


## TIMING WAVEFORM OF A CACHE INVALIDATION ${ }^{(1)}$



1. If $\overline{\mathrm{EADS}}$ and $\overline{\mathrm{ADS}}$ are asserted simultaneously, $\overline{\mathrm{ADS}}$ is ignored.

TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE) ${ }^{(1)}$


1. RESET is held LOW, $\overline{\text { FLUSH }}$ is held HIGH, $\overline{B O F F}$ is held HIGH.

## TIMING WAVEFORM OF A WRITE HIT ${ }^{(1)}$



NOTES:
WRITE HIT ${ }^{(2)}$

1. RESET is held LOW, $\overline{\text { FLUSH }}$ is held HIGH, $\overline{\text { BOFF }}$ is held HIGH.
2. For a write hit, data in the IDT7MB6091 is updated.
3. For a write protected write hit, the data in the IDT7MB6091 is not updated.

TIMING WAVEFORM OF A BACKOFF OPERATION


PACKAGE DIMENSIONS


## FEATURES:

- 128 K byte direct mapped secondary cache module
- Uses the IDT71589 32K $\times 9$ CacheRAM ${ }^{\text {™ }}$ with burst counter and self-timed write
- Matches all timing and signals of the $i 486$ processor
- Operates with $i 486$ speeds of up to 50 MHz
- 72 lead FR-4 SIMM (Single-in-Line Memory Module)
- Single 5V ( $\pm 5 \%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible


## DESCRIPTION:

The IDT7MP6086 is a 128 K byte direct mapped secondary cache module, using four IDT71589 32K $\times 9$ CacheRAMs in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) substrate with gold-plated leads. Extremely high speeds are achieved using IDT's high performance, high reliability CEMOS ${ }^{\text {TM }}$ technology. This module is designed to facilitate the implementation of the highest per-
formance secondary caches for the i486 architecture while using low speed logic devices and consuming the minimum board space.

The IDT7MP6086 contains a full set of write data and address registers. These registers are combined with the internal write abort logic to allow the processor to generate a self-timed write based upon a decision which can be left until the end of the write cycle. An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock.

Three program identification pins are provided so that the system can uniquely identify the IDT7MP6086.

Note that individual parity bits are grouped with their respective bytes, not all at the end.

The SIMM package configuration allows 72 leads to be placed on a package 4.25 inches long, 0.55 inches tall and 0.25 inches thick. The IDT7MP6086 is available with speed matching a 50 MHz i486. All inputs and outputs of the IDT7MP6086 are TTL compatible and operate from a single 5 V power supply.

## FUNCTIONAL BLOCK DIAGRAM



\section*{PIN CONFIGURATION ${ }^{(1)}$ <br> |  | 1 | GND |
| :---: | :---: | :---: |
| GND | 23 | Vcc |
| //Oo | 45 | I/O1 |
| l/O2 | 67 | I/O3 |
| l/O4 | 89 | I/O5 |
| I/O6 | $10 \quad 11$ | I/O7 |
| I/O8 | 1213 | WEO |
| WE1 | $14 \quad 15$ | I/O9 |
| 1/O10 | $16 \quad 17$ | //O11 |
| GND | $18 \quad 19$ | //O12 |
| 1/O13 | 2021 | //O14 |
| 1/O15 | $22 \quad 23$ | //O16 |
| //O17 | $24 \quad 25$ | Ao |
| A1 | $26 \quad 27$ | $\mathrm{A}_{2}$ |
| А3 | $28 \quad 29$ | $\mathrm{A}_{4}$ |
| A5 | $30 \quad 31$ | A6 |
| $A_{7}$ | $32 \quad 33$ | As |
| $\overline{\text { ADS }}$ | $34 \quad 35$ | CLK |
| Vcc | 36 |  |
|  | 37 | GND |
| $\overline{\mathrm{CS}}$ | $38 \quad 39$ | $\overline{O E}$ |
| A9 | $40 \quad 41$ | A10 |
| A11 | $42 \quad 43$ | A12 |
| A13 | $44 \quad 45$ | A14 |
| //O18 | $46 \quad 47$ | $\mathrm{l} / \mathrm{O}_{19}$ |
| //O20 | $48 \quad 49$ | l/O21 |
| 1/O22 | $50 \quad 51$ | 1/O23 |
| //O24 | 5253 | //O25 |
| 1/O26 | 5455 | GND |
| WE2 | $56 \quad 57$ | WE3 |
| //O27 | 5859 | 1/O28 |
| I/O29 | 6061 | 1/Озо |
| 1/O31 | 6263 | I/O32 |
| VОзз | 6465 | //O34 |
| //O35 | $66 \quad 67$ | PDO |
| PD1 | $68 \quad 69$ | PD2 |
| Vcc | $70 \quad 71$ | GND |
| GND | 72 |  |
| SIMM TOP VIEW |  |  |

NOTE:

1. Please consult the factory regarding program identification pins.

## PIN NAMES

| A0-A14 | Address Inputs |
| :--- | :--- |
| $\mathrm{I} / \mathrm{O}_{0}-\mathrm{l} / \mathrm{O}_{35}$ | Data Input/Output |
| $\overline{\mathrm{CS}}$ | Chip Select/Count Enable |
| $\overline{\mathrm{WE}-3}$ | Byte Write Enables |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{ADS}}$ | Address Status |
| CLK | System Clock |
| PDO-2 | Program Identification |
| GND | Ground |
| Vcc | Power |

CAPACITANCE
( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Condition | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| CIN | Input Capacitance <br> (Data) | VIN $=0 \mathrm{~V}$ | 13 | pF |
| CIN | Input Capacitance <br> (Address \& Control) | $\mathrm{VIN}=0 \mathrm{~V}$ | 42 | pF |
| CI/O | Output Capacitance | VOUT $=0 \mathrm{~V}$ | 13 | pF |

NOTE:
2835 tbl 02

1. This parameter is guaranteed by design but not tested.

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| lOUT | DC Output Current | 50 | mA |

NOTE:
2835 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING <br> TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 5 \%$ |

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCc | Supply Voltage | 4.75 | 5.0 | 5.25 | V |
| GND | Supply Voltage | 0 | 0 | 0.0 | V |
| VIH | Input High Votage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:
2835 tbl 05

1. $\mathrm{VIL}=-3.0 \mathrm{~V}$ for pulse width less than 5 ns .

## TRUTH TABLE

| CLK | Previous $\overline{\text { ADS }}$ | $\overline{\text { ADS }}$ | Address | $\overline{\mathrm{WE}}$ | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\mathrm{I} / \mathrm{O}$ | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\uparrow$ | H | L | Valid Input | X | X | - | - | Preset Address Counter |
| $\uparrow$ | X | H | - | - | - | - | - | Ignore External Address Pins |
| $\uparrow$ | L | X | - | - | - | - | - | Ignore External Address Pins |
| $\uparrow$ | X | H | - | - | L | - | - | Sequence Address Counter |
| $\uparrow$ | L | X | - | - | L | - | - | Sequence Address Counter |
| $\uparrow$ | X | H | - | - | H | - | - | Suspend Address Sequencing |
| $\uparrow$ | L | X | - | - | H | - | - | Suspend Address Sequencing |
| - | - | - | - | - | - | H | Hi-Z | Outputs Disabled |
| - | - | - | - | H | - | L | DATAOUT | Read |
| $\uparrow$ | X | H | - | L | L | H | DATAIN | Write |
| $\uparrow$ | L | X | - | L | L | H | DATAIN | Write |
| - | - | - | - | L | L | L | - | Not Allowed |

NOTE:
$\mathrm{Hi}-\mathrm{Z}=$ High Impedance

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ TO $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \|lı| | Input Leakage Current (Address \& Contol) | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 40 | $\mu \mathrm{A}$ |
| \||LLI| | Input Leakage Current (Data) | $\mathrm{VCC}=5.5 \mathrm{~V}, \mathrm{ViN}=0 \mathrm{~V}$ to VCC | - | 10 | $\mu \mathrm{A}$ |
| \|lLO| | Output Leakage Current | $\overline{C S}=\mathrm{VIH}^{\prime}, \mathrm{VOUT}=0 \mathrm{~V}$ to $\mathrm{VcC}, \mathrm{VcC}=\mathrm{Max}$. | - | 10 | $\mu \mathrm{A}$ |
| VoL | Output Low Voltage | $\mathrm{lOL}=8 \mathrm{~mA}, \mathrm{VCC}=\mathrm{Min}$. | - | 0.4 | V |
| VoH | Output High Voltage | $\mathrm{OH}=-4 \mathrm{~mA}, \mathrm{VCC}=\mathrm{Min}$. | 2.4 | - | V |

2835 tbl 07

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{TA}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Condition | $50 \mathrm{MHz}^{(1)}$ | $\mathbf{4 0 M H z}$ | $\mathbf{3 3 M H z}$ | $\mathbf{2 5 M H z}$ | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| ICC 1 | Operating Power <br> Supply Current | $\overline{\mathrm{CS}}=\mathrm{VIL}$ <br> Outputs Open <br> $\mathrm{VCC}=\mathrm{Max} ., \mathrm{f}=0^{(2)}$ | - | 520 | 520 | 520 | mA |
| $\mathrm{ICC2}$ | Dynamic Operating <br> Current | $\overline{\mathrm{CS}}=\mathrm{VIL}$ <br> Outputs Open <br> VCC $=$ Max. $\mathrm{f}=\mathrm{fMAX}$ |  |  |  |  |  |

## NOTES:

1.Preliminary specification only.
2. At $f=f$ max, address and data inputs are cycling at the maximum frequency of read cycles of $1 /$ trc. $f=0$ means no input lines change.

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :--- |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 \& 2 |



Figure 1. Output Load


Flgure 1. Output Load (for tohz, tchz, tolz and tclz)
*including scope and jig

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{TA}=0^{\circ}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP6086SxxM |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $50 \mathrm{MHz}{ }^{(1)}$ |  | 40 MHz |  | 33 MHz |  | 25 MHz |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| tcyc | Clock Cycle Time | 20 | - | 25 | - | 30 | - | 40 | - | ns |
| tCH | Clock Pulse High | 8 | - | 10 | - | 11 | - | 14 | - | ns |
| tCL | Clock Pulse Low | 8 | - | 10 | - | 11 | - | 14 | - | ns |
| tS1 | Set-up Time ( $\overline{\mathrm{ADS}}, \overline{\mathrm{WE}}, \overline{\mathrm{CS}}$ ) | 4 | - | 4 | - | 4 | - | 5 | - | ns |
| ts2 | Set-up Time (Address, Input Data) | 5 | - | 5 | - | 5 | - | 6 | - | ns |
| th1 | Hold Time ( $\overline{\mathrm{CS}} \downarrow$ Input Data) | 1 | - | 1 | - | 1 | - | 1 | - | ns |
| th2 | Hold Time ( $\overline{\mathrm{CS}} \uparrow, \overline{\mathrm{WE}}$, Address) | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tADSH | Hold Time ( $\overline{\mathrm{ADS}}$ ) | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| tcD | Clock to Data Valid | - | 14 | - | 19 | - | 24 | - | 34 | ns |
| toc | Data Valid After Clock | 3 | - | 4 | - | 4 | - | 5 | - | ns |
| toe | Output Enable to Output Valid | - | 7 | - | 8 | - | 9 | - | 10 | ns |
| tolz | Output Enable to Output in Lo-Z ${ }^{(2,3)}$ | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tohz | Output Disable to Output in $\mathrm{Hi}-\mathrm{Z}^{(2,3)}$ | - | 7 | - | 8 | - | 9 | - | 10 | ns |

## NOTES:

1. Preliminary specifications only.
2. Transition is measured $\pm 200 \mathrm{mV}$ from low or high impedance voltage with load (Figure 2)
3. This parameter is guaranteed, but not tested.

TIMING WAVEFORM OF BURST READ CYCLE


## NOTES:

1. If $\overline{A D S}$ goes low during a burst cycle, a new address will be loaded and another burst cycle will be started.
2. If $\overline{\mathrm{CS}}$ is taken inactive during a burst read cycle, the burst counter will discontinue counting untll $\overline{\mathrm{CS}}$ input again goes active. The timing of the $\overline{\mathrm{CS}}$ input for this control of the burst counter must satisfy setup and hold parameters ts and $t \mathrm{t}$.
3. A-Data from input address. B-Data from input address except Ao is now $\bar{A}_{0}$. C-Data from input address except $A_{1}$ is now $\bar{A}_{1}$. D-Data from input address except $A_{0}$ and $A_{1}$ are now $\bar{A}_{0}$ and $\bar{A}_{1}$.

TIMING WAVEFORM OF WRITE CYCLE


## NOTES:

1. $\overline{O E}$ Must be taken inactive at least as long as tOHZ + ts before the second rising clock edge of write cycle.
2. $\overline{\mathrm{CS}}$ timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

## TIMING WAVEFORM OF BURST WRITE CYCLE



NOTES:

1. $\overline{\mathrm{OE}}$ Must be taken inactive at least as long as $\mathrm{OH} \mathrm{Z}+$ ts before the second rising clock edge of write cycle.
2. A-Data to be written to original input address.
$B$-Data to be written to original input address except $A 0$ is now $\bar{A}_{0}$.
C-Data to be written to original input address except $A_{1}$ is now $\bar{A}_{1}$.
$D$-Data to be written to original input address except $A_{0}$ and $A_{1}$ are now $\bar{A}_{0}$ and $\bar{A}_{1}$.
3. If $\overline{A D S}$ goes low during a burst cycle, a new address will be loaded, and another burst cycle will be started.
4. If $\overline{\mathrm{CS}}$ is taken inactive during a burst write cycle the burst counter will discontinue counting until the $\overline{\mathrm{CS}}$ input again goes active. The timing of the $\overline{\mathrm{CS}}$ input for this control of the burst counter must satisfy setup and hold parameters ts and t H . $\overline{\mathrm{CS}}$ timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

## PACKAGE DIMENSIONS



IDT79R4000 FLEXI-CACHE ${ }^{\text {TM }}$ DEVELOPMENT TOOL

## FEATURES:

- Hardware Development Tool for implementing various configurations of the secondary cache requirement for the IDT79R4000 CPU
- Configurable in various cache sizes, number of words per line size, and split vs. unified cache operation
- Move from prototype/development to production with no redesign by using pin compatible "production grade" IDT79R4000 secondary cache modules
- Development module operating frequencies to support zero wait-state 50 MHz IDT79R 4000 operation
- Four identical 80 lead gold-plaied SIMMs (Single In-Line Memory Modules) support each IDT79R4000 CPU
- Surface mounted plastic components on a multilayer epoxy laminate (FR-4) substrate
- Multiple ground pins and decoupling capacitors for maximum noise immunity
- TTL compatible I/Os
- Single 5 V ( $\pm 10 \%$ ) power supply


## DESCRIPTION:

The IDT7MP6048/7MP6068 is a Hardware Development Tool used for implementing various configurations of the secondary cache requirement for the IDT79R4000 CPU. By
changing jumpers on the modules, the designer can easily change certain characteristics (cache size, number of words per line, and split vs. unified operation) of the secondary cache in the lab. By running benchmarks on the actual system using these various cache configurations, the secondary cache which best optimizes system performance can be determined. This development tool gives you cache performance benchmarks which are superior to benchmarks derived via simulation.

Move from development to production without changing the secondary cache footprint by choosing pin compatible "production grade" IDT79R4000 secondary cache modules. These high performance, high density IDT modules are optimized to meet the customers' exact cache requirements required for volume production of the system (please consult the factory for more details).

The IDT7MP6048 is a 1 megabyte secondary cache module block (four identical modules builds a complete cache to support each IDT79R4000 CPU) constructed on a multilayer, epoxy laminate substrate (FR-4) using $1164 \mathrm{~K} \times 4$ static RAMs and FBT logic drivers while the IDT7MP6068 is a 4 megabyte secondary cache module block using $11256 \mathrm{~K} \times 4$ static RAMs and FBT logic drivers. Extremely high speeds can be achieved using high performance BiCEMOS ${ }^{\top M}$ IDT61B298 or (continued on page 2)

## FUNCTIONAL BLOCK DIAGRAM ${ }^{(1)}$



NOTE:

1. The Data and Tag sizes shown on the block diagram are only for the case when the jumpers are in the default positions for the respective modules. These sizes will change according to the jumper connections (see Jumper Connections on page 2).

## DESCRIPTION (continued from page 1)

IDT71B028 static RAMs and IDT74FBT2827 drivers. The FBT drivers have BiCEMOS ${ }^{\text {TM }} / /$ Os and internal $25 \Omega$ series output resistors resulting in the fastest propagation times with minimal overshoots and ringing. Multiple GND pins and on-
board decoupling capacitors provide maximum noise immunity for this performance critical part of the system. All inputs and outputs of the modules are TTL-compatible and operate from a single 5 V supply. Fully asynchronous circuitry is used, requiring no clocks or refresh for operation of the module.

## CACHE CONFIGURATIONS ${ }^{(1)}$

| Memory <br> Size |
| :---: |
| 4 MB (7MP6068 default) |
| 2 MB |
| 1 MB (7MP6048 default) |
| 512 KB |
| 256 KB |
| 128 KB |


| Words per <br> line |
| :---: |
| 4 (default) |
| 8 |
| 16 |
| 32 |

NOTE: Configurations shown above.

## JUMPER CONNECTIONS:

Cache depth and Split vs. Unified Operation are controlled by Jumpers P1-P6 as follows:


Cache line size is controlled by Jumpers P7-P9 as follows:

| $\square$ | - |
| :---: | :---: |
| P9 0 | P9 0 |
| [-0 | $\square$ |
| P8 0 | P8 0 |
| 『7 | 口 9 |
| P7 O | P7 6 |
| 4 WORDS/LINE (DEFAULT) | 8 WORDS/LINE |



16 WORDS/LINE


32 WORDS/LINE

2841 drw 02

## PIN CONFIGURATION ${ }^{(1)}$

| Vcc | 2 | 1 | GND |
| :---: | :---: | :---: | :---: |
| 1/O1 | 4 | 3 | I/Oo |
| 1/O3 | 6 | 5 | V/O2 |
| 1/O5 | 8 | 7 | VO4 |
| GND | 10 | 9 | l/O6 |
| I/O8 | 12 | 11 | 1/07 |
| //O10 | 14 | 13 | l/O9 |
| //O12 | 16 | 15 | I/O1 |
| l/O14 | 18 | 17 | I/O13 |
| //O15 | 20 | 19 | GND |
| //O17 | 22 | 21 | I/O16 |
| //Oı9 | 24 | 23 | I/O18 |
| l/O21 | 26 | 25 | V/O20 |
| GND | 28 | 27 | $1 / \mathrm{O}_{2}$ |
| 1/O23 | 30 | 29 | Vcc |
| $1 / O_{25}$ | 32 | 31 | l/O24 |
| 1/O27 | 34 | 33 | I/O26 |
| 1/O29 | 36 | 35 | 1/O28 |
| l/Озо | 38 | 37 | GND |
| //O32 | 40 | 39 | 1/O31 |
| 1/O34 | 42 | 41 | I/O33 |
| GND | 44 | 43 | 1/O35 |
| A0 | 46 | 45 | $\overline{W E}$ |
| A2 | 48 | 47 | $\mathrm{A}_{1}$ |
| A4 | 50 | 49 | A3 |
| A6 | 52 | 51 | A5 |
| Vcc | 54 | 53 | GND |
| $\overline{O E}$ | 56 | 55 | DCS |
| A8 | 58 | 57 | A7 |
| A10 | 60 | 59 | A9 |
| GND | 62 | 61 | $\mathrm{A}_{11}$ |
| $\mathrm{Al}_{13}$ | 64 | 63 | A12 |
| A15 | 66 | 65 | A14 |
| A17 | 68 | 67 | A16 |
| To | 70 | 69 | TCS |
| T1 | 72 | 71 | GND |
| T3 | 74 | 73 | T2 |
| T5 | 76 | 75 | T4 |
| T7 | 78 | 77 | T6 |
| GND | 80 | 79 | Vcc |

SIMM TOP VIEW

NOTE:

1. For proper operation of the module, please refer to the Jumper Connections for proper connections of the module pins.

RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE

| Grade | Ambient <br> Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5 \mathrm{~V} \pm 10 \%$ |

## PIN NAMES

| $I / O 0-35$ | Data Inputs/Outputs |
| :--- | :--- |
| To-7 | Tag Inputs/Outputs |
| A0-17 | Address Inputs |
| $\overline{D C S}$ | Data Chip Select |
| $\overline{T C S}$ | Tag Chip Select |
| $\overline{W E}$ | Write Enable |
| $\overline{O E}$ | Output Enable |
| VCC | Power Supply |
| GND | Ground |

2841 tbl 03

CAPACITANCE

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN(D) | Input Capacitance (Data) | $\mathrm{VIN}=0 \mathrm{~V}$ | 10 | pF |
| CIN(A) | Input Capacitance <br> $\left(\mathrm{A}_{1-15}, \overline{\mathrm{OE}, \text { TCS, }} \overline{\text { DCS })}\right.$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 10 | pF |
| CIN(B) | Input Capacitance <br> (Ao, WE) | $\mathrm{VIN}=0 \mathrm{~V}$ | 100 | pF |
| CouT | Output Capacitance | VouT $=0 \mathrm{~V}$ | 10 | pF |

NOTE:
2841 tbl 04

1. This parameter is guaranteed by design, but not tested.

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5 | 5.5 | V |
| GND | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V | NOTE:

2841 tbl 05

1. $\mathrm{V}_{\mathrm{IL}}=-1.5 \mathrm{~V}$ for pulse width less than 10 ns .

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Rating ${ }^{(1)}$ | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

NOTE:
2841 tbl 06

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS

(Vcc $=5 \mathrm{~V} \pm 10 \%, T A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \| LLI 1 | | Input Leakage (except Ao, $\overline{\text { WE }}$ ) | Vcc = Max., VIN = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \|lıL2| | Input Leakage (A0, WE) | Vcc = Max., VIN = GND to Vcc | - | 110 | $\mu \mathrm{A}$ |
| \|lLO| | Output Leakage | $V C C=M a x ., \overline{\mathrm{CS}}=\mathrm{VIH}$, Vout $=$ GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| Icc | Operating Current | $\overline{\mathrm{CS}}=\mathrm{VIL} ; \mathrm{VCC}^{\text {a }}$ Max., Outputs Open | - | 2200 | mA |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min}$,, $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |
| VoL | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=8 \mathrm{~mA}$ | - | 0.4 | V |

## AC TEST CONDITIONS

| Input Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 5 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures $1-4$ |

2841 tbl 08


2841 drw 04
Figure 1. Output Load


2841 drw 05
Figure 2. Output Load (for tolz and tohz)

* Including scope and jig.


2841 drw 06

Figure 3. Alternate Output Load


Figure 4. Alternate Lumped Capacitive Load, Typical Derating

## AC ELECTRICAL CHARACTERISTICS

$\left(V C C=5 \mathrm{~V} \pm 10 \%, T A=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | 7MP6048/6068SxxM |  |  |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -12 |  | -15 |  | -17 |  | -20 |  | -25 |  | -30 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |

## READ CYCLE

| tAA | Address Access Time | - | 12 | - | 15 | - | 17 | - | 20 | - | 25 | - | 30 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| taia | Ao Access Time | - | 10 | - | 12 | - | 14 | - | 16 | - | 21 | - | 26 | ns |
| toe | Output Enable to Output Valid | - | 12 | - | 15 | - | 17 | - | 20 | - | 25 | - | 30 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 10 | - | 12 | - | 13 | - | 15 | - | 17 | - | 20 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |

WRITE CYCLE

| taW | Address Valid to End of Write | 12 | - | 15 | - | 17 | - | 20 | - | 25 | - | 30 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| taOW | Ao Valid to End of Write | 10 | - | 12 | - | 14 | - | 16 | - | 21 | - | 26 | - | ns |
| twP | Write Pulse Width | 7 | - | 10 | - | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| tDW | Data Valid to End of Write | 7 | - | 10 | - | 12 | - | 15 | - | 20 | - | 25 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

NOTE:

1. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF READ CYCLE ${ }^{(1)}$


2841 drw 08
NOTE:

1. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE


## PACKAGE DIMENSIONS



THE SUBSYSTEMS "FLEXI-PAK ${ }^{\text {TM }}$ " CMOS MODULE FAMILY

## GENERAL INFORMATION

SRAM, EPROM, \& EEPROM MODULES

## FEATURES:

- High-density modules using high-speed CMOS SRAM, EPROM, and EEPROM components.
- Inter-changeable modules with equivalent footprints
- Fast access times:

SRAM: 20ns (max.) - military 15ns (max.) - commercial
EEPROM: 95ns (max.) - military 75ns (max.) - commercial
EPROM: 95ns (max.) - military 40ns (max.) - commercial

- Low power CMOS operation
- Surface mounted LCC components on a co-fired ceramic substrate
- Offered in a 66-pin, ceramic HIP (Hex In-line Package) occupying as small as1 sq. inch of board space
- Single 5 V ( $\pm 10 \%$ ) power supply
- Multiple ground pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible


## DESCRIPTION:

The Flexi-Pak family of modules are high-speed, highdensity CMOS memory modules constructed on a multilayer co-fired ceramic substrate using either SRAM, EPROM, or EEPROM components in leadless chip carriers.

This family of IDT modules supports applications requiring stand alone static or programmable memory or those applications needing a combination of both. All module configurations in this family have equivalent footprints, allowing "plug-in compatibility" with each other (i.e. interchangeable), ideal for a wide range of prototype and debugging applications.

The Flexi-Pak family utilizes the fastest commercial grade and MIL-STD-883 Class B military grade components, giving you the highest performance available anywhere. CMOS technology offers a low-cost, low-power alternative to bipolar and fast NMOS memories.

All versions of the Flexi-Pak Module Family are offered in a 66-pin, ceramic HIP (Hex In-line Package). This HIP package is similar to a PGA and allows the designer to fit into 1 sq . inch of board space.

All IDT military modules are assembled with semiconductor components compliant with the latest revision of MIL-STD883 Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## ORGANIZATIONS

$\begin{array}{ll}\text { SRAM: } & \text { IDT7M4003-128K } \times 8,64 \mathrm{~K} \times 16,32 \mathrm{~K} \times 32 \\ & \text { IDT7M4013-512K } \times 8,256 \mathrm{~K} \times 16,128 \mathrm{~K} \times 32\end{array}$
SRAM / EEPROM: IDT7M7005-64K x $8 / 64 \mathrm{~K} \times 8$
$64 \mathrm{~K} \times 8 / 32 \mathrm{~K} \times 16$
$32 \mathrm{~K} \times 16 / 64 \mathrm{~K} \times 8$
$32 \mathrm{~K} \times 16$ / 32K x 16
IDT7M7025* $-64 \mathrm{~K} \times 8 / 256 \mathrm{~K} \times 8$
$64 \mathrm{~K} \times 8 / 128 \mathrm{~K} \times 16$
$32 \mathrm{~K} \times 16 / 256 \mathrm{~K} \times 8$
32K x 16 /128K $\times 16$
IDT7M7035* -256K x $8 / 256 \mathrm{~K} \times 8$
$256 \mathrm{~K} \times 8 / 128 \mathrm{~K} \times 16$
$128 \mathrm{~K} \times 16 / 256 \mathrm{~K} \times 8$
$128 \mathrm{~K} \times 16 / 128 \mathrm{~K} \times 16$
IDT7M7045* $-256 \mathrm{~K} \times 8 / 64 \mathrm{~K} \times 8$
$256 \mathrm{~K} \times 8 / 32 \mathrm{~K} \times 16$
128K x 16/64K x 8
$128 \mathrm{~K} \times 16 / 32 \mathrm{~K} \times 16$

EEPROM: IDT7M7004-128K x 8, 64K x 16, 32K x 32 IDT7M7014*-512K x 8, 256K x 16, 128K x 32

SRAM / EPROM: IDT7M7012-64K x $8 / 64 \mathrm{~K} \times 8$
$64 \mathrm{~K} \times 8 / 32 \mathrm{~K} \times 16$
32K x 16 / $64 \mathrm{~K} \times 8$
$32 \mathrm{~K} \times 16 / 32 \mathrm{~K} \times 16$
IDT7M7002-64K x $8 / 256 \mathrm{~K} \times 8$
$64 \mathrm{~K} \times 8 / 128 \mathrm{~K} \times 16$
$32 \mathrm{~K} \times 16 / 256 \mathrm{~K} \times 8$
$32 \mathrm{~K} \times 16 / 128 \mathrm{~K} \times 16$
IDT7M7022* $-256 \mathrm{~K} \times 8$ /256K $\times 8$
$256 \mathrm{~K} \times 8 / 128 \mathrm{~K} \times 16$
$128 \mathrm{~K} \times 16 / 256 \mathrm{~K} \times 8$
$128 \mathrm{~K} \times 16 / 128 \mathrm{~K} \times 16$
IDT7M7032* $-256 \mathrm{~K} \times 8 / 64 \mathrm{~K} \times 8$
$256 \mathrm{~K} \times 8 / 32 \mathrm{~K} \times 16$
$128 \mathrm{~K} \times 16 / 64 \mathrm{~K} \times 8$
$128 \mathrm{~K} \times 16 / 32 \mathrm{~K} \times 16$
*Please consult the factory for availability of these versions.

IDT7M7004

## FEATURES:

- High-density 1 megabit CMOS EEPROM module
- Member of the Subsystems "Flexi-Pak" Family of interchangeable modules with equivalent pin-outs
- Footprint compatible module upgrades to the next higher density with relative ease (IDT7M7014)
- Fast access time:
- 75ns (max.) 7M7004 commercial
- 95ns (max.) 7M7004 military
- Surface mounted LCC components on a co-fired ceramic substrate
- Offered in a 66-pin HIP (Hex In-line Package), occupying only 1 sq. inch of board space
- Single 5 V ( $\pm 10 \%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Please consult the factory regarding the maximum number of Erase/Write Cycles per Byte


## FUNCTIONAL BLOCK DIAGRAM



## DESCRIPTION:

The IDT7M7004 is a high-speed, high-density 1 megabit CMOS EEPROM module constructed on a multi-layer, cofired ceramic substrate using $432 \mathrm{~K} \times 8$ EEPROM components in leadlesss chip carriers.

This module is part of the IDT Subsystems "Flexi-Pak" Family. This family of SRAM/EEPROM/EPROM memory modules support applications requiring stand alone static or programmable memory or those applications needing a combination of both. All of these module configurations have equivalent pin-outs, making these "plug-in compatible" (i.e. inter-changeable), suitable for a wide range of applications.

The IDT7M7004 is available with access times as fast as 75 ns over the commercial temperature range and 95 ns over the military temperature range.

This family of IDT modules are offered in a 66-pin, ceramic HIP (Hex In-line Package). This HIP package is similar to a PGA and fits 1 megabit of 32 -bit wide memory into 1 square inch of board space.

All military IDT modules are assembled with semiconductor components compliant with the latest revision of MIL-STD883 Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## PIN NAMES

| Name |  |
| :--- | :--- |
| $1 / \mathrm{O}_{0}-31$ | Data Inputs/Outputs |
| A $0-16$ | Address Inputs |
| $\overline{W E}_{0-3}$ | Write Enables |
| $\overline{\mathrm{CS}}_{0-3}$ | Chip Selects |
| $\overline{\mathrm{OE}}$ | Output Enable |
| VCC | Power Supply |
| GND | Ground |

## PIN CONFIGURATIONS ${ }^{(1)}$

| I/O 8 | WE1 I/O 15 | -1 -12 ${ }^{\text {2 }}$ | $34 \bullet 45 \bullet 56 \bullet$ | I/O 24 | Vcc | 1/O31 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| l/O9 | CS1 //O 14 | -2 013 24 | $35 \bullet 46 \bullet 57 \bullet$ | 1/O 25 | $\overline{\mathrm{CS}} 3$ | I/O 30 |
| 1/O 10 | GND I/O 13 | -3 -14 - 25 | $36 \bullet 47 \bullet 58 \bullet$ | 1/O 26 | WE3 | 1/O 29 |
| A13 | VO 11 V/O 12 | - $4 \cdot 15$ - 26 | $37 \bullet 48 \bullet 59 \bullet$ | A6 | 1/O27 | 1/O28 |
| A14 | $\mathrm{A}_{10} \overline{\mathrm{OE}}$ | $\bullet 5 \quad 16 \cdot 27$ | $38 \cdot 49 \bullet 60$ - | A7 | A3 | Ao |
| A 15 | A 11 GND | -6 - 17 -28 | $39 \bullet 50 \bullet 61$ - | GND | A4 | A 1 |
| A16 | A12 WE 0 | - 7 -18 - 29 | 40 - 51 62 - | A8 | A5 | A2 |
| GND | Vcc l/O 7 | -8 - 19 - 30 | $41 \bullet 52$ - 63 - | A9 | WE2 | I/O 23 |
| //O 0 | CSo 1/O 6 | -9 $20 \cdot 31$ | $42 \cdot 53 \bullet 64$ - | 1/O 16 | $\overline{\mathrm{CS}} 2$ | 1/O 22 |
| I/O 1 | GND I/O 5 | -10-21-32 | $43 \bullet 54 \bullet 65 \bullet$ | I/O 17 | GND | 1/O 21 |
| I/O 2 | I/O3 //O 4 | $\bullet 11-22$-33 | $44 \bullet 55 \bullet 66 \bullet$ | 1/O 18 | I/O 19 | l/O 20 |

NOTE:

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to Ground | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -10 to +85 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TRUTH TABLE ${ }^{(1)}$

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | DouT | Active |
| Write | L | H | L | DIN | Active |
| Read | L | H | H | High Z | Active |

## NOTE:

1. For the proper operation of the module, $\overline{\mathrm{OE}}$ must be High for all Write Cycles.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Ground | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VII. | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

NOTE:

1. $\mathrm{VIL}(\min )=.-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

CAPACITANCE ( $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{t}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| CIN (1) | Input Capacitance <br> (Data, $\overline{\mathrm{CS}, \mathrm{WE})}$ | ViN $=0 \mathrm{~V}$ | 12 | pF |
| CIN (2) | Input Capacitance <br> (Address, $\overline{\mathrm{OE}}$ ) | VIN $=0 \mathrm{~V}$ | 50 | pF |
| CouT | Output Capacitance | VoUT $=0 \mathrm{~V}$ | 15 | pF |

## NOTE:

1. This parameter is guaranteed by design but not tested.

RECOMMENDED OPERATING TEMPERATURE AND VOLTAGE SUPPLY

| Grade | Ambient Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

## DC ELECTRICAL CHARACTERISTICS

(Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \||LI| | Input Leakage Current (Address, $\overline{O E}$ ) | Vcc = Max., Vin = GND to Vcc | - | 40 | $\mu \mathrm{A}$ |
| \||L| | Input Leakage (Data, WE, CS) | Vcc = Max., VIN = GND to Vcc | - | 10 | $\mu \mathrm{A}$ |
| \|lıo| | Output Leakage | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \overline{\mathrm{CS}}=\mathrm{V} \mathrm{VH}, \mathrm{VOUT}=\mathrm{GND} \text { to } \mathrm{VCC} \end{aligned}$ | - | 10 | $\mu \mathrm{A}$ |
| VOL | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=6 \mathrm{~mA}$ | - | 0.45 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min}$., $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | V |
| Icc | Dynamic Operating Current | $\begin{aligned} & \mathrm{f}=5 \mathrm{MHz} \text {, lout }=0 \mathrm{~mA} \\ & \mathrm{VcC}=\mathrm{Max} . \end{aligned}$ | - | 320 | mA |
| IsB | Standby Supply Current (TTL) | $\overline{\mathrm{CS}} \geq 2 \mathrm{~V}$ to Vcc +1 V | - | 12 | mA |

## AC TEST CONDITIONS

| In Pulse Levels |
| :--- |
| Input Rise／Fall Times |
| Input Timing Reference Levels |
| Output Reference Levels |
| Output Load |


| GND to 3.0 V |
| :---: |
| 10 ns |
| 1.5 V |
| 1.5 V |
| See Figures 1 and 2 |



Figure 1．Output Load


Figure 2．Output Load （for tchz）
＊Including scope and jig

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ）

| Symbol | Parameters | 7M7004SxxC／7M7004SxxCB |  |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ．75 |  | －95 |  | －125 |  | －150 |  | －200 |  |  |
|  |  | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． | Min． | Max． |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| tre | Read Cycle Time | 75 | － | 95 | － | 125 | － | 150 | － | 200 | － | ns |
| taA | Address Access Time | － | 75 | － | 95 | － | 125 | － | 150 | － | 200 | ns |
| tacs | Chip Select Access Time | － | 75 | － | 95 | － | 125 | － | 150 | － | 200 | ns |
| toe | Output Enable to Output Valid | － | 40 | － | 50 | － | 55 | － | 70 | － | 80 | ns |
| tCHZ ${ }^{(1)}$ | Chip Select to Output in High Z | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 55 | 0 | 60 | ns |
| tor | Output Hold from Address Change | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 0.4 | 10 | 0.4 | 10 | 0.4 | 10 | 0.4 | 10 | 0.4 | 10 | ms |
| taH | Address Hold Time | 50 | － | 50 | － | 50 | － | 50 | － | 50 | － | ns |
| tAS | Address Setup Time | 2 | － | 2 | － | 2 | － | 2 | － | 2 | － | ns |
| tWP | Write Pulse Width | 105 | － | 105 | － | 105 | － | 105 | － | 105 | － | ns |
| tcs | $\overline{\mathrm{CS}}$ Set－up Time | 0 | － | 0 | － | 0 | 一 | 0 | － | 0 | － | ns |
| tch | $\overline{\overline{C S}}$ Hold Time | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| tDS | Data Set－up Time | 55 | － | 55 | － | 55 | － | 55 | － | 55 | 一 | ns |
| tDH | Data Hold Time | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| PAGE MODE WRITE CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 0.4 | 10 | 0.4 | 10 | 0.4 | 10 | 0.4 | 10 | 0.4 | 10 | ms |
| tah | Address Hold Time | 50 | － | 50 | － | 50 | － | 50 | 一 | 50 | － | ns |
| tAS | Address Setup Time | 2 | － | 2 | － | 2 | － | 2 | － | 2 | － | ns |
| tDS | Data Set－up Time | 55 | － | 55 | － | 55 | － | 55 | － | 55 | － | ns |
| tor | Data Hold Time | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| tWP | Write Pulse Width | 105 | － | 105 | － | 105 | － | 105 | － | 105 | － | ns |
| tBLC | Byte Load Cycle Time | 0.2 | 200 | 0.2 | 200 | 0.2 | 200 | 0.2 | 200 | 0.2 | 200 | $\mu \mathrm{s}$ |
| tWPH | Write Pulse Width High | 55 | － | 55 | － | 55 | － | 55 | － | 55 | － | ns |
| DATA POLLING CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| tDH ${ }^{(1)}$ | Data Hold Time | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ms |
| TOEH ${ }^{(1)}$ | Output Enable Hold Time | 0 | － | 0 | － | 0 | － | 0 | － | 0 | － | ns |
| TOE ${ }^{(1)}$ | Output Enable to Output Delay | － | 100 | － | 100 | － | 100 | － | 100 | － | 100 | ns |
| tWR ${ }^{(1)}$ | Write Recovery Time | 2 | － | 2 | － | 2 | － | 2 | － | 2 | － | ns |

NOTE：
1．This parameter is guaranteed by design but not tested．

TIMING WAVEFORM OF READ CYCLE ${ }^{(1)}$


NOTE:

1. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (产E CONTROLLED)


2825 dww 06
TIMING WAVEFORM OF PAGE MODE WRITE CYCLE ${ }^{(1)}$


## NOTES:

1. A6 through A14 must specify the page address during each High to Low transitions of $\overline{W E}$ (or $\overline{C S}$ ). $\overline{\mathrm{OE}}$ must be High only when $\overline{\mathrm{WE}}$ and $\overline{\mathrm{CS}}$ are both Low.

TIMING WAVEFORM OF DATA POLLING CYCLE


NOTES:

1. This parameter is guaranteed by design but not tested.
2. A6 through A14 must specify the page address during each High to Low transitions of $\overline{W E}$ (or $\overline{C S}$ ). $\overline{O E}$ must be High only when $\overline{W E}$ and $\overline{C S}$ are both Low.

## PACKAGE DIMENSIONS



2825 drw 09

## FEATURES:

- High-density CMOS module with SRAM and EEPROM memory on-board
- Member of the Subsystems "Flexi-Pak" Family of interchangeable modules with equivalent pin-outs
- Footprint compatible module upgrades to the next higher density with relative ease
- Fast access times:
- 15 ns (max.) commercial SRAM
- 20 ns (max.) military SRAM
- 75ns (max.) commercial EEPROM
-95ns (max.) military EEPROM
- Low power CMOS operation
- Surface mounted LCC components mounted on a co-fired ceramic substrate
- Offered in a 66 -pin HIP (Hex In-line Package), occupying only 1 sq. inch of board space
- Single $5 \mathrm{~V}( \pm 10 \%)$ power supply
- Multiple ground pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Please consult the factory regarding the number of Erase/ Write Cycles per Byte Minimum available on the module


## DESCRIPTION:

The IDT7M7005 is a high-speed, high-density CMOS module with both SRAM \& EEPROM memory on-board. It is constructed on a multi-layer, co-fired ceramic substrate using 32K $\times 8$ SRAM or EEPROM components in leadlesss chip carriers.

These modules are part of the IDT Subsystems "Flexi-Pak" Family. This family of SRAM/EEPROM/EPROM memory modules support applications requiring stand alone static or programmmable memory or those applications needing a combination of both. All of these module configurations have equivalent pin-outs, making them "plug-in compatible" with each other, suitable for a wide range of applications.
The IDT7M7005 is available with SRAM access times as fast as 15 ns over the commercial temperature range and 20 ns over the military temperature range and EEPROM access times as fast as 75 ns over the commercial temperature range and 95 ns over the military temperature range.
These modules are offered in a 66 -pin, ceramic HIP (Hex In-line Package). This HIP package is similar to a PGA and fits the SRAM/EEPROM memory into 1 sq . inch of board space.
All military IDT military modules are assembled with semiconductor components compliant with the latest revision of MIL-STD-883 Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATIONS ${ }^{(1)}$



NOTE:
. For the IDT7M7005 ( $32 \mathrm{~K} \times 16 / 32 \mathrm{~K} \times 16$ ) version, pins 6 and 7 are no connects.

PIN NAMES

| Name | Description |
| :--- | :--- |
| I/O 0-31 | Data Inputs/Outputs |
| A 0-16 $^{2}$ | Address Inputs |
| $\overline{\text { WE }}_{0-1}$ | RAM Write Enables |
| $\overline{W E}_{2-3}$ | EEPROM Write Enables |
| $\overline{\mathrm{CS}}_{0-1}$ | RAM Chip Selects |
| $\overline{\mathrm{CS}}_{2-3}$ | EEPROM Chip Selects |
| $\overline{\mathrm{OE}}$ | Output Enable |
| VCC | Power Supply |
| GND | Ground |

TRUTH TABLE ${ }^{(1)}$

| Mode | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{WE}}$ | Output | Power |
| :--- | :---: | :---: | :---: | :--- | :--- |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | Dout | Active |
| Write | L | note 1 | L | DIN | Active |
| Read | L | H | H | High Z | Active |

## NOTE:

1. For the SRAM array $\overline{\mathrm{OE}}=\mathrm{X}$ (don't care); however, for the EEPROM array $\overline{O E}=H$ (high).

RECOMMENDED OPERATING TEMPERATURE AND VOLTAGE SUPPLY

| Grade | Amblent Temperature | GND | Vcc |
| :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $5.0 \mathrm{~V} \pm 10 \%$ |
| Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0 V | $5.0 \mathrm{~V} \pm 10 \%$ |

2826 tbl 03

CAPACITANCE ( $\mathrm{TA}^{2}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter ${ }^{(1)}$ | Conditions | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| CIN (1) | Input Capacitance <br> (Data, $\overline{\mathrm{CS}, \overline{\mathrm{WE}})}$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 12 | pF |
| CIN (2) | Input Capacitance <br> (Address, $\overline{\mathrm{OE}}$ ) | $\mathrm{VIN}=0 \mathrm{~V}$ | 50 | pF |
| CouT | Output Capacitance | Vout $=0 \mathrm{~V}$ | 15 | pF |

NOTE:

1. This parameter is guaranteed by design but not tested.

## RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Ground | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | - | 6.0 | V |
| VIL | Input Low Voltage | $-0.5^{(1)}$ | - | 0.8 | V |

## NOTE:

1. $\mathrm{VIL}_{\mathrm{IL}}(\mathrm{min})=.-3.0 \mathrm{~V}$ for pulse width less than 20 ns .

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Com'l. | Mil. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| VTERM | Terminal Voltage <br> with Respect <br> to Ground | -0.5 to +7.0 | -0.5 to +7.0 | V |
| TA | Operating <br> Temperature | 0 to +70 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | -65 to +135 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -55 to +125 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | 50 | mA |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS

(Vcc $=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test Conditions | Min. | Max. ${ }^{(1)}$ | Max. ${ }^{(2)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \||니| | Input Leakage Current (Address, $\overline{\mathrm{OE}}$ ) | Vcc = Max., VIN = GND to Vcc | - | 30 | 40 | $\mu \mathrm{A}$ |
| \|니| | Input Leakage Current (Data, $\overline{\mathrm{CS}}, \mathrm{WE})$ | $\mathrm{Vcc}=$ Max., $\mathrm{VIN}=\mathrm{GND}$ to Vcc | - | 10 | 10 | $\mu \mathrm{A}$ |
| \|lLO| | Output Leakage Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & \mathrm{CS}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND} \text { to } \mathrm{Vcc} \end{aligned}$ | - | 10 | 10 | $\mu \mathrm{A}$ |
| Icc | Dynamic Operating Current | $\begin{aligned} & \text { VCC = Max., } \overline{\mathrm{CS}} \leq \mathrm{VIL}^{\prime} \\ & \mathrm{f}=\mathrm{fmax} \text {, Output Open } \end{aligned}$ | - | 560 | 600 | mA |
| ISB | Standby Supply Curent | $\begin{aligned} & \text { Vcc = Max., } \overline{C S} \geq V_{I H} \\ & f=\text { fMAX, Output Open } \end{aligned}$ | - | 46 | 146 | mA |
| ISB1 | Full Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \\ & \mathrm{~V} \text { IN }>\mathrm{VCC}-0.2 \mathrm{~V} \text { or }<0.2 \mathrm{~V} \end{aligned}$ | - | 46 | 46 | mA |
| Vol | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{loL}=8 \mathrm{~mA}$ | 二 | 0.4 | 0.4 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min}$, $\mathrm{lOH}=-4 \mathrm{~mA}$ | 2.4 | - | - | V |
| VoL | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{lOL}=6 \mathrm{~mA}$ (4) | - | 0.45 | 0.45 | V |
| VOH | Output High Voltage | $\mathrm{VCC}=\mathrm{Min}$, $\mathrm{lOH}=-4 \mathrm{~mA}$ (4) | 2.4 | - | - | V |

## NOTES:

1. For $T A=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ versions only.
2. For $\mathrm{TA}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ versions only.
3. For I/Os (0-15).
4. For l/Os (16-31).

## AC TEST CONDITIONS (EEPROM)

| In Pulse Levels | GND to 3.0V |
| :--- | :---: |
| Input Rise/Fall Times | 10 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figures 1 \& 2 |

## AC ELECTRICAL CHARACTERISTICS (EEPROM)

$\left(\mathrm{VCC}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ or $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameters | -75 |  | -95 |  | -125 |  | -150 |  | -200 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 75 | - | 95 | - | 125 | - | 150 | - | 200 | - | ns |
| tAA | Address Access Time | - | 75 | - | 95 | - | 125 | - | 150 | - | 200 | ns |
| tacs | Chip Select Access Time | - | 75 | - | 95 | - | 125 | - | 150 | - | 200 | ns |
| TOE | Output Enable to Output Valid | - | 40 | - | 50 | - | 55 | - | 70 | - | 80 | ns |
| tCHZ ${ }^{(1)}$ | Chip Select to Output in High Z | 0 | 40 | 0 | 50 | 0 | 55 | 0 | 55 | 0 | 60 | ns |
| toh | Output Hold from Address Change | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |


| twC | Write Cycle Time | 0.4 | 10 | 0.4 | 10 | 0.4 | 10 | 0.4 | 10 | 0.4 | 10 | ms |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tAH | Address Hold Time | 50 | - | 50 | - | 50 | - | 50 | - | 50 | - | ns |
| tas | Address Setup Time | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| twP | Write Pulse Width | 105 | - | 105 | - | 105 | - | 105 | - | 105 | - | ns |
| tcs | $\overline{C S}$ Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tCH | $\overline{C S}$ Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| tDS | Data Set-up Time | 55 | - | 55 | - | 55 | - | 55 | - | 55 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |

PAGE MODE WRITE CYCLE

| tw | Write Cycle Time | 0.4 | 10 | 0.4 | 10 | 0.4 | 10 | 0.4 | 10 | 0.4 | 10 | ms |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tAH | Address Hold Time | 50 | - | 50 | - | 50 | - | 50 | - | 50 | - | ns |
| tas | Address Setup Time | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |
| tDS | Data Set-up Time | 55 | - | 55 | - | 55 | - | 55 | - | 55 | - | ns |
| tDH | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twP | Write Pulse Width | 105 | - | 105 | - | 105 | - | 105 | - | 105 | - | ns |
| tBLC | Byte Load Cycle Time | 0.2 | 200 | 0.2 | 200 | 0.2 | 200 | 0.2 | 200 | 0.2 | 200 | $\mu \mathrm{~m}$ |
| twPH | Write Pulse Width High | 55 | - | 55 | - | 55 | - | 55 | - | 55 | - | ns |


| tDH ${ }^{(1)}$ | Data Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ms |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| toen ${ }^{(1)}$ | Output Enable Hold Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| TOE ${ }^{(1)}$ | Output Enable to Output Delay | - | 100 | - | 100 | - | 100 | - | 100 | - | 100 | ns |
| twR ${ }^{(1)}$ | Write Recovery Time | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | ns |

## NOTE:

1. This parameter is guaranteed by design but not tested.

AC TEST CONDITIONS (SRAM)

| In Pulse Levels |
| :--- |
| Input Rise/Fall Times |
| Input Timing Reference Levels |
| Output Reference Levels |
| Output Load |

GND to 3.0V 10 ns 1.5 V
1.5 V

See Figures 1 \& 2


Figure 1. Output Load

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Parameters | $-15^{(2)}$ |  | $-17^{(2)}$ |  | -20 ${ }^{(2)}$ |  | -25 |  | -30 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 15 | - | 17 | - | 20 | - | 25 | - | 30 | - | ns |
| taA | Address Access Time | - | 15 | - | 17 | - | 20 | - | 25 | - | 30 | ns |
| tacs | Chip Select Access Time | - | 15 | - | 17 | - | 20 | - | 25 | - | 30 | ns |
| tclz ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| toe | Output Enable to Output Valid | - | 10 | - | 11 | - | 12 | - | 13 | - | 15 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 0 | - | 0 | - | 0 | - | 2 | - | 2 | - | ns |
| tCHz ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 6 | - | 7 | - | 8 | - | 12 | - | 15 | ns |
| tor ${ }^{(1)}$ | Output Disable to Output in High Z | - | 6 | - | 7 | - | 7 | - | 12 | - | 13 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | 3 | - | 3 | - | ns |

WRITE CYCLE

| twc | Write Cycle Time | 15 | - | 17 | - | 20 | - | 25 | - | 30 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcw | Chip Select to End of Write | 12 | - | 13 | - | 15 | - | 20 | - | 25 | - | ns |
| taw | Address Valid to End of Write | 12 | - | 13 | - | 15 | - | 20 | - | 25 | - | ns |
| tas | Address Set-up Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 12 | - | 13 | - | 15 | - | 20 | - | 23 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twhz ${ }^{(1)}$ | Write Enable to Ouput in High Z | - | 6 | - | 8 | - | 9 | - | 12 | - | 13 | ns |
| tow | Data to Write Time Overlap | 8 | - | 8 | - | 9 | - | 13 | - | 15 | - | ns |
| tDH | Data Hold from Write Time | 0 | - | 0 | - | 0 | - | 3 | - | 3 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 0 | - | 0 | - | 0 | - | 5 | - | 5 | - | ns |

## NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specification only.

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )


## READ CYCLE

| thc | Read Cycle Time | 35 | - | 40 | - | 50 | - | 60 | - | 70 | - | 85 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tAA | Address Access Time | - | 35 | - | 40 | - | 50 | - | 60 | - | 70 | - | 85 | ns |
| tacs | Chip Select Access Time | - | 35 | - | 40 | - | 50 | - | 60 | - | 70 | - | 85 | ns |
| tCLZ ${ }^{(1)}$ | Chip Select to Output in Low Z | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| toe | Output Enable to Output Valid | - | 20 | - | 25 | - | 30 | - | 30 | - | 35 | - | 40 | ns |
| tolz ${ }^{(1)}$ | Output Enable to Output in Low Z | 2 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 |  | ns |
| tCHZ ${ }^{(1)}$ | Chip Deselect to Output in High Z | - | 17 | - | 20 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tohz ${ }^{(1)}$ | Output Disable to Output in High Z | - | 15 | - | 20 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| toh | Output Hold from Address Change | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

## WRITE CYCLE

| tWC | Write Cycle Time | 35 | - | 40 | - | 50 | - | 60 | - | 70 | - | 85 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tow | Chip Select to End of Write | 30 | - | 35 | - | 45 | - | 55 | - | 65 | - | 80 | - | ns |
| taW | Address Valid to End of Write | 30 | - | 35 | - | 45 | - | 55 | - | 65 | - | 80 | - | ns |
| tAs | Address Set-up Time | 0 | - | 2 | - | 2 | - | 5 | - | 5 | - | 5 | - | ns |
| twp | Write Pulse Width | 25 | - | 30 | - | 40 | - | 45 | - | 45 | - | 50 | - | ns |
| twR | Write Recovery Time | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| twHZ ${ }^{(1)}$ | Write Enable to Ouput in High Z | - | 17 | - | 20 | - | 20 | - | 25 | - | 30 | - | 35 | ns |
| tDW | Data to Write Time Overlap | 16 | - | 16 | - | 25 | - | 30 | - | 30 | - | 35 | - | ns |
| tDH | Data Hold from Write Time | 3 | - | 3 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| tow ${ }^{(1)}$ | Output Active from End of Write | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

NOTE:

1. This parameter is guaranteed by design, but not tested.

## EEPROM TIMING WAVEFORMS

TIMING WAVEFORM OF READ CYCLE ${ }^{(1)}$


## NOTES:

1. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{W E}$ CONTROLLED)


TIMING WAVEFORM OF PAGE MODE WRITE CYCLE ${ }^{(1)} \quad 2826 \mathrm{dm} 06$


NOTE:

1. A6 through A14 must specify the page address during each High to Low transitions of $\overline{W E}$ (or $\overline{\mathrm{CS}}$ ). $\overline{\mathrm{OE}}$ must be High only when $\overline{\mathrm{WE}}$ and $\overline{\mathrm{CS}}$ are both Low.

## TIMING WAVEFORM OF $\overline{\text { DATA }}$ POLLING CYCLE



NOTES:

1. This parameter is guaranteed by design but not tested.
2. A6 through A14 must specify the page address during each High to Low transitions of $\overline{\mathrm{WE}}$ (or $\overline{\mathrm{CS}}$ ). $\overline{\mathrm{OE}}$ must be High only when $\overline{\mathrm{WE}}$ and $\overline{\mathrm{CS}}$ are both Low.

## SRAM TIMING WAVEFORMS

TIMING WAVEFORM OF READ CYCLE NO. $1^{(1)}$


TIMING WAVEFORM OF READ CYCLE NO. $2^{(1,2,4)}$


TIMING WAVEFORM OF READ CYCLE NO. $3^{(1,3,4)}$


## NOTES:

1. $\overline{W E}$ is high for Read Cycle.
2. Device is continuously selected, $\overline{\mathrm{CS}}=\mathrm{VIL}$.
3. Address valid prior to or coincident with $\overline{\mathrm{CS}}$ transition low.
4. $\overline{O E}=\mathrm{VIL}$.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text { WE }}$ CONTROLLED $)^{(1,2,3,7)}$



TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{C S}$ CONTROLLED $)^{(1,2,3,5)}$


NOTES:

1. $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CS}}$ must be high during all address transitions.
2. A write occurs during the overlap (twP) of a low $\overline{C S}$ and a low $\overline{W E}$.
3. WR is measured from the earlier of $\overline{C S}$ or $\overline{W E}$ going High to the end of write cycle.
4. During this period, $/ / O$ pins are in the output state, input signals must not be applied.
5. If the $\overline{\mathrm{CS}}$ Low transition occurs simultaneously with or after the $\overline{\mathrm{WE}}$ Low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If $\overline{O E}$ is low during a $\overline{W E}$ controlled write cycle, the write pulse width must be the larger of twP or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{O E}$ is high during an $\overline{W E}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## PACKAGE DIMENSIONS



BOTTOM VIEW
2826 drw 14

## FAST CMOS 32-BIT BUFFER/LINE DRIVER AND BIDIRECTIONAL TRANSCEIVER MODULES

IDT7MP9244T/AT/CT IDT7MP9245T/AT/CT

## FEATURES:

- High density 32-bit FCT Logic modules
- Equivalent to $\mathrm{FAST}^{\text {тм }}$ speed and drive
- Low profile module 75-pin ZIP (Zig-zag In-line vertical Package)
- Uses 70 mil pitch leads for maximum density
- Surface mount components on a multilayer epoxy laminate (FR-4) substrate
- True TTL input and output compatible
$-\mathrm{VOH}=3.3 \mathrm{~V}$ (typ.)
$-\mathrm{VOL}=0.3 \mathrm{~V}$ (typ.)
- $\mathrm{IOL}=64 \mathrm{~mA}$
- CMOS power levels ( 10 mW typ. static)
- Single 5V ( $\pm 5 \%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity


## DESCRIPTION:

The IDT7MP9244T/AT/CTand IDT7MP9245T/AT/CT logic modules are designed to be employed as 32-bit memory and address drivers, clock drivers and bus-oriented transmitter/ receivers which require maximum board packing density. The IDTFCT logic components arebuiltusing advancedCEMOS™, a dual metal CMOS technology.

The IDT7MP9244T/AT/CT has byte output enable control and the IDT7MP9245T/AT/CT has word output enable and transmit/receive control.

The IDT7MP9244T/AT/CT and IDT7MP9245T/AT/CT are packaged in a 75 pin ZIP (Zig-zag In-line vertical Package) module offering the optimum in packing density. The dual row ( 70 mil lead pitch) vertical configuration allows 75 pins to be placed on a package 2.65 inches long, 510 mils tall and only 180 mils thick, resulting in a three-fold density improvement over an equivalent monolithic though-hole implementation.

## FUNCTIONAL BLOCK DIAGRAMS

IDT7MP9244


2836 drw 01

IDT7MP9245


## PIN CONFIGURATION

IDT7MP9244

| Dlo | 1 | 2 | DOo |  |
| :---: | :---: | :---: | :---: | :---: |
| DI1 | 3 | 4 | DO1 |  |
| DI2 | 5 | 6 | $\mathrm{DO}_{2}$ |  |
| Dl3 | 7 | 8 | $\mathrm{DO}_{3}$ |  |
| Dl4 | 9 | 10 | $\mathrm{DO}_{4}$ |  |
| Dis | 11 | 12 | DO5 |  |
| Di6 | 13 | 14 | DO6 |  |
| DI7 | 15 | 16 | $\mathrm{DO}_{7}$ |  |
| GND | 17 | 18 | OE1 |  |
| $\overline{\mathrm{OE}} 2$ | 19 | 20 | GND |  |
| Dl8 | 21 | 22 | DO8 |  |
| Di9 | 23 | 24 | DO9 |  |
| Dl10 | 25 | 26 | DO10 |  |
| Dl11 | 27 | 28 | DO11 |  |
| Dl12 | 29 | 30 | DO12 |  |
| Dlı3 | 31 | 32 | DO13 |  |
| Dl14 | 33 | 34 | DO14 |  |
| Dl15 | 35 | 36 | DO15 |  |
| Vcc | 37 | 38 | Vcc |  |
| D146 | 39 | 40 | DO16 |  |
| D117 | 41 | 42 | DO17 |  |
| Dl18 | 43 | 44 | DO18 |  |
| Dl19 | 45 | 46 | DO19 |  |
| Dl20 | 47 | 48 | DO20 |  |
| Dl21 | 49 | 50 | $\mathrm{DO}_{21}$ |  |
| Dl22 | 51 | 52 | DO22 |  |
| Dl23 | 53 | 54 | DO23 |  |
| GND | 55 | 56 | - ${ }^{\text {OE }}$ |  |
| $\overline{\mathrm{OE}}_{4}$ | 57 | 58 | GND |  |
| Dl24 | 59 | 60 | DO24 |  |
| Dl25 | 61 | 62 | DO25 |  |
| Dl26 | 63 | 64 | DO26 |  |
| Di27 | 65 | 66 | DO27 |  |
| Dl28 | 67 | 68 | DO28 |  |
| Dl29 | 69 | 70 | DO29 |  |
| Dl30 | 71 | 72 | DO30 |  |
| Dl31 | 73 | 74 | DO31 |  |
| NC | 75 | 74 | DO31 |  |
| ZIP |  |  |  | 2836 dwos |

## IDT7MP9245

| I/OOA | 1 | 2 | I/Oob |
| :---: | :---: | :---: | :---: |
| I/O 1A | 3 | 2 | //O 1 18 |
| 1/O2A | 5 | 6 | l/O2B |
| I/Оза | 7 | 6 | - 28 |
| 1/O 4 A | 9 | 10 | $1 / \mathrm{O} 4 \mathrm{~B}$ |
| 1/O5A | 11 | 12 | 1/O5B |
| 1/O6A | 13 | 14 | 1/O6B |
| 1/O7A | 15 | 16 | 1/O7B |
| GND | 17 | 18 | T/R1 |
| OE1 | 19 | 20 | GND |
| 1/O8A | 21 | 2 | DO8B |
| 1/O9A | 23 | 24 | DOgb |
| I/O 10A | 25 | 26 | DO108 |
| I/O 11 A | 27 | 28 | DO118 |
| I/O 12A | 29 | 30 | DOiz |
| I/O 13A | 31 | 32 | DO138 |
| I/O 14A | 33 | 34 | DO14B |
| I/O 15A | 35 | 36 | l/O 15B |
| Vcc | 37 | 38 | Vcc |
| I/O 16A | 39 | 40 | I/O 16B |
| I/O 17A | 41 | 42 | l/O 17 B |
| I/O 18A | 43 | 44 | I/O 18 B |
| I/O 19A | 45 | 46 | I/O 198 |
| I/O 20 A | 47 | 48 | 1/O208 |
| 1/O21A | 49 | 50 | 1/O218 |
| I/O22A | 51 | 52 | 1/O228 |
| $1 / \mathrm{O} 23 \mathrm{~A}$ | 53 | 54 | //O23B |
| GND | 55 | 56 | $\mathrm{T} / \overline{\mathrm{R}}_{2}$ |
| OE2 | 57 | 58 | GND |
| $1 / \mathrm{O} 24 \mathrm{~A}$ | 59 | 60 | 1/O24B |
| $1 / \mathrm{O} 25 \mathrm{~A}$ | 61 | 62 | 1/O25B |
| $1 / \mathrm{O} 26 \mathrm{~A}$ | 63 | 64 | 1/O26B |
| $1 / \mathrm{O}_{27 \mathrm{~A}}$ | 65 | 66 | 1/O27B |
| $1 / \mathrm{O} 28 \mathrm{~A}$ | 67 | 68 | $1 / \mathrm{O} 28 \mathrm{~B}$ |
| I/O 29A | 69 | 70 | 1/O29B |
| I/O30A | 71 | 72 | 1/Озов |
| I/O31A | 73 | 74 | $1 / \mathrm{O}_{31} \mathrm{~B}$ |
| NC | 75 |  |  |
| ZIP |  |  |  |

PIN DESCRIPTION - 7MP9244

| Pin Names | Description |
| :--- | :--- |
| $\overline{\mathrm{OE}}_{1}-\overline{\mathrm{OE}}_{4}$ | 3-State Output Enable Inputs (Active LOW) |
| Dlo-31 | Inputs |
| DOO-31 | Outputs |

PIN DESCRIPTION - 7MP9245

| Pin Names | Description |
| :--- | :--- |
| $\overline{O E}_{1}, \overline{O E}_{2}$ | 3-State Output Enable Inputs (Active LOW) |
| $\mathrm{T} / \bar{R}_{1}, \mathrm{~T} / \bar{R}_{2}$ | Transmit/Receive Inputs |
| I/OOA-31A | Side A Inputs or 3-State Outputs |
| I/OOB-31B | Side BInputs or 3-State Outputs |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Rating | Value | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage with Respect <br> to GND | -0.5 to +7.0 | V |
| VTERM $^{(3)}$ | Terminal Voltage with Respect <br> to GND | -0.5 to VCC | V |
| TA | Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| TBIAS | Temperature Under Bias | -10 to +85 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| PT | Power Dissipation | 0.5 | W |
| lout | DC Output Current | 120 | mA |

NOTES:
2836 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5 V unless otherwise noted.
2. Input and Vcc terminals only.
3. Outputs and I/O terminals only.

## FUNCTION TABLE ${ }^{(1)}$

| 7MP9244 |  |  | 7MP9245 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs |  | Outputs | Inputs |  | Outputs |
| $\overline{\mathrm{OE}}$ | D | 0 | $\overline{\mathrm{OE}}$ | $\mathrm{T} / \overline{\mathrm{R}}$ |  |
| L | L | L | L | L | Bus I/OB Data to Bus I/OA |
| L | H | H | L | H | Bus I/OB Data to Bus I/OA |
| H | X | Z | H | X | High-Z State |

## NOTE:

2836 tbl 04

1. $\mathrm{H}=$ High Voltage Level
$X=$ Don't Care
$L=$ Low Voltage Level
$Z=$ High Impedance

CAPACITANCE $\left(T A=+25^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHZ}\right)$

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| C/OO | Input Capacitance $(/ / O)$ | $V_{I N}=O \mathrm{~V}$ | 15 | pF |
| CCTRL | Input Capacitance <br> $(\overline{\mathrm{OE}, \mathrm{T} / \bar{R})}$ | $\mathrm{VIN}=0 \mathrm{~V}$ | 30 | pF |

NOTE:
2836 tbl 05

1. This parameter is guaranteed by design but not tested.

DC ELECTRICAL CHARACTERISTICS ${ }^{(4)}$
( $\mathrm{TA}=0^{\circ} \mathrm{C}$ TO $+70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 5 \%$ )

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH Level |  | 2.0 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW Level |  | - | - | 0.8 | V |
| IH | Input HIGH Current | $\begin{aligned} & V C C=M a x . \\ & V i=2.7 V \end{aligned}$ | Except I/O Pins | - | - | 5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | 15 |  |
| 1 ll | Input LOW Current | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} . \\ & V_{1}=0.5 \mathrm{~V} \end{aligned}$ | Except I/O Pins | - | - | -5 | $\mu \mathrm{A}$ |
|  |  |  | I/O Pins | - | - | -15 |  |
| lozh | High Impedance Output Current | $\mathrm{Vcc}=$ Max. | $\mathrm{VO}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Iozl |  |  | $\mathrm{Vo}=0.5 \mathrm{~V}$ | - | - | -10 | $\mu \mathrm{A}$ |
| 11 | Input HIGH Current | Vcc = Max., VI= Vcc (Max.) |  | - | - | 20 | $\mu \mathrm{A}$ |
| VIK | Clamp Diode Voltage | $\mathrm{VcC}=\mathrm{Min}$., $\mathrm{IN}=-18 \mathrm{~mA}$ |  | - | -0.7 | -1.2 | V |
| los | Short Circuit Current | $\mathrm{Vcc}=$ Max. ${ }^{(3)}$, Vo = GND |  | -60 | -120 | -225 | mA |
| VOH | Output HIGH Voltage | $\begin{aligned} & \text { VCC }=\text { Min. } \\ & \mathrm{VIN}=\text { VIH Or }^{\mathrm{VIL}} \end{aligned}$ | $\mathrm{IOH}=-8 \mathrm{~mA}$ | 2.4 | 3.3 | - | V |
|  |  |  | $\mathrm{IOH}=-15 \mathrm{~mA}$ | 2.0 | 3.0 | - | V |
| Vol | Output LOW Voltage | $\begin{aligned} & \text { Vcc }=\text { Min. } \\ & \text { VIN }=\text { VIHOr VIL } \end{aligned}$ | $\mathrm{loL}=64 \mathrm{~mA}$ | - | 0.3 | 0.55 | V |
| VH | Input Hysteresis |  |  | - | 200 | - | mV |
| IcC | Quiescent Power Supply Current | $\mathrm{VCC}=$ Max., VIN | Vcc | - | 2.0 | 6.0 | mA |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. Gross functional testing is performed on the IDT modules; power supply characteristics of the IDT modules are guaranteed by design but not tested.

## POWER SUPPLY CHARACTERISTICS ${ }^{(7)}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ |  | Min. | Typ. ${ }^{(2)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{lcC}$ | Quiescent Power Supply Current TTL Inputs HIGH | $\begin{aligned} & \mathrm{VCC}=\mathrm{Max} \\ & \mathrm{VIN}=3.4 \mathrm{~V}^{(3)} \end{aligned}$ |  | - | 0.5 | 2.0 | mA |
| ICCD | Dynamic Power Supply Current ${ }^{(4)}$ | $V C c=$ Max. <br> Outputs Open $\overline{O E}=T / \bar{R}=\text { GND }$ <br> One Input Toggling <br> 50\% Duty Cycle | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 0.15 | 0.25 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{MHz} \end{aligned}$ |
| Ic | Total Power Supply Current ${ }^{(5,6)}$ | $\begin{aligned} & \text { Vcc = Max. } \\ & \text { Outputs Open } \\ & \text { fi }=10 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \overline{\mathrm{OE}}=\mathrm{T} / \overline{\mathrm{R}}=\text { GND } \\ & \text { One Bit Toggling } \end{aligned}$ | $\begin{aligned} & \mathrm{VIN}=\mathrm{VCC} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 3.5 | 8.5 | mA |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 3.8 | 9.5 |  |
|  |  | $\begin{aligned} & \text { Vcc = Max. } \\ & \text { Outputs Open } \\ & \text { fi }=2.5 \mathrm{MHz} \\ & 50 \% \text { Duty Cycle } \\ & \overline{\mathrm{OE}}=\mathrm{T} / \overline{\mathrm{R}}=\text { GND } \\ & 32 \text { Bits Toggling } \end{aligned}$ | $\begin{aligned} & V I N=V C C \\ & V I N=G N D \end{aligned}$ | - | 12.8 | 26.0 |  |
|  |  |  | $\begin{aligned} & \mathrm{VIN}=3.4 \mathrm{~V} \\ & \mathrm{VIN}=\mathrm{GND} \end{aligned}$ | - | 20.8 | 58.0 |  |

## NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{VcC}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per $T \mathrm{~L}$ driven input $(\mathrm{V} / \mathrm{N}=3.4 \mathrm{~V})$; all other inputs at Vcc or GND .
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. Ic = IqUIESCENT + linputs + IdYnamic
$\mathrm{IC}=\mathrm{IcC}+\Delta \mathrm{ICC} D \mathrm{DNT}+\mathrm{ICCD}(\mathrm{fCP} / 2+\mathrm{fiNi})$
IcC = Quiescent Current
$\Delta l \mathrm{cc}=$ Power Supply Current for a TTL High Input (VIN = 3.4V)
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
$I C C D=$ Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
$\mathrm{fCP}=$ Clock Frequency for Register Devices (Zero for Non-Register Devices)
$\mathrm{f}_{\mathrm{i}}=$ Input Frequency
$\mathrm{Ni}=$ Number of Inputs at $\mathrm{fi}_{i}$
All currents are in milliamps and all frequencies are in megahertz.
7. Gross functional testing is performed on the IDT modules; power supply characteristics of the IDT modules are guaranteed by design but not tested.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR IDT7MP9244 ${ }^{(1)}$

| Symbol | Parameter | Condition ${ }^{(2)}$ | 7MP9244T |  | 7MP9244AT |  | 7MP9244CT |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. ${ }^{(3)}$ | Max. | Min. ${ }^{(3)}$ | Max. | Min. ${ }^{(3)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay Dn to On | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \\ & \mathrm{RL}=500 \Omega \end{aligned}$ | 1.5 | 6.5 | 1.5 | 4.8 | 1.5 | 4.1 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time |  | 1.5 | 8.0 | 1.5 | 6.2 | 1.5 | 5.8 | ns |
| $\overline{\mathrm{tPHz}}$ tPLZ | Output Disable Time |  | 1.5 | 7.0 | 1.5 | 5.6 | 1.5 | 5.2 | ns |

NOTES:

1. Specifications given are for the IDT74FCT244-T components used on the IDT7MP9244. Functional testing is performed on the IDT7M9244 module; switching characteristics for this module is guaranteed by design but not tested.
2. See test circuit and wave forms.
3. Minimum limits are guaranteed but not tested on Propagation Delays.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR IDT7MP9245(1)

| Symbol | Parameter | Condition ${ }^{(2)}$ | 7MP9245T |  | 7MP9245AT |  | 7MP9245CT |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. ${ }^{(3)}$ | Max. | Min. ${ }^{(3)}$ | Max. | Min. ${ }^{(3)}$ | Max. |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay I/OA to I/OB, I/Ob to I/OA | $\begin{aligned} & C L=50 \mathrm{pF} \\ & R \mathrm{~L}=500 \Omega \end{aligned}$ | 1.5 | 7.0 | 1.5 | 4.6 | 1.5 | 4.1 | ns |
| $\begin{aligned} & \mathrm{tPZH} \\ & \text { tPZL } \end{aligned}$ | Output Enable Time OE to $/ / O_{A}$ or $/ / O_{B}$ |  | 1.5 | 9.5 | 1.5 | 6.2 | 1.5 | 5.8 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Disable Time $\overline{\mathrm{OE}}$ to $/ / \mathrm{OA}_{\mathrm{A}}$ or $/ / \mathrm{OB}^{2}$ |  | 1.5 | 7.5 | 1.5 | 5.0 | 1.5 | 4.8 | ns |
| $\begin{aligned} & \text { tPZH } \\ & \text { tPZL } \\ & \hline \end{aligned}$ | Output Enable Time T/R to $/ / O_{A}$ or $1 / O_{B}$ |  | 1.5 | 9.5 | 1.5 | 6.2 | 1.5 | 5.8 | ns |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tPLZ } \\ & \hline \end{aligned}$ | Output Disable Time $T / \bar{R}$ to $/ / O_{A}$ or $/ / O_{B}$ |  | 1.5 | 7.5 | 1.5 | 5.0 | 1.5 | 4.8 | ns |

NOTES:

1. Specifications given are for the IDT74FCT245-T components used on the IDT7MP9245. Functional testing is performed on the IDT7M9245 module; switching characteristics for this module is guaranteed by design but not tested.
2. See test circuit and wave forms.
3. Minimum limits are guaranteed but not tested on Propagation Delays.

## TEST CIRCUITS AND WAVEFORMS (FOR ALL OUTPUTS)



2836 drw 05


2836 drw 06

## PROPAGATION DELAY



2836 drw 07

## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| Open Drain <br> Disable Low <br> Enable Low | Closed |
| All Other Outputs | Open |

DEFINITIONS:
2836 tbl 10
$C L=$ Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zour of the Pulse Generator.

## PULSE WIDTH



2836 drw 08

## ENABLE AND DISABLE TIMES



NOTES

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Zo} \leq 50 \Omega$; $\mathrm{tF} \leq 2.5 \mathrm{~ns}$; tR $\leq 2.5 \mathrm{~ns}$.

## PACKAGE DIMENSIONS



ALABAMA
IDT
555 Sparkman Dr., Ste.1200-D Huntsville, AL 35816 (205) 721-0211

## ALASKA

Westerberg \& Associates Bellevue, WA
(206) 453-8881

## ARIZONA

Western High Tech Mktg. Scottsdale, AZ
(602) 860-2702

## ARKANSAS

IDT
(S. Central Regional Office)
14285 Midway Rd., Ste. 100
Dallas, TX 75244
(214) 490-6167

## CALIFORNIA

IDT
(Corporate Headquarters)
2975 Stender Way
P.O. Box 58015

Santa Clara, CA 95052
(408) 727-6116

IDT
(Western Headquarters)
2975 Stender Way
Santa Clara, CA 95052
(408) 492-8350

## IDT

(SW Regional Office) 6 Jenner Dr., Ste. 100 IIvine, CA 92718
(714) 727-4438

## IDT

(SW Regional Office) 16130 Ventura Blvd., Ste. 370
Encino, CA 91436
(818) 981-4438

Quest-Rep
San Diego, CA
(619) 565-8797

## CANADA

(EASTERN)
CMT Renmark, Inc.
Kanata, ONT
(613) 591-9555

CMT Renmark, Inc.
Mississauga, ONT
(416) 612.0900

CANADA (WESTERN)
Westerberg \& Associates Bellevue, WA
(206) 453-8881

COLORADO
IDT
(NW Regional Office)
1616 17th St., Ste. 370
Denver, CO 80202
(303) 628-5494

Thorson Rocky Mountain
Englewood, CO
(303) 799-3435

CONNECTICUT
Lindco Associates
Woodbury, CT
(203) 266-0728

DELAWARE
IDT
(NE Regional Office)
Horn Point Harbor 105 Eastern Ave., Ste. 201
Annapolis, MD 21403
(301) 858-5423

## FLORIDA

IDT
(SE Regional Office) 1413 S. Patrick Dr., Ste. 10
Indian Harbor Beach, FL 32937
(407) 773-3412

IDT
(SE Regional Office)
18167 U.S. 19 North
Ste. 455
Clearwater, FL 34624
(813) 532-9988

IDT
(SE Regional Office)
1500 N.W. 49th St.,
Ste. 500
Ft. Lauderdale, FL 33309
(305) 776-5431

GEORGIA
IDT
(SE Regional Office) 1413 S. Patrick Dr., Ste. 10
Indian Harbor Beach, FL 32937
(407) 773-3412

## HAWAII

IDT
(Western Headquarters)
2975 Stender Way
Santa Clara, CA 95052
(408) 492-8350

IDAHO (NORTHERN)
Anderson Associates
Bountiful, UT
(801) 292-8991

## IDAHO

(SOUTHERN)
Thorson Rocky Mountain Salt Lake City, UT
(801) 942-1683

## ILLINOIS

IDT
(Central Headquarters)
1375 E. Woodfield Rd.,
Ste. 380
Schaumburg, IL 60173
(708) 517-1262

Synmark Sales
Park Ridge, IL
(708) 390-9696

INDIANA
Arete Sales
Ft. Wayne, IN
(219) 423-1478

Arete Sales
Greenwood, IN
(317) 882-4407

## IOWA

Rep Associates
Cedar Rapids, IA
(319) 373-0152

KANSAS
Rush \& West Associates
Olathe, KS
(913) 764-2700

KENTUCKY
Arete Sales
Ft. Wayne, IN
(219) 423-1478

## LOUISIANA

IDT
(S. Central Regional Office)
14285 Midway Rd., Ste. 100
Dallas, TX 75244
(214) 490-6167

## MAINE

IDT
(Eastern Headquarters)
\#2 Westboro Business
Park
200 Friberg Pkwy.,
Ste. 4002
Westboro, MA 01581
(508) 898-9266

MARYLAND
IDT
(NE Regional Office)
Horn Point Harbor
105 Eastern Ave., Ste. 201
Annapolis, MD 21403
(301) 858-5423

## MASSACHUSETTS

IDT
(Eastern Headquarters)
\#2 Westboro Business
Park
200 Friberg Pkwy.,
Ste. 4002
Westboro, MA 01581
(508) 898-9266

MICHIGAN
Tritech Sales
Farmington Hills, MI
(313) 442-1200

## MINNESOTA

IDT
(N. Central Regional Office)

1650 W. 82nd Street
Ste. 1040
Minneapolis, MN 55431
(612) 885-5777

OHMS Technology Inc.
Edina, MN
(612) 932-2920

MISSISSIPPI
IDT
(SE Regional Office)
1413 S. Patrick Dr.,
Ste. 10
Indian Harbor Beach, FL
32937
(407) 773-3412

## MISSOURI

Rush \& West Associates
St. Louis, MO
(314) 965-3322

## MONTANA

Thorson Rocky Mountain
Englewood, CO
(303) 799-3435

NEBRASKA
IDT
(Central Headquarters)
1375 E. Woodfield Rd.,
Ste. 380
Schaumburg, IL 60173
(708) 517-1262

NEVADA (NORTHERN)

IDT
(Western Headquarters)
2975 Stender Way
Santa Clara, CA 95052
(408) 492 -8350

## NEVADA

(SOUTHERN)
Western High Tech Mktg.
(Clark County, NV)
Scottsdale, AZ
(602) 860-2702

NEW HAMPSHIRE
IDT
(Eastern Headquarters)
\#2 Westboro Business
Park
200 Friberg Pkwy.,
Ste. 4002
Westboro, MA 01581
(508) $898 \cdot 9266$

NEW JERSEY
IDT
(NE Regional Office)
One Greentree Centre,
Ste. 202
Marlton, NJ 08053
(609) 596-8668

SJ Mid-Atlantic, Inc.
Mt. Laurel, NJ
(609) 866-1234

## NEW MEXICO

Western High Tech Mktg.
Scottsdale, Az
(602) 360-2702

NEW YORK
IDT
(NE Regional Office)
250 Mill St., Ste. 107
Rochester, NY 14614
(716) 777-4040

Quality Components
Buffalo, NY
(716) 837-5430

Quality Components
Manlius, NY
(315) 682-8885

SJ Associates
Rockville Centre, NY
(516) 536-4242

NORTH CAROLINA
Tingen Technical Sales
Raleigh, NC
(919) 870-6670

| NORTH DAKOTA | PENNSYLVANIA | TENNESSEE | VERMONT | ID |
| :---: | :---: | :---: | :---: | :---: |
| OHMS Technology Inc. Edina, MN (612) 932-2920 | (EASTERN) | IDT | IDT | (NW Regional Office) |
|  | SJ Associates Rockville Centre, NY (516) 536-4242 | 555 Sparkman Dr., | (Eastern Headquarters) | 7981 168th Ave. N.E., |
|  |  | Ste. 1200-D Huntsville, AL 35816 | \#2 Westboro Business | Redmond, WA 98052 |
| OHIO |  | (205) 721-0211 | 200 Friberg Pkwy., | (206) 881-5966 |
|  | RHODE ISLAND |  | Ste. 4002 |  |
| Norm Case Associates Rocky River, OH |  | TEXAS | Westboro, MA 01581 (508) 898-9266 | WEST VIRGINIA |
| (216) 333-0400 | \#2 Westboro Business | IDT <br> (S. Central Regional Office) | VIRGINIA | Norm Case Associates |
| OKLAHOMA | Park | 14285 Midway Rd., Ste. | VIRGIN | Rocky River, OH |
|  | 200 Friberg Pkwy., | 100 ${ }_{\text {Dallas, }}$ TX 75244 | IDT (NE Regional Office) | (216) 333-0400 |
| (S. Central Regional Office) 14285 Midway Rd., Ste. | Westboro, MA 01581 (508) 898-9266 | (214) 490-6167 | Horn Point Harbor 105 Eastern Ave., Ste. 201 | WISCONSIN |
| 100 |  | IDT | Annapolis, MD 21403 | Synmark Sales |
| Dallas, TX 75244 <br> (214) 490-6167 | SOUTH CAROLINA | (S. Central Regional Office) 17314 State Hwy. 19 | (301) 858-5423 | Park Ridge, IL (708) 390-9696 |
|  | (SE Regional Office) 1413 S. Patrick Dr., Ste. 10 Indian Harbor Beach, FL. 32937 <br> (407) 773-3412 | Ste. 242 | WASHINGTON |  |
| OREGON |  | Houston, TX 77064 | Westerberg \& Associates | WYOMING |
| Westerberg \& Associates |  | (13) | Bellevue, WA | Thorson Rocky Mountain |
| Portland, OR (503) 620-1931 |  | UTAH | (206) 453-8881 | Englewood, CO <br> (303) 799-3435 |
| PENNSYLVANIA (WESTERN) |  | Anderson Associates |  |  |
|  | SOUTH DAKOTA | Bountiful, UT (801) 292-8991 |  |  |
|  | OHMS Technology Inc. |  |  |  |
| Norm Case Associates <br> Rocky River, OH | Edina, MN <br> (612) 932-2920 |  |  |  |
|  |  |  |  |  |

## IDT TECHNICAL CENTERS

Integrated Device Technology, Inc.
(Western Headquarters)
2975 Stender Way
Santa Clara, CA 95052
(408) 492-8350

Integrated Device Technology, Inc. (Southwestem Regional Office) 6 Jenner Drive, Suite 100 Invine, CA 92718
(714) 727-4438

Integrated Device Technology, Inc. (South Central Regional Office) 14285 Midway Road, Suite 100 Dallas, TX 75244
(214) 490-6167

Integrated Device Technology, Inc. (Eastern Headquarters) \#2 Westboro Business Park 200 Friberg Parkway, Suite 4002 Westboro, MA 01581 (508) 898-9266

Integrated Device Technology, Ltd.
(European Headquarters/Northern Europe
Regional Office)
21 The Crescent
Leatherhead
Surrey, UK KT228DY
Tel.: 44-0372-363-339/734

## AUTHORIZED DISTRIBUTORS (U.S. and Canada)

| Alliance | Future <br> Electronics | Hall-Mark | Hamilton/Avnet | Insight <br> Electronics | Vantage <br> Components |
| :--- | :--- | :--- | :--- | :--- | :--- | Zentronics

## AFRICA

Monte Vista International 5673 W. Los Positas Blvd., Ste. 205 Pleasanton, CA 94588 Tel: 510-463-8693

## AUSTRALIA

George Brown Group Rydalmere, Australia Tel.: 612-638-1999

George Brown Group Hilton, Australia
Tel.: 618-352-2222
George Brown Group
Blackburn, Australia
Tel.: 613-878-8111

## AUSTRIA

Ing. Ernst Steiner
Vienna, Austria
Tel.: 43-222-827-4740

## BELGIUM

Betea S.A.
St.-Stevens-Woluwe, Belgium
Tel.: 322-725-1080

## DENMARK

Exatec A/S
Copenhagen, Denmark
Tel.: 45-31-191022

## FINLAND

Comodo Oy
Helsinki, Finland
Tel.: 358-0757-2266
FRANCE
IDT
(So. Europe Reg. Office)
15 Rue du Buisson aux
Fraises
91300 Massy, France
Tel.: 33-1-69-30-89-00
Scientec REA
Bordeaux, France
Tel.: 33-56-39-3271
Scientec REA
Chatillon, France
Tel.: 33-149-652750
Scientec REA
Cesson-Sevigne, France
Tel.: 33-99-83-9898
Scientec REA
Rognes, France
Tel.: 33-42-50-1805
Scientec REA
Schwerwiller, France
Tel.: 33-88-82-5514

Scie
Sain
Te
Brignolles, France
Tel.: 33-1-94-59-2293

## A2M

Bron, France
Tel.: 33-1-72-37-0414
A2M
BUC, France
Tel.: 33-1-39-56-8181
A2M
Cesson-Sevigne, France
Tel.: 33-1-99-63-3232
A2M
Le Chesnay Cedex, France
Tel.: 33-1-39-54-9113
A2M
Merignac, France
Tel.: 33-1-56-34-1097
Aquitech
Merignac, France
Tel.: 33-56-55-1830
Aquitech
Cedex, France
Tel.: 33-1-4-96-9494
Aquitech
Rennes, France
Tel.: 33-99-78-3132
Aquitech
Lyon, France
Tel.: 33-72-73-2412
GERMANY
IDT
(Central Europe Reg.
Office)
Gottried-Von-Cramm-Str. 1
8056 Neufahrn, Germany
Tel.: 49-8165-5024
Jermyn GmbH
Limburg, Germany
Tel.: 49-6431/508-0
Jermyn GmbH
Berlin, Germany
Tel.: 49-30/2142056
Jermyn GmbH
Dusseldorf, Germany
Tel.: 49-211/25001-0
Jermyn GmbH
Heimstetten, Germany
49-89/909903-0
Jermyn GmbH
Herrenberg, Germany
Tel.: 49-7032/203-01
Jermyn GmbH
Norderstedt, Germany
Tel.: 49-40/5282041

Jermyn GmbH
Nurnberg, Germany
Tel.: 49-911/425095
Scantec GmbH
Planegg, Germany
Tel.: 49-859-8021
Scantec GmbH
Kirchheim, Germany
Tel.: 49-70-215-4027
Scantec GmbH
Ruckersdorf, Germany
Tel.: 49-91-157-9529
Topas Electronic GmbH
Hannover. Germany
Tel.: 49-51-113-1217
Topas Electronic GmbH
Quickborn, Germany
Tel.: 49-4106-73097
HONG KONG
IDT
(Hong Kong Reg. Office)
Rm. 1505,
15/F The Centre Mark, 287-299 Queen's Road

## Central

Hong Kong
Tel.: 852-542-0067
Lestina International Ltd.
Kowloon, Hong Kong
Tel.: 852-735-1736

## INDIA

Malhar Corp.
Bryn Mawr, PA
Tel.: 215-527-5020

## ISRAEL

Vectronics, Ltd.
Herzlia, Israel
Tel.: 972-52-556070

## ITALY

Lasi Electronica
Bologna, Italy
Tel.: (3951) 353815
Lasi Electronica
Firenze, Italy
Tel.: (3955) 582627
Lasi Electronica
Milano, Italy
Tel.: (39) 266-101370
Lasi Electronica
Roma, Italy
Tel.: (19396) 5405301
Lasi Electronica
Torino, Italy
Tel.: (3911) 328588

Microelit SPA \& SRL
Milan, Italy
Tel.: 39-2-4817900
Microelit SPA \& SRL
Rome, Italy
Tel.: 39-6-8894323
JAPAN
IDT
(Japan Headquarters)
U.S. Bldg. 201

1-6-15 Hirakarasho,
Chiyoda-Ku
Tokyo 102, Japan
Tel.: 813-3221-9821
Dia Semicon Systems
Tokyo, Japan
Tel.: 813-3439-2700
Kanematsu Semiconductor
Corp.
Tokyo, Japan
Tel.: 813-3551-7791
Marubun
Tokyo, Japan
Tel.: 813-3639-9805
Tachibana Tectron Co., Ltd.
Tokyo, Japan
Tel.: 813-3793-1171
KOREA
Eastern Electronics
Seoul, Korea
Tel.: 822-553-2997
NETHERLANDS
Auriema
Eindhoven, Netherlands
Tel.: 31-40-816565

## NORWAY

Eltron A/S
Oslo, Norway
Tel.: 47-2-500650

## SINGAPORE

Data Source Pte. Ltd.
Lorong, Singapore
Tel.: 65-291-8311

## SOUTH AMERICA

Intectra Inc.
Mountain View, CA
Tel.: 415-967-8818

## SPAIN

Anatronic, S.A.
Madrid, Spain
Tel.: 34-1-542-5566
Anatronic, S.A.
Barcelona, Spain
Tel.: 34-3-258-1906

## SWEDEN

Svensk Teleindustri AB
Spanga, Sweden
Tel.: 46-8-761-7300

## SWITZERLAND

W. Stolz AG

Baden-Daettwil,
Switzerland
Tel.: 41-56-849000

## TAIWAN

Johnson Trading Company
Taipei, Taiwan
Tel.: 886-273-31211
World Peace Industrial Co.,
Ltd.
Taipei, Taiwan
Tel: 886-2788-5200
UTC
Taipei, Taiwan
Tel.: 886-2-7753666

## UNITED KINGDOM

IDT
(European Headquarters/
No. Europe Reg. Office)
21 The Crescent
Leatherhead
Surrey, UK KT228DY
Tel.: 44-0372-363-339/734
Micro Call, Ltd.
Tharne Oxon, UK
Tel.: 44-844-261-939
The Access Group Ltd.
Hertfordshire, UK
Tel.: 0462-480888


Integrated
Device Technology, Inc.
2975 Stender Way
Santa Clara, CA 95054-3090
(800) 345-7015 FAX: (408) 492-8674


[^0]:    Consult Factory
    **For Logic, the "54" series (e.g. IDT54FCT138) - $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
    the ${ }^{\circ} 74^{\prime \prime}$ series (e.g. IDT74FCT138) $-0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

[^1]:    $t$ - Clocked FIFO speeds are cycle times. All others are access times.

[^2]:    $\mathbf{a}=$ additional or new information exists since the publication of Data Book Update 1

[^3]:    $t-$ Clocked FIFO speeds are cycle times. All others are access times.

[^4]:    = additional or new information exists since the publication of Data Book Update 1

[^5]:    1. Timings referenced as in $A C$ Test Conditions.
    2. Values guaranteed by design, not currently tested.
    3. Pulse widths less than minimum are not allowed.
    4. Only applies to read data flow-through mode.
[^6]:    1. Values guaranteed by design, not tested.
[^7]:    1. Guaranteed by design minimum times, not tested.
[^8]:    1. With output deselected.
    2. Characterized values, not currently tested.
[^9]:    $n=$ Programmable Empty Offset ( $\overline{\text { PAE }}_{A B}$ Register or $\overline{\text { PAE }}_{B A}$ Register)
    2704 tbl 12
    $\mathrm{m}=$ Programmable Full Offset ( $\overline{\mathrm{PAFAB}}_{\mathrm{AB}}$ Register or $\overline{\mathrm{PAF}}_{B A}$ Register)
    D = FIFO Depth (IDT72605 = 256 words, IDT72615= 512 words)

[^10]:    CEMOS is a trademark of Integrated Device Technology, Inc.

[^11]:    1. " $x$ " in part numbers indicates power rating ( $S$ or $L$ ).
[^12]:    1. Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
[^13]:    *Including scope and jig.

[^14]:    1. This parameter is guaranteed by design, but not tested.
[^15]:    BiCEMOS, CEMOS and CacheRAM are trademarks of Integrated Device Technology, Inc.

