


Integrated Device Technology, Inc.

# 1992 SPECIALIZED MEMORIES & MODULES DATA BOOK

2975 Stender Way, Santa Clara, California 95054
Telephone: (408) 727-6116 • TWX: 910-338-2070 • FAX: (408) 492-8674
Printed in U.S.A.
@1992 Integrated Device Technology, Inc.



# **GENERAL INFORMATION**

TECHNOLOGY AND CAPABILITIES

QUALITY AND RELIABILITY

PACKAGE DIAGRAM OUTLINES

FIFO PRODUCTS

SPECIALITY MEMORY PRODUCTS

SUBSYSTEMS PRODUCTS

1

2

3

4

.

6

#### **CONTENTS OVERVIEW**

For ease of use for our customers, Integrated Device Technology provides four separate data books — Logic, Specialized Memories and Modules, RISC and RISC SubSystems, and Static RAM.

IDT's 1992 Specialized Memories and Modules Data Book is comprised of new and revised data sheets for the FIFO, Specialty Memory and Subsystem product groups. Also included is a current packaging section for the products included in this book. This section will be updated in each subsequent data book to reflect packages offered for products included in that book.

The 1992 Specialized Memories and Modules Data Book's Table of Contents contains a listing of the products contained in that data book only. In the past we have included products that appeared in other IDT data books. The numbering scheme for the book is consistent with the 1990-91 data books. The number in the bottom center of the page denotes the section number and the sequence of the data sheet within that section, (i.e. 5.5 would be the fifth data sheet in the fifth section). The number in the lower right hand corner is the page number of that particular data sheet.

Integrated Device Technology, a recognized leader in high-speed CMOS technology, produces a broad line of products. This enables us to provide a complete CMOS solution to designers of high-performance digital systems. Not only do our product lines include industry standard devices, they also feature products with faster speed, lower power, and package and/or architectural benefits that allow the designer to achieve significantly improved system performance.

**To find ordering information:** Ordering Information for all products in this book appears in Section 1, along with the Package Outline Index, Product Selector Guides, and Cross Reference Guides. Reference data on our Technology Capabilities and Quality Commitments is included in separate sections (2 and 3, respectively).

To find product data: Start with the Table of Contents, organized by product line (page 1.2), or with the Numeric Table of Contents (page 1.4). These indexes will direct you to the page on which the complete technical data sheet can be found. Data sheets may be of the following type:

**ADVANCE INFORMATION** — contain initial descriptions, subject to change, for products that are in development, including features and block diagrams.

**PRELIMINARY** — contain descriptions for products soon to be, or recently, released to production, including features, pinouts and block diagrams. Timing data are based on simulation or initial characterization and are subject to change upon full characterization.

**FINAL** — contain minimum and maximum limits specified over the complete supply and temperature range for full production devices.

New products, product performance enhancements, additional package types and new product families are being introduced frequently. Please contact your local IDT sales representative to determine the latest device specifications, package types and product availability.

#### **ABOUT THE COVER**

The cover features an IDT7025 wafer shown at approximately 2.5x magnification along with an IDT7MP6086 module shown at 1x magnification. The IDT7025 is a 30ns 8K x 16 dual-port which is the deepest dual-port available in the industry, offering simultaneous access to memory from either port. The IDT7MP6086 is one of IDT's CacheRAM™ modules. Available in a variety of configurations, and using the IDT71589 CacheRAM as a base, these cache modules offer up to 256KBytes of secondary cache in high-performance 486 microprocessor designs.

#### LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

- Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support
  or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the
  labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Note: Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

The IDT logo is a registered trademark, and BUSMUX, Flexi-pak, BiCEMOS, CacheRAM, CEMOS, FASTX, Flow-thruEDC, IDT/c, IDT/cnvY, IDT/sae, IDT/sim, IDT/ux, MacStation, REAL8, RISC SubSystem, RISController, RISCore, SmartLogic, SyncFIFO, TargetSystem, R3051, and R3081 are trademarks of Integrated Device Technology, Inc.

All other trademarks are trademarks of their respective companies.

# 1992 SPECIALIZED MEMORIES & MODULES DATA BOOK TABLE OF CONTENTS

		PAGE
<b>GENERAL INFORM</b>		
		1.1
		1.2
Numeric Table of Conten	nts	1.3
Ordering Information		1.4
	escription	
FIFO Product Selector G	uide	1.6
Specialty Memory Production	ct Selector Guide	1.7
	ector Guide	1.8
FIFO Cross Reference G	Guide	1.9
Specialty Memory Cross	Reference Guide	1.10
Subsystems Cross Refer	rence Guide	1.11
TECHNOLOGY AND	CAPABILITIES	
IDTLeading the CMOS	Future	2.1
IDT Military and DESC-S	MD Program	2.2
	hnology	
IDT Leading Edge CEMO	OS Technology	2.4
	gy	
State-of-the-Art Facilities	and Capabilities	2.6
	iability	
QUALITY AND REL	IARII ITV	
	formance	3.1
	e Program	
	nced/Hardened Products for Radiation Environments	
nadialion rolerani/Ennai	iced/Hardened Froducts for Hadiation Environments	3.3
<b>PACKAGE DIAGRA</b>		
Thermal Performance Ca	alculations for IDT's Packages	4.1
Package Diagram Outline	e Index	4.2
Monolithic Package Diag	ram Outlines	4.3
FIFO PRODUCTS		
IDT7200	256 x 9-Bit Parallel FIFO	5.1
IDT7201	512 x 9-Bit Parallel FIFO	5.1
IDT7202	1024 x 9-Bit Parallel FIFO	5.1
IDT7203	2048 x 9-Bit Parallel FIFO	5.2
IDT7204	4096 x 9-Bit Parallel FIFO	-
IDT7205	8192 x 9-Bit Parallel FIFO	5.2
IDT7206	16384 x 9-Bit Parallel FIFO	
IDT72005	256 x 18-Bit Parallel First-In/First-Out FIFO	5.3
IDT72015	512 x 18-Bit Parallel First-In/First-Out FIFO	
IDT72025	1K x 18-Bit Parallel First-In/First-Out FIFO	
IDT72021	1K x 9-Bit Parallel Flagged FIFO with OE	
IDT72031	2K x 9-Bit Parallel Flagged FIFO with OE	
IDT72041	4K x 9-Bit Parallel Flagged FIFO with OE	
IDT72103	2048 x 9-Bit ConfigurableParallel/Serial FIFO	
IDT72104	4096 x 9-Bit Configurable Parallel/Serial FIFO	
IDT72105	256 x 16-Bit Parallel-to-Serial FIFO	
IDT72115	512 x 16-Bit Parallel-to-Serial FIFO	
IDT72125	1024 x 16-Bit Parallel-to-Serial FIFO	5.6

1992 SPECIALIZED I	MEMORIES & MODULES DATA BOOK (CONTINUED)PA	AGE
FIFO PRODUCTS (CONT	INUED)	
IDT72131	2048 x 9-Bit Parallel-to-Serial FIFO	5.7
IDT72141	4096 x 9-Bit Parallel-to-Serial FIFO	5.7
IDT72132	2048 x 9-Bit Parallel/Serial FIFO	5.8
IDT72142	4096 x 9-Bit Parallel/Serial FIFO	5.8
IDT72142	256 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.9
IDT72210	512 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	
		5.9
IDT72220	1024 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.9
IDT72230	2048 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.9
IDT72240	4096 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.9
IDT72420	64 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.9
IDT72201	256 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.10
IDT72211	512 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.10
IDT72221	1024 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.10
IDT72231	2048 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.10
IDT72241	4096 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.10
IDT72421	64 x 9-Bit Parallel SyncFlFO™ (Clocked FlFO)	5.10
IDT72215	512 x 18-Bit Parallel Synchronous FIFO	5.11
IDT72225	1024 x 18-Bit Parallel Synchronous FIFO	5.11
IDT72205LB	256 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.12
IDT72215LB	512 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.12
IDT72225LB	1024 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.12
IDT72235LB	2048 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.12
IDT72245LB	4096 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.12
IDT72401	64 x 4-Bit Parallel FIFO	5.13
IDT72402	64 x 5-Bit Parallel FIFO	5.13
IDT72402	64 x 4-Bit Parallel FIFO (w/Output Enable)	5.13
IDT72404	64 x 5-Bit Parallel FIFO (w/Output Enable)	5.13
		5.14
IDT72413	64 x 5-Bit Parallel FIFO with Flags	
IDT7251	512 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	5.15
IDT72510	512 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	5.15
IDT7252	1024 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	5.15
IDT72520	1024 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	5.15
IDT72511	512 x 18-Bit Parallel Bidirectional FIFO	5.16
IDT72521	1024 x 18-Bit Parallel Bidirectional FIFO	5.16
IDT72605	256 x 18-Bit Parallel Sync BiFIFO™ (Clocked Bidirectional FIFO)	5.17
IDT72615	512 x 18-Bit Parallel Sync BiFIFO™ (Clocked Bidirectional FIFO)	5.17
IDT7271	512 x 9-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO	5.18
IDT7272	1024 x 9-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO	5.18
IDT7273	2048 x 9-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO	5.18
FIFO MODULES	to Deadusto listing for EIFO Modules	
Please refer to Subsystem	ns Products listing for FIFO Modules.	1
SPECIALTY MEMOR	RY PRODUCTS	
IDT7130SA/LA	8K (1K x 8) Dual-Port RAM (Master)	6.1
IDT7140SA/LA	8K (1K x 8) Dual-Port RAM (Slave)	6.1
IDT7030SA/LA	8K (1K x 8) Dual-Port RAM (Master)	6.2
IDT7000S/VLA	8K (1K x 8) Dual-Port RAM (Slave)	6.2
IDT7132SA/LA	16K (2K x 8) Dual-Port RAM (Master)	6.3
IDT7132SA/LA	16K (2K x 8) Dual-Port RAM (Slave)	6.3
IDT7032SA/LA	16K (2K x 8) Dual-Port RAM (Master)	6.4
and the second s	16K (2K x 8) Dual-Port RAM (Slave)	
IDT7042SA/LA		6.4
IDT71321SA/LA	16K (2K x 8) Dual-Port RAM (Master with Interrupts)	6.5
IDT71421SA/LA	TON (2N x 0) Dual-Futi halvi (Slave with interrupts)	6.5

1992 SPECIALIZED I	MEMORIES & MODULES DATA BOOK (CONTINUED)	PAGE
SPECIALTY MEMORY PI		
IDT7012	18K (2K x 9) Dual-Port RAM	6.6
IDT70121S/L	18K (2K x 9) Dual-Port RAM (Master with Busy and Interrupt)	6.7
IDT70125S/L	18K (2K x 9) Dual-Port RAM (Slave with Busy and Interrupt)	6.7
IDT7133SA/LA	32K (2K x 16) Dual-Port RAM (Master)	6.8
IDT7143SA/LA	32K (2K x 16) Dual-Port RAM (Slave)	
IDT7134SA/LA	32K (4K x 8) Dual-Port RAM	6.9
IDT71342SA/LA	32K (4K x 8) Dual-Port RAM (with Semaphore)	6.10
IDT7014S	36K (4K x 9-Bit) Dual-Port RAM	6.11
IDT7099S	36K (4K x 9) Synchronous Dual-Port RAM	6.12
IDT7005S/L	64K (8K x 8) Dual-Port RAM	6.13
IDT7024S/L	64K (4K x 16) Dual-Port RAM	6.14
IDT7006S/L	128K (16K x 8) Dual-Port RAM	6.15
IDT70065/L	128K (8K x 16) Dual-Port RAM	
IDT7050S/L	8K (1K x 8) FourPort™ Static RAM	6.16
IDT7052S/L	16K (2K x 8) FourPort™ Static RAM	6.18
MULTI-PORT MODULES Please refer to Subsystem	s Products listing for Multi-Port Modules	
CUDOVOTEMO DDO	DUOTO	
SUBSYSTEMS PROD	JUC18	
CUSTOM MODULES		
Subsystem Custom Modul	e Capabilities	7.1
MULTI-PORT MODULES		
IDT70M74	4K x 16 FourPort™ Static RAM Multichip Module	7.2
IDT7M1002	16K x 32 Dual-Port Static RAM Module	7.3
IDT7M1014	4K x 36 BiCMOS Dual-Port Static RAM Module	7.4
IDT7M1024	4K x 36 Synchronous Dual-Port Static RAM Module	7.5
IDT7M1012	2K x 36 Dual-Port Static RAM Module	7.6
IDT7MB6036	128K x 16 Dual-Port RAM (Shared Memory Module)	7.7
IDT7MB6046	64K x 16 Dual-Port RAM (Shared Memory Module)	7.7
IDT7MB1006	64K x 16 Dual-Port Static RAM Module	7.8
IDT7MB6056	32K x 16 Dual-Port RAM (Shared Memory Module)	7.8
IDT7MB1008	32K x 16 Dual-Port Static RAM Module	7.8
IDT7M1005	16K x 9 Dual-Port Static RAM Module	7.9
IDT7M1003	8K x 9 Dual-Port Static RAM Module	7.9
IDT7M1004	128K x 8 Dual-Port Static RAM Module	7.10
IDT7MP1021	128K x 8 Dual-Port Static NAM Module	7.10
IDT7MI1003	64K x 8 Dual-Port Static RAM Module	
IDT7MP1023	64K x 8 Dual-Port Static RAM Module	7.10 7.11
ID17101F1023	64R X 6 Duai-Fuit Static RAIN Module	7.11
FIFO MODULES		
IDT7MP2009	32K x 18 CMOS Parallel In-Out FIFO Module	7.12
IDT7MP2010	16K x 18 CMOS Parallel In-Out FIFO Module	7.12
IDT7M208	64K x 9 Parallel In-Out FIFO Module	7.13
IDT7M207	32K x 9 Parallel In-Out FIFO Module	7.13
SRAM MODULES		
IDT7MP4104	1M x 32 BiCMOS/CMOS Static RAM Module	7.14
IDT7M4077	256K x 32 BiCMOS/CMOS Static RAM Module	7.15
IDT7MB4067	256K x 32 Static RAM Module	7.16
IDT7MP4045	256K x 32 BiCMOS/CMOS Static RAM Module	7.17
IDT7M4013	128K x 32 Static RAM Module	7.17
IDT7MP4036	64K x 32 BiCMOS/CMOS Static RAM Module	7.19
15 1 / 1011 -1000	OTT A DE DICTION OF CITATION OF THE PRODUCT OF THE	1.13

1992 SPECIALIZED	MEMORIES & MODULES DATA BOOK (CONTINUED)	PAGE
SRAM MODULES (CON	TINUED)	
IDT7M4003	32K x 32 Static RAM Module	7.18
IDT7MP4031	16K x 32 BiCMOS/CMOS Static RAM Module	7.20
IDT7MB4065	256K x 20 BiCMOS/CMOS Static RAM Module	7.21
IDT7MP4047	512K x 16 Static RAM Module	7.22
IDT7MB4066	256K x 16 BiCMOS/CMOS Static RAM Module	7.21
IDT7MP4046	256K x 16 Static RAM Module	7.22
IDT7MP4027	64K x 16 BiCMOS/CMOS Static RAM Module	7.23
IDT7MB4040	256K x 9 Static RAM Module	7.24
IDT7MB4084	2M x 8 Static RAM Module	7.25
IDT7MP4059	2M x 8 Static RAM Module	7.26
IDT7M4048	512K x 8 Commercial BiCMOS/CMOS Static RAM Module	7.27
IDT7MB4048	512K x 8 Commercial BiCMOS/CMOS Static RAM Module	7.27
IDT7M4048	512K x 8 Military Static RAM Module	7.28
IDT7MP4058	512K x 8 Static RAM Module	7.29
IDT7M4068	256K x 8 Commercial BiCMOS/CMOS Static RAM Module	7.30
IDT7MB4068	256K x 8 Commercial BiCMOS/CMOS Static RAM Module	7.30
IDT7M4068	256K x 8 Military Static RAM Module	7.31
IDT7MP4034	256K x 8 Static RAM Module	7.32
ODAN MONOLITHIOS		
SRAM MONOLITHICS	128K x 8 Static RAM Monolithic	7.00
IDT71M024 IDT71M025	128K x 8 Static RAM Monolithic	7.33
ID171M025	128K X & Static HAIN Monolithic	7.33
CACHE MODULES		
IDT7MP6094	4MB IDT79R4000 Secondary Cache Module Block Family	7.34
IDT7MP6084	1MB IDT79R4000 Secondary Cache Module Block Family	7.34
IDT7MP6074	256K IDT79R4000 Secondary Cache Module Block Family	7.34
IDT7MP6087	256K Byte Secondary Cache Module for the Intel™ i486™	7.35
IDT7MP6085	128K Byte Secondary Cache Module for the Intel™ i486™	7.35
IDT7MB6089	128K Byte Secondary Cache Module for the Intel™ i486™	7.36
IDT7MB6091	128K Byte Secondary Cache Module for the Intel™ i486™	7.37
IDT7MP6086	128K Byte Secondary Cache Module for the Intel™ i486™	7.38
IDT7MP6048	IDT79R4000 FLEXI-CACHE™ Development Tool	7.39
IDT7MP6068	IDT79R4000 FLEXI-CACHE™ Development Tool	
OTHER MORNIES		
OTHER MODULES	Madulas with Various Combinations of CDAMs EDDOMs and EEDDOMs	7.40
Flexi-Pak Family	Modules with Various Combinations of SRAMs, EPROMs and EEPROMs	7.40
IDT7M7004	32K x 32 EEPROM Module	
IDT7M7005	32K x 16 Static RAM/EEPROM Module	7.42
IDT7MP9244T/AT/CTZ	Fast CMOS 32-Bit Buffer/Line Driver Module	7.43

IDT SALES OFFICE, REPRESENTATIVE AND DISTRIBUTOR LOCATIONS

# NUMERICAL TABLE OF CONTENTS

PART NO.		PAGE
1DT7005S/L	64K (8K x 8) Dual-Port RAM	. 6.13
IDT7006S/L	128K (16K x 8) Dual-Port RAM	
IDT7012	18K (2K x 9) Dual-Port RAM	
IDT70121S/L	18K (2K x 9) Dual-Port RAM (Master with Busy and Interrupt)	
IDT70125S/L	18K (2K x 9) Dual-Port RAM (Slave with Busy and Interrupt)	
IDT7014S	36K (4K x 9-Bit) Dual-Port RAM	
IDT7024S/L	64K (4K x 16) Dual-Port RAM	
IDT7025S/L	128K (8K x 16) Dual-Port RAM	
IDT7030SA/LA	8K (1K x 8) Dual-Port RAM (Master)	
IDT7032SA/LA	16K (2K x 8) Dual-Port RAM (Master)	6.4
IDT7040SA/LA	8K (1K x 8) Dual-Port RAM (Slave)	
IDT7042SA/LA	16K (2K x 8) Dual-Port RAM (Slave)	
IDT7050S/L	8K (1K x 8) FourPort™ Static RAM	
IDT7052S/L	16K (2K x 8) FourPort™ Static RAM	
IDT7099S	36K (4K x 9) Synchronous Dual-Port RAM	
IDT70M74	4K x 16 FourPort™ Static RAM Multichip Module	
IDT7130SA/LA	8K (1K x 8) Dual-Port RAM (Master)	
IDT71321SA/LA	16K (2K x 8) Dual-Port RAM (Master with Interrupts)	
IDT7132SA/LA	16K (2K x 8) Dual-Port RAM (Master)	
IDT7133SA/LA	32K (2K x 16) Dual-Port RAM (Master)	
IDT71342SA/LA	32K (4K x 8) Dual-Port RAM (with Semaphore)	
IDT7134SA/LA	32K (4K x 8) Dual-Port RAM	
IDT7140SA/LA	8K (1K x 8) Dual-Port RAM (Slave)	
IDT71421SA/LA	16K (2K x 8) Dual-Port RAM (Slave with Interrupts)	
IDT7142SA/LA	16K (2K x 8) Dual-Port RAM (Slave)	
IDT7143SA/LA	32K (2K x 16) Dual-Port RAM (Slave)	
IDT71M024	128K x 8 Static RAM Module	
IDT71M025	128K x 8 Static RAM Module	
IDT710025	256 x 18-Bit Parallel First-In/First-Out FIFO	
IDT7200S/L	256 x 18-Bit Parallel First-In/First-Out FIFO	
IDT72015	512 x 18-Bit Parallel First-In/First-Out FIFO	
IDT7201SA/LA	512 x 18-Bit Parallel First-In/First-Out FIFO	
IDT72021	1K x 9-Bit Parallel Flagged FIFO with OE	
IDT72025	1K x 18-Bit Parallel First-In/First-Out FIFO	
IDT7202SA/LA	1K x 18-Bit Parallel First-In/First-Out FIFO	
IDT7203	2048 x 9-Bit Parallel First-In/FirstOut FIFO	
IDT72031	2K x 9-Bit Parallel Flagged FIFO with OE	
IDT7204	4096 x 9-Bit Parallel First-In/FirstOut FIFO	
IDT72041	4K x 9-Bit Parallel Flagged FIFO with OE	
IDT7205	8192 x 9-Bit Parallel First-In/FirstOut FIFO	
IDT7206	16384 x 9-Bit Parallel First-In/FirstOut FIFO	
IDT72103	2048 x 9-Bit ConfigurableParallel/Serial FIFO	
IDT72103	4096 x 9-Bit Configurable Parallel/Serial FIFO	
IDT72104	256 x 16-Bit Parallel-to-Serial FIFO	
IDT72105	512 x 16-Bit Parallel-to-Serial FIFO	
IDT72125	1024 x 16-Bit Parallel-to-Serial FIFO	
IDT72131	2048 x 9-Bit Parallel-to-Serial FIFO	
IDT72131	2048 x 9-Bit Parallel/Oserial FIFO	
IDT72132	4096 x 9-Bit Parallel-to-Serial FIFO	
IDT72141	4096 x 9-Bit Parallel/Serial FIFO	
IDT72142	256 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72201	256 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72205LB	256 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	
	510 v 9 Bit Parallel SynoFIFOTM (Clocked FIFO)	- U.12
IDT72210	512 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.9

## NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO.			PAGE
IDT72211		512 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.10
IDT72215		512 x 18-Bit Parallel Synchronous FIFO	
IDT72215LB		512 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72220		1024 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72221		1024 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72225		1024 x 18-Bit Parallel Synchronous FIFO	
IDT72225LB		1024 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72230		2048 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72231		2048 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72235LB		2048 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72240		4096 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72241		4096 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72245LB		4096 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72401		64 x 4-Bit Parallel FIFO	
IDT72402		64 x 5-Bit Parallel FIFO	
IDT72403		64 x 4-Bit Parallel FIFO (w/Output Enable)	
IDT72404		64 x 5-Bit Parallel FIFO (w/Output Enable)	
IDT72413		64 x 5-Bit Parallel FIFO with Flags	
IDT72420		64 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72421		64 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT7251		512 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	
IDT72510		512 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	
IDT72510		512 x 18-Bit Parallel Bidirectional FIFO	
IDT7252		1024 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	
IDT72520		1024 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	
IDT72521		1024 x 18-Bit Parallel Bidirectional FIFO	
IDT72605		256 x 18-Bit Parallel Sync BiFIFO™ (Clocked Bidirectional FIFO)	
IDT72615		512 x 18-Bit Parallel Sync BiFIFO™ (Clocked Bidirectional FIFO)	
		512 x 9-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO	
IDT7271		, ,	
IDT7272		1024 x 9-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO	
IDT7273		2048 x 9-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO	
IDT7M1001		128K x 8 Dual-Port Static RAM Module	
IDT7M1002		16K x 32 Dual-Port Static RAM Module	
IDT7M1003		64K x 8 Dual-Port Static RAM Module	
IDT7M1004		8K x 9 Dual-Port Static RAM Module	
IDT7M1005		16K x 9 Dual-Port Static RAM Module	
IDT7M1012		2K x 36 Dual-Port Static RAM Module	
IDT7M1014		4K x 36 BiCMOS Dual-Port Static RAM Module	
IDT7M1024		4K x 36 Synchronous Dual-Port Static RAM Module	
IDT7M207		32K x 9 Parallel In-Out FIFO Module	
IDT7M208		64K x 9 Parallel In-Out FIFO Module	
IDT7M4003		32K x 32 Static RAM Module	
IDT7M4013		128K x 32 Static RAM Module	
IDT7M4048		512K x 8 Commercial BiCMOS/CMOS Static RAM Module	
IDT7M4048	٠	512K x 8 Military Static RAM Module	
IDT7M4068		256K x 8 Commercial BiCMOS/CMOS Static RAM Module	
IDT7M4068		256K x 8 Military Static RAM Module	
IDT7M4077		256K x 32 BiCMOS/CMOS Static RAM Module	
IDT7M7004		32K x 32 EEPROM Module	
IDT7M7005		32K x 16 Static RAM/EEPROM Module	
IDT7MB1006		64K x 16 Dual-Port Static RAM Module	
IDT7MB1008		32K x 16 Dual-Port Static RAM Module	
IDT7MB4040		256K x 9 Static RAM Module	
IDT7MB4048		512K x 8 Commercial BiCMOS/CMOS Static RAM Module	7.27

#### NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO.		PAGE
IDT7MB4065	256K x 20 BiCMOS/CMOS Static RAM Module	7.21
IDT7MB4066	256K x 16 BiCMOS/CMOS Static RAM Module	7.21
IDT7MB4067	256K x 32 Static RAM Module	. 7.16
IDT7MB4068	256K x 8 Commercial BiCMOS/CMOS Static RAM Module	7.30
IDT7MB4084	2M x 8 Static RAM Module	. 7.25
IDT7MB6036	128K x 16 Dual-Port RAM (Shared Memory Module)	7.7
IDT7MB6046	64K x 16 Dual-Port RAM (Shared Memory Module)	
IDT7MB6056	32K x 16 Dual-Port RAM (Shared Memory Module)	7.8
IDT7MB6089	128K Byte Secondary Cache Module for the Intel™ i486™	. 7.36
IDT7MB6091	128K Byte Secondary Cache Module for the Intel™ i486™	. 7.37
IDT7MB6139	Dual (16K x 60) Data/Instruction Cache Module for IDT79R3000 CPU	. 7.39
IDT7MP1021	128K x 8 Dual-Port Static RAM Module	7.11
IDT7MP1023	64K x 8 Dual-Port Static RAM Module	7.11
IDT7MP2009	32K x 18 CMOS Parallel In-Out FIFO Module	7.12
IDT7MP2010	16K x 18 CMOS Parallel In-Out FIFO Module	. 7.12
IDT7MP4027	64K x 16 BiCMOS/CMOS Static RAM Module	. 7.23
IDT7MP4031	16K x 32 BiCMOS/CMOS Static RAM Module	. 7.20
IDT7MP4034	256K x 8 Static RAM Module	. 7.32
IDT7MP4036	64K x 32 BiCMOS/CMOS Static RAM Module	. 7.19
IDT7MP4045	256K x 32 BiCMOS/CMOS Static RAM Module	. 7.17
IDT7MP4046	256K x 16 Static RAM Module	. 7.22
IDT7MP4047	512K x 16 Static RAM Module	. 7.22
IDT7MP4058	512K x 8 Static RAM Module	. 7.29
IDT7MP4059	2M x 8 Static RAM Module	
IDT7MP4104	1M x 32 BiCMOS/CMOS Static RAM Module	
IDT7MP6048	IDT79R4000 FLEXI-CACHE™ Development Tool	
IDT7MP6068	IDT79R4000 FLEXI-CACHE™ Development Tool	
IDT7MP6074	256K IDT79R4000 Secondary Cache Module Block Family	
IDT7MP6084	1MB IDT79R4000 Secondary Cache Module Block Family	. 7.34
IDT7MP6085	128K Byte Secondary Cache Module for the Intel™ i486™	. 7.35
IDT7MP6086	128K Byte Secondary Cache Module for the Intel™ i486™	7.38
IDT7MP6087	256K Byte Secondary Cache Module for the Intel™ i486™	
IDT7MP6094	4MB IDT79R4000 Secondary Cache Module Block Family	7.34
IDT7MP9244T/AT/CTZ	Fast CMOS 32-Bit Buffer/Line Driver Module	
IDT7MP9245T/AT/CTZ	Fast CMOS 32-Bit Bidirectional Transceiver Module	
Subsystem Custom Mode	ule Capabilities	7.1
Flovi-PakM Family	Modulos with Various Combinations of SRAMs, EPROMs and EEPROMs	7 /1

#### ORDERING INFORMATION

When ordering by TWX or Telex, the following format must be used: and the second of the second second


- Complete Bill To.
- В. Complete Ship To.
- Purchase Order Number. C.
- Certificate of Conformance. Y or N. D.
- Customer Source Inspection, Y or N.
- Government Source Inspection. Y or N F.
- Government Contract Number and Rating G.
- Requested Routing.
- IDT Part Number -

Each item ordered must use the complete part number exactly as listed in the price book. SCD Number — Specification Control Document (Internal Traveller).

- Customer Part Number/Drawing Number/Revision Level -
  - Specify whether part number is for reference only, mark only, or if extended processing to customer specification is required.
- Customer General Specification Numbers/Other Referenced Drawing Numbers/Revision Levels. L.
- Request Date With Exact Quantity. M.
- N. Unit Price.
- Special Instructions, Including Q.A. Clauses, Special Processing. 0:

Federal Supply Code Number/Cage Number - 61772 Dun & Bradstreet Number – 03-814-2600 Federal Tax I.D. - 94-2669985 TLX# - 887766 FAX# - 408-727-3468

#### PART NUMBER DESCRIPTION



#### PACKAGE DESCRIPTION TABLE

CDFGJLPY	CERAMIC SIDEBRAZE CERDIP FLATPACK PIN GRID ARRAY PLASTIC LEADLED CHIP CARRIER LEADLESS CHIP CARRIER PLASTIC DIP SOJ	PF SO TC TP QE XE XL	PLASTIC FLATPACK PLASTIC SMALL OUTLINE IC SIDEBRAZE THINDIP (300 MIL) PLASTIC THIN DUAL IN-LINE CERPACK (F11 CONFIG. ONLY) FINE-PITCH LCC	
----------	---	--	--	--

1.4

AC (ACTIVITY CODE)

F = Consult Factory

N = New Part

O = Obsolete Part D = Decrease in Price

I = Increase in Price

W = Non Returnable


\* = Leadership Product

% = 5% Program (for North American Distributors Only)

<sup>\*</sup>Consult Factory

<sup>\*\*</sup>For Logic, the \*54\* series (e.g. IDT54FCT138) — -55°C to +125°C the \*74\* series (e.g. IDT74FCT138) — 0°C to +70°C

#### MODULE ORDERING INFORMATION



Code	Substrate and Pin Type	Component Type
Р	FR-4 DIP (Dual In-Line Package)	Plastic
С	CERAMIC DIP (Dual In-Line Package)	Ceramic
N	CERAMIC DIP (Dual In-Line Package)	Plastic
К	FR-4 QIP (Quad In-Line Package)	Plastic
СК	CERAMIC QIP (Quad In-Line Package)	Ceramic
Н	FR-4 HIP (Hex In-Line Package)	Plastic
CH	CERAMIC QIP (Quad In-Line Package)	Ceramic
NH	CERAMIC QIP (Quad In-Line Package)	Plastic
G	CERAMIC PGA (Pin Grid Array)	Ceramic
S	FR-4 SIP (Single In-Line Package)	Plastic
CS	CERAMIC SIP (Single In-Line Package)	Ceramic
٧	FR-4 DSIP (Dual Single In-Line Package)	Plastic
CV	CERAMIC DSIP (Dual Single In-Line Package)	Ceramic
Z	FR-4 ZIP (Zip-zap In-Line Package)	Plastic
М	FR-4 SIMM (Single In-Line Memory Module)	Plastic

#### NOTES:

- 1. FR-4 is a multi-layered, glass filled epoxy laminate substrate.
- 2. Ceramic is a multi-layered, co-fired ceramic substrate.
- 3. Plastic refers to all surface mount devices available in various non-hermetically sealed packages (i.e. SOIC, SOJ, Flat Packs, etc.).
- 4. Ceramic refers to all surface mount devices available in various hermetically sealed packages (i.e. LCC, ceramic Flat Packs, etc.).

#### IDT PACKAGE MARKING DESCRIPTION


#### PART NUMBER DESCRIPTION

IDT's part number identifies the basic product, speed, power, package(s) available, operating temperature and processing grade. Each data sheet has a detailed description, using the part number, for ordering the proper product for the user's application. The part number is comprised of a series of alpha-numeric characters:

- An "IDT" corporate identifier for Integrated Device Technology, Inc.
- A basic device part number composed of alpha-numeric characters.
- A device power identifier, composed of one or two alpha characters, is used to identify the power options. In most cases, the following alpha characters are used: "S" or "SA" is used for the standard product's power. "L" or "LA" is used for lower power than the standard product.

- A device speed identifier, when applicable, is either alpha characters, such as "A" or "B", or numbers, such as 20 or 45. The speed units, depending on the product, are in nanoseconds or megahertz.
- A package identifier, composed of one or two characters. The data sheet should be consulted to determine the packages available and the package identifiers for that particular product.
- A temperature/process identifier. The product is available
  in either the commercial or military temperature range,
  processed to a commercial specification, or the product is
  available in the military temperature range with full
  compliance to MIL-STD-883. Many of IDT's products
  have burn-in included as part of the standard commercial
  process flow.
- Aspecial process identifier, composed of alpha characters, is used for products which require radiation enhancement (RE) or radiation tolerance (RT).

#### Example for Monolithic Devices:



<sup>\*</sup> Field Identifier Applicable To All Products

2507 drw 0

#### ASSEMBLY LOCATION DESIGNATOR

IDT uses various locations for assembly. These are identified by an alpha character in the last letter of the date code marked on the package. Presently, the assembly location alpha character is as follows:

A = Anam, Korea

I = USA

P = Penang, Malaysia

#### MIL-STD-883C COMPLIANT DESIGNATOR

IDT ships military products which are compliant to the latest revision of MIL-STD-883C. Such products are identified by a "C" designation on the package. The location of this designator is specified by internal documentation at IDT.

#### **EXAMPLE FOR SUBSYSTEM MODULES**

See Ordering Information (section 1.4), page 2.

#### **High-Speed CMOS FIFOs**

- · Broadest range of FIFOs in the industry
- · Highest performance FIFO products
- · Most innovative FIFO products
- MIL-STD-883 compliant

#### **CLOCKED FIFOs**

- Ultra-high performance Com'l. 67MHz and Mil. 50MHz
- · 8-, 9- and 18-bit wide buses for today's processors
- · Separate clock and enable signals for read and write
- · Read and write clocks can be asynchronous or coincident
- · Programmable depths for Almost-Empty and Almost-Full flags
- · Simple depth and width expansion
- Various densities 64 to 4K

#### **BIDIRECTIONAL FIFOs**

- Bus-matching BiFIFOs for 18-to-9 bit, 36-to-9 bit or 36-to-18 bit connections
- Parallel BiFIFOs for 9-to-9 bit or 18-to-18 bit connections
- · Bypass path for direct status/command interchange
- Programmable depths for Almost-Empty and Almost-Full flags
- · Built-in DMA handshake signals

#### **CLOCKED BIDIRECTIONAL FIFOs**

Ultra-high performance — 40MHz

- 18-bit wide buses
- · Read and write clocks can by asynchronous or coincident
- · Separate clock and enable for each bus
- · Programmable depths for Almost-Empty and Almost-Full flags

#### PARALLEL FIFOs

- · Extremely high performance 15ns
- · High density up to 16K x 9
- · Asynchronous or simultaneous reads and writes
- · Simple width and depth expansion
- Space-efficient packaging
- · Multiple flags -- Full, Empty and Half-Full

#### **FLAGGED FIFOs**

- · Output enable for direct bus connections
- Multiple flags Full, Empty, Almost-Empty and Almost-Full

#### PARALLEL/SERIAL FIFOs

- Dedicated P/S and S/P architectures in space-efficient packages
- Configurable architecture P/S, S/P, P/P, S/S for design flexibility
- FLEXISHIFT™ allows easy serial word width selection
- Multiple flags Full, Full-1, Almost-Full, Half-Full, Almost Empty, Empty+1, Empty

				Max.		Data
Part Number	Description	Max. S Mil.	peed (ns) Com'l.	Power (mW)	Avail.	Book Page
CLOCKED FIFO						
IDT72420	64 x 8	20	15	770	NOW	E 5.8
IDT72200	256 x 8	~ 20	15	770	NOW	E 5.8
IDT72210	512 x 8	20	15	770	NOW	E 5.8
IDT72220	1K x 8	25	20	770	NOW	E 5.8
IDT72230	2K x 8	25	20	770	NOW	E 5.8
IDT72240	4K x 8	25	20	770	NOW	E 5.8
IDT72421	64 x 9	20	15	770	NOW	E 5.9
IDT72201	256 x 9	20	15	770	NOW	E 5.9
IDT72211	512 x 9	20	15	770	NOW	E 5.9
IDT72221	1K X 9	25	20	770	NOW	E 5.9
IDT72231	2K x 9	25	20	770	NOW	E 5.9
IDT72241	4K x 9	25	20	770	NOW	E 5.9
IDT72215L	512 x 18	25	20	1375	NOW	E 5.10
IDT72225L	1K x 18	25	20	1375	NOW	E 5.10
IDT72215LB	512 x 18 (Depth Expandable)	25	20	1375	3Q'92	E 5.11
IDT72225LB	1K x 18 (Depth Expandable)	25	20	1375	3Q'92	E 5.11
IDT72235LB	2K x 18 (Depth Expandable)	25	20	1375	NOW	E 5.11
IDT72245LB	4K x 18 (Depth Expandable)	25	20	1375	NOW	E 5.11
BIDIRECTIONAL	_ FIFOs					
IDT7251	512 x 18 — 1K x 9 Bus Matching	40	35	1210	NOW	E 5.14
IDT72510	512 x 18 1K x 9 Bus Matching	40	35	1210	NOW	E 5.14
IDT72511	512 x 18 — 512 x 18	40	35	1210	NOW	E 5.15
IDT7252	1K x 18 — 2K x 9 Bus Matching	40	35	1210	NOW	E 5.14
— Clocked FIFO spe	eeds are cycle times. All others are access times.	= additional or ne	w information of	exists since the	publication of	Data Book Updat

HIGH-SPEED C	CMOS FIFO					
				Max.		Data
Part Number	Description	Max. Sp Mil.	eed (ns)	Power	Avail	Book
IDT72520	IK x 18 — 2K x 9 Bus Matching	40	Com'l. 35	(mW) 1210	Avail. NOW	Page E 5.14
IDT72521	1K x 18 — 1K x 18	40	35	1265	NOW	E 5.15
IDT7271	512 x 9 Single Memory Bank	TBD	25	825	NOW	E 5.17
IDT7272	1K x 9 Single Memory Bank	TBD	25	825	NOW	E 5.17
IDT7273	2K x 9 Single Memory Bank	TBD	_25	825	NOW	E 5.17
	RECTIONAL FIFOs†			4075	00100	F 5 4 6
IDT72605	256 x 18 — 2562 x 18	30	25	1375	3Q'92	E 5.16
IDT72615	512 x 18 — 512 x 18	30	25	1375	NOW	E 5.16
PARALLEL FIF						
IDT72401	64 x 4	35MHz	45MHz	192	NOW	E 5.12
IDT72402	64 x 5	35MHz	45MHz	192	NOW	E 5.12
IDT72403	64 x 4 with OE	35MHz	45MHz	192	NOW	E 5.12
IDT72404	64 x 5 with OE	35MHz	45MHz	192	NOW	E 5.12
IDT72413	64 x 5 with OE, Almost-Empty, Almost-Full flags	35MHz	45MHz	192	NOW	E 5.13
IDT7200	256 x 9	20	15	770	NOW	E 5.1
IDT7201	512 x 9	20	_15	770	NOW	E 5.1
IDT7202	1K x 9	20	15	770	NOW	E 5.1
IDT7203	2K x 9	30	20	880	NOW	E 5.2
IDT7204	4K x 9	30	20	880	NOW	E 5.2
IDT7205	8K x 9	30	20	770	NOW	E 5.2
IDT7206	16K x 9	30	20	880	NOW	E 5.2
FLAGGED FIFC	Os .					
IDT72021	IK x 9 with Half-Full, Almost-Empty, Almost-Full flags and OE	30	25	660	NOW	E 5.3
IDT72031	2K x 9 with Half-Full, Almost-Empty, Almost-Full flags and OE	40	35	660	NOW	E 5.3
DT72041	4K x 9 with Half-Full, Almost-Empty, Almost-Full flags and OE	40	35	660	NOW	E 5.3
PARALLEL/SER	IAL FIFOs					
IDT72103	2K x 9 configurable Parallel/Serial I/O, multiple flags, 50MHz serial rate and FLEXISHIFT	40	35	770	NOW	E 5.4
IDT72104	4K x 9 configurable Parallel/Serial I/O, multiple flags, 50 MHz serial rate and FLEXISHIFT	40	35	770	NOW	E 5.4
IDT72105	256 x 16 dedicated Parallel-to-Serial I/O, 50MHz serial shift rate, multiple flags	30	25	550	NOW	E 5.5
IDT72115	512 x 16 dedicated Parallel-to-Serial I/O, 50MHz serial shift rate, multiple flags	30	25	550	NOW	E 5.5
IDT72125	1K x 16 dedicated Parallel-to-Serial I/O, 50MHz serial shift rate, multiple flags	30	25	550	NOW	E 5.5
DT72131	2K x 9 dedicated Parallel-to-Serial I/O, 50MHz serial rate, multiple flags and FLEXISHIFT	40	35	770	NOW	E 5.6
DT72132	2K x 9 dedicated Serial-to-Parallel I/O, 50MHz serial rate, multiple flags and FLEXISHIFT	40	35	770	NOW	E 5.7
DT72141	4K x 9 dedicated Parallel-to-Serial I/O, 50MHz serial rate, multiple flags and FLEXISHIFT	40	35	770	NOW	E 5.6
IDT72142	4K x 9 dedicated Serial-to-Parallel I/O, 50MHz serial rate, multiple flags and FLEXISHIFT	40	35	770	NOW	E 5.7

# **High-Speed CMOS/BiCMOS Multi-Port RAMs**

- · Now offering 15ns dual-port SRAMs!
- First synchronous dual-port is available and allows for self-timed write cycles.
- All dual-ports have true dual-ported memory cells which allow simultaneous access from both ports.
- World's first FourPort™ SRAMs.
- · Complete family of x8, x9 and x16 dual-ports.
- · Dense dual-ports (128K).
- · MIL-STD-883 compliant

D. M. M.	P. colletter		eed (ns)	Typical Power		Data Book
Part Number DUAL-PORT		Mil.	Com'l.	(mW)	Avail.	Page
IDT7130	8K (1K x 8) MASTER: industry's most popular dual-port SRAM	30 .	25	325	NOW	E 6.1
IDT7140	8K (1K x 8) SLAVE: functions with IDT7130 to provide 16-bit words or wider; pin-compatible with IDT7130	. 30	25	325	NOW	E 6.1
IDT7030	8K (1K x 8) MASTER: high-speed dual-port in DIP package with center-pin ground	30	25	325	NOW	E 6.2
IDT7040	8K (1K x 8) SLAVE: high-speed dual-port in DIP package with center-pin ground	30	25	325	NOW	E 6.2
IDT7132	16K (2K x 8) MASTER: fastest available speeds in this industry standard product; now multiple sources	30	25	325	NOW	E 6.3
IDT7142	16K (2K x 8) SLAVE: functions with IDT7132 to provide 16-bit words or wider; pin-compatible with IDT7132	30	25	325	NOW	E 6.3
IDT7032	16K (2K x 8) MASTER: high-speed dual-port in DIP package with center-pin ground	30	25	325	NOW	E 6.4
IDT7042	16K (2K x 8) SLAVE: high-speed dual-port in DIP package with center-pin ground	30	25	325	NOW	E 6.4
IDT71321	16K (2K x 8) MASTER: high-speed dual-port with interrupt output	30	25	325	NOW	E 6.5
IDT71421	16K (2K x 8) SLAVE: functions with IDT71321 to provide 16-bit words or wider; pin-compatible with IDT71321	30	25	325	NOW	E 6.5
IDT7133	32K (2K x 16) MASTER: high-speed dual-port with busy	35	25	500	NOW	E 6.8
IDT7143	32K (2K x 16) SLAVE: functions with IDT7133 to provide 32-bit words or wider	35	25	500	NOW	E 6.8
IDT7134	32K (4K x 8) high-speed operation in systems where on-chip arbitration is not needed	35	25	500	NOW	E 6.9
IDT71342	32K (4K x 8) with semaphores	45	35	500	NOW	E 6.10
IDT7024	64K (4K x 16) with busy, interrupt semaphore and master/slave select	35	25	750	NOW	E 6.14
IDT7005	64K (8K x 8) with busy, interrupt, semaphore and master/slave select	45	35	750	NOW	E 6.13
IDT7025	128K (8K x 16) industry's largest mono- lithic dual-port RAM with busy, interrupt, semaphores and master/slave select	35	25	750	NOW	E 6.16
IDT7006	128K (16K x 8) with busy, interrupt, semaphore and master/slave select	45	35	750	NOW	E 6.15
IDT7012	18K (2K x 9) high-speed operation in systems where on-chip arbitration is not needed	30	25	400	NOW	E 6.6

= additional or new information exists since the publication of Data Book Update 1

High-Speed Cl	MOS/BICMOS	Multi-Port RAMs
---------------	------------	-----------------

				Typical		Data
Part Number	Description	Max. S <sub>i</sub> Mil.	peed (ns) Com'l.	Power (mW)	Avail.	Book Page
IDT70121	18K (2K x 9) MASTER: high-speed dual-port with busy and interrupt	30	25	400	NOW	E 6.7
IDT70125	18K (2K x 9) SLAVE: functions with IDT70121 to provide 18-bit words or wider with busy and interrupt	30	25	400	NOW	E 6.7
FourPort RAMs	•					
IDT7050	8K (1K x 8) FourPort SRAM offers increased system performance in multiprocessor systems that have a need to communicate in real time	30	25	750	NOW	E 6.17
IDT7052	16K (2K x 8) FourPort SRAM offers added benefits for high-speed systems in which multiple access is required in the same cycle	30	25	750	NOW	E 6.18
SYNCHRONOUS	S DUAL-PORT RAM					
IDT7099	36K (4K x 9) Synchronous dual-port with registered data input, address, and control lines. Speeds listed are cycle time	25	20	900	NOW	E 6.12
BICMOS DUAL	-PORT RAM					
IDT7014	36K (4K x 9) high-speed, dual-port processed using our BiCEMOS process	20	15	900	NOW	E 6.11

<sup>■ =</sup> additional or new information exists since the publication of Data Book Update 1

## **High-Speed CMOS and BiCMOS Module Products**

- High-density, high-performance module products for commercial and military applications
- Standard module products are used in a wide range of applications, such as personal computers, workstations, video systems, data communications, telecommunications, add-on VMEtype cards, test systems, DSP systems, electronic surveillance, guidance systems, and intelligent controller systems.
- Fully customized module solutions are available to achieve optimum system integration and performance. Custom modules take advantage of IDT's experienced design, test, and manufacturing teams all working with the highest-performance components available.
- Modules are built using state-of-the-art techniques in surfacemount technology. Typically, monolithic components are doublesided surface mounted onto multi-layered FR-4 epoxy laminate substrates or co-fired ceramic substrates
- A wide variety of module packages are available offering the optimum combination of pin count and board area. Some of these packages include industry standard DIPs, ZIPs, SIMMs and PGAs, in addition to other unique module packaging, such as SIPs, DSIPs, QIPs, HIPs, and advanced high-density connectors
- FourPort multichip module available, as well as custom multichip module capabilities

					Data
Part Number	Description	Max. S Mil.	Speed (ns) Com'l.	Avail.	Book Page
	LES AND MULTICHIP MODULES			71112111	30
	dules – SRAM, DRAM, non-volatile RAM			NOW	
	es - RISC, CISC, DSP, custom ASIC			NOW	
Please consult fact	ory or call your local sales representative for more details.				
SRAM MONOLIT	HICS				
IDT71M024	128K x 8 Static RAM	60	60	NOW	E 7.33
IDT71M025	128K x 8 Static RAM	60	60	NOW	E 7.33
SRAM MODULE	3				
IDT7MP4104	1M x 32 Static RAM Module		20	30'92	E 7.14
IDT7MP4045	256K x 32 Static RAM Module		20	NOW	E 7.17
IDT7M4077	256K x 32 Static RAM Module	25	20	NOW	E 7.15
IDT7MB4067	256K x 32 Static RAM Module		20	NOW	E 7.16
IIDT7M4013	128K x 32 Static RAM Module	25	20	NOW	E 7.18
IDT7MP4036	64K x 32 Static RAM Module		12	NOW	E 7.19
IDT7M4003	32K x 32 Static RAM Module	25	20	NOW	E 7.18
DT7MP4031	16K x 32 Static RAM Module	. –	10	NOW	E 7.20
IDT7MB4065	256K x 20 Static RAM Module	-	20	NOW	E 7.21
IDT7MP4047	512K x 16 Static RAM Module		70	NOW	E 7.22
IDT7MP4046	256K x 16 Static RAM Module		70	NOW	E 7.22
IDT7MB4066	256K x 16 Static RAM Module		20	NOW	E 7.21
IDT7MP4027	64K x 16 Static RAM Module	_	12	NOW	E 7.23
IDT7MB4040	256K x 9 Static RAM Module	_	12	NOW	E 7.24
IDT7MB4084	2M x 8 Static RAM Module		55	3Q'92	E 7.25
IDT7MP4059	2M x 8 Static RAM Module		55	3Q'92	E 7.26
IDT7M4048	512K x 8 Static RAM Module	30	25	NOW	E 7.27
IDT7MB4048	512K x 8 Static RAM Module		25	NOW	E 7.27
IDT7MP4058	512K x 8 Static RAM Module		70	NOW	E 7.29
IDT7M4068	256K x 8 Static RAM Module	30	25	NOW	E 7.30
IDT7MB4068	256K x 8 Static RAM Module		20	NOW	E 7.30
IDT7MP4034	256K x 8 Static RAM Module		12	NOW	E 7.32
486 MICROPROC	ESSOR SECONDARY CACHE MODULES				
IDT7MB6091	128KB Secondary Cache Module for the 486 CPU		33MHz	NOW	E 7.37
IDT7MB6089	128KB Secondary Cache Module for the 486 CPU		33MHz	NOW	E 7.36
	$\blacksquare$ = additional or new information exists since the publication	of Data Book	Update 1		

					Data
Part Number	Description	Max. S Mil.	peed (ns) Com'l.	Avail.	Book Page
DT7MP6085	128KB Secondary Cache Module for the 486 CPU		50MHz	NOW	E 7.35
DT7MP6086	128KB Secondary Cache Module for the 486 CPU	·	50MHz	NOW	E 7.38
DT7MP6087	256KB Secondary Cache Module for the 486 CPU		50MHz	NOW	E 7.35
R4000 MICROPA	OCESSOR SECONDARY CACHE MODULES				
DT7MP6048	Flexi-Cache™ Development Tool for the IDT79R4000 CPU (1MB version)		17	NOW	E 7.40
DT7MP6068	Flexi-Cache™ Development Tool for the IDT79R4000 CPU (4MB version)	. –	25	2H'92	E 7.40
DT7MP6074	256KB Secondary Cache Module Block for the IDT79R4000 CPU		15	2H'92	E 7.34
DT7MP6084	1MB Secondary Cache Module Block for the IDT79R4000 CPU	_	·17 ·	2H'92	E 7.34
DT7MP6094	4MB Secondary Cache Module Block for the IDT79R4000 CPU	_	25	2H'92	E 7.34
	DULES	<u> </u>			
IDT7M1014	4K x 36 Dual-Port Module	20	15	4Q'92	E 7.4
DT7M1024	4K x 36 Synchronous Dual-Port Module	25	20	4Q'92	E 7.5
DT7M1012	2K x 36 Dual-Port Module	35	30	NOW	E 7.6
DT7M1002	16K x 32 Dual-Port Module	40	35	NOW	E 7.3
DT7MB6036	128K x 16 Dual-Port (Shared Memory) Module		40	NOW	E 7.7
DT7MB1006	64K x 16 Dual-Port Module		35	NOW	E 7.8
DT7MB6046	64K x 16 Dual-Port (Shared Memory) Module		40	NOW	E 7.7
DT7MB1008	32K x 16 Dual-Port Module		35	·· NOW	E 7.8
DT7MB6056	32K x 16 Dual-Port (Shared Memory) Module		40	NOW	E 7.8
DT7M1005	16K x 9 Dual-Port Module	45	35	NOW	E 7.9
DT7M1004	8K x 9 Dual-Port Module	45	35	NOW	E 7.9
DT7M1001	128K x 8 Dual-Port Module	50	40	NOW	E 7.10
DT7MP1021	128K x 8 Dual-Port Module		40	1Q'93	E 7.1
DT7M1003	64K x 8 Dual-Port Module	50	40	NOW	E 7.10
DT7MP1023	64K x 8 Dual-Port Module		40	NOW	E 7.1
DT7M137	32K x 8 Dual-Port Module	55	40	NOW	B 8.3
FourPort MODU	ES				
DT70M74	4K x 16 FourPort Multichip Module	30	25	1H'93	E 7.2
FIFO MODULES					
DT7M208	64K x 9 FIFO Module	35	25	NOW	E 7.13
DT7M207	32K x 9 FIFO Module	35	25	NOW	E 7.13
DT7MP2009	32K x 18 FIFO Module	<u> </u>	25	NOW	E 7.12
DT7MP2010	16K x 18 FIFO Module		30	NOW	E 7.12
Flexi-Pak™ MOD	ULES				
DT7M7004	1M EEPROM Module	95	75	. NOW	E 7.42
DT7M7005	512K SRAM/512K EEPROM Module	<b>25</b> /95	<b>20</b> /75	NOW	E 7.43
LOGIC MODULE	S		34 TA 10 TA 10		
DT7MP9244	32-bit Buffer/Driver Module		С	NOW	E 7.4
DT7MP9245	32-bit Bidirectional Transceiver Module		С	NOW	E 7.4

<sup>■ =</sup> additional or new information exists since the publication of Data Book Update 1



Integrated Device Technology, Inc.

# FIFO CROSS REFERENCE GUIDE

AMD	IDT
Am7200	IDT7200S/L
Am7200-25PC	25TP
Am7200-251 O	35TP
Am7200-50PC	50TP
Am7200-65PC	65TP
Am7200-80PC	80TP
Am7200-25DC	25D
Am7200-25DC	35D
Am7200-55DC	50D
Am7200-65DC	65D
Am7200-80DC	80D
Am7200-25RC	25TP
Am7200-35RC	35TP
Am7200-50RC	50TP
Am7200-65RC	65TP
Am7200-80RC	80TP
Am7200-25JC	25J
Am7200-35JC	35J
Am7200-50JC	50J
Am7200-65JC	65J
Am7200-80JC	80J
Am7200-40/BXA	40DB
Am7200-50/BXA	50DB
Am7200-65/BXA	65DB
Am7200-80/BXA	80DB
Am7201	IDT7201SA/LA
Am7201-25PC	25P
Am7201-35PC	35P
Am7201-50PC	50P
Am7201-65PC	65P
Am7201-80PC	80P
Am7201-25RC	25TP
Am7201-35RC	35TP
Am7201-50RC	50TP
Am7201-65RC	65TP
Am7201-80RC	80TP
Am7201-25JC	25J
Am7201-35JC	35J
Am7201-50JC	50J
Am7201-65JC	65J
Am7201-80JC	80J
Am7201-25DC	25D
Am7201-35DC	35D
Am7201-50DC	50D
Am7201-65DC	65D
Am7201-80DC	80D
Am7201-40/BXA	40DB
Am7201-50/BXA	50DB
Am7201-65/BXA	65DB
Am7201-80/BXA	80DB
Am7202	IDT7202SA/LA
Am7202-25PC Am7202-35PC	25P
	35P
Am7202-50PC	50P
Am7202-65PC	65P
Am7202-80PC Am7202-25RC	80P
ſ	25TP
Am7202-35RC	35TP

AMD	IDT
Am7202	IDT7202SA/LA
Am7202-50RC	50TP
Am7202-65RC	65TP
Am7202-80RC	80TP
Am7202-25JC	25J
Am7202-35JC	35J
Am7202	IDT7202SA/LA
Am7202-50JC	50J
Am7202-65JC	65J
Am7202-80JC	80J
Am7202-25DC	25D
Am7202-35DC	35D
Am7202-50DC	50D
Am7202-65DC	65D
Am7202-85DC	80D
	40DB
Am7202-40/BXA	
Am7202-50/BXA	50DB
Am7202-65/BXA	65DB
Am7202-80/BXA	80DB
Am7203	IDT7203S/L
Am7203-25PC	25P
Am7203-35PC	35P
Am7203-50PC	50P
Am7203-65PC	65P
Am7203-80PC	80P
Am7203-25RC	25TP
Am7203-35RC	35TP
Am7203-50RC	50TP
Am7203-65RC	65TP
Am7203-80RC	80TP
Am7203-25JC	25J
Am7203-35JC	35J
Am7203-50JC	50J
Am7203-65JC	65J
Am7203-80JC	80J
Am7203-35DC	35D
Am7203-50DC	50D
Am7203-65DC	65D
Am7203-80DC	80D
Am7203-40/BXA	40DB
Am7203-50/BXA	50DB
Am7203-65/BXA	65DB
Am7203-80/BXA	80DB
Am7204	IDT7204S/L
Am7204-25PC	25P
Am7204-35PC	35P
Am7204-50PC	50P
Am7204-65PC	65P
Am7204-80PC	80P
Am7204-25JC	25J
Am7204-35JC	35J
Am7204-50JC	50J
Am7204-65JC	65J
Am7204-80JC	80J
Am7204-35DC	35D
Am7204-35DC Am7204-50DC	
	50D
Am7204-65DC	65D
Am7204-80DC	80D

AND	IPT
AMD	IDT
Am7204	IDT7204S/L
Am7204-40/BXA	40DB
Am7204-50/BXA	50DB
Am7204-65/BXA	65DB
Am7204-80/BXA	80DB
67C401	IDT72401L
67C401-35N	
i e	35P
67C401-25N	25P
67C401-15N	15P
67C401-10N	10P
67C401-35J	35D
67C401	IDT72401L
67C401-25J	25D
67C401-15J	15D
67C401-10J	10D
67401	
67401A-N	15P
67401-N	10P
67401A-J	15D
67401-J	10D
C67401	
C67401A-N	15P
l .	
C67401-N	10P
C67401A-J	15D
C67401-J	10D
57C401	
57C401-12J	15DB
57401	
57401A-J	10DB
57401-J	10DB
C57401	,,,,,
C57401A-J	10DB
l .	i i
C57401-J	10DB
67C402	IDT72402L
67C402-35N	35P
67C402-25N	25P
67C402-15N	15P
67C402-10N	10P
67C402-35J	35D
67C402-25J	25D
67C402-15J	15D
67C402-10J	10D
67402	130
67402A-N	15P
67402-N	10P
67402A-J	15D
67402-J	10D
C67402	
C67402A-N	15P
C67402-N	10P
C67402A-J	15D
C67402-J	10D
57C402	130
57C402 57C402-12J	15DB
	IODD
57402	4055
57402A-J	10DB
57402-J	10DB
C57402	

AMD	IDT
C57402	IDT72402L
57402A-J	10DB
57402-J	10DB
C57402	
C57402A-J	10DB
C57402-J	10DB
67C4013	IDT72403L
67C4013-35N	35P
67C4013-25N	25P
67C4013-15N	15P
67C4013-10N	10P
67C4013-35J	35D
67C4013-25J	25D
67C4013-15J	15D
67C4013-10J	10D
57C4013	'
57C4013-12J	15DB
67C4023	IDT72404L
67C4023-35N	35P
67C4023-25N	25P
67C4023-15N	15P
67C4023-10N	10P
67C4023-35J	35D
67C4023-25J	25D
67C4023-15J	15D
67C4023-10J	10D
57C4023	,
57C4023-12J	15DB
67C4033	IDT72413L
67C4033-15N	25P
67C4033-10N	25P
67C4033-15J	25D
67C4033-10J	25D
67C413	
67C413-40N	45P
67C413-40J	45D
67413	
67413-25N	25P
67413A-35N	35P
67413-25J	25D
67413A-35J	35D
57C4033	]
57C4033-12J	25DB

MOSEL	IDT
MS7200	IDT7200
MS7200-25NC	25TP
MS7200-35NC	35TP
MS7200-50NC	50TP
MS7200-80NC	80TP
MS7200-25JC	25J
MS7200-35JC	35J
MS7200-50JC	50J
MS7200-80JC	80J
MS7200L-25NC	25TP
MS7200L-35NC	25TP
MS7200L-50NC	25TP
MS7200L-80NC	25TP
MS7200L-25JC	25J
MS7200L-35JC	35J
MS7200L-50JC	50J
MS7200L-80JC	80J
MS7201	IDT7201
MS7201-50PC	50P
MS7201-65PC	65P
MS7201-80PC	80P
MS7201-120PC	120P
MS7201A	1201
MS7201A-25JC	25J
MS7201A-35JC	35J
MS7201A-50JC	50J
MS7201A-80JC	80J
MS7201A-25NC	25TP
MS7201A-35NC	35TP
MS7201A-55NC	50TP
MS7201A-30NC	80TP
MS7201A-86NC MS7201A-25PC	25P
MS7201A-25PC	35P
MS7201A-33FC MS7201A-50PC	50P
	80P
MS7201A-80PC	25J
MS7201AL-25JC	
MS7201AL-35JC	35J
MS7201AL-50JC	50J
MS7201AL-80JC	80J
MS7201AL-25NC	25TP
MS7201AL-35NC	35TP
MS7201AL-50NC	50TP
MS7201AL-80NC	80TP
MS7201AL-25PC	25P
MS7201AL-35PC	35P
MS7201AL-50NC	50P
MS7201AL-80PC	80P
MS7202A	IDT7202S/L
MS7202A-25JC	25J
MS7202A-35JC	35J
MS7202A-50JC	50J
MS7202A-80JC	80J
MS7202A-25NC	25TP
MS7202A-35NC	35TP
MS7202A-50NC	50TP
MS7202A-80NC	80TP
MS7202A-25PC	25P
MS7202A-35PC	35P

MOSEL         IDT           MS7202A         IDT72028           MS7202A-50PC         50P           MS7202A-80PC         80P           MS7202AL-25JC         25J           MS7202AL-35JC         35J           MS7202AL-50JC         50J	6/L
MS7202A-50PC 50P MS7202A-80PC 80P MS7202AL-25JC 25J MS7202AL-35JC 35J	л <u>.                                    </u>
MS7202A-80PC 80P MS7202AL-25JC 25J MS7202AL-35JC 35J	•
MS7202AL-25JC 25J MS7202AL-35JC 35J	
MS7202AL-35JC 35J	
MS7202AL-80JC 80J	
MS7202AL-25NC 25TP	
MS7202AL-25NO 25TP	
MS7202AL-50NC 50TP	
MS7202AL-80NC 80TP	
MS7202AL-25PC 25P	
MS7202AL-35PC 35P	
MS7202AL-50PC 50P	
MS7202AL-80PC 80P	
MS7203 IDT7203	3
MS7203-35JC 35J	
MS7203-50JC 50J	
MS7203-80JC 80J	
MS7203-35NC 35TP	
MS7203-50NC 50TP	
MS7203-80NC 80TP	
MS7203-35PC 35P	
MS7203-50PC 50P	
MS7203-80PC 80P	
MS7203L-35JC 35J	
MS7203L-50JC 50J	
MS7203L-80JC 80J	
MS7203L-35NC 35TP	
MS7203L-50NC 50TP	
MS7203L-80NC 80TP	
MS7203L-35PC 35P	
MS7203L-50PC 50P	
MS7203L-80PC 80P	

SGS	IDT
MK4501	IDT7201SA/LA
MK4501N-65	65P
MK4501N-80	80P
MK4501N-10	80P
MK4501N-12	120P
MK4501N-15	120P
MK4501N-20	120P
MK4501K-65	65J
MK4501K-80	80J
MK4501K-10	80J
MK4501K-12	120J
MK4501K-15	120J
MK4501K-20	120J
MK4503	IDT7203S/L
MK4503N-50	50P
MK4503N-65	65P
MK4503N-80	80P
MK4503N-10	80P
MK4503N-12	120P
MK4503N-15	120P
MK4503N-20	. 120P
MK4503K-50	· 50J
MK4503K-65	65J
MK4503K-80	80J
MK4503K-10	80J
MK4503K-12	120J
MK4503K-15	120J
MK4503K-20	120J

Dallas	IDT
DS2009	iDT7201SA/LA
DS2009-35	35P
DS2009-50	50P
DS2009-65	65P
DS2009-80	80P
DS2009R-35	35J
DS2009R-50	- 50J
DS2009R-65	65J
DS2009R-80	80J
DS2010	IDT7202SA/LA
DS2010-35	35P
DS2010-50	50P
DS2010-65	65P
DS2010-80	80P
DS2010R-35	35J
DS2010R-50	50J
DS2010R-65	65J
DS2010R-80	80J
DS2011	IDT7203S/L
DS2011-35	35P
DS2011-50	50P
DS2011-65	65P
DS2011-80	80P
DS2011R-35	- 35J
DS2011R-50	50J
DS2011R-65	65J
DS2011R-80	80J

QSI	IDT
QS8201	IDT7201SA/LA
QS8201-15	15TP
QS8201-20P	20TP
QS8201-25P	25TP
QS8201-35P	35TP
QS8201-50P	50TP
QS8201-80TP	80TP
QS8201-15JR	15J
QS8201-20JR	20J
QS8201-25JR	25J
QS8201-35JR	35J
QS8201-50JR	50J
QS8201-80JR	80J
QS8201-25P6	25P
QS8201-35P6	35P
QS8201-50P6	50P
QS8201-80P6	80P
QS8201-15S3	15SO
QS8201-20S3	20SO
QS8201-25S3	2580
QS8201-35S3	35SO
QS8201-50S3	50SO
QS8202	IDT7202SA/LA
QS8202-15	15TP
QS8202-20P	20TP
QS8202-25P	25TP
QS8202-35P	35TP
QS8202-50P	50TP
QS8202-80TP	80TP
QS8202-15JR	15J
QS8202-20JR	20J
QS8202-25JR	. 25J
QS8202-35JR	35J
QS8202-50JR	50J
QS8202-80JR	80J
QS8202-25P6	25P

TI	IDT
54/74ALS236	IDT72401L
SN74ALS236-30N	35P
SN54ALS236-25J	25DB
54/74ALS234	IDT72403L
SN74ALS234-30N	35P
SN54ALS234-25J	25DB
54/74ALS235	IDT72413L
SN74ALS235-25N	25P
SN74ALS235-25DW	25SO
SN54ALS235-20J	25DB
ONO MIZOZOO ZOO	

Comeuna	IDT		
Samsung KM75C01A	IDT7201SA/LA		
KM75C01AP-15	15P		
KM75C01AP-13	20P		
KM75C01AP-25	25P		
KM75C01AP-25	35P		
KM75C01AP-50	50P		
KM75C01AP-80	80P		
KM75C01AP-80	15J		
	20J		
KM75C01AJ-20			
KM75C01AJ-25 KM75C01AJ-35	25J - 35J		
KM75C01AJ-50			
	50J		
KM75C01AJ-80	80J 15TP		
KM75C01AN-15 KM75C01AN-20			
	20TP		
KM75C01AN-25	25TP		
KM75C01AN-35	35TP		
KM75C01AN-50 KM75C01AN-80	50TP		
KM75C02A	80TP IDT7202SA/LA		
KM75C02AP-15	15P		
KM75C02AP-20	20P		
KM75C02AP-25	25P		
KM75C02AP-35	35P		
KM75C02AP-50	50P		
KM75C02AP-80	80P		
KM75C02AJ-15	15J		
KM75C02AJ-20	20J		
KM75C02AJ-25	25J		
KM75C02AJ-35	35J		
KM75C02AJ-50	50J		
KM75C02AJ-80	80J		
KM75C02AN-15	15TP		
KM75C02AN-20	20TP		
KM75C02AN-25	25TP		
KM75C02AN-35	35TP		
KM75C02AN-50	50TP		
KM75C02AN-80	80TP		
KM75C03A	IDT7203SA/LA		
KM75C03AP-25	25P		
KM75C03AP-35	35P		
KM75C03AP-50	50P		
KM75C03AP-80	80P		
KM75C03AJ-25	25J		
KM75C03AJ-35	35J		
KM75C03AJ-50	50J		
KM75C03AJ-80	80J		
KM75C03AN-25	25TP		
KM75C03AN-35	35TP		
KM75C03AN-50	50TP		
KM75C03AN-80	80TP		

SHARP	IDT	
LH5495	IDT7200L	
LH5495D-15	15TP	
LH5495D-15	25TP	
LH5495D-35	35TP	
LH5495U-15	15J	
LH5495U-15	25J	
LH5495U-35	35J	
LH5496	IDT7201L	
LH5496-20	20P	
LH5496-25	25P	
LH5496-35	35P	
LH5496-50	50P	
LH5496D-15	15TP	
LH5496D-20	20TP	
LH5496D-25	25TP	
LH5496D-35	35TP	
LH5496D-50	50TP	
LH5496U-15	15J	
LH5496U-20	20J	
LH5496U-25	25J	
LH5496U-35	35J	
LH5497	IDT7202L	
LH5497-20	20P	
LH5497-25	25P	
LH5497-35	35P	
LH5497-50	50P	
LH5497D-20	20TP	
LH5497D-25	25TP	
LH5497D-35	35TP	
LH5497D-50	50TP	
LH5497U-20	20J	
LH5497U-25	25J	
LH5497U-35	35J	
LH5498	IDT7203	
LH5498-20	20P	
LH5498-25	25P	
LH5498-35	35P	
LH5498-50	50P	
LH5498D-20	20TP	
LH5498D-25	25TP	
LH5498D-35	35TP	
LH5498D-50	50TP	
LH5498U-20	20J	
LH5498U-25	25J	
LH5498U-35	35J	
LH5499	IDT7204	
LH5499-20	20P	
LH5499-25	25P	
LH5499-35	35P	
LH5499-50	50P	
LH5499U-20	20J	
LH5499U-25	25J	
LH5499-U35	35J	
2, 10, 100, 000		

Cyproce	IDT		
Cypress CY7C420	IDT7201SA/LA		
CY7C420-30PC	25P		
CY7C420-30FC	35P		
CY7C420-40FC	1		
	65P		
CY7C420-30DC	25D 35D		
CY7C420-40DC			
CY7C420-65DC	65D		
CY7C420-30DMB	30DB		
CY7C420-40DMB	40DB		
CY7C420-65DMB	65DB		
CY7C421			
CY7C421-30PC	25TP		
CY7C421-40PC	35TP		
CY7C421-65PC	65TP		
CY7C421-30JC	25J		
CY7C421-40JC	35J		
CY7C421-65JC	65J		
CY7C421-30VC	25Y		
CY7C421-40VC	35Y		
CY7C421-65VC	65Y		
CY7C421-30DC	25TC		
CY7C421-40DC	35TC		
CY7C421-65DC	65TC		
CY7C421-30DMB	30TCB		
CY7C421-40DMB	40TCB		
CY7C421-65DMB	65TCB		
CY7C421-30LMB	30LB		
CY7C421-40LMB	40LB		
CY7C421-65LMB	65LB		
CY7C421-65LMB CY7C424	65LB IDT7202SA/LA		
CY7C424	IDT7202SA/LA		
CY7C424 CY7C424-30PC	IDT7202SA/LA 25P		
CY7C424 CY7C424-30PC CY7C424-40PC	IDT7202SA/LA 25P 35P		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-65PC	IDT7202SA/LA 25P 35P 65P		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-65PC CY7C424-30DC	1DT7202SA/LA 25P 35P 65P 25D		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-65PC CY7C424-30DC CY7C424-40DC	25P 35P 65P 25D 35D		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-65PC CY7C424-30DC CY7C424-40DC CY7C424-65DC	1DT7202SA/LA 25P 35P 65P 25D 35D 65D		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-65PC CY7C424-30DC CY7C424-40DC CY7C424-65DC CY7C424-30DMB	1DT7202SA/LA 25P 35P 65P 25D 35D 65D 30DB		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-65PC CY7C424-30DC CY7C424-40DC CY7C424-30DMB CY7C424-40DMB	1DT7202SA/LA 25P 35P 65P 25D 35D 65D 30DB 40DB		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-65PC CY7C424-30DC CY7C424-40DC CY7C424-65DC CY7C424-30DMB CY7C424-40DMB CY7C424-65DMB	1DT7202SA/LA 25P 35P 65P 25D 35D 65D 30DB 40DB		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-65PC CY7C424-30DC CY7C424-40DC CY7C424-30DMB CY7C424-40DMB CY7C424-65DMB CY7C424-65DMB	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-40PC CY7C424-30DC CY7C424-40DC CY7C424-65DC CY7C424-30DMB CY7C424-40DMB CY7C424-65DMB CY7C424-65DMB CY7C425-30PC	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-30DC CY7C424-30DC CY7C424-40DC CY7C424-40DMB CY7C424-40DMB CY7C424-40DMB CY7C425-30PC CY7C425-30PC	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-65PC CY7C424-40DC CY7C424-40DC CY7C424-30DMB CY7C424-40DMB CY7C424-65DMB CY7C424-65DMB CY7C425-65PC CY7C425-30PC CY7C425-30JC	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB 25TP 35TP 65TP		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-65PC CY7C424-30DC CY7C424-40DC CY7C424-65DC CY7C424-30DMB CY7C424-40DMB CY7C424-65DMB CY7C425-30PC CY7C425-40PC CY7C425-65PC	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB 25TP 35TP 65TP 25J		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-65PC CY7C424-30DC CY7C424-40DC CY7C424-30DMB CY7C424-40DMB CY7C424-65DMB CY7C424-65DMB CY7C425-30PC CY7C425-30PC CY7C425-30PC CY7C425-30PC CY7C425-30PC CY7C425-30PC CY7C425-30PC	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB 25TP 35TP 65TP 25J 35J		
CY7C424 CY7C424-30PC CY7C424-30PC CY7C424-40PC CY7C424-30DC CY7C424-40DC CY7C424-65DC CY7C424-40DMB CY7C424-40DMB CY7C424-65DMB CY7C425-30PC CY7C425-30PC CY7C425-30PC CY7C425-30JC CY7C425-40JC CY7C425-40JC CY7C425-65JC	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB 25TP 35TP 65TP 25J 35J 65J		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-30DC CY7C424-30DC CY7C424-30DC CY7C424-40DC CY7C424-40DMB CY7C424-65DMB CY7C425-30DC CY7C425-30PC CY7C425-30PC CY7C425-30JC CY7C425-30JC CY7C425-65PC CY7C425-65PC CY7C425-65C CY7C425-30VC CY7C425-30VC CY7C425-30VC CY7C425-30VC CY7C425-30VC	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB 25TP 35TP 65TP 25J 35J 65J 25Y		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-40PC CY7C424-30DC CY7C424-40DC CY7C424-65DC CY7C424-30DMB CY7C424-40DMB CY7C425-30PC CY7C425-30PC CY7C425-30PC CY7C425-40PC CY7C425-40PC CY7C425-65PC CY7C425-65PC CY7C425-30JC CY7C425-30JC CY7C425-30JC CY7C425-30JC CY7C425-30JC CY7C425-30JC CY7C425-30JC CY7C425-30JC CY7C425-30JC CY7C425-40JC CY7C425-65JC CY7C425-40VC CY7C425-65VC	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB  25TP 35TP 65TP 25J 35J 65J 25Y 35Y 65Y		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-40PC CY7C424-30DC CY7C424-40DC CY7C424-65DC CY7C424-30DMB CY7C424-40DMB CY7C425-30PC CY7C425-30PC CY7C425-30PC CY7C425-30JC CY7C425-30JC CY7C425-30JC CY7C425-30JC CY7C425-30VC CY7C425-30VC CY7C425-30VC CY7C425-65VC CY7C425-65VC CY7C425-65VC CY7C425-30DC	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB  25TP 35TP 65TP 25J 35J 65J 25Y 35Y 65Y 25TC		
CY7C424 CY7C424-30PC CY7C424-30PC CY7C424-40PC CY7C424-30DC CY7C424-30DC CY7C424-65DC CY7C424-40DMB CY7C424-40DMB CY7C425-30PC CY7C425-30PC CY7C425-30PC CY7C425-30PC CY7C425-30VC CY7C425-30VC CY7C425-40VC CY7C425-30DC	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB 25TP 35TP 65TP 25J 35J 65J 25Y 65Y 25TC 35TC		
CY7C424 CY7C424-30PC CY7C424-30PC CY7C424-40PC CY7C424-30DC CY7C424-30DC CY7C424-65DC CY7C424-65DC CY7C424-40DMB CY7C424-40DMB CY7C425-30PC CY7C425-30PC CY7C425-65PC CY7C425-65DC CY7C425-65DC CY7C425-65DC CY7C425-65DC CY7C425-30VC CY7C425-30VC CY7C425-30VC CY7C425-30DC CY7C425-65DC	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB 25TP 35TP 65TP 25J 35J 65J 25Y 65Y 25TC 35TC 65TC		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-40PC CY7C424-30DC CY7C424-30DC CY7C424-65DC CY7C424-40DMB CY7C424-40DMB CY7C424-65DMB CY7C425-30PC CY7C425-30PC CY7C425-30JC CY7C425-40PC CY7C425-65JC CY7C425-65JC CY7C425-65UC CY7C425-65UC CY7C425-65UC CY7C425-65UC CY7C425-30DC CY7C425-30DC CY7C425-30DC CY7C425-65UC CY7C425-30DC CY7C425-65DC CY7C425-65DC CY7C425-65DC CY7C425-65DC CY7C425-65DC	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB 25TP 35TP 65TP 25J 35J 65J 25Y 35Y 65Y 25TC 35TC 65TC 30TCB		
CY7C424 CY7C424-30PC CY7C424-40PC CY7C424-30PC CY7C424-30DC CY7C424-30DC CY7C424-30DMB CY7C424-65DC CY7C424-40DMB CY7C424-65DMB CY7C425-30PC CY7C425-30PC CY7C425-30JC CY7C425-30DC CY7C425-30DC CY7C425-30DC CY7C425-30DC CY7C425-30DMB CY7C425-30DMB	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB  25TP 35TP 65TP 25J 35J 65J 25Y 35Y 65Y 25TC 35TC 65TC 30TCB 40TCB		
CY7C424 CY7C424-30PC CY7C424-30PC CY7C424-40PC CY7C424-30DC CY7C424-30DC CY7C424-30DMB CY7C424-45DMB CY7C424-65DMB CY7C425-30PC CY7C425-30PMB CY7C425-30DMB CY7C425-40DMB CY7C425-65DMB	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB  25TP 35TP 65TP 25J 35J 65J 25Y 35Y 65Y 25TC 35TC 35TC 30TCB 40TCB 65TCB		
CY7C424 CY7C424-30PC CY7C424-30PC CY7C424-40PC CY7C424-30DC CY7C424-30DMB CY7C424-40DMB CY7C424-40DMB CY7C425-40PC CY7C425-30PC CY7C425-30PC CY7C425-30PC CY7C425-30VC CY7C425-30VC CY7C425-30VC CY7C425-30VC CY7C425-30DC CY7C425-30DC CY7C425-30DC CY7C425-30DC CY7C425-30DC CY7C425-30DC CY7C425-30DC CY7C425-30DMB CY7C425-30DMB CY7C425-65DMB CY7C425-65DMB CY7C425-65DMB	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB 25TP 35TP 65TP 25J 35J 65J 25Y 35Y 65Y 25TC 35TC 65TC 30TCB 40TCB 65TCB 30LB		
CY7C424 CY7C424-30PC CY7C424-30PC CY7C424-40PC CY7C424-30DC CY7C424-30DC CY7C424-30DMB CY7C424-45DMB CY7C424-65DMB CY7C425-30PC CY7C425-30PMB CY7C425-30DMB CY7C425-40DMB CY7C425-65DMB	25P 35P 65P 25D 35D 65D 30DB 40DB 65DB  25TP 35TP 65TP 25J 35J 65J 25Y 35Y 65Y 25TC 35TC 35TC 30TCB 40TCB 65TCB		

Cypress	IDT			
CY7C428	IDT7203S/L			
CY7C428-20PC	20P			
CY7C428-25PC CY7C428-30PC	25P 25P			
CY7C428-30PC CY7C428-40PC				
CY7C428-40PC	35P 65P			
CY7C428-85PC CY7C428-20DC				
CY7C428-25DC	20D 25D			
CY7C428-25DC CY7C428-30DC				
CY7C428-40DC	25D			
CY7C428-45DC	35D 65D			
CY7C428-25DMB	20DB			
CY7C428-30DMB	30DB			
CY7C428-40DMB	40DB			
CY7C428-65DMB	65DB			
CY7C429	6306			
CY7C429 CY7C429-20PC	20TP			
CY7C429-25PC	25TP			
CY7C429-25FC CY7C429-30PC	25TP			
CY7C429-30PC CY7C429-40PC	35TP			
CY7C429-40PC CY7C429-65PC	65TP			
CY7C429-85FC CY7C429-20JC	20J			
CY7C429-20JC CY7C429-25JC	20J 25J			
CY7C429-25JC CY7C429-30JC	25J 25J			
CY7C429-30JC	25J 35J			
CY7C429-40JC CY7C429-65JC	65J			
CY7C429-655C	20TC			
CY7C429-25DC				
CY7C429-25DC CY7C429-30DC	25TC 25TC			
CY7C429-30DC	251C 35TC			
CY7C429-40DC	65TC			
CY7C429-20VC	20Y			
CY7C429-25VC	25Y			
CY7C429-30VC	30Y			
CY7C429-40VC	40Y			
CY7C429-65VC	65Y			
CY7C429-25DMB	20TCB			
CY7C429-30DMB	30TCB			
CY7C429-40DMB	40TCB			
CY7C429-65DMB	65TCB			
CY7C432/433	IDT7204S			
CY7C432-25PC	25P			
CY7C432-30PC	25P			
CY7C432-40PC	35P			
CY7C432-65PC	65P			
CY7C432-25DC	25D			
CY7C432-30DC	25D			
CY7C432-40DC	35D			
CY7C432-65DC	65D			
CY7C432-25DMB	25DB			
CY7C432-30DMB	30DB			
CY7C432-40DMB	40DB			
CY7C432-65DMB	65DB			
CY7C433				
CY7C433-25PC	25TP			
CY7C433-30PC	25TP			
CY7C433-40PC	35TP			
CY7C433-65PC	65TP			

Cypress	IDT		
CY7C433	IDT7204S		
CY7C433-25VC	25Y		
CY7C433-30VC	35Y		
CY7C433-40VC	40Y		
CY7C432/433	IDT7204S		
CY7C433-65VC	65Y		
CY7C433-25JC	25J		
CY7C433-30JC	25J		
CY7C433-40JC	35J		
CY7C433-65JC	65J		
CY7C433-30DMB	30TCB		
CY7C433-40DMB	40TCB		
CY7C433-65DMB	65TCB		
CY7C433-30LMB	30LB		
CY7C433-40LMB	40LB		
CY7C433-65LMB	65LB		
CY3341	IDT72401L		
CY3341-2PC	10P		
CY3341PC	10P		
CY3341-2DC	10D		
CY3341DC	10D		
CY3341-2DMB	10DB		
CY3341DMB	10DB		
CY7C401	·		
CY7C401-25PC	25P		
CY7C401-15PC	15P		
CY7C401-10PC	10P		
CY7C401-5PC	10P		
CY7C401-25DC	25D		
CY7C401-15DC	15D		
CY7C401-10DC	10D		
CY7C401-5DC	10D		
CY7C401-25DMB	25DB		
CY7C401-15DMB	15DB		
CY7C401-10DMB	10DB		
CY7C401-10DMB	IDT72402L		
CY7C402-25PC	25P		
CY7C402-25PC CY7C402-15PC			
	15P		
CY7C402-10PC	10P		
CY7C402-5PC	10P		
CY7C402-25DC	25D		
CY7C402-15DC	15D		
CY7C402-10DC	10D		
CY7C402-5DC	10D		
CY7C402-25DMB	25DB		
CY7C402-15DMB	15DB		
CY7C402-10DMB	10DB		
CY7C403	IDT72403L		
CY7C403-25PC	25P		
CY7C403-15PC	15P		
CY7C403-10PC	10P		
CY7C403-25DC	25D		
CY7C403-15DC	15D		
CY7C403-10DC	10D		
CY7C403-25DMB	25DB		
CY7C403-25DMB			
CY7C403-19DMB	15DB		
0170403-10DIVID	10DB		

	:
Cypress	IDT
CY7C404	IDT72404L
CY7C404-25PC	25P
CY7C404-15PC	15P
CY7C404-10PC	10P
CY7C404-25DC	25D
CY7C404-15DC	15D
CY7C404-10DC	10D
CY7C404-25DMB	25DB
CY7C404-15DMB	15DB
CY7C404-10DMB	10DB

5



# SMP CROSS REFERENCE GUIDE

CYPRESS	IDT		
CY7C130-35PC	IDT7130SA35P		
45PC	45P		
55PC	55P		
35DC	35C		
45DC	45C		
55DC	55C		
35LC	35L48		
45LC	45L48		
55LC	55L48		
45DMB	45CB		
55DMB	55CB		
45LMB	45L48B		
55LMB	55L48B		
CY7C131-25JC	IDT7130SA25J		
35JC	35J		
45JC	45J		
55JC	55J		
35LC	35L52		
45LC	45L52		
55LC	55L52		
45LMB	45L52B		
55LMB	55L52B		
CY7C132-35PC	IDT7132SA35P		
45PC	45P		
55PC	55P		
35DC	35C		
45DC	45C		
55DC	55C		
35LC	35L48		
45LC	45L48		
55LC	55L48		
45DMB	45CB		
55DMB	55CB		
45LMB	45L48B		
55LMB	55L48B		
CY7C136-25JC	IDT71321SA25J		
35JC	35J		
45JC	45J		
55JC	55J		
35LC	35L52		
45LC	45L52		
55LC	55L52		
45LMB	45L52B		
55LMB	55L52B		

CYPRESS	IDT		
CY7C140-35PC	IDT7140SA35P		
45PC	45P		
55PC	55P		
35DC	35C		
45DC	45C		
55DC	55C		
35LC	35L48		
45LC	45L48		
55LC	55L48		
45DMB	45CB		
55DMB	55CB		
45LMB	45L48B		
55LMB	55L48B		
CY7C141-25JC	IDT7140SA25J		
35JC	35J		
45JC	45J		
55JC	55J		
35LC	35L52		
45LC	45L52		
55LC	55L52		
45LMB	45L52B		
55LMB	45L52B 55L52B		
CY7C142-35PC	IDT7142SA35P		
45PC	45P		
55PC	55P		
35DC	35C		
45DC	45C		
55DC	55C		
35LC	35L48		
· ·			
45LC	45L48		
55LC	55L48		
45DMB	45CB		
55DMB	55CB		
45LMB	45L48B		
55LMB	55L48B		
CY7C146-25JC	IDT71421SA25J 35J		
35JC			
45JC	45J		
55JC	55J		
35LC	35L52		
45LC	45L52		
55LC	55L52		
45LMB	45L52B		
55LMB	55L52B		

AMD	IDT
AM2130-55PC	IDT7130SA55P
70PC	70P
10PC	100P
55DC	55C
70DC	70C
10DC	100C
70/BXC	70CB
10/BXC	100CB
12/BXC	120CB



# SSD CROSS REFERENCE GUIDE

IDT P/N	1	CYPRESS/MULTICHIP
1	·	ORG/PACKAGE
	PART	1. MED (0.50K) (1. MED 50
		1 MEG (256K X 4) JEDEC
	- 1000 1005D	28 PIN DIP
		1 MEG (128K X 8) JEDEC
		32 PIN DIP
	8MB824S45P	<u> </u>
		·
		<u></u>
8M824S45CB		
8M824S55CB		
8M824S70CB		1 MEG (128K X 8) JEDEC
		32 PIN DIP
		[Low power version]
8MP824S30S		1 MEG (128K X 8)
8MP824S35S		30 PIN SIP
8MP824S40S		
8MP824S50S		
	7MP4034S25Z	2 MEG (256K X 8) JEDEC
	7MP4034S35Z	60 PIN ZIP
	7MP4034S45Z	
7MP4008S35S		4 MEG (512K X 8)
7MP4008S45S		36 PIN SIP
7MP4008S55S		
7MP4008S70S		
7MP4058L70S	7MP4008S70S	4 MEG (512K X 8)
7MP4058L85S	7MP4008L85S	36 PIN SIP
7MP4058L100S	7MP4008L100S	
7MB4048S25P		4 MEG (512K X 8) JEDEC
7MB4048S30P		32 PIN DIP
7MB4048S35P		
7MB4048S45P		
7MB4048S55P		
7M4048L70N		
7M4048L85N		4 MEG (512K X 8) JEDEC
7M4048L100N		32 PIN DIP
7M4048L120N		
7M4048L120N		
7M4048S35C		4 MEG (512K X 8) JEDEC
7M4048L35C		32 PIN DIP
7M4048S35CB		
7M4048L35CB		<del></del>
7M4048S45C		
7M4048L45C		
7M4048S45CB		
	<del></del>	
7M4048L55CB		
	DIRECT EQUIVALENT 7M4042S35CB 7M4042S35CB 7M4042S45CB 8M824S30C 8M824S30C 8M824S35C 8M824S35C 8M824S35N 8M824S35N 8M824S45C 8M824S45C 8M824S45C 8M824S50C 8M824S50N 8M824S50C 8M824S50N 8M824S50C 8M824S55CB 8M824S100CB 8M824S30S 8MP824S30S 8MP824S30S 8MP824S30S 8MP824S30S 7MP408S35S 7MP4008S35S 7MP4008S55S 7MP4008S55S 7MP4008S70S 7MP408S10S 7MP408S10S 7MP408S10S 7MP408S35C 7MP408S35C 7MP408S35C 7M94048S35C 7M94048S35C 7M4048L120N 7M4048L35C 7M4048S35C 7M4048S35C 7M4048S35C 7M4048S35C 7M4048S35C 7M4048S35C 7M4048S35C 7M4048S35CB 7M4048S35C 7M4048S35CB 7M4048S35CB 7M4048S35CB 7M4048S35CB 7M4048S35CB 7M4048S35CB 7M4048S35CB 7M4048S35CB 7M4048S35CB	DIRECT

		· · · · · · · · · · · · · · · · · · ·	T
CYM1466HD-70C	7M4048S70C		4 MEG (512K X 8) JEDEC
CYM1466LHD-70C	7M4048L70C		32 PIN DIP
CYM1466HD-70MB	7M4048S70CB		
CYM1466LHD-70MB	7M4048L70CB		The state of the s
CYM1466HD-85C	7M4048S85C		A CONTRACT OF THE PROPERTY OF
CYM1466LHD-85C	7M4048L85C		
CYM1466HD-85MB	7M4048S85CB		
CYM1466LHD-85MB	7M4048L85CB		
CYM1466HD-100C	7M4048S100C		
CYM1466LHD-100C	7M4048L100C		
CYM1466HD-100MB	7M4048S100CB		
CYM1466LHD-100MB	7M4048L100CB		
CYM1466HD-120C	7M4048S120C		
CYM1466LHD-120C	7M4048L120C		
CYM1466HD-120MB	7M4048S120CB		
CYM1466LHD-120MB	7M4048L120CB		
CYM1540PS-30C	771110 10212000	7MB4040S25P	2 MEG (256K X 9)
CYM1540PS-35C		7MB4040S35P	44 PIN SIP
CYM1540PS-45C		7MB4040S45P	
CYM1541PD-25C	7MB4040S25P	7 MD4040343F	2 MEG (256K X 9)
CYM1541PD-25C	7MB4040S25P 7MB4040S35P	<del></del>	44 PIN DIP
			44 PIN DIP
CYM1541PD-45C	7MB4040S45P	714040050000	OFCK (4 CK V 4 C)
CYM1610HD-20C		7MC4005S20CV	256K (16K X 16)
CYM1610HD-25C		7MC4005S25CV	40 PIN DIP
CYM1610HD-35C		7MC4005S35CV	
CYM1610HD-45C	8M656S40C		
CYM1610HD-50C	8M656S50C		
CYM1610HD-25MB		7MC4005S25CVB	
CYM1610HD-35MB	·	7MC4005S35CVB	
CYM1610HD-45MB	8M656S40CB		
CYM1610HD-50MB	8M656S50CB		
CYM1611HV-20C	7MC4005S20CV	·	256K (16K X 16)
CYM1611HV-25C	7MC4005S25CV		36 PIN DSIP
CYM1611HV-30C	7MC4005S30CV		
CYM1611HV-35C	7MC4005S35CV		
CYM1611HV-45C	7MC4005S45CV		
CYM1611PV-20C	7MC4005S20CV		
CYM1611PV-25C	7MC4005S25CV		
CYM1611PV-30C	7MC4005S30CV		
CYM1611PV-35C	7MC4005S35CV	1.0	
CYM1611PV-45C	7MC4005S45CV		
CYM1620HD-30C	8M624S30C		1 MEG (64K X 16) JEDEC
CYM1620HD-35C	8M624S35C	<del></del>	40 PIN DIP
CYM1620HD-45C	8M624S45C		
CYM1620HD-50C	8M624S50C		
CYM1620HD-45MB	8M624S45CB	<del></del>	
CYM1620HD-45MB	8M624S50CB		
		<del></del>	1 MEG (GAV V 16)
CYM1621HD-25C	7M624S25C		1 MEG (64K X 16),
CYM1621HD-30C	7M624S30C		(128K X 8), (256K X 4)
CYM1621HD-35C	7M624S35C		40 PIN DIP
CYM1621HD-45C	7M624S45C		
CYM1621HD-25MB	7M624S25CB		
CYM1621HD-30MB	7M624S30CB		However,
CYM1621HD-35MB	7M624S35CB		
CYM1621HD-45MB	7M624S45CB		
CYM1622HV-20C	7MP4027S20V		1 MEG (64K X 16)
CYM1622HV-25C	7MP4027S25V		40 PIN DSIP
CYM1622HV-35C	7MP4027S35V		
CYM1622HV-45C	7MP4027S45V		

1.11 1

CYM1623HD-70MB	8M624S70CB	1 MEG (64K X 16) JEDEC
CYM1623HD-85MB	8M624S85CB	40 PIN DIP
CYM1623HD-100MB	8M624S100CB	[low power version]
CYM1624PV-20C	7MP4028S20V	1 MEG (64K X 16)
CYM1624PV-25C	7MP4028S25V	40 PIN DSIP
CYM1624PV-35C	7MP4028S35V	40 1 114 8011
CYM1624PV-45C	7MP4028S45V	
CYM1626PS-30C	8MP624S30S	1 MEG (64K X 16)
CYM1626PS-35C	8MP624S35S	40 PIN SIP
CYM1626PS-45C	8MP624S45S	401 111 011
CYM1641HD-25C	7M4016S25C	4 MEG (256K X 16)
CYM1641HD-35C	7M4016S35C	48 PIN DIP
CYM1641HD-45C	7M4016S45C	401 114 Dil
CYM1641HD-55C	7M4016S55C	
CYM1641HD-35MB	7M4016S35CB	
CYM1641HD-45MB	7M4016S35CB	
CYM1641HD-55MB	7M4016S55CB	
CYM1821PZ-12C	7MP4031B12Z	510K (16K V 20) IEDEC
CYM1821PZ-12C	7MP4031B12Z 7MP4031S15Z	512K (16K X 32) JEDEC 64 FR-4 ZIP
CYM1821PZ-15C	7MP4031S13Z 7MP4031S20Z	
CYM1821PZ-25C	7MP4031S25Z	
	7MP4031S25Z 7MP4031S35Z	
CYM1821PZ-35C	7MP4031S35Z 7MP4031S35Z	
CYM1821PZ-45C		E40V (40V V 00)
CYM1822HV-20C	7MC4032S20CV	512K (16K X 32)
CYM1822HV-25C	7MC4032S25CV	88 PIN DSIP
CYM1822HV-30C	7MC4032S30CV	
CYM1822HV-35C	7MC4032S35CV	
CYM1822HV-45C	7MC4032S45CV	
CYM1828HG-20C	7M4003S20CH	1 MEG (32K X 32)
CYM1828HG-25C	7M4003S25CH	66 PIN HIP
CYM1828HG-25MB	7M4003S25CHB	
CYM1828HG-30C	7M4003S30CH	
CYM1828HG-30MB	7M4003S30CHB	
CYM1828HG-35C	7M4003S35CH	
CYM1828HG-35MB	7M4003S35CHB	
CYM1828HG-45C	7M4003S45CH	
CYM1828HG-45MB	7M4003S45CHB	
CYM1828HG-55C	7M4003S50CH	
CYM1828HG-55MB	7M4003S50CHB	
CYM1828HG-70C	7M4003S50CH	· · · · · · · · · · · · · · · · · · ·
CYM1828HG-70MB	7M4003S70CHB	
CYM1830HD-25C	7M4017S25C	2 MEG (64K X 32)
CYM1830HD-30C	7M4017S30C	60 PIN DIP
CYM1830HD-35C	7M4017S35C	
CYM1830HD-45C	7M4017S45C	
CYM1830HD-55C	7M4017S50C	
CYM1830HD-35MB	7M4017S35CB	
CYM1830HD-45MB	7M4017S45CB	
CYM1830HD-55MB	7M4017S50CB	
CYM1831PZ-15C	7MP4036B15Z	2 MEG (64K X 32) JEDEC
CYM1831PZ-20C	7MP4036S20Z	64 PIN ŽIP
CYM1831PZ-25C	7MP4036S25Z	
CYM1831PZ-30C	7MP4036S30Z	
CYM1831PZ-35C	7MP4036S35Z	
CYM1831PZ-45C	7MP4036S35Z	
CYM1831PM-15C	7MP4036B15M	2 MEG (64K X 32) JEDEC
CYM1831PM-20C	7MP4036S20M	64 PIN SIMM
CYM1831PM-25C	7MP4036S25M	
CYM1831PM-30C	7MP4036S30M	·
CYM1831PM-35C	7MP4036S35M	

CYM1832PZ-25C		7MP4036S25Z	2 MEG (64K X 32)
CYM1832PZ-35C		7MP4036S35Z	60 PIN ŽIP
CYM1832PZ-45C		7MP4036S35Z	
CYM1832PZ-55C		7MP4036S35Z	
CYM1838HG-20C	7M4013S20CH		4 MEG (128K X 32)
CYM1838HG-25C	7M4013S25CH		66 PIN HIP
CYM1838HG-25MB	7M4013S25CHB		The second secon
CYM1838HG-30C	7M4013S30CH		
CYM1838HG-30MB	7M4013S30CHB		* 9
CYM1838HG-35C	7M4013S35CH		
CYM1838HG-35MB	7M4013S35CHB		
CYM1838HG-45C	7M4013S45CH		
CYM1838HG-45MB	7M4013S45CHB		
CYM1838HG-55C	7M4013S50CH		
CYM1838HG-55MB	7M4013S50CHB		······································
CYM1838HG-70C	7M4013S50CH		
CYM1838HG-70MB	7M4013S70CHB		
CYM1840PD-20C	7MB4067S20P		8 MEG (256K X 32)
CYM1840PD-25C	7MB4067S25P		60 PIN DIP
CYM1840HD-25C		7MB4067S25P	
CYM1840PD-30C	7MB4067S30P	7111310070201	
CYM1840HD-30C	7.11.5 1007 000.	7MB4067S30P	
CYM1840PD-35C	7MB4067S35P	7111540076001	
CYM1840HD-35C	7.11.2.1007.0001	7MB4067S35P	
CYM1840PD-45C	7MB4067S45P	711115-1-007-0-001	* *
CYM1840HD-45C	7111040070401	7MB4067S45P	
CYM1840PD-55C	7MB4067S45P	7101040070431	
CYM1840HD-55C	7 11.0 1007 0 101	7MB4067S45P	<del></del>
CYM1841PZ-20C	7MP4045S20Z	7101040078431	8 MEG (256K X 32) JEDEC
CYM1841PZ-25C	7MP4045S25Z		64 PIN ZIP
CYM1841PZ-30C	7MP4045S30Z		
CYM1841PZ-35C	7MP4045S35Z		t.
CYM1841PZ-45C	7MP4045S45Z		<del></del>
CYM1841PZ-55C	7MP4045S55Z		
CYM1841PM-20C	7MP4045S20M		8 MEG (256K X 32) JEDEC
CYM1841PM-25C	7MP4045S25M		64 PIN SIMM
CYM1841PM-30C	7MP4045S30M		04 FIN SIMIN
CYM1841PM-35C	7MP4045S35M		
CYM1841PM-45C	7MP4045S45M		<del></del>
CYM1841PM-55C	7MP4045S45M		
CYM4210HD-30C	7205SL25P		8K X 9 FIFO
CYM4210HD-30C	7205SL25P		28 PIN DIP
CYM4210HD-50C	7205SL50P		28 PIN DIP
CYM4210HD-60C	7205SL50P		·
CYM4210HD-85C	7205SL80P		
CYM4210HD-40MB	7205SL30DB		
CYM4210HD-50MB	7205SL50DB		
CYM4210HD-60MB	7205SL50DB		
CYM4210HD-85MB	7205SL80DB		1016 / 0 5150
CYM4220HD-30C	7206SL25P		16K X 9 FIFO
CYM4220HD-40C	7206SL25P		28 PIN DIP
CYM4220HD-50C	7206SL50P		The second secon
CYM4220HD-60C	7206SL50P		<u> </u>
CYM4220HD-85C	7206SL80P		
CYM4220HD-40MB	7M206S40CB		
CYM4220HD-50MB	7M206S50CB		
CYM4220HD-60MB	7M206S60CB		
CYM4220HD-85MB	7M206S85CB		1

DENSE-PAC P/N	IDT P/N	IDT P/N	DENSE-PAC
	DIRECT	SIMILAR	ORG/PACKAGE
DD04001401170	EQUIVALENT	PART	414 (400)( )( 0) 14 1911
DPS128M8N-70	71M024-70		1M (128K X 8) Monolithic
DPS128M8N-85	71M024-85		32 PIN DIP
DPS128M8N-100	71M024-100		
DPS128M8N-120	71M024-120		
DPS128M8N-150	71M024-120		
DPS16X5-XXX	7MP564		80K (16K X 5)
	7MP564		28 PIN SIP
DPS16X17-25	7MC4005S25CV		256K (16K X 16)
DPS16X17-35	7MC4005S35CV		36 PIN DSIP
DPS16X17-45	7MC4005S45CV		
DPS16X17-55	7MC4005S55CV		
DPS257-XXX	7M656		256K (16K X 16)
	7M656		(32K X 8)
	7M656		(64K X 4)
	7M656		40 PIN DIP
DPS1024-25C		7M624	1 MEG (256K X 4),
DPS1024-35C		7M624	(128K X 8), (64K X 16)
DPS1024-45C		7M624	42 PIN DIP
DPS1024-55C		7M624	:
DPS1026-25C		7M624	1 MEG (256K X 4),
DPS1026-35C		7M624	(128K X 8), (64K X 16)
DPS1026-45C		7M624	40 PIN DIP
DPS1026-55C	•	7M624	
DPS1027-25C	7M624S25C		1 MEG (256K X 4),
DPS1027-35C	7M624S35C		(128K X 8), (64K X 16)
DPS1027-45C	7M624S45C		40 PIN DIP
DPS1027-55C	7M624S55C		
DPS128X32V3-70	7M4013S70CHB		4 MEG (128K X 32)
DPS128X32V3-85	7M4013S85CHB		66 PIN HIP
DPS128X32V3-100	7M4013S100CHB		
DPS128X32V3-120	7M4013S100CHB	***	
DPS128X32V3-150	7M4013S100CHB		
DPS2516-25C		7M4016	4 MEG (256K X 16)
DPS2516-35C	<del></del>	7M4016	44 PIN DIP
DPS2516-45C		7M4016	
DPS2516-55C		7M4016	
DPS4648-85C		7M812	512K (64K X 8)
DPS4648-100C		7M812	32 PIN DIP
DPS4648-120C		7M812	
DPS4648-150C		7M812	<del></del>
DPS5124-45C	<del></del>	7MP4034	2 MEG (512K X 4),
DPS5124-45C DPS5124-55C	<u> </u>	7MP4034 7MP4034	(256K X 8)
DF 33124-33U		71017 4034	54 PIN DIP
DPS6432-35C	7M4017S35C		2 MEG (64K X 32)
	7M4017S35C 7M4017S45C		60 PIN DIP
DPS6432-45C			
DPS6432-55C	7M4017S55C		
DPS6432-70C	7M4017S70C	7MD4024 7M4047	O MEC (CALL Y CO)
DPS6433-85C		7MP4034, 7M4017	2 MEG (64K X 32)
DPS6433-100C		7MP4034, 7M4017	(128K X 16), (256K X 8)
DPS6433-120C		7MP4034, 7M4017	60 PIN DIP
DPS6433-150C		7MP4034, 7M4017	[low power version]
DPS6433-55C		7M4017S55C	2 MEG (64K X 32)
DPS6433-70C		7M4017S70C	60 PIN DIP
DPS6433-100C		7M4017S70C	[low power version]
DPS8645-XXX	7MP456		256K (64K X 4)
	7MP456		28 PIN SIP

DPS8808-XXX	7M864		64K (8K X 8)	
	7M864		28 PIN DIP	
DPS8M612-85C	8M612S85C		512K (32K X 16)	
DPS8M612-100C	8M612S100C		40 PIN DIP	
DPS8M612-120C	8M612S100C			
DPS8M612-150C	8M612S100C			
DPS8M624-85C	8M624S85C		1 MEG (64K X 16)	
DPS8M624-100C	8M624S100C		40 PIN DIP	
DPS8M624-120C	8M624S100C			
DPS8M624-150C	8M624S100C			
DPS8M656-35C		8M656S40C	256K (16K X 16)	
DPS8M656-40C	8M656S40C		40 PIN DIP	
DPS8M656-70C	8M656S70C			
DPS10241-25C		7MC4001S35C	1 MEG (1024K X 1)	
DPS10241-35C	7MC4001S35CS		30 PIN SIP	
DPS10241-45C	7MC4001S45CS			
DPS10241-55C	7MC4001S55CS			
DPS40256-XXX	8M856		256K (32K X 8)	
	8M856		28 PIN DIP	
DPS41257-XXX	8M856		256K (32K X 8)	
	8M856		28 PIN DIP	
DPS41288-70C	8M824S70C	8M824L70N	1 MEG (128K X 8)	
DPS41288-85C	0.1.02 107 00	8M824L85N	32 PIN DIP	
DPS41288-100C		8M824L100N		
DPS45128-85C		7MP4008	4 MEG (512K X 8)	
DPS45128-100C		7MP4008	48 PIN DIP	
DPS45128-120C		7MP4008		
DPS45128-150C		7MP4008		
DPS45129-85C	7M4016S55C	7101 4000	4 MEG (256K X 16)	
DPS45129-100C	7M4016S55C		48 PIN DIP	
DPS45129-100C	7M4016S55C	<del></del>	48 FIIV DIII	
DPS45129-120C	7M4016S55C			
DPS512S8-85C	7M4048L85N		4 MEG (512K X 8)	
DPS512S8-100C	7M4048L100N		32 PIN DIP	
DPS512S8-120C	7M4048L100N		32 PIN DIP	
DPS512S8-150C	7M4048L120N	<del></del>		
DPS3232V	7M4048L120N	·	1 MEC (20K V 20)	
DF53232V	7M40035XXCH	<del></del>	1 MEG (32K X 32)	
DDE 0000V	7147004077011		66 PIN HIP	
DPE3232V	7M7004SXXCH		1 MEG (32K X 32) EEPROM	
EDI DAI	IDT DAI	IDT P/N	66 PIN HIP	
EDI P/N	IDT P/N		1	
	DIRECT	SIMILAR	ORG/PACKAGE	
ED100400 70	EQUIVALENT	PART	414 (400K V 0) 14 Filis	
EDI88128-70	71M025-70		1M (128K X 8) Monolithic	
EDI88128-85	71M025-85		32 PIN DIP (1 CS)	
EDI88128-100	71M025-100		414 (400K V 0) 14 Patri	
EDI88130-70	71M024-70		1M (128K X 8) Monolithic	
EDI88130-85	71M024-85		32 PIN DIP (2 CS)	
EDI88130-100	71M024-100	01400400511 0145004005	14 MEO (100K W.O) (5550	
EDI8M8128C35C6C	8M824S35C	8M824S35N, 8MP824S35S	1 MEG (128K X 8) JEDEC 32 PIN DIP	
EDI8M8128C45C6C	8M824S45C	8M824S45N, 8MP824S45S		
EDI8M8128C55C6C	8M824S50C	8M824S50N, 8MP824S50S	<b>—</b>	
EDI8M8128C45C6B	8M824S45CB			
EDI8M8128C55C6B	8M824S50CB			
EDI8M8128C70C6B	8M824S70CB			
EDI8M8128C60P6C	8M824S60N	8M824S60C, 8MP824S60S	1 MEG (128K X 8) JEDEC	
EDI8M8128C70P6C	8M824L70N	8M824S70C, 8MP824L70S	32 PIN DIP	
EDI8M8128C100P6C	8M824L100N	8MP824L100S		
EDI8M8128C120P6C	8M824L100N	8MP824L100S		
EDI8M8128C150P6C	8M824L100N	8MP824L100S		

1.11 6

EDIOMOTOOD	Taylogson		L 1150 (100K) V 01 (5050
EDI8M8128C85C6B	8M824S85CB		1 MEG (128K X 8) JEDEC
EDI8M8128C1006CB	8M824S100CB		32 PIN DIP
EDI8M8128C1206CB	8M824S100CB		[low power version]
EDI8M8128C1506CB	8M824S100CB		10 MEO (050K V 0) JEDEO
EDI8M8256C70P6C	7M4068L70N		2 MEG (256K X 8) JÉDEC
EDI8M8256C85P6C EDI8M8256C100P6C	7M4068L85N		32 PIN DIP
	7M4068L100N		
EDI8M8256C120P6C	7M4068L120N		
EDI8M8256C150P6C	7M4068L120N		
EDI8F8257C85B6C	7M4068L85N		2 MEG (256K X 8) JEDEC
EDI8F8257C100B6C	7M4068L100N		32 PIN DIP
EDI8F8257C120B6C	7M4068L120N		<u></u>
EDI8F8257C150B6C	7M4068L120N		
EDI8M8257C85P6C	7M4068L85N		2 MEG (256K X 8) JEDEC
EDI8M8257C100P6C	7M4068L100N		32 PIN DIP
EDI8M8257C120P6C	7M4068L120N		
EDI8M8257C150P6C	7M4068L120N		
EDI8F8257C45MSC		7MP4034S45Z	2 MEG (256K X 8)
EDI8F8257C55MSC		7MP4034S45Z	36 PIN SIP
EDI8F8257C70MSC		7MP4034S45Z	
EDI8F8258C45MSC		7MP4034S45Z	2 MEG (256K X 8)
EDI8F8258C55MSC		7MP4034S45Z	36 PIN SIP
EDI8F8258C70MSC		7MP4034S45Z	
EDI8M8512C85P6C	7M4048L85N		4 MEG (512K X 8) JEDEC
EDI8M8512C100P6C	7M4048L100N		32 PIN DIP
EDI8M8512C120P6C	7M4048L120N		
EDI8M8512C150P6C	7M4048L120N		
EDI8M8512C85C6B	7M4048S85CB		
EDI8M8512C100C6B	7M4048S100CB		
EDI8M8512C120C6B	7M4048S120CB		· · · · · · · · · · · · · · · · · · ·
EDI8M8512C150C6B	7M4048S120CB	<del>-  </del>	<del></del>
EDI8F8512C25M6C	7MB4048S25P		4 MEG (512K X 8) JEDEC
EDI8F8512C30M6C	7MB4048S30P		32 PIN DIP
EDI8F8512C35M6C	7MB4048S35P		<del></del>
EDI8F8512C45M6C	7MB4048S45P	<del></del>	<del></del>
EDI8F8512C55M6C	7MB4048S55P		<del></del>
EDI8F8512C70M6C	7M4048L70N		<del></del>
EDI8M8512C30M6B	7M4048S30CB	<del></del>	
EDI8M8512C35M6B	7M4048S35CB	<del></del>	<del></del>
EDI8M8512C45M6B	7M4048S35CB 7M4048S45CB		<del></del>
EDI8M8512C55M6B	7M4048S55CB		·
EDI8M8512C70M6B	7M4048S70CB	014500414000	TAMES (CALLY V.4.5)
EDI8F1664C100PC	8M624S70C	8MP624L100S	1 MEG (64K X 16)
EDI8F1664C120PC	8M624S70C	8MP624L100S	40 PIN DIP
EDI8F1664C150PC	8M624S70C	8MP624L100S	05014 (4014 ) 40)
EDH816H16C-25CC-Z	7MC4005S25CV		256K (16K X 16)
EDH816H16C-35CC-Z	7MC4005S35CV		36 PIN DSIP
EDH816H16C-45CC-Z	7MC4005S45CV		
EDH816H16C-25CMHR-Z	7MC4005S25CVB		
EDH816H16C-35CMHR-Z	7MC4005S35CVB		
EDH816H16C-45CMHR-Z	7MC4005S45CVB		
EDI8M1664C45C6C	8M624S40C		1 MEG (64K X 16) JEDEC
EDI8M1664C55C6C	8M624S50C		40 PIN DIP
EDI8M1664C60C6C	8M624S60C		
EDI8M1664C70C6C	8M624S70C		
EDI8M1664C85C6C	8M624S850C		
EDI8M1664C100C6C	8M624S100C		
EDI8M1664C55C6B	8M624S50CB		
EDI8M1664C60C6B	8M624S60CB		
EDI8M1664C70C6B	8M624S70CB		
EDI8M1664C85C6B	8M624S85CB		

EDI8M1664C25C9C	7M624S25C	<del></del>	1 MEG (64K X 16)
EDI8M1664C35C9C			
EDI8M1664C45C9C	7M624S35C		40 PIN DIP
	7M624S45C		
EDI8M1664C55C9C	7M624S55C		
EDI8M1664C70C9C	7M624S70C		
EDI8M1664C25C9B	7M624S25CB		
EDI8M1664C35C9B	7M624S35CB		
EDI8M1664C45C9B	7M624S45CB		
EDI8M1664C55C9B	7M624S55CB		
EDI8M1664C70C9B	7M624S70CB		
EDI8M16256C25C9C	7M4016S25C		4 MEG (256K X 16)
EDI8M16256C35C9C	7M4016S35C		48 PIN DIP
EDI8M16256C45C9C	7M4016S45C		
EDI8M16256C55C9C	7M4016S55C		
EDI8M16256C70C9C	7M4016S55C		
EDI8M16256C35C9B	7M4016S35CB		
EDI8M16256C45C9B	7M4016S45CB		
EDI8M16256C55C9B	7M4016S55CB		
EDI8M16256C70C9B	7M4016S55CB		
EDI8M16257C35M6C	7111-10100000	7MB4066S35P	4 MEG (256K X 16)
EDI8M16257C45M6C		7MB4066S45P	40 PIN DIP
EDI8M16257C55M6C		7MB4066S55P	
EDI8M16257C70M6C	<del></del>	7MB4066S55P	<del></del>
			0 MEO (04(4)/ 00)
EDI8F3264C25M6C	7140170050	7M4017S25C	2 MEG (64K X 32)
EDI8F3264C35M6C	7M4017S35C		60 PIN DIP
EDI8F3264C45M6C	7M4017S45C		
EDI8F3264C55M6C	7M4017S50C		<u></u>
EDI8M3264C25C6B	7M4017S30CB		
EDI8M3264C35C6B	7M4017S35CB		
EDI8M3264C45C6B	7M4017S45CB		
EDI8M3264C55C6B	7M4017S50CB		
EDI8F3264C15MZC	7MP4036B15Z		2 MEG (64K X 32) JEDEC
EDI8F3264C20MZC	7MP4036S20Z		64 PIN ZIP
EDI8F3264C25MZC	7MP4036S25Z		
EDI8F3264C35MZC	7MP4036S30Z		<del></del>
EDI8F3264C45MZC	7MP4036S35Z		
EDI8F3264C55MZC	7MP4036S35Z		
EDI8F32128C15BZC	7MP4095B15Z		4 MEG (128K X 32) JEDEC
EDI8F32128C20BZC	7MP4095S20Z		64 PIN ZIP
EDI8F32128C25BZC	7MP4095S25Z	<del></del>	
EDI8F32128C35BZC	7MP4095S35Z		· · · · · · · · · · · · · · · · · · ·
EDI8F32128C45BZC	7MP4095S45Z	· · · · · · · · · · · · · · · · · · ·	
EDI8F32128C15BMC	7MP4095B15M		4 MEG (128K X 32) JEDEC
EDI8F32128C20BMC	7MP4095815M 7MP4095S20M	<del></del>	64 PIN SIMM
			04 PIN SIMM
EDI8F32128C25BMC	7MP4095S25M	<del></del>	
EDI8F32128C35BMC	7MP4095S35M		
EDI8F32128C45BMC	7MP4095S45M		La MEG (OSCILLA CO)
EDI8F32256C20B6C	7MB4067S20P		8 MEG (256K X 32)
EDI8F32256C25B6C	7MB4067S25P		60 PIN DIP
EDI8F32256C30B6C	7MB4067S30P		
EDI8F32256C35B6C	7MB4067S35P		
EDI8F32256C45B6C	7MB4067S45P		
EDI8F32256C55B6C	7MB4067S55P		
EDI8F32256C70B6C	7MB4067S55P		
EDI8F32256C20BZC	7MP4045S20Z		8 MEG (256K X 32) JEDEC
EDI8F32256C25BZC	7MP4045S25Z		64 PIN ZIP
EDI8F32256C35BZC	7MP4045S35Z		
EDI8F32256C45BZC	7MP4045S45Z		
EDI8F32256C55BZC	7MP4045S55Z		
	7/111 40400002		

1.11 8

EDI8F32256C20BMC	7MP4045S20M		8 MEG (256K X 32) JEDEC
EDI8F32256C25BMC	7MP4045S25M	<del></del>	64 PIN SIMM
EDI8F32256C35BMC	7MP4045S35M		04 File Silvilvi
EDI8F32256C45BMC	7MP4045S35M 7MP4045S45M	<del></del>	<del></del>
EDI8F32256C55BMC	7MP4045S45M		
EDI8M8130C50CC	7 WF 4045355W	8M824	1 MEC (100K V 8)
EDI8M8130C60CC		8M824	1 MEG (128K X 8) 32 PIN DIP
EDI8M8130C70CC			
		8M824	[dual chip enable]
EDI8M8130C80CC		8M824	
EDI8M8130C90CC		8M824	
EDI8M8130C100CC		8M824	· · · · · · · · · · · · · · · · · · ·
EDI8M8130C120CC		8M824	
EDI8M8130C150CC		8M824	
EDI8M8130C50CB		8M824	
EDI8M8130C60CB		8M824	
EDI8M8130C70CB		8M824	
EDI8M8130C80CB		8M824	
EDI8M8130C90CB		8M824	
EDI8M8130C100CB		8M824	
EDI8M8130C120CB		8M824	
EDI8M8130C150CB		8M824	
EDI8M8130P90CB		8M824	1 MEG (128K X 8)
EDI8M8130P100CB		8M824	32 PIN DIP
EDI8M8130P120CB		8M824	[dual chip enable]
EDI8M8130P150CB		8M824	[low power version]
EDI8M864C50CC		7M812	512K (64K X 8)
EDI8M864C60CC		7M812	32 PIN DIP
EDI8M864C70CC		7M812	
EDI8M864C80CC	<del>-  </del>	7M812	
EDI8M864C90CC		7M812	· · · · · · · · · · · · · · · · · · ·
EDI8M864C100CC		7M812	<del></del>
EDI8M864C120CC		7M812	<del></del>
EDI8M864C150CC		7M812	
EDI8M864C50CB		7M812	
EDI8M864C60CB		7M812	
EDI8M864C70CB		7M812	<del></del>
EDI8M864C80CB		7M812	<del></del>
			· ·
EDI8M864C90CB		7M812	
EDI8M864C100CB		7M812	
EDI8M864C120CB		7M812	
EDI8M864C150CB	71101505500	7M812	
EDH81H256C-55	7MC156S55CS	7MP156	256K (256K X 1)
EDH81H256C-70	7MC156S70CS		28 PIN SIP
EDH84H64C-35CC-D3		7MP456	256K (64K X 4)
EDH84H64C-45CC-D3			24 PIN DIP
EDH84H64C-55CC-D3			
EDH84H64C-35CMHR-D3			
EDH84H64C-35CC-S	7MP456S35S		256K (64K X 4)
EDH84H64C-45CC-S	7MP456S45S		28 PIN SIP
EDH84H64C-55CC-S	7MP456S55S		· ·

EDH8808HC-55CMHR		8M864L55CB	64K (8K X 8)
EDH8808HC-70CMHR	· -	8M864L75CB	28 PIN DIP
EDH8808C-10CMHR	8M864L85CB		
EDH8808C-12CMHR	8M864L120CB		
EDH8808C-15CMHR	8M864L150CB		
EDH8808CL-20CMHR	8M864L150CB	<del></del>	
EDH8808CL-25CMHR	8M864L150CB	<del></del>	<del></del>
EDH8808A-10CMHR	7M864L85CB		
EDH8808A-12CMHR	7M864L120CB		
EDH8088A-15CMHR	7M864L150CB		
EDH8808AL-20CMHR	7M864L150CB		
EDH8808AL-25CMHR	7M864L150CB		
EDH8832C-12C	8M856L85C	7M856S	256K (32K X 8)
EDH8832C-15C	8M856L85C	7M856S	28 PIN DIP
EDH8832C-20C	8M856L85C	7M856S	26 FIN DIF
		7M856S	
EDH8832C-12CMHR	8M856L100CB		
EDH8832C-15CMHR	8M856L100CB	7M856S	
EDH8832C-20CMHR	8M856L100CB	7M856S	
EDH8832HC-45CMHR	7M856S45CB	8M856L	256K (32K X 8)
EDH8832HC-55CMHR	7M856S55CB	8M856L	28 PIN DIP
EDH8832HC-70CMHR	7M856S65CB	8M856L	
EDH8832HC-85CMHR	7M856S75CB	8M856L	
INOVA P/N	IDT P/N	IDT P/N	INOVA
1	DIRECT	SIMILAR	ORG/PACKAGE
	EQUIVALENT	PART	
S128K8-70	71M024-70		1M (128K X 8) Monolithic
S128K8-85	71M024-85		32 PIN DIP (2 CS)
S128K8-100	71M024-100		
S128K8T-70	71M025-70		1M (128K X 8) Monolithic
S128K8T-85	71M025-85		32 PIN DIP (1 CS)
S128K8T-100	71M025-100		· · ·
MICRON	IDT P/N	IDT P/N	MICRON TECHNOLOGY
TECHNOLOGY P/N	DIRECT	SIMILAR	ORG/PACKAGE
	EQUIVALENT	PART	
MT5C1008-70	71M024-70		1M (128K X 8) Monolithic
			32 PIN DIP
MT4S1288-30	8M824S30C		1 MEG (128K X 8) JEDEC
MT4S1288-35	8M824S35C		32 PIN DIP
MT4S1288-45	8M824S45C		
MT2S3216-30	8M612S30C		512K (32K X 16) JEDEC
MT2S3216-35	8M612S35C		40 PIN DIP
MT2S3216-45	8M612S45C		
MT4S6416-30	8M624S30C		1 MEG (64K X 16) JEDEC
MT4S6416-35	8M624S35C		40 PIN DIP
MT4S6416-45	8M624S45C		
MT8S1632-12	7MP4031B12Z		512K (16K X 32) JEDEC
			64 PIN ZIP
MT8S1632-15 MT8S1632-20	7MP4031S15Z		O4 FIN ZIF
	7MP4031S20Z		
MT8S1632-25	7MP4031S25Z		<del></del>
MT8S1632-30	7MP4031S30Z		
MT8S1632-35	7MP4031S35Z		
MT8S1632-45	7MP4031S35Z		0 MEO (0/1/ M 20) 15550
MT8S6432-15	7MP4036B15Z		2 MEG (64K X 32) JEDEC
MT8S6432-20	7MP4036S20Z		64 PIN ZIP
MT8S6432-25	7MP4036S25Z		
MT8S6432-30	7MP4036S25Z		
MT8S6432-35	7MP4036S35Z		
MT8S6432-45			

1.11 10

MT4S12832-20	7MP4095S20Z		4 MEG (128K X 32) JEDEC
MT4S12832-25	7MP4095S25Z		64 PIN ZIP
MT4S12832-35	7MP4095S35Z 7MP4095S35Z		04 F IN ZIF
MT4S12832-45	7MP4095S35Z 7MP4095S45Z		
MT8S25632-20	7MP4095345Z 7MP4045S20Z		8 MEG (256K X 32) JEDEC
MT8S25632-25	7MP4045S25Z 7MP4045S25Z		64 PIN ZIP
		<del></del>	04 FIN ZIF
MT8S25632-35	7MP4045S35Z		<del></del>
MT8S25632-45	7MP4045S45Z	LIST SAL	
MOSAIC P/N	IDT P/N	IDT P/N	MOSAIC
	DIRECT	SIMILAR	ORG/PACKAGE
	EQUIVALENT	PART	
MSM8128S-70	71M024-70		1M (128K X 8) Monolithic
MSM8128S-85	71M024-85		32 PIN DIP (2 CS)
MSM8128S-100	71M024-100		
MSM8128S-120	71M024-120		
MSM8128SX-70	71M025-70		1M (128K X 8) Monolithic
MSM8128SX-85	71M025-85		32 PIN DIP (1 CS)
MSM8128SX-100	71M025-100		
MSM8128SX-120	71M025-120		
MS1256CS-25		7MP156, 7MC156	256K (256K X 1)
MS1256CS-35		7MP156, 7MC156	25 PIN SIP
MS8128SLU-55	8M824S50C	8M824SXXN, 8MP824	1 MEG (128K X 8)
MS8128SU-70	8M824S70C		32 PIN DIP
MS8128SL-10	8M824S70C		<del></del>
MS8256RKL-10		7MP4034	2 MEG (256K X 8)
MS8256RKL-12		7MP4034	32 PIN SIP
MS8512FKX-85	7M4048L85N		4 MEG (512K X 8) JEDEC
MS8512FKX-10	7M4048L100N		32 PIN DIP
MS8512FKX-12	7M4048L120N		
MS8512SCMB-85	7M4048S85CB		4 MEG (512K X 8) JEDEC
MS8512SCMB-83	7M4048S100CB		32 PIN DIP
MS8512SCMB-10	7M4048S100CB		
MS8512SC-25	7MB4048S25P		4 MEG (512K X 8) JEDEC
	7MB4048S30P		32 PIN DIP
MS8512SC-30			32 FIN DIF
MS8512SC-35	7MB4048S35P		
MS8512SC-45	7MB4048S45P		
MS8512SC-55	7MB4048S55P		
MS8512SC-70	7M4048L70N		1 1450 (510)( 140) (5050
MS8512SCMB-30	7M4048S30CB		4 MEG (512K X 8) JEDEC
MS8512SCMB-35	7M4048S35CB		32 PIN DIP
MS8512SCMB-45	7M4048S45CB		
MS8512SCMB-55	7M4048S50CB		·
MS8512SCMB-70	7M4048S70CB		
MS8512RKX-10	7MP4008L100S	7MP4058L100S	4 MEG (512K X 8)
MS8512RKX-12	7MP4008L100S	7MP4058L120S	36 PIN SIP
MS8512RKX-15	7MP4008L100S	7MP4058L120S	
MS1664FKX-30	8M624S30C		1 MEG (64K X 16) JEDEC
MS1664FKX-35	8M624S35C		40 PIN DIP
MS1664FKX-45	8M624S45C		
MS1664BCX-25	7M624S25C		1 MEG (64K X 16)
MS1664BCX-35	7M624S35C		40 PIN DIP
MS1664BCXMB-25	7M624S25CB		
MS1664BCXMB-35	7M624S35CB		
MS3216RKX-12	7MP4031B12Z		512K (16K X 32) JEDEC
MS3216RKX-15	7MP4031S15Z		64 PIN ZIP
MS3216RKX-20	7MP4031S20Z		
MS3216RKX-25	7MP4031S25Z	<del></del>	
MS3216RKX-35	7MP4031S25Z		<del></del>
MS3216RKX-45	7MP4031S35Z		<del> </del>
WISSZ10MNA-45	1/WF4031535Z		

1.11

PUMA 2S1000	7M4003SXXCH		1 MEG (32K X 32)
			66 PIN HIP
PUMA 2S4000	7M4013SXXCH		4 MEG (128K X 32)
			66 PIN HIP
PUMA 2E1000	7M7004SXXCH		1 MEG (32K X 32) EEPROM
			66 PIN HIP
MS3264FKX-25		7MP4036S25Z	2 MEG (64K X 32)
MS3264FKX-35	7M4017S35C		60 PIN DIP
MS3264FKX-45	7M4017S40C		
MS3264FKX-55	7M4017S50C		
MS3264RKX-15	7MP4036B15Z	`.	2 MEG (64K X 32) JEDEC
MS3264RKX-20	7MP4036S20Z		64 PIN ZIP
MS3264RKX-25	7MP4036S25Z		
MS3264RKX-35	7MP4036S35Z		***
MS3264RKX-20	7MP4036S45Z		
MS32256FKX-25	7MB4067S25P		8 MEG (256K X 32)
MS32256FKX-30	7MB4067S30P		60 PIN DIP
MS32256FKX-35	7MB4067S35P		
MS32256FKX-45	7MB4067S45P		•••••
MS32256FKX-55	7MB4067S55P		
MS32256RKX-20	7MP4045S20Z		8 MEG (256K X 32) JEDEC
MS32256RKX-25	7MP4045S25Z		64 PIN ZIP
MS32256RKX-30	7MP4045S30Z		
MS32256RKX-35	7MP4045S35Z		
MS32256RKX-45	. 7MP4045S45Z		
MS32256RKX-55	7MP4045S55Z		
MOTOROLA P/N	IDT P/N	IDT P/N	MOTOROLA
. *	DIRECT	SIMILAR	ORG/PACKAGE
	EQUIVALENT	PART	
MCM32257-20	7MP4045S20		8 MEG (256K X 32) JEDEC
MCM32257-25	7MP4045S25		64 PIN ZIP
MCM3264-12	7MP4036B12		2 MEG (64K X 32) JEDEC
MCM3264-15	7MP4036B15		64 PIN ZIP
MCM3264-20	7MP4036S20		
MCM8256-15		7MP4034S15Z	2 MEG (256K X 8) JEDEC
MCM8256-20	1.	7MP4034S20Z	60 PIN ZIP
SMART MODULAR P/N	IDT P/N	IDT P/N	SMART MODULAR
	DIRECT	SIMILAR	ORG/PACKAGE
	EQUIVALENT	PART	
SM68512-85	7M4048L85N		4 MEG (512K X 8) JEDEC
SM68512-10	7M4048L100N		32 PIN DIP
SM68512-12	7M4048L120N		
SM232128-20	7MP4095S20Z		4 MEG (128K X 32) JEDEC
SM232128-25	7MP4095S25Z		64 PIN ZIP
SM232128-35	7MP4095S35Z		
SM232256-20	7MP4045S20Z		8 MEG (256K X 32) JEDEC
SM232256-25	7MP4045S25Z		64 PIN ZIP
SM232256-35	7MP4045S35Z		
SM332256-20	7MP4045S20M		8 MEG (256K X 32) JEDEC
SM332256-25	7MP4045S25M		64 PIN ZIP
SM332256-35	7MP4045S35M		

1.11 : 12

## GENERAL INFORMATION

## **TECHNOLOGY AND CAPABILITIES**

2

QUALITY AND RELIABILITY

PACKAGE DIAGRAM OUTLINES

Francisco Franci

FIFO PRODUCTS

5

SPECIALITY MEMORY PRODUCTS

SUBSYSTEMS PRODUCTS

#### IDT...LEADING THE CMOS FUTURE

A major revolution is taking place in the semiconductor industry today. A new technology is rapidly displacing older NMOS and bipolar technologies as the workhorse of the '80s and beyond. That technology is high-speed CMOS. Integrated Device Technology, a company totally predicated on and dedicated to implementing high-performance CMOS products, is on the leading edge of this dramatic change.

Beginning with the introduction of the industry's fastest CMOS 2K x 8 static RAM, IDT has grown into a company with multiple divisions producing a wide range of high-speed CMOS circuits that are, in almost every case, the fastest available. These advanced products are produced with IDT's proprietary CEMOS™ technology, a twin-well, dry-etched, stepper-aligned process utilizing progressively smaller dimensions.

From inception, IDT's product strategy has been to apply the advantages of its extremely fast CEMOS technology to produce the integrated circuit elements required to implement high-performance digital systems. IDT's goal is to provide the circuits necessary to create systems which are far superior to previous generations in performance, reliability, cost, weight, and size. Many of the company's innovative product designs offer higher levels of integration, advanced architectures, higher density packaging and system enhancement features that are establishing tomorrow's industry standards. The company is committed to providing its customers with an everexpanding series of these high-speed, lower-power IC solutions to system design needs.

IDT's commitment, however, extends beyond state-of-theart technology and advanced products to providing the highest level of customer service and satisfaction in the industry. Manufacturing products to exacting quality standards that provide excellent, long-term reliability is given the same level of importance and priority as device performance. IDT is also dedicated to delivering these high-quality advanced products on time. The company would like to be known not only for its technological capabilities, but also for providing its customers with quick, responsive, and courteous service.

IDT's product families are available in both commercial and military grades. As a bonus, commercial customers obtain the benefits of military processing disciplines, established to meet or exceed the stringent criteria of the applicable military specifications.

IDT is the leading U.S. supplier of high-speed CMOS circuits. The company's high-performance fast SRAM, FCT logic, high-density modules, FIFOs, multi-port memories, BiCEMOS™ ECL I/O memories, RISC SubSystems, and the 32- and 64-bit RISC microprocessor families complement each other to provide high-speed CMOS solutions for a wide range of applications and systems.

Dedicated to maintaining its leadership position as a state-of-the-art IC manufacturer, IDT will continue to focus on maintaining its technology edge as well as developing a broader range of innovative products. New products and speed enhancements are continuously being added to each of the existing product families, and additional product families are being introduced. Contact your IDT field representative or factory marketing engineer for information on the most current product offerings. If you're building state-of-the-art equipment, IDT wants to help you solve your design problems.

#### **IDT MILITARY AND DESC-SMD PROGRAM**

IDT is a leading supplier of military, high-speed CMOS circuits. The company's high-performance Static RAMs, FCT Logic Family, Complex Logic (CLP), FIFOs, Specialty Memories (SMP), ECL I/O BiCMOS Memories, 32-bit RISC Microprocessor, RISC Subsystems and high-density Subsystems Modules product lines complement each other to provide high-speed CMOS solutions to a wide range of military applications and systems. Most of these product lines offer Class B products which are fully compliant to the latest revision of MIL-STD-883, Paragraph 1.2.1. In addition, IDT offers Radiation Tolerant (RT), as well as Radiation Enhanced (RE), products.

IDT has an active program with the Defense Electronic Supply Center (DESC) to list all of IDT's military compliant devices on Standard Military Drawings (SMD). The SMD program allows standardization of militarized products and reduction of the proliferation of non-standard source control drawings. This program will go far toward reducing the need for each defense contractor to make separate specification control drawings for purchased parts. IDT plans to have SMDs for many of its product offerings. Presently, IDT has 88 devices which are listed or pending listing. The devices are from IDT's SRAM, FCT Logic family, Complex Logic (CLP), FIFOs and Specialty Memories (SMP) product families. IDT expects to add another 20 devices to the SMD program in the near future. Users should contact either IDT or DESC for current status of products in the SMD program.

SMD		SM	D.	SM	SMD		
SRAM	IDT	LOGIC	IDT	CLP	IDT		
84036/E	6116	5962-87630/B	54FCT244/A	5962-87708/A	39C10B & C		
5962-88740	6116LA	5962-87629/C	54FCT245/A	5962-88533/A	49C460A		
84132/B	6167	5962-86862/B	54FCT299/A	5962-88613/A	39C60A		
5962-86015/A	7187	5962-87644/A	54FCT373/A	5962-88643/A	49C410		
5962-86859	6198/7198/7188	5962-87628/C	54FCT374/A	5962-88743/A	75C48S		
5962-86705/D	6168	5962-87627/B	54FCT377/A	5962-89517	49C402/A		
5962-85525/B	7164	5962-87654/A	54FCT138/A	5962-86893	7216L		
5962-88552/B	71256L	5962-87655/A	54FCT240/A	5962-87686	7217L		
5962-88662/A	71256S	5962-87656/A	54FCT273/A	5962-88733/A	7210		
5962-88611/A	71682L	5962-89533	54FCT861A/B		L		
5962-88681/A	71258S	5962-89506	54FCT827A/B	1			
5962-88545	71258L	5962-88575	54FCT841A/B				
5962-89891	7198	5962-88608	54FCT821A/B				
5962-89892	6198	5962-88543/A	54FCT521/A				
5962-89690	6116	5962-88640/A	54FCT161/A				
5962-38294/B	7164	5962-88639/A	54FCT573/A	<b>S</b>	i		
5962-89692	7188	5962-88656	54FCT823A/B	j			
5962-89712	71982	5962-88657/A	54FCT163/A	1			
		5962-88674	54FCT825A/B				
SMP	IDT	5962-88661	54FCT863A/B				
		5962-88736/A	29FCT520A/B	<b>,</b>			
5962-86875/B	7130/7140	5962-88775	54FCT646				
5962-87002/C	7132/7142	5962-89508	54FCT139/A	ĺ			
5962-88610/A	7133S/7143S	5962-89665	54FCT824A/B				
5962-88665/A	7133L/7143L	5962-88651	54FCT533/A	i			
		5962-88652	54FCT182/A	ł			
FIFO	IDT	5962-88653	54FCT645A/B				
		5962-88654	54FCT640A/B				
5962-87531	7201LA	5962-88655	54FCT534/A	ĺ			
5962-86846/A	72404	5962-89767	54FCT540/A	l			
5962-88669	7203S	5962-89766	54FCT541/A	ĺ			
5962-89568	7204L	5962-89733/A	54FCT191/A	ì			
5962-89536	7202L	5962-89732	54FCT241/A				
5962-89863	7201S	5962-89652	54FCT399/A				
5962-89523	72403L	5962-89513	54FCT574/A				
5962-89666	7200L	5962-89731	54FCT833A/B	}			
5962-89942	72103L	5962-88675	54FCT845A/B	l l			
5962-89943	72104L	5962-89730	54FCT543/A				
5962-89567	7203L						

2509 tbl 01

2.2

## 2

#### RADIATION HARDENED TECHNOLOGY

IDT manufactures and supplies radiation hardened products for military/aerospace applications. Utilizing special processing and starting materials, IDT's radiation hardened devices survive in hostile radiation environments. In Total Dose, Dose Rate, and environments where single event upset is of concern, IDT products are designed to continue functioning without loss of performance. IDT can supply all its products on these processes. Total Dose radiation testing is performed in-house

on an ARACOR X-Ray system. External facilities are utilized for device research on gamma cell, LINAC and other radiation equipment. IDT has an on-going research and development program for improving radiation handling capabilities (See "IDT Radiation Tolerant/Enhanced Products for Radiation Environments" in Section 3) of IDT products/processes.

#### IDT LEADING EDGE CEMOS TECHNOLOGY

#### **HIGH-PERFORMANCE CEMOS**

From IDT's beginnings in 1980, it has had a belief in and a commitment to CMOS. The company developed a high-performance version of CMOS, called enhanced CMOS (CEMOS), that allows the design and manufacture of leading-edge components. It incorporates the best characteristics of traditional CMOS, including low power, high noise immunity

and wide operating temperature range; it also achieves speed and output drive equal or superior to bipolar Schottky TTL. The last decade has seen development and production of four "generations" of IDT's CEMOS technology with process improvements which have reduced IDT's electrical effective (Leff) gate lengths by more than 50 percent from 1.3 microns (millionths of a meter) in 1981 to 0.6 microns in 1989.

	CEMOSI	CEM	os II	CEMOS III	CEMOS V	CEMOS VI	
		Α	С				
Calendar Year	1981	1983	1985	1987	1989	1990	
Drawn Feature Size	2.5μ	1.7μ	1.3μ	1.2μ	1.0μ	0.8μ	
Leff	1.3μ	1.1μ	0.9μ	0.8μ	0.6μ	0.45μ	
Basic Proces Enhancements	Dual-well, Wet Etch, Projection Aligned	Dry Etch, Stepper	Shrink, Spacer	Silicide, BPSG, BICEMOS I	BICEMOS II	BICEMOS III	


CEMOS IV = CEMOS III - scaled process optimized for high-speed logic.

2514 drw 01

Figure 1.

2.4

Continual advancement of CEMOS technology allows IDT to implement progressively higher levels of integration and achieve increasingly faster speeds maintaining the company's established position as the leader in high-speed CMOS integrated circuits. In addition, the fundamental process technology has been extended to add bipolar elements to the CEMOS platform. IDT's BICEMOS process combines the ultra-high speeds of bipolar devices with the lower power and cost of CMOS, allowing us to build even faster components than straight CMOS at a slightly higher cost.



SEM photos (miniaturization)

2514 drw 02

1

Figure 2. Fifteen-Hundred-Power Magnification Scanning Electron Microscope (SEM) Photos of the Four Generations of IDT's CEMOS Technology




Figure 3. IDT CEMOS Device Cross Section




Figure 4. IDT CEMOS Built-In High Alpha Particle Immunity

#### **ALPHA PARTICLES**

Random alpha particles can cause memory cells to temporarily lose their contents or suffer a "soft error." Traveling with high energy levels, alpha particles penetrate deep into an integrated chip. As they burrow into the silicon, they leave a trail of free electron-hole pairs in their wake.

The cause of alpha particles is well documented and understood in the industry. IDT has considered various techniques to protect the cells from this hazardous occurrence. These techniques include dual-well structures (Figures 3 and 4) and a polymeric compound for die coating. Presently, a polymeric compound is used in many of IDT's SRAMs; however, the specific techniques used may vary and change from one device generation to the next as the industry and IDT improve the alpha particle protection technology.

#### **LATCHUP IMMUNITY**

A combination of careful design layout, selective use of guard rings and proprietary techniques have resulted in virtual elimination of latchup problems often associated with older CMOS processes (Figure 5). The use of NPN and N-channel I/O devices eliminates hole injection latchup. Double guard ring structures are utilized on all input and output circuits to absorb injected electrons. These effectively cut off the current paths into the internal circuits to essentially isolate I/O circuits. Compared to older CMOS processes which exhibit latchup characteristics with trigger currents from 10-20mA, IDT products inhibit latchup at trigger currents substantially greater than this.




Figure 5, IDT CEMOS Latchup Suppression

# SURFACE MOUNT TECHNOLOGY AND IDT'S MODULE PRODUCTS

Requirements for circuit area reduction, utilizing the most efficient and compact component placement possible and the needs of production manufacturing for electronics assemblies are the driving forces behind the advancement of circuit-board assembly technologies. These needs are closely associated with the advances being made in surface mount devices (SMD) and surface mount technology (SMT) itself. Yet, there are two major issues with SMT in production manufacturing of electronic assemblies: high capital expenditures and complexity of testing.

The capital expenditure required to convert to efficient production using SMT is still too high for the majority of electronics companies, regardless of the 20-60% increase in the board densities which SMT can bring. Because of this high barrier to entry, we will continue to see a large market segment [large even compared to the exploding SMT market] using traditional through-hole packages (i.e. DIPs, PGAs, etc) and assembly techniques. How can these types of companies take advantage of SMD and SMT? Let someone else, such as IDT, do it for them by investing time and money in SMT and then in return offer through-hole products utilizing SMT processes. Products which fit this description are multi-chip modules, consisting of SMT assembled SMDs on a throughhole type substrate. Modules enable companies to enjoy SMT density advantages and traditional package options without the expensive startup costs required to do SMT in-house.

Although subcontracting this type of work to an assembly house is an alternative, there still is the other issue of testing, an area where many contract assembly operations fall short of IDT's capability and experience. Prerequisites for adequate module testing sophisticated high performance parametric testers, customized test fixtures, and most importantly the experience to tests today's complex electronic devices. Companies can therefore take advantage of IDT's experience in testing and manufacturing high performance CMOS multi-chip modules.

At IDT, SMD components are electrically tested, environmentally screened, and performance selected for each IDT module. All modules are 100% tested as if they are a separate functional component and are guaranteed to meet all specified parameters at the module output without the customer having to understand the modules' internal workings.

Other added benefits companies get by using IDT's CMOS module products are:

- a wide variety of high performance, through-hole products utilizing SMD packaged components,
- 2) fast speeds compared with NMOS based products,
- low power consumption compared with bipolar technologies, and
- low cost manufacturability compared with GaAs based products.

IDT has recognized the problems of SMT and began offering CMOS modules as part of its standard product portfolio. IDT modules combine the advantages of:

- the low power characteristics of IDT's CEMOS™ and BiCEMOS™ products,
- the density advantages of first class SMD components including those from IDT's components divisions, and
- experience in system level design, manufacturing, and testing with its own in-house SMT operation.

IDT currently has two divisions (Subsystems and RISC Subsystems) dedicated to the development of module products ranging from simple memory modules to complex VME sized application specific modules to full system level CPU boards. These modules have surface mount devices assembled on both sides of either a multi-layer glass filled epoxy (FR-4) or a multi-layer co-fired ceramic substrate. Assembled modules come available in industry standard through-hole packages and other space-saving module packages. Industry proven vapor-phase or IR reflow techniques are used to solder the SMDs to the substrate during the assembly process. Because of our affiliation with IDT's experienced semiconductor manufacturing divisions, we thoroughly understand and therefore test all modules to the applicable datasheet specifications and customer requirements.

Thus, IDT is able to offer today's electronic design engineers a unique solution for their "need-more-for-less" problem modules. These high speed, high performance products offer the density advantages of SMD and SMT, the added benefit of low power CMOS technology, and throughhole packaged electronics without the high cost of doing it inhouse.

1

#### STATE-OF-THE-ART FACILITIES AND CAPABILITIES

Integrated Device Technology is headquartered in Santa Clara, California—the heart of "Silicon Valley." The company's operations are housed in six facilities totaling over 500,000 square feet. These facilities house all aspects of business from research and development to design, wafer fabrication, assembly, environmental screening, test, and administration. In-house capabilities include scanning electron microscope (SEM) evaluation, particle impact noise detection (PIND), plastic and hermetic packaging, military and commercial testing, burn-in, life test, and a full complement of environmental screening equipment.

The over-200,000-square-foot corporate headquarters campus is composed of three buildings. The largest facility on this site is a 100,000 square foot, two-building complex. The first building, a 60,000-square-foot facility, is dedicated to the Standard Logic and RISC Microprocessor product lines, as well as hermetic and plastic package assembly, logic products' test, burn-in, mark, QA, and a reliability/failure analysis lab.

IDT's Packaging and Assembly Process Development teams are located here. To keep pace with the development of new products and to enhance the IDT philosophy of "innovation," these teams have ultra-modern, integrated and correspondingly sophisticated equipment and environments at their disposal. All manufacturing is completed in dedicated clean room areas (Class 10K minimum), with all preseal operations accomplished under Class 100 laminar flow hoods.

Development of assembly materials, processes and equipment is accomplished under a fully operational production environment to ensure reliability and repeatable product. The Hermetic Manufacturing and Process Development team is currently producing custom products to the strict requirements of MIL-STD-883. The fully automated plastic facility is currently producing high volumes of USA-manufactured product, while developing state-of-the-art surfac-mount technology patterned after MIL-STD-883.

The second building of the complex houses sales, marketing, finance, MIS, and Northwest Area Sales.

The RISC Subsystems Division is located across from the two-building complex in a 50,000-square-foot facility. Also located at this facility are Quality Assurance and wafer fabrication services. Administrative services, Human Resources, International Planning, Shipping and Receiving departments are also housed in this facility.

IDT's largest and newest facility, opened in 1990 in San

Jose, California, is a multi-purpose 150,000-square-foot, ultra-modern technology development center. This facility houses a 25,000 square foot, combined Class 1 (a maximum of one particle-per-cubic-foot of 0.2 micron or larger), sub-half-micron R&D fabrication facility and a wafer fabrication area. This fab supports both production volumes of IDT products, including some next-generation SRAMs, and the R&D efforts of the technology development staff. Technology development efforts targeted for the center include advanced silicon processing and wafer fabrication techniques. A test area to support both production and research is located on-site. The building is also the home of the FIFO, ECL, and Subsystems product lines.

IDT's second largest facility is located in Salinas, California, about an hour south of Santa Clara. This 95,000-square-foot facility, located on 14 acres, houses the Static RAM Division and Specialty Memory product line. Constructed in 1985, this facility contains an ultra-modern 25,000-square-foot high-volume wafer fabrication area measured at Class 2-to-3 (a maximum of 2 to 3 particles-per-cubic-foot of 0.2 micron or larger) clean room conditions. Careful design and construction of this fabrication area created a clean room environment far beyond the 1985 average for U.S. fab areas. This made possible the production of large volumes of high-density submicron geometry, fast static RAMs. This facility also houses shipping areas for IDT's leadership family of CMOS static RAMs. This site can expand to accommodate a 250,000-square-foot complex.

To extend our capabilities while maintaining strict control of our processes, IDT has an operational Assembly and Test facility located in Penang, Malaysia. This facility assembles product to U.S. standards, with all assemblies done under laminar flow conditions (Class 100) until the silicon is encased in its final packaging. All products in this facility are manufactured to the quality control requirements of MIL-STD-883.

All of IDT's facilities are aimed at increasing our manufacturing productivity to supply ever-larger volumes of high-performance, cost-effective, leadership CMOS products.

1

#### SUPERIOR QUALITY AND RELIABILITY

Maintaining the highest standards of quality in the industry on all products is the basis of Integrated Device Technology's manufacturing systems and procedures. From inception, quality and reliability are built into all of IDT's products. Quality is "designed in" at every stage of manufacturing — as opposed to being "tested-in" later — in order to ensure impeccable performance

Dedicated commitment to fine workmanship, along with development of rigid controls throughout wafer fab, device assembly and electrical test, create inherently reliable products. Incoming materials are subjected to careful inspections. Quality monitors, or inspections, are performed throughout the manufacturing flow.

IDT military grade monolithic hermetic products are designed to meet or exceed the demanding Class B reliability levels of MIL-STD-883 and MIL-M-38510, as defined by Paragraph 1.2.1 of MIL-STD-883.

Product flow and test procedures for all monolithic hermetic military grade products are in accordance with the latest revision and notice of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with tight controls and inspections to ensure that products meet the requirements for 100% screening. Routine quality conformance lot testing is performed as defined in MIL-STD-883. Methods 5004 and 5005.

For IDT module products, screening of the fully assembled substrates is performed, in addition to the monolithic level screening, to assure package integrity and mechanical reliability. All modules receive 100% electrical tests (DC, functional and dynamic switching) to ensure compliance with the "subsystem" specifications.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that commercial, industrial and military grade products consistently meet customer requirements for quality, reliability and performance.

#### SPECIAL PROGRAMS

Class S. IDT also has all manufacturing, screening and test capabilities in-house (except X-ray and some Group D tests) to perform complete Class S processing per MIL-STD-883 on all IDT products and has supplied Class S products on several programs.

Radiation Hardened. IDT has developed and supplied several levels of radiation hardened products for military/ aerospace applications to perform at various levels of dose rate, total dose, single event upset (SEU), upset and latchup. IDT products maintain nearly their same high-performance levels built to these special process requirements. The company has in-house radiation testing capability used both in process development and testing of deliverable product. IDT also has a separate group within the company dedicated to supplying products for radiation hardened applications and to continue research and development of process and products to further improve radiation hardening capabilities.

2.7

GENERAL INFORMATION

TECHNOLOGY AND CAPABILITIES

2

**QUALITY AND RELIABILITY** 

3

PACKAGE DIAGRAM OUTLINES

FIFO PRODUCTS

5

SPECIALITY MEMORY PRODUCTS

3

SUBSYSTEMS PRODUCTS

7



### **QSP-QUALITY, SERVICE AND PERFORMANCE**


Quality from the beginning, is the foundation for IDT's commitment to supply consistently high-quality products to our customers. IDT's quality commitment is embodied in its all pervasive Continuous Quality Improvement (CQI) process. Everyone who influences the quality of the product–from the designer to the shipping clerk–is committed to constantly improving the quality of their actions.

#### IDT QUALITY PHILOSOPHY

"To make quantitative constant improvement in the quality of our actions that result in the supply of leadership products in conformance to the requirements of our customers."

#### IDT's ASSURANCE STRATEGY FOR CQL

Measurable standards are essential to the success of CQI. All the processes contributing to the final quality of the product need to be monitored, measured and improved upon through the use of statistical tools.



Our customers receive the benefit of our optimized systems. Installed to enhance quality and reliability, these systems provide accurate and timely reporting on the effectiveness of manufacturing controls and the reliability and quality performance of IDT products and services.

ORDER ENTRY

PRODUCTION CONTROL
SERVICE FLOW

SHIPPING

CUSTOMER SUPPORT

These systems and controls concentrate on CQI by focusing on the following key elements:

#### Statistical Techniques

Using statistical techniques, including Statistical Process Control (SPC) to determine whether the product/processes are under control.

#### Standardization

Implementing policies, procedures and measurement techniques that are common across different operational areas.

#### **Documentation**

Documenting and training in policies, procedures, measurement techniques and updating through characterization/ capability studies.

#### **Productivity Improvement**

Using constant improvement teams made up from employees at all levels of the organization.

#### Leadership

Focusing on quality as a key business parameter and strategic strength.

#### **Total Employee Participation**

Incorporating the CQI process into the IDT Corporate Culture.

#### **Customer Service**

Supporting the customer, as a partner, through performance review and pro-active problem solving.

#### People Excellence

Committing to growing, motivating and retaining people through training, goal setting, performance measurement and review.

#### PRODUCT FLOW

Product quality starts here. IDT has mechanisms and procedures in place that monitor and control the quality of our development activities. From the calibration of design capture libraries through process technology and product characterization that establish whether the performance, ratings and reliability criteria have been met. This includes failure analysis of parts that will improve the prototype product.

At the pre-production stage once again in-house qualification tests assure the quality and reliability of the product. All specifications and manufacturing flows are established and personnel trained before the product is placed into production.

#### Manufacturing

To accomplish CQI during the manufacturing stage, control items are determined for major manufacturing conditions. Data is gathered and statistical techniques are used to control specific manufacturing processes that affect the quality of the product.

1

In-process and final inspections are fed back to earlier processes to improve product quality. All product is burned-in (where applicable) before 100% inspection of electrical characteristics takes place.

Products which pass final inspection are then subject to Quality Assurance and Reliability Tests. This data is used to improve manufacturing processes and provide reliability predictions of field applications.

#### Inventory and Shipping

Controls in shipping focus on ensuring parts are identified and packaged correctly. Care is also taken to see that the correct paperwork is present and the product being shipped was processed correctly.

#### SERVICE FLOW

Quality not only applies to the product but to the quality -ofservice we give our customers. Services is also constantly monitored for improvement.

#### **Order Procedures**

Checks are made at the order entry stage to ensure the correct processing of the Customer's product. After verification and data entry the Acknowledgements (sent to Customers) are again checked to ensure details are correct. As part of the CQI process, the results of these verifications are analyzed using statistical techniques and corrective actions are taken.

#### Production Control

Production Control (P.C.) is responsible for the flow and logistics of material as it moves through the manufacturing processes. The quality of the actions taken by P.C. greatly impinges on the quality of service the customer receives. Because many of our customers have implemented Just-in-Time (JIT) manufacturing practices, IDT as a supplier also has to adopt these same disciplines. As a result, employees receive extensive training and the performance level of key actions are kept under constant review. These key actions include:

Quotation response and accuracy.
Scheduling response and accuracy.
Response and accuracy of Expedites.
Inventory, management, and effectiveness.
On time delivery.

#### **Customer Support**

IDT has a worldwide network of sales offices and Technical Development Centers. These provide local customer support on business transactions, and in addition, support customers on applications information, technical services, benchmarking of hardware solutions, and demonstration of various Development Workstations.

The key to CQI is the timely resolution of defects and implementation of the corrective actions. This is no more important than when product failures are found by a customer. When failures are found at the customer's incoming inspection, in the production line, or the field application, the Division Quality Assurance group is the focal point for the investigation of the cause of failure and implementation of the corrective action. IDT constantly improves the level of support we give our customers by monitoring the response time to customers that have detected a product failure. Providing the customer with an analysis of the failure, including corrective actions and the statistical analysis of defects, brings CQI full circle-full support of our customers and their designs with high-quality products.

#### SUMMARY

In 1990, IDT made the commitment to "Leadership through Quality, Service, and Performance Products".

We believe by following that credo IDT and our cusotmers will be successful in the coming decade. With the implementation of the CQI strategy within the company, we will satisfy our goal...

"Leadership through Quality, Service and Performance Products".

3.1 2

#### **IDT QUALITY CONFORMANCE PROGRAM**

#### A COMMITMENT TO QUALITY

Integrated Device Technology's monolithic assembly products are designed, manufactured and tested in accordance with the strict controls and procedures required by Military Standards. The documentation, design and manufacturing criteria of the Quality and Reliability Assurance Program were developed and are being maintained to the most current revisions of MIL-38510 as defined by paragraph 1.2.1 of MIL-STD-883 and MIL-STD-883 requirements.

Product flow and test procedures for all Class B *monolithic* hermetic Military Grade microcircuits are in full compliance with paragraph 1.2.1 of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with stringent controls and inspections to ensure that products meet the requirements for 100% screening and quality conformance tests as defined in MIL-STD-883, Methods 5004 and 5005.

Product flow and test procedures for all *plastic* and *commercial hermetic* products are in accordance with industry practices for producing highly reliable microcircuits to ensure that products meet the IDT requirements for 100% screening and quality conformance tests.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that our products consistently meet customer requirements for quality, reliability and performance.

#### SUMMARY

#### Monolithic Hermetic Package Processing Flow(1)

Refer to the Monolithic Hermetic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

 Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better.

Wafers from each wafer fabrication area are subjected to Scanning Electron Microscope analysis on a periodic basis.

- Die Visual Inspection: Wafers are cut and separated and the individual die are 100% visually inspected to strict IDT-defined internal criteria.
- Die Shear Monitor: To ensure die attach integrity, product samples are routinely subjected to a shear strength test per Method 2019.

- Wire Bond Monitor: Product samples are routinely subjected to a strength test per Method 2011, Condition D, to ensure the integrity of the lead bond process.
- Pre-Cap Visual: Before the completed package is sealed, 100% of the product is visually inspected to Method 2010, Condition B criteria.
- 6. Environmental Conditioning: 100% of the sealed product is subjected to environmental stress tests. These thermal and mechanical tests are designed to eliminate units with marginal seal, die attach or lead bond integrity.
- 7. Hermetic Testing: 100% of the hermetic packages are subjected to fine and gross leak seal tests to eliminate marginally sealed units or units whose seals may have become defective as a result of environmental conditioning tests.
- Pre-Burn-In Electrical Test: Each product is 100% electrically tested at an ambient temperature of +25°C to IDT data sheet or the customer specification.
- Burn-In: 100% of the Military Grade product is burned-in under dynamic electrical conditions to the time and temperature requirements of Method 1015, Condition D. Except for the time, Commercial Grade product is burned-in as applicable to the same conditions as Military Grade devices.
- 10. Post-Burn-In Electrical: After burn-in, 100% of the Class B Military Grade product is electrically tested to IDT data sheet or customer specifications over the -55°C to +125°C temperature range. Commercial Grade products are sample tested to the applicable temperature extremes.
- Mark: All product is marked with product type and lot code identifiers. MIL-STD-883 compliant Military Grade products are identified with the required compliant code letter.
- 12. Quality Conformance Tests: Samples of the Military Grade product which have been processed to the 100% screening tests of Method 5004 are routinely subjected to the quality conformance requirements of Method 5005.

#### NOTE:

For quality requirements beyond Class B levels such as SEM analysis, X-Ray inspection, Particle Impact Noise Reduction (PIND) test, Class S screening
or other customer specified screening flows, please contact your Integrated Device Technology sales representative.

#### SUMMARY

#### **Monolithic Plastic Package Processing Flow**

Refer to the Monolithic Plastic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

 Wafer Fabrication: Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better.

Topside silicon nitride passivation is all applied to all wafers for better moisture barrier characteristics.

Wafers from each wafer fabrication area are subjected to Scanning Electron Microscope analysis on a periodic basis.

- Die Visual Inspection: Wafers are 100% visually inspected to strict IDT defined internal criteria.
- Die Push Test: To ensure die attach integrity, product samples are routinely subjected to die push tests, patterned after MIL-STD-883, Method 2019.
- Wire Bond Monitor: Product samples are routinely subjected to wire bond pull and ball shear tests to ensure the integrity of the wire bond process, patterned after MIL-STD-883, Method 2011, Condition D.
- Pre-Cap Visual: Before encapsulation, all product lots are visually inspected (using LTPD 5 sampling plan) to criteria patterned after MIL-STD-883, Method 2010. Condition B.

- Post Mold Cure: Plastic encapsulated devices are baked to ensure an optimum polymerization of the epoxy mold compound so as to enhance moisture resistance characteristics.
- Pre-Burn-In Electrical: Each product is 100% electrically tested at an ambient temperature of +25°C to IDT data sheet or the customer specification.
- Burn-In: Except for MSI Logic family devices where it may be obtained as an option, all Commercial Grade plastic package products are burned-in for 16 hours at +125°C minimum (or equivalent), utilizing the same burn-in conditions as the Military Grade product.
- 9. Post-Burn-In Electrical: After burn-in, 100% of the plastic product is electrically tested to IDT data sheet or customer specifications at the maximum temperature extreme. The minimum temperature extreme is tested periodically on an audit basis.
- Mark: All product is marked with product type and lot code identifiers. Products are identified with the assembly and test locations.
- 11. Quality Conformance Inspection: Samples of the plastic product which have been processed to the 100% screening requirements are subjected to the Periodic Quality Conformance Inspection Program. Where indicated, the test methods are patterned after MIL-STD-883 criteria.

3.2 2

TABLE 1 This table defines the device class screening procedures for IDT's high reliability products in conformance with MIL-STD-883C.

Monolithic Hermetic Package Final Processing Flow

	CLASS-S		CLASS-B	CLASS-C (1)		
OPERATION	TEST METHOD	RQMT	TEST METHOD	ROMT	TEST METHOD	RQMT
BURN-IN	1015 Cond. D, 240 Hrs @ 125°C or equivalent	100%	1015 Cond. D, 160 Hrs. @ 125°C min or equivalent	100%	Per applicable device specification	100%
POST BURN-IN ELECTRICAL: Static (DC), Functional and Switching (AC)	Per applicable device specification +25, -55 and 125°C	100%	Per applicable device specification +25, -55 and 125°C	100%	Per applicable <sup>(2)</sup> device specification	100%
Group A ELECTRICAL: Static (DC), Functional and Switching (AC)	(DC), Functional device specification device specification		device specification	Sample	Per applicable <sup>(2)</sup> device specification	Sample
MARK/LEAD STRAIGHTENING	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%
FINAL ELECTRICAL TEST	Per applicable device specification +25°C	100%	Per applicable device specification +25°C	100%	Per applicable device specification +25°C	100%
FINAL VISUAL/PACK	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%
QUALITY CONFORMANCE INSPECTION	5005 Group B, C, D.	Sample	5005 Group B,C,D.	Sample	IDT Spec	Sample
QUALITY SHIPPING INSPECTION (Visual/Plant Clearance)	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%

#### NOTES:

Class-C = IDT commercial spec. for hermetic and plastic packages
 Typical 0°C, 70°C, Extended -55°C +125°C

## RADIATION TOLERANT/ENHANCED/HARDENED PRODUCTS FOR RADIATION ENVIRONMENTS

#### INTRODUCTION

The need for high-performance CMOS integrated circuits in military and space systems is more critical today than ever before. The low power dissipation that is achieved using CMOS technology, along with the high complexity and density levels, makes CMOS the nearly ideal component for all types of applications.

Systems designed for military or space applications are intended for environments where high levels of radiation may be encountered. The implication of a device failure within a military or space system clearly is critical. IDT has made a significant contribution toward providing reliable radiation-tolerant systems by offering integrated circuits with enhanced radiation tolerance. Radiation environments, IDT process enhancements and device tolerance levels achieved are described below.

#### THE RADIATION ENVIRONMENT

There are four different types of radiation environments that are of concern to builders of military and space systems. These environments and their effects on the device operation, summarized in Figure 1, are as follows:

Total Dose Accumulation refers to the total amount of accumulated gamma rays experienced by the devices in the system, and is measured in RADS (SI) for radiation units experienced at the silicon level. The physical effect of gamma rays on semiconductor devices is to cause threshold shifts (Vt shifts) of both the active transistors as well as the parasitic field transistors. Threshold voltages decrease as total dose is accumulated; at some point, the device will begin to exhibit parametric failures as the input/output and supply currents increase. At higher radiation accumulation levels, functional failures occur. In memory circuits, however, functional failures due to memory cell failure often occur first.

Burst Radiation or Dose Rate refers to the amount of radiation, usually photons or electrons, experienced by the devices in the system due to a pulse event, and is measured in RADS (Si) per second. The effect of a high dose rate or burst of radiation on CMOS integrated circuits is to cause temporary upset of logic states and/or CMOS latch-up. Latch-up can cause permanent damage to the device.

Single Event Upset (SEU) is a transient logic state change caused by high-energy ions, such as energetic cosmic rays, striking the integrated circuits. As the ion passes through the silicon, charge is either created through ionization or direct nuclear collision. If collected by a circuit node, this excess charge can cause a change in logic state of the circuit. Dynamic nodes that are not actively held at a particular logic state (dynamic RAM cells for example) are the most susceptible. These upsets are transient, but can cause system failures known as "soft errors."

Neutron Irradiation will cause structural damage to the silicon lattice which may lead to device leakage and, ultimately, functional failure.

#### **DEVICE ENHANCEMENTS**

Of the four radiation environments above, IDT has taken considerable data on the first two, Total Dose Accumulation and Dose Rate. IDT has developed a process that significantly

Radiation Category	Primary Particle	Source	Effect
Total Dose	Gamma	Space or Nuclear Event	Permanent
Dose Rate	Photons	Nuclear Event	Temporary Upset of Logic State or Latch-up
SEU	Cosmic Frays	Space	Temporary Upset of Logic State
Neutron	Neutrons	Nuclear Event	Device Leakage Due to Silicon Lattice Damage

2510 dry 01

Figure 1.

improves the radiation tolerance of its devices within these environments. Prevention of SEU failures is usually accomplished by system-level considerations, such as Error Detection and Correction (EDC) circuitry, since the occurrence of SEUs is not particularly dependent on process technology. Through IDT's customer contracts, SEU has been gathered on some devices. Little is yet known about the effects of neutron-induced damage. For more information on SEU testing, contact IDT's Radiation Hardened Product Group.

Enhancements to IDT's standard process are used to create radiation enhanced and tolerant processes. Field and gate oxides are "hardened" to make the device less susceptible to radiation damage by modifying the process architecture to allow lower temperature processing. Device implants and Vts adjustments allow more Vt margin. In addition to process changes, IDT's radiation enhanced process utilizes epitaxial substrate material. The use of epi substrate material provides a lower substrate resistance environment to create latch-up free CMOS structures.

#### **RADIATION HARDNESS CATEGORIES**

Radiation Enhanced (RE) or Radiation Tolerant ('RT) versions of IDT products follow IDT's military product data sheets whenever possible (consult factory). IDT's Total Dose Test plan exposes a sample of die on a wafer to a particular Total Dose level via ARACOR X-Ray radiation. This Total Dose Test plan qualifies each 'RE or 'RT wafer to a Total Dose level. Only wafers with sampled die that pass Total Dose level

3

tests are assembled and used for orders (consult factory for more details on Total Dose sample testing). With regard to Total Dose testing, clarifications/exceptions to MIL-STD-883, Methods 5005 and 1019 are required. Consult factory for more details.

The 'RE and 'RT process enhancements enable IDT to offer integrated circuits with varying grades of radiation tolerance or radiation "hardness".

- Radiation Enhanced process uses Epi wafers and is able to provide devices that can be Total Dose qualified to 10K RADs (Si) or greater by IDT's ARACOR X-Ray Total Dose sample die test plan (Total Dose levels require negotiation, consult factory for more details).
- Radiation Tolerant product uses standard wafer/process material that is qualified to 10K RADs (Si) Total Dose by IDT's ARACOR X-Ray Total Dose sample die test plan. Integrated Device Technology can provide Radiation Tolerant/Enhanced versions of all product types (some speed

grades may not be available as 'RE).

Please contact your IDT sales representative or factory marketing to determine availability and price of any IDT product processed in accordance with one of these levels of radiation hardness.

#### CONCLUSION

There has been widespread interest within the military and space community in IDT's CMOS product line for its radiation hardness levels, as well as its high-performance and low power dissipation. To serve this growing need for CMOS circuits that must operate in a radiation environment, IDT has created a separate group within the company to concentrate on supplying products for these applications. Continuing research and development of process and products, including the use of in-house radiation testing capability, will allow Integrated Device Technology to offer continuously increasing levels of radiation-tolerant solutions.



GENERAL INFORMATION

**TECHNOLOGY AND CAPABILITIES** 

QUALITY AND RELIABILITY

3

PACKAGE DIAGRAM OUTLINES

4

FIFO PRODUCTS

SPECIALITY MEMORY PRODUCTS

3

SUBSYSTEMS PRODUCTS

7

## 4

#### SECTION PAGE

MONOLITHIC	PACKAGE DIAGRAM OUTLINES (Continued)4.3	
PKG.	DESCRIPTION	
J18-1	18-Pin Plastic Leaded Chip Carrier (rectangular)	25
J20-1	20-Pin Plastic Leaded Chip Carrier (square)	24
J28-1	28-Pin Plastic Leaded Chip Carrier (square)	24
J32-1	32-Pin Plastic Leaded Chip Carrier (rectangular)	25
J44-1	44-Pin Plastic Leaded Chip Carrier (square)	24
J52-1	52-Pin Plastic Leaded Chip Carrier (square)	24
J68-1	68-Pin Plastic Leaded Chip Carrier (square)	24
J84-1	84-Pin Plastic Leaded Chip Carrier (square)	24
L20-1	20-Pin Leadless Chip Carrier (rectangular)	12
L20-2	20-Pin Leadless Chip Carrier (square)	10
L22-1	22-Pin Leadless Chip Carrier (rectangular)	12
L24-1	24-Pin Leadless Chip Carrier (rectangular)	12
L28-1	28-Pin Leadless Chip Carrier (square)	10
L28-2	28-Pin Leadless Chip Carrier (rectangular)	12
L32-1	32-Pin Leadless Chip Carrier (rectangular)	12
L44-1	44-Pin Leadless Chip Carrier (square)	10
L48-1	48-Pin Leadless Chip Carrier (square)	10
L52-1	52-Pin Leadless Chip Carrier (square)	11
L52-2	52-Pin Leadless Chip Carrier (square)	11
L68-1	68-Pin Leadless Chip Carrier (square)	11
L68-2	68-Pin Leadless Chip Carrier (square)	11
E16-1	16-Lead CERPACK	9
E20-1	20-Lead CERPACK	9
E24-1	24-Lead CERPACK	9
E28-1	28-Lead CERPACK	9
E28-2	28-Lead CERPACK	9
F20-1	20-Lead Flatpack	5
F20-2	20-Lead Flatpack (.295 body)	5
F24-1	24-Lead Flatpack	5
F28-1	28-Lead Flatpack	5
F28-2	28-Lead Flatpack	5
F48-1	48-Lead Quad Flatpack	6
F64-1	64-Lead Quad Flatpack	6
F68-1	68-Lead Quad Flatpack	7
F84-2	84-Lead Quad Flatpack (cavity up)	8
PQ80-2	80-Lead Plastic Quad Flatpack (IEAJ)	23
PQ100-1	100-Lead Plastic Quad Flatpack (JEDEC)	22
PQ100-2	100-Lead Plastic Quad Flatpack (EIAJ)	23
PQ132-1	132-Lead Plastic Quad Flatpack (JEDEC)	22


#### **MODULE PACKAGE DIAGRAM OUTLINES**

Module package diagrams are located at the back of each Subsystems data sheet.



## PACKAGE DIAGRAM OUTLINES

## DUAL IN-LINE PACKAGES



#### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. THE MINIMUM LIMIT FOR DIMENSION 61 MAY BE .023 FOR CORNER LEADS.

## 16-28 LEAD CERDIP (300 MIL)

DWG #	D1	6-1	D1	8-1	D2	0-1	. D2	2-1	D2	4-1	D2	8-3
# OF LDS (N)	1	6	. 1	8	2	20	2	2	_ 2	.4	2	.8
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.140	.200	.140	.200	.140	.200	.140	.200	.140	.200	.140	.200
b	.015	.021	.015	.021	.015	.021	.015	.021	.015	.021	.015	.021
b1	.045	.060	.045	.060	.045	.060	.045	.060	.045	.065	.045	.065
С	.009	.012	.009	.012	.009	.012	.009	.012	.009	.014	.009	.014
D	.750	.830	.880	.930	.935	1.060	1.050	1.080	1.240	1.280	1.440	1.485
Ε	.285	.310	.285	.310	.285	.310	.285	.310	.285	.310	.285	.310
E1	.290	.320	.290	.320	.290	.320	.300	.320	.300	.320	.300	.320
е	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC
L	.125	.175	.125	.175	.125	.175	.125	.175	.125	.175	.125	.175
L1	.150	ı	.150		.150	-	.150		.150	1	.150	_
Q	.015	.055	.015	.055	.015	.060	.015	.060	.015	.060	.015	.060
S	.020	.080	.020	.080	.020	.080	.020	.080	.030	.080	.030	.080
S1	.005		.005	_	.005	_	.005		.005	-	.005	_
α	0.	15°	0.	15°	0.	15°	0.	15°	ò	15*	0,	15°

## DUAL IN-LINE PACKAGES (Continued)

## 24-40 LEAD CERDIP (400 & 600 MIL)


DWG #	D2	4-3	D24-2		D28-1		D40-1	
# OF LDS (N)	2	24	2	24	2	8	40	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.130	.175	.090	.190	.090	.200	.160	.220
b	.015	.021	.014	.023	.014	.023	.014	.023
b1	.045	.065	.045	.060	.045	.065	.045	.065
С	.009	.014	.008	.012	.008	.014	.008	.014
D	1.180	1.250	1.230	1.290	1.440	1.490	2.020	2.070
E	.350	.410	.500	.610	.510	.600	.510	.600
E1	.380	.420	.590	.620	.590	.620	.590	.620
е	.100	BSC	.100	BSC	.100 BSC		.100 BSC	
L	.125	.175	.125	.200	.125	.200	.125	.200
L1	.150		.150	_	.150	-	.150	
Q	.015	.060	.015	.060	.020	.060	.020	.060
S	.030	.070	.030	.080	.030	.080	.030	.080
S1	.005	_	.005		.005		.005	_
α	0.	15°	0.	15°	0.	15 <b>°</b>	0.	15°

## 32 LEAD CERDIP (WIDE BODY)

DWG #	D32-1			
# OF LDS (N)	3	2		
SYMBOL	MIN	MAX		
Α	.120	.210		
b	.014	.023		
b1	.045	.065		
C	.008	.014		
D	1.625	1.675		
E	.570	.600		
E1	.590	.620		
е	.100	BSC		
L	.125	.200		
L1	.150	-		
Q	.020	.060		
S	.030	.080		
S1	.005			
α	0,	15°		

## DUAL IN-LINE PACKAGES (Continued)

## 20-32 LEAD SIDE BRAZE (300 MIL)




#### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	C20	D <b>-</b> 1	C22	2-1	C24	1-1	C28	3-1	C32	3
# OF LDS (N)	2	0	2	2	2	4	2	8	3	2
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.090	.200	.100	.200	.090	.200	.090	.200	.090	.200
b	.014	.023	.014	.023	.015	.023	.014	.023	.014	.023
b1	.045	.060	.045	.060	.045	.060	.045	.060	.045	.060
С	.008	.015	.008	.015	.008	.015	.008	.015	.008	.014
D	.970	1.060	1.040	1.120	1.180	1.230	1.380	1.420	1.580	1.640
E	.260	.310	.260	.310	.220	.310	.220	.310	.280	.310
E1	.290	.320	.290	.320	.290	.320	.290	.320	.290	.320
е	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC
L	.125	.200	.125	.200	.125	.200	.125	.200	.100	.175
L1	.150	_	.150_	_	.150	-	.150		.150	-
Q	.015	.060	.015	.060	.015	.060	.015	.060	.030	.060
S	.030	.065	.030	.065	.030	.065	.030	.065	.030	.065
S1	.005	_	.005	_	.005	_	.005	1	.005	-
S2	.005		.005	_	.005	-	.005	_	.005	_

## DUAL IN-LINE PACKAGES (Continued)

## 24-68 LEAD SIDE BRAZE (600 MIL)




#### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

D.11/0 //	60		000	7	0.77	2 4	C 4 (	1	045		000	7 4
DWG #	C24	2	C28		C3:		C40	J I	C48	5-2		3-1
# OF LDS (N)	2	4	2	8	3	2	4	0	4	8	6	88
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.090	.190	.085	.190	.100	.190	.085	.190	.100	.190	.085	.190
b	.015	.023	.015	.022	.015	.023	.015	.023	.015	.023	.015	.023
b1	.045	.060	.045	.060	.045	.060	.045	.060	.045	.060	.045	.060
C	.008	.012	.008	.012	.008	.014	.008	.012	.008	.012	.008	.012
D .	1.180	1.220	1.380	1.430	1.580	1.640	1.980	2.030	2.370	2.430	2.380	2.440
E	.575	<i>.</i> 610	.580	.610	.580	.610	.580	.610	.550	.610	.580	610
E1	.595	.620	.595	.620	.590	.620	.595	.620	.595	.620	.590	.620
е	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.070	BSC
L	.125	.175	.125	<i>.</i> 175	.100	.175	.125	.175	.125	.175	.125	.175
L1	.150	-	.150		.150	_	.150	-	.150	_	.150	-
Q	.020	.060	.020	.060	.020	.060	.020	.060	.020	.060	.020	.070
S	.030	.065	.030	.065	.030	.065	.030	.065	.030	.065	.030	.065
S1	.005	-	.005	_	.005	_	.005	-	.005	-	.005	_
S2	.005	-	.005		.005		.005		.005	_	.005	

## FLATPACKS

#### 20-28 LEAD FLATPACK



#### NOTES:


- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.


DWG #	F20	) <del>-</del> 1	F20	)-2	F24	1-1	F28	3-1	F28	J-2
# OF LDS (N)	2	0	20 (.29	5 BODY)	2	4	2	8	2	8
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.045	.092	.045	.092	.045	.090	.045	.090	.045	.115
b	.015	.019	.015	.019	.015	.019	.015	.019	.015	.019
С	.004	.007	.004	.007	.004	.007	.004	.007	.004	.007
D		.540		.540	_	.640	.710	.740	.710	.740
E	.340	.360	.245	.303	.360	.420	.480	.520	.480	.520
E2	.130	_	.130	_	<i>.</i> 180	_	.180	_	.180	_
E3	.030	_	.030	_	.030	_	.040	_	.040	_
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC
K	.006	.015	.008	.015	_	-	_	-	_	_
L	.250	.370	.250	.370	.250	.370	.250	.370	.250	.370
Q	.010	.040	.010	.040	.010	.040	.010	.045	.026	.045
S	-	.045		.045		.045	-	.045		.045
S1	.000	_	.005	_	.005	-	.005	_	.005	

4.3

## FLATPACKS (Continued)

48-64 LEAD QUAD FLATPACK






#### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	F48-1		F6-	4-1	
# OF LDS (N)	4	.8	6	4	
SYMBOL	MIN	MAX	MIN	MAX	
Α	.089	.108	.070	.090	
A1	.079	.096	.060	.078	
A2	.058	.073	.030	.045	
ь	.018	.022	.016	.020	
C	.008	.010	.009	.012	
D/E		.750	.885	.915	
D1 /E1	.100	REF	.075 REF		
D2/E2	.550 BSC		.750 BSC		
е	.050 BSC		.050	BSC	
L	.350	.450	.350	.450	
ND/NE	1	2	16		

## FLATPACKS (Continued)

## 68 LEAD QUAD FLATPACK




#### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	F68-1			
# OF LDS (N)	6	8		
SYMBOL	MIN	MAX		
Α	.080	.145		
A1	.070	.090		
Ь	.014	.021		
С	.008	.012		
D/E	1.640	1.870		
D1/E1	.926	.970		
D2/E2	.800 BSC			
е	.050 BSC			
L	.350	.450		
ND/NE	17			

## FLATPACKS (Continued)

## 84 LEAD QUAD FLATPACK (CAVITY UP)



DWG #	F84		
# OF LDS (N)	8	4	
SYMBOL	MIN	MAX	
A	-	.140	
A1	_	.105	
b	.014	.020	
С	.007	.013	
D/E	1.940	1.960	
D1/E1	1.130	1.170	
D2/E2	1.000	BSC	
D3/E3	.500 BSC		
е	.050	BSC	
L	.350	.450	
ND/NE	21		

#### NOTES:


- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

AT BRAZE PADS

DETAIL "A"

# **CERPACKS**


# 16-28 LEAD CERPACK




- 1. ALL DIMENSION ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	E16	5-1	E20	O−1	E24	1-1	E28	3-1	- E28	3-2
# OF LDS (N)	1	6	2	20		24		8	28	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.055	.085	.045	.092	.045	.090	.045	.115	.045	.090
b	.015	.019	.015	.019	.015	.019	.015	.019	.015	.019
C	.0045	.006	.0045	.006	.0045	.006	.0045	.006	.0045	.006
D	.370	.430	1	.540	-	.640	1	.740	1	.740
Eugen	.245	.285	.245	.300	.300	.420	.460	.520	.340	.380
E1	-	.305	-	.305	1	.440	1	.550	1	.400
е	.050	BSC	.050	BSC -	.050	BSC-	.050	BSC	.050	BSC
K	.008	.015	.008	.015	.008	.015	.008	.015	.008	.015
L	.250	.370	.250	.370	.250	.370	.250	.370	.250	.370
Q	.026	.040	.026	.040	.026	.040	.026	.045	.026	.045
S	_	.045	-	.045	1	.045	-	.045	-	.045
S1	.005	_	.005	_	.005	_	.000	-	.005	

# LEADLESS CHIP CARRIERS



- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.



# 20-48 LEAD LCC (SQUARE)

DWG #	L20	0-2	L2	8-1	L4	4-1	L4	8-1	
# OF LDS (N)	2	20	2	28		14	48		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.064	.100	.064	.100	.064	.120	.055	.120	
A1	.054	.066	.050	.088	.054	.088	.045	.090	
B1	.022	.028	.022	.028	.022	.028	.017	.023	
B2	.072	REF	.072	REF	.072	REF	.072	REF	
В3	.006	.022	.006	.022	.006	.022	.006	.022	
D/E	.342	.358	.442	.460	.640	.660	.554	.572	
D1/E1	.200	BSC	.300	BSC	.500	.500 BSC		BSC	
D2/E2	.100	BSC	.150	BSC	.250	BSC	.220	BSC	
D3/E3	_	.358	_	.460	_	.560	.500	.535	
е	.050	BSC	.050	BSC	.050	BSC	.040	BSC	
e1	.015	_	.015	_	.015		.015		
h	.040	REF	.040	REF	.040	REF	.012 F	RADIUS	
J	.020	REF	.020	REF	.020	REF	.020	REF	
L	.045	.055	.045	.055	.045	.055	.033	.047	
L1	.045	.055	.045	.055	.045	.055	.033	.047	
L2	.077	.093	.077	.093	.077	.093	.077	.093	
L3	.003	.015	.003	.015	.003	.015	.003	.015	
ND/NE		5		7	1	1	1	12	

# LEADLESS CHIP CARRIERS (Continued)

52-68 LEAD LCC (SQUARE)


DWG #	L5	2-1	L5:	2-2	L68	3-2	L6	8-1-
# OF LDS (N)	L)	52	45	52	- 6	88	68	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.061	.087	.082	.120	.082	.120	.065	.120
. A1	.051	.077	.072	.088	.072	.088	.055	.075
B1	.022	.028	.022	.028	.022	.028	.008	.014
B2	.072	REF	.072	REF	.072	REF	.072	REF
B3	.006	.022	.006	.022	.006	.022	.006	.022
D/E	.739	.761	.739	.761	.938	.962	.554	.566
D1/E1	.600	BSC	.600	BSC	.800	BSC	.400 BSC	
D2/E2	.300	BSC	.300	BSC	.400	BSC	.200	BSC
D3/E3	_	.661	_	.661	_	.862		.535
е	.050	BSC	.050	BSC	.050	BSC	.025	BSC
e1	.015	_	.015		.015	_	.015	_
h	.040	REF	.040	REF	.040	REF	.040	REF
J	.020	REF	.020	REF	.020	REF	.020	REF
L	.045	.055	.045	.055	.045	.055	.045	.055
L1	.045	.055	.045	.055	.045	.055	.045	.055
L2	.077	.093	.075	.093	.075	.095	.077	.093
L3	.003	.015	.003	.015	.003	.015	.003	.015
ND/NE	1	3	1	3	1	7	1	7 .

4.3

11

B3 -

# LEADLESS CHIP CARRIERS (Continued)



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.


2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

# 20-32 LEAD LCC (RECTANGULAR)

DWG #	L2	0-1	- L2	2-1	L2	4-1	L.28	8-2	L3	2-1
# OF LDS (N)	2	20	2	22	2	24	28		32	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	.060	.075	.064	.100	.064	.120	.060	.120	.060	.120
A1	.050	.065	.054	.063	.054	.066	.050	.088	.050	.088
B1	.022	.028	.022	.028	.022	.028	.022	.028	.022	.028
B2	.072	REF	.072	REF	.072	REF	.072	REF	.072	REF
B3	.006	.022	.006	.022	.006	.022	.006	.022	.006	.022
D	.284	.296	.284	.296	.292	.308	.342	.358	.442	.458
D1	.150	BSC	.150	BSC	.200	BSC	.200	BSC	.300	BSC
D2	.075	BSC	.075	BSC	.100 BSC		.100 BSC		.150 BSC	
D3	-	.280		.280	_	.308	_	.358	_	.458
E	.420	.435	.480	.496	.392	.408	.540	.560	.540	.560
E1	.250	BSC	.300	BSC	.300	BSC	.400	BSC	.400	BSC
E2	.125	BSC	.150	BSC.	.150	BSC	.200	BSC	.200	BSC
E3		.410	-	.480	-	.408	_	.558		.558
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC
e1	.01,5	_	.015	_	.015	_	.015		.015	_
h	.040	REF	.012 F	RADIUS	.025	REF	.040	REF	.040	REF
J	.020	REF	.012 F	RADIUS	.015	REF	.020	REF	.020 REF	
L	.045	.055	.039	.051	.040	.050	.045	.055	.045	.055
L1	.045	.055	.039	.051	.040	.050	.045	.055	.045	.055
L2	.080	.095	.083	.097	.077	.093	.077	.093	.077	.093
L3	.003	.015	.003	.015	.003	.015	.003	.015	.003	.015
ND		4		4		5	5		7	
NE		6		7		7		9		9

### PIN GRID ARRAYS

# 68 PIN PGA (CAVITY UP)



DWG #	G68-1			
# OF PINS (N)	68			
SYMBOL	MIN	MAX		
Α	.070	.145		
ØΒ	.016	.020		
ØB1		.080		
øB2	.040	.060		
D/E	1.140	1.180		
D1/E1	1.000	BSC		
е	.100	BSC		
L	.120	.140		
М	11			
Q	.040	.060		

### NOTES:


4.3

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- CHAMFERED CORNERS ARE IDT'S OPTION.

13

# PIN GRID ARRAYS (Continued)

# 84 PIN PGA (CAVITY UP - 11 X 11 GRID)




DWG #	G84-3			
# OF PINS (N)	84			
SYMBOL	MIN	MAX		
Α	.070	.145		
ØΒ	.016	.020		
øB1	ı	.080		
øB2	.040	.060		
D/E	1.080	1.120		
D1/E1	1.000	BSC		
е	.100	BSC		
L	.120	.140		
М	1	1		
Q	.040	.060		

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.

# PIN GRID ARRAYS (Continued)

# 108 PIN PGA (CAVITY UP)



DWG #	G108-1			
# OF PINS (N)	108			
SYMBOL	MIN	MAX		
Α	.070	.145		
ØΒ	.016	.020		
øB1	1	.080		
øB2	.040	.060		
D/E	1.188	1.212		
D1/E1	1.100	BSC		
е	.100	BSC		
L	.120	.140		
М	1	2		
Q	.040	.060		

### NOTES:


- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
- 4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
- 5. CHAMFERED CORNERS ARE IDT'S OPTION.


4.3


15

# PLASTIC DUAL IN-LINE PACKAGES

# 16-32 LEAD PLASTIC DIP (300 MIL)







### NOTES:


- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DWG #	P16	3-1	P2	2-1	P28	3-2	P32-	-2
# OF LDS (N)	1	6	2	22	2	.8	32	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.140	.165	.145	.165	.145	.180	<i>.</i> 145	.180
A1	.015	.035	.015	.035	.015	.030	.015	.030
b	.015	.022	.015	.022	.015	.022	.016	.022
b1	.050	.070	.050	.065	.045	.065	.045	.060
С	.008	.012	.008	.012	.008	.015	.008	.015
D	.745	.760	1.050	1.060	1.345	1.375	1.545	1.585
Ε	.300	.325	.300	.320	.300	.325	.300	.325
E1	.247	.260	.240	.270	.270	.295	.275	.295
е	.090	.110	.090	.110	.090	.110	.090	.110
eA	.310	.370	.310	.370	.310	.400	.310	.400
L	.120	.150	.120	.150	.120	.150	.120	.150
α	0.	15°	o*	15°	0	15*	0.	15°
S	.015	.035	.020	.040	.020	.042	.020	.060
Q1	.050	.070	.055	.075	.055	.065	.055	.065

4

# PLASTIC DUAL IN-LINE PACKAGES (Continued)

# 18-24 LEAD PLASTIC DIP (300 MIL - FULL LEAD)



### NOTES:


- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DWG #	P18	3-1	P20	-1	P24	4—1	
# OF LDS (N)	1	8	20	)	24		
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	
Α	.140	.165	.145	.165	.145	.165	
A1	.015	.035	.015	.035	.015	.035	
Ь	.015	.020	.015	.020	.015	.020	
b1	.050	.070	.050	.070	.050	.065	
С	.008	.012	.008	.012	.008	.012	
D	.885	.910	1.022	1.040	1.240	1.255	
E	.300	.325	.300	.325	.300	.320	
E1	.247	.260	.240	.280	.250	.275	
е	.090	.110	.090	.110	.090	.110	
eA	.310	.370	.310	.370	.310	.370	
Ĺ	.120	.150	.120	.150	.120	.150	
α	o	15	0.	15*	0,	15°	
S	.040	.060	.025	.070	.055	.075	
Q1	.050	.070	.055	.075	.055	.070	

4.3

# PLASTIC DUAL IN-LINE PACKAGES (Continued)


# 24-48 LEAD PLASTIC DIP (600 MIL)



- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.


DWG #	P2	4-2	P28	3-1	P3	2-1	P.4	0-1	P48	3-1
# OF LEADS (N)	2	.4	28	}	3	2	4	0	48	
SYMBOLS	MIN	MAX								
A	.160	.185	.160	.185	.170	.190	.160	.185	.170	.200
A1	.015	.035	.015	.035	.015	.050	.015	.035	.015	.035
b	.015	.020	.015	.020	.016	.020	.015	.020	.015	.020
b1	.050	.065	.050	.065	.045	.055	.050	.065	.050	.065
С	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012
D	1.240	1.260	1.420	1.460	1.645	1.655	2.050	2.070	2.420	2.450
Ε	.600	.620	.600	.620	.600	.625	.600	.620	.600	.620
E1	.530	.550	.530	.550	.530	.550	.530	.550	.530	.560
е	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110
eA	.610	.670	.610	.670	.610	.670	.610	.670	.610	.670
L	.120	.150	.120	150	.125	.135	.120	.150	.120	.150
α	0.	15°	0.	15°	0.	15°	0.	15°	0.	15°
S	.060	.080	.055	.080	.070	.080	.070	.085	.060	.075
Q1	.060	.080	.060	.080	.065	.075	.060	.080	.060	.080


### SMALL OUTLINE IC



### NOTES:

- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF PKG.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.






16-24 LEAD SMALL OUTLINE (GULL WING - JEDEC)


SEATING PLANE


DWG #	S01	6-1	S01	8–1	S02	0-2	S02	4-2
# OF LDS (N)	16 (.	300)	18 (.300)		20 (.300")		24 (.300")	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
А	.095	.1043	.095	.1043	.095	.1043	.095	.1043
A1	.005	.0118	.005	.0118	.005	.0118	.005	.0118
В	.014	.020	.014	.020	.014	.020	.014	.020
С	.0091	.0125	.0091	.0125	.0091	0125	.0091	.0125
D	.403	.413	.447	.462	.497	.511	.600	.614
е	.050	BSC	.050 BSC		.050 BSC		.050 BSC	
E	.292	.2992	.292	.2992	.292	.2992	.292	.2992
h	.010	.020	.010	.020	.010	.020	.010	.020
Н	.400	.419	.400	.419	.400	.419	.400	.419
L i	.018	.045	.018	.045	.018	.045	.018	.045
α	0*	8"	0.	8*	0.	8*	0.	8*
S	.023	.035	.023	.035	.023	.035	.023	.035

# SMALL OUTLINE IC (Continued)



- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF THE PKG.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.






28 LEAD SMALL OUTLING (GULL WING - JEDEC)

DWG #	S02	28-2	S02	28-3	
# OF LDS (N)	28 (.	.300")	28 (.330")		
SYMBOL	MIN	MAX	MIN	MAX	
Α	.095	.1043	.110	.120	
A1	.005	.0118	.005	.014	
В :	.014	.020	.014	.019	
C	.0091	.0125	.006	.010	
. D	.700	.712	.718	.728	
е	.050	BSC	.050 BSC		
E	.292	.2992	.340	.350	
h	.010	.020	.012	.020	
Н	.400	.419	.462	.478	
L	.018	.045	.028	.045	
α	0.	8*	0.	8*	
S	.023	.035	.023	.035	

# SMALL OUTLINE IC (Continued)




# 20-32 LEAD SMALL OUTLINE (J-BEND, 300 MIL)

DWG #	S02	20-1	S02	4-4	S02	4-8	S02	8-5	S03	2-2
# OF LDS (N)	2	0	2	4	2	4	2	8	3	2
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.120	.140	.130	.148	.120	.140	.120	.140	.130	.148
A1	.078	.095	.082	.095	.078	.091	.078	.095	.082	.095
В	_	_	.026	.032	_	_	_	_	.026	.032
B1	.014	.020	.015	.020	.014	.019	.014	.020	.016	.020
С	.008	.013	.007	.011	.0091	.0125	.008	.013	.008	.013
D1	.500	.512	.620	.630	.602	.612	.700	.712	.820	.830
E	.335	.347	.335	.345	.335	.347	.335	.347	.330	.340
E1	.292	.300	.295	.305	.292	.299	.292	.300	.295	.305
E2	.262	.272	.260	.280	.262	.272	.262	.272	.260	.275
е	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC
h	.010	.020	.010	.020	.010	.016	.012	.020	.012	.020
S	.023	.035	.032	.043	.032	.043	.023	.035	.032	.043

# PLASTIC QUAD FLATPACKS

# 100-132 LEAD PLASTIC QUAD FLATPACK (JEDEC)



### NOTES:

SEATING PLANE


- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. PIN 1 IDENTIFIER CAN BE POSITIONED AT EITHER ONE OF THESE TWO LOCATIONS.
- 4. DIMENSIONS D1, D2, E1, AND E2 DO NOT INCLUDE MOLD PROTRUSIONS. ALLOWABLE MOLD PROTRUSIONS ARE AS FOLLOWS: D1 & E1 = .010 MAX. D2 & E2 = .007 MAX.
- 5. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.

Å1			C &	<b>A</b>
L.025 MIN (OPTIONAL)	'' e <del></del>   }	-		

DWG #	PQ1	00-1	PQ132-1		
# OF LDS (N)	1	00	1	32	
SYMBOLS	МІМ	MAX	MIN	MAX	
Α.	.160	.180	.160	.180	
A1	.020	.040	.020	.040	
В	.008	.016	.008	.016	
b1	.008	.012	.008	.012	
С	.0055	.008	.0055	.008	
D	.875	.885	1.075	1.085	
D1	.747	.753	.947	.953	
D2	.897	.903	1.097	1.103	
D3	.600	REF	.800 REF		
е	.025	BSC	.025	BSC	
Ε	.875	.885	1.075	1.085	
E1	.747	.753	.947	.953	
E2	.897	.903	1.097	1.103	
E3	.600	REF	.800	REF	
L	.020	.030	.020	.030	
α	0.	8'	0.	8*	
ND/NE	25,	/25	33/33		

# PLASTIC QUAD FLATPACKS (Continued)

# 80 & 100 LEAD RECTANGULAR PLASTIC QUAD FLATPACK (EIAJ)




DWG #	PQ8	0-2	PQ100-2		
# OF LDS (N)	8	0	10	00	
SYMBOLS	MIN	MAX	MIN	MAX	
Α	2.80	3.40	2.80	3.40	
A1	.25	-	.25	_	
A2	2.54	3.05	2.54	3.05	
С	.13	.20	.13	.20	
D	23.65	24.15	23.65	24.15	
D1	19.90	20.10	19.90	20.10	
D3	18.40	REF	18.85 REF		
Ε	17.65	18.15	17.65	18.15	
E1	13.90	14.10	13.90	14.10	
E3	12.00	REF	12.35 REF		
, <u>L</u>	.65	.95	.65	.95	
ND/NE	16,	16/24		/30	
Р	.80 BSC		.65	BSC	
W	.30	.45	.25	.40	
ZD	3.	30	.575		
ZE	1.	00	.825		

- ALL DIMENSIONS ARE IN METRIC, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- D1 & E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .254 PER SIDE.
- 4. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.

### PLASTIC LEADED CHIP CARRIERS

## 20-84 LEAD PLCC (SQUARE)





- NOTES:
- ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- BSC BASIC LEAD SPACING BETWEEN CENTERS
- D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.
- 5. ND & NE REPRESENT NUMBER OF LEADS IN D & E DIRECTIONS RESPECTIVELY.
- 6. D1 & E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PKG.

0,000 //	100		10.0		1.7		15.0		100		10	
DWG #		)—1	J28		J44		J52		J68		J84	<u> </u>
# OF LDS	2	.0	2	.8	4	4	5	2	6	8	8	4
SYMBOL	MIN	MAX	MIN	MAX								
Α	.165	.180	.165	.180	.165	.180	.165	.180	.165	.180	<i>.</i> 165	.180
A1.	.095	.115	.095	.115	.095	.115	.095	.115	.095	.115	.095	.115
В	.026	.032	.026	.032	.026	.032	.026	.032	.026	.032	.026	.032
b1	.013	.021	.013	.021	.013	.021	.013	.021	.013	.021	.013	.021
С	.020	.040	.020	.040	.020	.040	.020	.040	.020	.040	.020	.040
C1	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012
D	.385	.395	.485	.495	.685	.695	.785	.795	.985	.995	1.185	1.195
D1	.350	.356	.450	.456	.650	.656	.750	.756	.950	.956	1.150	1.156
D2/E2	.290	.330	.390	.430	.590	.630	.690	.730	.890	.930	1.090	1.130
D3/E3	.200	REF	.300	REF	.500	REF	.600	REF	.800	REF	1.000	REF
E	.385	.395	.485	.495	.685	.695	.785	.795	.985	.995	1.185	1.195
E1	.350	.356	.450	.456	.650	.656	.750	.756	.950	.956	1.150	1.156
е	.050	BSC	.050	BSC								
ND/NE		5		7	1	1	1	3	1	7		21

# PLASTIC LEADED CHIP CARRIERS (Continued)

# 18-32 LEAD PLCC (RECTANGULAR)





所述、例如、例如等数据、例如不同。

1. Jan 1 .

DWG #	J18	I <b>-</b> 1	J32	2-1
# OF LDS	1	8	25	12
SYMBOL	MIN	MAX	MIN	MAX
Α	.120	.140	.120	.140
A1	.075	.095	.075	.095
В	.026	.032	.026	.032
b1	.013	.021	.013	.021
С	.015	.040	.015	.040
C1	.008	.012	.008	.012
C2	-	-	.005	.015
D	.320	.335	.485	.495
D1	.289	.293	.449	.453
D2	.225	.265	.390	.430
D3	.150	REF	.300 REF	
E	.520	.535	.585	.595
E1	.489	.493	.549	.553
E2	.422	.465	.490	.530
E3	.200 REF		.400 REF	
е	.050 BSC		.050 BSC	
ND/NE	4 / 5		7 / 9	

#### NOTES:

- 1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
- 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.
- 5. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.
- 6. D1 & E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PACKAGE.

4.3 25

GENERAL INFORMATION

TECHNOLOGY AND CAPABILITIES

QUALITY AND RELIABILITY

PACKAGE DIAGRAM OUTLINES

# **FIFO PRODUCTS**

SPECIALITY MEMORY PRODUCTS

SUBSYSTEMS PRODUCTS

and the second second second second

### FIFO MEMORIES

Integration of IDT high-speed static RAM technology with internal support logic yields high-performance, high-density FIFO memories. A FIFO is used as a memory buffer between two asynchronous systems with simultaneous read/write access. The data rate between the two systems can be regulated by monitoring the status flags and throttling the read and write accesses. Since these FIFOs are built with an internal RAM pointer architecture, there is no fall-through time between a write to a memory location and a read from that memory location. System performance is significantly improved over the shift register-based arschitecture of previous FIFO designs which are handicapped with long fall-through times.

IDT offers the widest selection of monolithic FIFOs, ranging from shallow 64x4 and 64x5 to the high-density 16Kx9. Shallow FIFOs regulate data flow in tightly couped computational engines. High-density FIFOs store large blocks in networking, telecommunication and data storage systems. The IDT7200 FIFO family (256x9 through the 16Kx9 FIFOs) are all pin and function compatible, making density upgrades simple. All IDT FIFOs can be cascaded to greater word depths and expanded to greater word widths with no external support logic.

IDT's high-speed SyncFIFO™ is ideal for multiprocessor systems, workstations and high-end graphics. The innovative architecture of the SyncFIFO (internal I/O registers with separate clock and enable inputs), along with wider data bus, simplifies design and reduces interface logicc.

The Parallel-Serial FIFOs incorporate a serial input or a serial output shifter for serial-to-parallel or parallel-to-serial bus interface. The Parallel-Serial FIFOs also offer six status flags for flexible data throttling.

A variety of packages are available: standard plactic FIP and CERDIP, surface mount ceramic LCC, PLCC and SOIC, and high-reliability flatpack. Increasing board density is the overwhelming goal of IDT's package development efforts, as demonstrated by the introduction of the 300 mil ThinDIP.

FIFO modules, composed of four LCC devices mounted on a multi-layer co-fired ceramic substrate, increase densities to 32Kx18 which are pin-compatible with current monolithic versions.

IDT is committed to offering FIFOs of increasing density, speed and enhanced architectural innovations, such as Flexishift $^{\rm IM}$  and the BiFIFO, for easier system interface.



# **TABLE OF CONTENTS**

		PAGE
FIFO PRODUCTS		
IDT7200	256 x 9-Bit Parallel FIFO	5.1
IDT7201	512 x 9-Bit Parallel FIFO	5.1
IDT7202	1024 x 9-Bit Parallel FIFO	5.1
IDT7203	2048 x 9-Bit Parallel FIFO	5.2
IDT7204	4096 x 9-Bit Parallel FIFO	5.2
IDT7205	8192 x 9-Bit Parallel FIFO	5.2
IDT7206	16384 x 9-Bit Parallel FIFO	5.2
IDT72005	256 x 18-Bit Parallel First-In/First-Out FIFO	5.3
IDT72015	512 x 18-Bit Parallel First-In/First-Out FIFO	5.3
IDT72025	1K x 18-Bit Parallel First-In/First-Out FIFO	5.3
IDT72021	1K x 9-Bit Parallel Flagged FIFO with OE	
IDT72031	2K x 9-Bit Parallel Flagged FIFO with OE	
IDT72041	4K x 9-Bit Parallel Flagged FIFO with OE	5.4
IDT72103	2048 x 9-Bit ConfigurableParallel/Serial FIFO	
IDT72104	4096 x 9-Bit Configurable Parallel/Serial FIFO	5.5
IDT72105	256 x 16-Bit Parallel-to-Serial FIFO	
IDT72115	512 x 16-Bit Parallel-to-Serial FIFO	5.6
IDT72125	1024 x 16-Bit Parallel-to-Serial FIFO	
IDT72131	2048 x 9-Bit Parallel-to-Serial FIFO	
IDT72141	4096 x 9-Bit Parallel-to-Serial FIFO	5.7
IDT72132	2048 x 9-Bit Parallel/Serial FIFO	
IDT72142	4096 x 9-Bit Parallel/Serial FIFO	5.8
IDT72200	256 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72210	512 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72220	1024 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.9
IDT72230	2048 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72240	4096 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72420	64 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.9
IDT72201	256 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.10
IDT72211	512 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.10
IDT72221	1024 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.10
IDT72231	2048 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	
IDT72241	4096 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.10
IDT72421	64 x 9-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.10
IDT72215	512 x 18-Bit Parallel Synchronous FIFO	5.11
IDT72225	1024 x 18-Bit Parallel Synchronous FIFO	
IDT72205LB	256 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.12
IDT72215LB	512 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.12
IDT72225LB	1024 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.12
IDT72235LB	2048 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.12
IDT72245LB	4096 x 18-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.12
IDT72401	64 x 4-Bit Parallel FIFO	5.13
IDT72402	64 x 5-Bit Parallel FIFO	5.13
IDT72403	64 x 4-Bit Parallel FIFO (w/Output Enable)	5.13
IDT72404	64 x 5-Bit Parallel FIFO (w/Output Enable)	
IDT72413	64 x 5-Bit Parallel FIFO with Flags	5.14
IDT7251	512 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	
IDT72510	512 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	
IDT7252	1024 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	
IDT72520	1024 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	
IDT72511	512 x 18-Bit Parallel Bidirectional FIFO	
IDT72521	1024 x 18-Bit Parallel Bidirectional FIFO	5.16

5.0

٠,		_
۲	,	•
٠	•	•
k	•	٠.

1992 FIFO TABLI	E OF CONTENTS (CONTINUED)	PAGE
IDT72605	256 x 18-Bit Parallel Sync BiFIFO™ (Clocked Bidirectional FIFO)	5.17
IDT72615	512 x 18-Bit Parallel Sync BiFIFO™ (Clocked Bidirectional FIFO)	5.17
IDT7271	512 x 9-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO	5.18
IDT7272	1024 x 9-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO	5.18
IDT7273	2048 x 9-Bit Parallel Asynchronous Single-Bank Bidirectional FIFO	5.18
SUBSYSTEMS PR	ODUCTS (Please refer to pages indicated in Section 7 of this book.)	
FIFO MODULES		
IDT7MP2009	32K x 18 CMOS Parallel In-Out FIFO Module	7.12
IDT7MP2010	16K x 18 CMOS Parallel In-Out FIFO Module	7.12
IDT7M208	64K x 9 Parallel In-Out FIFO Module	7.13
IDT7M207	32K x 9 Parallel In-Out FIFO Module	7.13



# CMOS PARALLEL FIRST-IN/FIRST-OUT FIFO 256 x 9-BIT, 512 x 9-BIT, 1K x 9-BIT

IDT7200S/L IDT7201SA/LA IDT7202SA/LA

### **FEATURES:**

- · First-In/First-Out dual-port memory
- 256 x 9 organization (IDT7200)
- 512 x 9 organization (IDT7201A)
- 1K x 9 organization (IDT7202A)
- · Low power consumption
  - Active: 770mW (max.)
  - --Power-down: 27.5mW (max.)
- Ultra high speed—15ns access time
- · Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- · Pin and functionally compatible with 720X family
- · Status Flags: Empty, Half-Full, Full
- · Auto-retransmit capability
- High-performance CEMOS™ technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-87531, 5962-89666, 5962-89863 and 5962-89536 are listed on this function.

#### **DESCRIPTION:**


The IDT7200/7201A/7202A are dual-port memories that load and empty data on a first-in/first-out basis. The devices use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write  $(\overline{W})$  and Read  $(\overline{R})$  pins. The devices have a read/write cycle time of 25ns (40MHz).

The devices utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a Retransmit ( $\overline{\text{RT}}$ ) capability that allows for reset of the read pointer to its initial position when  $\overline{\text{RT}}$  is pulsed low to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT7200/7201A/7202A are fabricated using IDT's high-speed CEMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

### **FUNCTIONAL BLOCK DIAGRAM**




CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 


**APRIL 1992** 

# 5

#### PIN CONFIGURATIONS



DIP/SOIC/FLATPACK TOP VIEW



LCC/PLCC TOP VIEW

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	ô
lout	DC Output Current	50	50	mA

#### NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	. V
GND	Supply Voltage	0	. 0	0	٧
VIH <sup>(1)</sup>	Input High Voltage Commercial	2.0	_	_	٧
V <sub>IH</sub> (1)	Input High Voltage Miltary	2.2	-	_	٧
VIL <sup>(2)</sup>	Input Low Voltage Commercial and Military	_		0.8	٧

#### NOTE:

1. VIH = 2.6V for  $\overline{XI}$  input (commercial). VIH = 2.8V for  $\overline{XI}$  input (military).

2. 1.5V undershoots are allowed for 10ns once per cycle.

### CAPACITANCE (TA = +25°C, f = 1.0 MHz)

(TA = 120 0, T = 1.0 MHz)									
Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit					
Cin	Input Capacitance	VIN = 0V	8	pF					
Соит	Output Capacitance	Vout = 0V	8	pF					

#### NOTE:

1. This parameter is sampled and not 100% tested.

2679 tbl 02

#### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			IDT7200 IDT7201A IDT7202A Commercial ta = 15,20ns			IDT7200 IDT7201A IDT7202A Military ta = 20ns			IDT7200 IDT7201A IDT7202A Commercial tA = 25,35ns		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
<sub> L </sub> (1)	Input Leakage Current (Any Input)	-1	_	1	-10		10	-1	-	1	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	<b>—</b>	10	-10	-	10	-10	<u> </u>	10	μΑ
<b>V</b> он	Output Logic "1" Voltage Iон = -2mA	2.4	_		2.4	_	_	2.4	_	_	V
Vol	Output Logic "0" Voltage Iон = 8mA	_	_	0.4	_	_	0.4	-		0.4	V
Icc1 <sup>(3)</sup>	Active Power Supply Current	_	_	125 <sup>(4)</sup>	_	_	140 <sup>(4)</sup>	_	_	125 <sup>(4)</sup>	mA
ICC2 <sup>(3)</sup>	Standby Current (R=W=RS=FL/RT=VIH)	_	<b>—</b>	15	_	, <b>—</b>	20	_	_	15	mA
Iccs(L) <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_	_	0.5	_	_	0.9	_	_	0.5	mA
Icc3(S) <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)			5			9	1	-	5	mA

2679 tbl 04

# **DC ELECTRICAL CHARACTERISTICS (Continued)**

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

est juli			IDT7200 IDT7201A IDT7202A Military ta = 30,40ns			IDT7200 IDT7201A IDT7202A Commercial ta = 50,65,80,120ns			IDT7200 IDT7201A IDT7202A Military ta = 50,65,80,120ns		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI <sup>(1)</sup>	Input Leakage Current (Any Input)	-10		10	-1		1	-10	_	10	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10		10	-10	_	10	-10	_	10	μА
Vон	Output Logic "1" Voltage Iон = -2mA	2.4	-		2.4	-	_	2.4	_	-	V
Vol	Output Logic "0" Voltage Iон = 8mA	<u> </u>	_	0.4	_ :		0.4	-		0.4	V
ICC1 <sup>(3)</sup>	Active Power Supply Current	_		140 <sup>(4)</sup>		50	80	_	70	100	mΑ
ICC2 <sup>(3)</sup>	Standby Current (R=W=RS=FL/RT=VIH)	-	-	20	_	5	8	_	8	· 15	mΑ
ICC3(L) <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)		<u> </u>	0.9			0.5	-		0.9	mΑ
Icc3(S) <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_		9		-	5	_		9	mA

#### NOTES:

- 1. Measurements with 0.4 ≤ ViN ≤ Vcc.
- 2. R ≥ VIH, 0.4 ≤ VOUT ≤ VCC.
- 3. Icc measurements are made with outputs open (only capacitive loading).
- 4. Tested at f = 20MHz.

### **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

Comme	ICIAI. VCC = 5.0V±10%, TA = 0°C 10 +/0											·
		7200		7200S/L20		7200S/L25 7201SA/LA25 7202SA/LA25 Min. Max.		7200S/L30 7201SA/LA30 7202SA/LA30 Min. Max.		7200	nercial S/L35	
		7201SA/LA15 7202SA/LA15			A/LA20 A/LA20					1		
Symbol	Parameter	Min.	Max.	Min. Max.						Min. Max.		Unit
ts	Shift Frequency		40	-	33.3		28.5	_	25		22.2	MHz
trc	Read Cycle Time	25	_	30	_	35	_	40	_	45		ns
tA	Access Time		15		20		25		30		35	ns
trr	Read Recovery Time	10		10		10		10		10	_	ns
trpw	Read Pulse Width <sup>(2)</sup>	15		20		25	_	30		35		ns
trlz	Read Pulse Low to Data Bus at Low Z <sup>(3)</sup>	5		5		5	_	5		5	<u> </u>	ns
twLz	Write Pulse High to Data Bus at Low $Z^{(3,4)}$	5	_	5		5		5	_	10		ns
tDV	Data Valid from Read Pulse High	5		5		5	_	5	_	5	_	ns
trhz	Read Pulse High to Data Bus at High Z <sup>(3)</sup>		15	_	15		18	_	20		20	ns
twc	Write Cycle Time	25	_	30	_	35		40	_	45	_	ns
twpw	Write Pulse Width <sup>(2)</sup>	15		20	_	25	_	30		35	_	ns
twn	Write Recovery Time	10		10		10	_	10	_	10	_	ns
tDS	Data Set-up Time	11	_	12	_	15	_	18	_	18		ns
tDH	Data Hold Time	0		0	_	0	_	0		0	_	ns
trsc	Reset Cycle Time	25		30		35	_	40		45		ns
trs	Reset Pulse Width <sup>(2)</sup>	15		20	_	25	_	30		35	_	ns
trss	Reset Set-up Time <sup>(3)</sup>	15	_	20		25		30		35		ns
trsr	Reset Recovery Time	10	_	10	_	10		10	_	10		ns
trtc	Retransmit Cycle Time	25	_	30		35	_	40	_	45	_	ns
trt	Retransmit Pulse Width <sup>(2)</sup>	15	_	20		25	_	30	_	35	_	ns
trts	Retransmit Set-up Time <sup>(3)</sup>	15	_	20		25	_	30	_	35	_	ns
trtr	Retransmit Recovery Time	10	_	10	_	10	_	10		10	_	ns
tEFL	Reset to Empty Flag Low	_	25		30		35	_	40		45	ns
theh,eeh	Reset to Half-Full and Full Flag High	_	25	_	30		35		40	_	45	ns
tate	Retransmit Low to Flags Valid	_	25	_	30	_	35	_	40		45	ns
tref	Read Low to Empty Flag Low		15	_	20	_	25		30		30	ns
trff	Read High to Full Flag High	_	15	_	20		25	_	30		30	ns
tRPE	Read Pulse Width after EF High	15	_	20		25	_	30	_	35	_	ns
twer	Write High to Empty Flag High		15	_	20	-	25	_	30	_	30	ns
twrr	Write Low to Full Flag Low		15	-	20		25	-	30		30	ns
twhF	Write Low to Half-Full Flag Low	-	25	1	30		35		40		45	ns
trhf	Read High to Half-Full Flag High		25	_	30	_	35	_	40		45	ns
twpf	Write Pulse Width after FF High	15	_	20	_	25	_	30	_	35	<u> </u>	ns
txoL	Read/Write to XO Low	_	15	_	20	_	25	_	30		35	ns
tхон	Read/Write to XO High	_	15		20	_	25	_	30		35	ns
txı	XI Pulse Width <sup>(2)</sup>	15	_	20	_	25	_	30		35	_	ns
txir	XI Recovery Time	10		10	_	10		10	_	10		ns
txis	XI Set-up Time	10	_	10		10		10	_	10		ns

### NOTES:

- 1. Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum value are not allowed.
- 3. Values guaranteed by design, not currently tested.4. Only applies to read data flow-through mode.

# **AC ELECTRICAL CHARACTERISTICS (Continued)**

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

. [		Military Commmercial and Military										
			S/L40	7200S/L50 7200S/L65 7200S/L80 7200S/L120								
		7201SA/LA40 7202SA/LA40			A/LA50 A/LA50			7201SA/LA80 7202SA/LA80				
Symbol	Parameter	Min.	Max.	72023/ Min.	Max.	Min.	Max.	Min. Max.		Min. Max.		Unit
ts	Shift Frequency		20		15	_	12.5		10		7	MHz
trc	Read Cycle Time	50		65		80	_	100		140	<u> </u>	ns
tA	Access Time		40		50		65		80		120	ns
trr	Read Recovery Time	10		15		15		20		20	_	ns
trpw	Read Pulse Width <sup>(2)</sup>	40		50		65	<del> </del>	80	_	120	_	ns
trlz	Read Pulse Low to Data Bus at Low Z <sup>(3)</sup>	5	_	10	_	10		10	_	10	_	ns
twlz	Write Pulse High to Data Bus at Low Z(3,4)	10		15		15		20		20	_	ns
tov	Data Valid from Read Pulse High	5		5		5	_	5	. —	5	_	ns
trhz	Read Pulse High to Data Bus at High Z <sup>(3)</sup>	_	25	_	30	_	30	_	30	_	35	ns
twc	Write Cycle Time	50		65	_	. 80	_	100	_	140	_	ns .
twpw	Write Pulse Width <sup>(2)</sup>	40		50	_	65	<u> </u>	80	_	120		ns
twr	Write Recovery Time	10		15	_	15	_	20		20	_	ns
tDS	Data Set-up Time	20	_	30	_	30	_	40	_	40	_	ns
<b>t</b> DH	Data Hold Time	0	I -	5	_	10	_	10		10	_	ns.
trsc	Reset Cycle Time	50	_	65	-	80		100	<del>-</del>	140	_	ns
trs	Reset Pulse Width <sup>(2)</sup>	40	_	50	_	65	_	80	_	120	_	ns
trss	Reset Set-up Time <sup>(3)</sup>	40		50	_	65	_	80	_	120	_	ns
trsr	Reset Recovery Time	10	_	15	_	15		20	_	20	_	ns
trtc	Retransmit Cycle Time	50	_	65	-	80	-	100	_	140		ns
tat	Retransmit Pulse Width <sup>(2)</sup>	40	_	50	_	65	_	80	<u> </u>	120	<b>—</b>	ns
trts	Retransmit Set-up Time <sup>(3)</sup>	40	_	50	_	65	_	80	_	120		ns .
trtr	Retransmit Recovery Time	10	_	15	_	15	_	20		20		ns
tefL	Reset to Empty Flag Low	_	50	_	65	_	80		100		140	ns
thfh,ffh	Reset to Half-Full and Full Flag High	_	50		65		80	<u> </u>	100		140	ns
trtf	Retransmit Low to Flags Valid		50		65		80		100		140	ns
tREF	Read Low to Empty Flag Low		30	<u> </u>	45		60		60		60	ns
trff	Read High to Full Flag High		35		- 45	_	60		60		60	ns
tRPE	Read Pulse Width after EF High	40		50		65	_	80		120		ns
tweF	Write High to Empty Flag High		35		45		60		60		60	ns
twff	Write Low to Full Flag Low	_	35		45	_	60		60	_	60	ns
twhF	Write Low to Half-Full Flag Low	<u> </u>	50		65		80		100		140	ns
trhf	Read High to Half-Full Flag High	_	50	<u> </u>	65		80		100	_	140	ns
twpf	Write Pulse Width after FF High	40		50		65		80		120		ns
txol	Read/Write to XO Low		40	<u> </u>	50		65		80		120	ns
txoH	Read/Write to XO High		40	<u> </u>	50		65		80		120	ns
txı	XI Pulse Width <sup>(2)</sup>	40		50		65		80	-	120		ns
txir	XI Recovery Time	10		10	<u> </u>	10		10	<u> </u>	10	<u> </u>	ns
txis	XI Set-up Time	10		15		15		15		15	<u> </u>	ns

NOTES:

Timings referenced as in AC Test Conditions.

Pulse widths less than minimum value are not allowed.

3. Values guaranteed by design, not currently tested.

4. Only applies to read data flow-through mode.

#### AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2679 tbl 08




Figure 1. Output Load

\* Includes scope and jig capacitances.

### SIGNAL DESCRIPTIONS

### INPUTS:

DATA IN (Do - D8)

Data inputs for 9-bit wide data.

### **CONTROLS:**

### RESET (RS)

Reset is accomplished whenever the Reset ( $\overline{\text{RS}}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable ( $\overline{\text{R}}$ ) and Write Enable ( $\overline{\text{W}}$ ) inputs must be in the high state during the window shown in Figure 2, (i.e., tass before the rising edge of  $\overline{\text{RS}}$ ) and should not change until tash after the rising edge of  $\overline{\text{RS}}$ . Half-Full Flag ( $\overline{\text{HF}}$ ) will be reset to high after Reset ( $\overline{\text{RS}}$ ).

#### WRITE ENABLE (W)

A write cycle is initiated on the falling edge of this input if the Full Flag ( $\overline{FF}$ ) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable ( $\overline{W}$ ). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag ( $\overline{\text{FF}}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{\text{FF}}$ ) will go high after tref, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from  $\overline{\text{W}}$ , so external changes in  $\overline{\text{W}}$  will not affect the FIFO when it is full.

### READ ENABLE (R)

A read cycle is initiated on the falling edge of the Read Enable ( $\overline{R}$ ) provided the Empty Flag ( $\overline{EF}$ ) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable ( $\overline{R}$ ) goes high,

the Data Outputs (Qo-Qs) will return to a high impedance condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag ( $\overline{EF}$ ) will go low, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag ( $\overline{EF}$ ) will go high after tWEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from  $\overline{R}$  so external changes in  $\overline{R}$  will not affect the FIFO when it is empty.

### FIRST LOAD/RETRANSMIT (FL/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the restransmit input. The Single Device Mode is initiated by grounding the Expansion In  $(\overline{XI})$ .

The IDT7200/7201A/7202A can be made to retransmit data when the Retransmit Enable control ( $\overline{R1}$ ) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable ( $\overline{R}$ ) and Write Enable ( $\overline{W}$ ) must be in the high state during retransmit. This feature is useful when less than 256/512/1024 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag ( $\overline{HF}$ ), depending on the relative locations of the read and write pointers.

### EXPANSION IN (XI)

This input is a dual-purpose pin. Expansion In  $(\overline{XI})$  is grounded to indicate an operation in the single device mode. Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device in the Depth Expansion or Daisy Chain Mode.

#### OUTPUTS:

#### FULL FLAG (FF)

The Full Flag (FF) will go low, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset (RS), the Full-Flag (FF) will go low after 256 writes for IDT7200, 512 writes for the IDT7201A and 1024 writes for the IDT7202A.



### EMPTY FLAG (EF)

The Empty Flag (EF) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

### EXPANSION OUT/HALF-FULL FLAG (XO/HF)

This is a dual-purpose output. In the single device mode, when Expansion In  $(\overline{XI})$  is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set low and will remain set until the difference between the write

pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

#### DATA OUTPUTS (Q0 - Q8)

Data outputs for 9-bit wide data. This data is in a high impedance condition whenever Read  $(\overline{R})$  is in a high state.




Figure 2. Reset

- 1. EF, FF, HF may change status during Reset, but flags will be valid at tasc.
- 2.  $\overline{W}$  and  $\overline{R} = V_{IH}$  around the rising edge of  $\overline{RS}$ .




Figure 3. Asynchronous Write and Read Operation




Figure 4. Full Flag From Last Write to First Read




Figure 5. Empty Flag From Last Read to First Write




Figure 6. Retransmit




Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse




Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse




Figure 9. Half-Full Flag Timing




Figure 10. Expansion Out




Figure 11. Expansion in

### **OPERATING MODES:**

Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

#### Single Device Mode

A single IDT7200/7201A/7202A may be used when the application requirements are for 256/512/1024 words or less. The IDT7200/7201A/7202A is in a Single Device Configuration when the Expansion In  $(\overline{XI})$  control input is grounded (see Figure 12).

#### **Depth Expansion**

The IDT7200/7201A/7202A can easily be adapted to applications when the requirements are for greater than 256/512/1024 words. Figure 14 demonstrates Depth Expansion using three IDT7200/7201A/7202As. Any depth can be attained by adding additional IDT7200/7201A/7202As. The IDT7200/7201A/7202A operates in the Depth Expansion mode when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the high state.
- 3. The Expansion Out ( $\overline{XO}$ ) pin of each device must be tied to the Expansion In ( $\overline{XI}$ ) pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

### **USAGE MODES:**

#### Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7200/7201A/7202As. Any word width can be attained by adding additional IDT7200/7201A/7202As (Figure 13).

### **Bidirectional Operation**

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7200/7201A/7202As as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

#### Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (tweff + tA) ns after the rising edge of  $\overline{W}$ , called the first write edge, and it remains on the bus until the  $\overline{R}$  line is raised from low-to-high, after which the bus would go into a three-state mode after tRHZ ns. The  $\overline{EF}$  line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to be deasserted but the  $\overline{W}$  line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of  $\overline{W}$ , the new word is loaded in the FIFO. The  $\overline{W}$  line must be toggled when  $\overline{FF}$  is not asserted to write new data in the FIFO and to increment the write pointer.

#### **Compound Expansion**

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).




Figure 12. Block Diagram of Single 256/512/1024 x 9 FIFO




Figure 13. Block Diagram of 256/512/1024 x 18 FIFO Memory Used in Width Expansion Mode

2679 drw 15

#### TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

		Inputs	2	Intern	al Status		Outputs			
Mode	RS	RT	য়	Read Pointer	Write Pointer	EF	FF	HF		
Reset	0	Х	0	Location Zero	Location Zero	0	1	1		
Retransmit	1	0	0	Location Zero	Unchanged	X	Х	Х		
Read/Write	1 .	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	X	Х	Х		

NOTE:

1. Pointer will increment if flag is High.

2679 tbl 09

### TABLE II-RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

* -		Inputs		Intern	al Status	Outputs			
Mode	RS	FL	Xī	Read Pointer	Write Pointer	ĒF	ŦŦ		
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1		
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1		
Read/Write	1 .	X	(1)	Х	X	X	Х		

NOTE:

<sup>1.</sup>  $\overline{X}$  is connected to  $\overline{XO}$  of previous device. See Figure 14.  $\overline{RS}$  = Reset Input,  $\overline{FL/RT}$  = First Load/Retransmit,  $\overline{EF}$  = Empty Flag Output,  $\overline{FF}$  = Flag Full Output,  $\overline{X}$  = Expansion Input,  $\overline{HF}$  = Half-Full Flag Output




Figure 14. Block Diagram of 768 x 9/1536 x 9/3072 x 9 FIFO Memory (Depth Expansion)




Figure 15. Compound FIFO Expansion

- 1. For depth expsansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13.




Figure 16. Bidirectional FIFO Mode




Figure 17. Read Data Flow-Through Mode




Figure 18. Write Data Flow-Through Mode



CMOS PARALLEL FIRST-IN/FIRST-OUT FIFO 2048 x 9-BIT, 4096 x 9-BIT, 8192 x 9-BIT & 16384 x 9-BIT IDT7203 IDT7204 IDT7205 IDT7206

### **FEATURES:**

- First-In/First-Out dual-port memory
- 2048 x 9 organization (IDT7203)
- 4096 x 9 organization (IDT7204)
- 8192 x 9 organization (IDT7205)
- 16384 x 9 organization (IDT7206)
- High-speed: 20ns access time
- · Low power consumption
  - Active: 770mW (max.)
  - Power-down: 44mW (max.)
- · Asynchronous and simultaneous read and write
- · Fully expandable in both word depth and width
- · Pin and functionally compatible with IDT720X family
- · Status Flags: Empty, Half-Full, Full
- Retransmit capability
- High-performance CEMOS™ technology
- · Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing for #5962-88669 (IDT7203), 5962-89567 (IDT7203), and 5962-89568 (IDT7204) are listed on this function.

### **DESCRIPTION:**

The IDT7203/7204/7205/7206 are dual-port memories buffers with internal pointers that load and empty data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.


Data is toggled in and out of the device through the use of the Write  $(\overline{W})$  and Read  $(\overline{R})$  pins. All FIFOs have a read/write cycle time of 30ns (33MHz).

The devices 9-bit width provides a bit for a control or parity at the user's option. It also features a Retransmit ( $\overline{RT}$ ) capability that allows the read pointer to be reset to its initial position when  $\overline{RT}$  is pulsed low. A Half-Full Flag is available in the single device and width expansion modes.

The IDT7203/7204/7205/7206 are fabricated using IDT's high-speed CEMOS technology. They are designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing, rate buffering, and other applications.


Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

### **FUNCTIONAL BLOCK DIAGRAM**



CEMOS is a trademark of Integrated Device Techology, Inc.

### PIN CONFIGURATIONS



TOP VIEW

Consult Factory for CERPACK Pinout

### **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to + 125	-65 to +155	°C
Тоит	DC Output Current	50	50	mA

### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### D<sub>2</sub> ]<sub>5</sub> Dе 28[ D<sub>7</sub> D<sub>0</sub> []7 又[]8 FF []9 27 [ NC 双 []8 FF []9 Qo []10 J32-1 26 FL/RT 25 ĒĒ 24[ Q1 []11 NC []12 XO/HF 23 [ ]12 22[ Q7 ]134 58 7 8 8 8 52 [ Q2 Q<sub>6</sub> င်္ပီင္ 2661 drw 20b

PLCC/LCC TOP VIEW

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH <sup>(1)</sup>	Input High Voltage Commercial	2.0	_		V
VIH <sup>(1)</sup>	Input High Voltage Military	2.2	_	_	٧
VIL <sup>(2)</sup>	Input Low Voltage Commercial and Military	_		0.8	V

### NOTES:

1. VIH = 2.6V for  $\overline{XI}$  input (commercial).

 $V_{IH} = 2.8V$  for  $\overline{XI}$  input (military).

2. 1.5V undershoots are allowed for 10ns once per cycle.

### DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5.0V±10%, TA = 0°C to +70°C; Military: Vcc = 5.0V±10%, TA = -55°C to +125°C)

2661 thi 01

		IDT7203/7204/ IDT7205 Commercial ta = 20ns		<del></del>			IDT7203/7204/ IDT7205/7206 Military ta = 30,40,50,80,120ns				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	-1	_	1	-1		1	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10		10	-10		10	-10	_	10	μА
Vон	Output Logic "1" Voltage IOH = -2mA	2.4	_	<u> </u>	2.4	_	_	2.4	_	_	٧
Vol	Output Logic "0" Voltage IOH = 8mA	_	<u> </u>	0.4			0.4		_	0.4	٧
Icc1 <sup>(3)</sup>	Active Power Supply Current	_	_	120 <sup>(4)</sup>	_	_	120 <sup>(4)</sup>			150 <sup>(4)</sup>	mA
lcc2 <sup>(3)</sup>	Standby Current (R=W=RS=FL/RT=VIH)		_	12		_	12		_	25	mA
ICC3(L) <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_	_	2		_	2	_	_	4	mΑ
Icc3(S) <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_	_	8	_		8		_	12	mA

### NOTES

- Measurements with 0.4 ≤ ViN ≤ Vcc.
- 2.  $\overline{R} \ge V_{IH}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .

- 3. Icc measurements are made with outputs open (only capacitive loading).
- 4. Tested at f = 20MHz.

2661 tbl 03

### **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

\	: VCC = 5V ± 10%, TA = 0°C tO +/0		nercial		nercial		tary		nercial	
			S/L20	1	S/L25		S/L30		S/L35	]
	A STATE OF THE STATE OF	1	S/L20	l .	S/L25		S/L30	I	S/L35	
		1	S/L20 S/L20	l .	S/L25 S/L25		S/L30 S/L30	I	S/L35 S/L35	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency		33.3	_	28.5	1	25	_	22.2	MHz
trc	Read Cycle Time	30		35	_	40	_	45	Г —	ns
tA	Access Time	T -	20		25	_	30		35	ns
tar	Read Recovery Time	10		10	_	10	_	10	_	ns
tRPW	Read Pulse Width <sup>(2)</sup>	20	_	25	_	30		35	_	ns
tRLZ	Read Low to Data Bus Low (3)	5	_	5	_	5	_	5	_	ns
twLZ	Write High to Data Bus Low Z (3,4)	5		5	-	5	-	10	_	ns
tDV	Data Valid from Read High	5	_	.5	_	5		5	_	ns
trhz	Read High to Data Bus High Z (3)		15	Γ –	18	_	20	l –	20	ns
twc	Write Cycle Time	30		35	_	40	<u> </u>	45	_	ns
twpw	Write Pulse Width (2)	20	_	25	_	30	_	35	_	ns
twn	Write Recovery Time	10	-	10	_	10		10		ns
tDS	Data Set-up Time	12	I -	15	_	18	_	18		ns
tDH	Data Hold Time	0	_	0	_	0		0		ns
trsc	Reset Cycle Time	.30	<u> </u>	35	_	40	_	45		ns
trs	Reset Pulse Width <sup>(2)</sup>	20	_	25	_	30	_	35	_	ns
trss	Reset Set-up Time <sup>(3)</sup>	20	_	25	_	30	_	35	_	ns
trsr	Reset Recovery Time	10		10		10	_	10	_	ns
trtc	Retransmit Cycle Time	30	<u> </u>	35	_	40	ī —	45	_	ns
trt	Retransmit Pulse Width <sup>(2)</sup>	20		25	_	30	_	35	_	ns
trts	Retransmit Set-up Time (3)	20	_	25	_	30	_	35	_	ns
trtr	Retransmit Recovery Time	10		10	_	10	— ·	10	_	ns
tEFL	Reset to Empty Flag Low		30	_	35	_	40	_	45	ns
thfh, tffh	Reset to HF and FF High	T -	30		35	_	40	_	45	ns
trtf	Retransmit Low to Flags Valid		30	_	35	_	40		45	ns
tref	Read Low to Empty Flag Low	-	20	_	25	_	30	_	30	ns
tRFF	Read High to Full Flag High	—	20		25	_	30		30	ns
tRPE	Read Pulse Width after EF High	20	_	25	_	30	_	35		ns
twer	Write High to Empty Flag High		20		25	_	30		30	ns
twff	Write Low to Full Flag Low	_	20		25	. —	30		30	ns
twhf	Write Low to Half-Full Flag Low	<b>—</b>	30		35	-	40	_	45	ns
tRHF	Read High to Half-Full Flag High	_	30		35		40	_	45	ns
twpf	Write Pulse Width after FF High	20	_	25	_	30	_	35		ns
txoL	Read/Write Low to XO Low		20	_	25		30		35	ns
txon	Read/Write High to XO High	T -	20	_	25	_	30		35	ns
txı	XI Pulse Width <sup>(2)</sup>	20	_	25	_	30	· –	35	_	ns
txin	XI Recovery Time	10		10	_	10		10	_	ns
txis	XI Set-up Time	. 10		10	_	10	_	15	_	ns

### NOTES:

- 1. Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum are not allowed.
- 3. Values guaranteed by design, not currently tested.4. Only applies to read data flow-through mode.

### **AC ELECTRICAL CHARACTERISTICS (Continued)**

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Mil	tary		Cor	nmercia	and Mili	itary		
		7203	S/L40	7203	S/L50	7203	S/L80	72035	S/L120	1
		1	S/L40		S/L50		S/L80	72049	S/L120	
		7205S/L40 7206S/L40			S/L50		S/L80			
Symbol	Parameters	Min.	Max.	7206 Min.	S/L50 Max.	7206 Min.	S/L80 Max.	Min.	Max.	Unit
fs	Shift Frequency	T-	20		15		10		7	MHz
trc	Read Cycle Time	50		65	_	100	_	140	_	ns
tA	Access Time	_	40	_	50		80	_	120	ns
trr	Read Recovery Time	10		15	_	20		20		ns
trpw	Read Pulse Width (2)	40		50	_	80	_	120		ns
trlz	Read Low to Data Bus Low (3)	5		10	_	10		10	_	ns
twLz	Write High to Data Bus Low Z (3,4)	10		15		20		20	_	ns
tov	Data Valid from Read High	5	_	5	_	5	_	5	_	ns
trhz	Read High to Data Bus High Z (3)	T	25	_	30		30		35	ns
twc	Write Cycle Time	50		65		100		140		ns
twpw	Write Pulse Width (2)	40	_	50		80		120		ns
twn	Write Recovery Time	10		15	_	20	_	20	_	ns
tos	Data Set-up Time	20	<u> </u>	30	_	40	_	40	_	ns
tDH	Data Hold Time	0		5		10		10		ns
trsc	Reset Cycle Time	50		65		100	_	140	_	ns
trs	Reset Pulse Width <sup>(2)</sup>	40	_	50		80		120		ns
trss	Reset Set-up Time <sup>(3)</sup>	40		50		80		120		ns
trsr	Reset Recovery Time	10		15	_	20	_	20	_	ns
trtc	Retransmit Cycle Time	50		65	_	100	_	140	_	ns
trt	Retransmit Pulse Width <sup>(2)</sup>	40		50		80	_	120	_	ns
trts	Retransmit Set-up Time (3)	40		50	_	80	_	120	_	ns
trtr	Retransmit Recovery Time	10	_	15	_	20		20	_	ns
tefl	Reset to Empty Flag Low	_	50	_	65		100	_	140	ns
tHFH, tFFH	Reset to HF and FF High	_	50	_	65	_	100	_	140	ns
trtf	Retransmit Low to Flags Valid	T -	50		65		100	_	140	ns
tref	Read Low to Empty Flag Low	_	35		45	_	60		60	ns
trff	Read High to Full Flag High	Τ —	35	_	45	_	60	_	60	ns
tRPE	Read Pulse Width after EF High	40	Γ	50	_	80	_	120	_	ns
twer	Write High to Empty Flag High	T -	35	_	45	_	60	_	60	ns
twff	Write Low to Full Flag Low	_	35		45	_	60		60	ns
twhF	Write Low to Half-Full Flag Low	T -	50	<u> </u>	65	_	100		140	ns
trhf	Read High to Half-Full Flag High	_	50		65	_	100	_	140	ns
twpf	Write Pulse Width after FF High	40	_	50		80		120		ns
<b>t</b> XOL	Read/Write Low to XO Low	_	40	_	50		80		120	ns
tхон	Read/Write High to XO High	_	40	_	50		80		120	ns
txı	XI Pulse Width <sup>(2)</sup>	40		50		80		120	_	ns
txir	XI Recovery Time	10		10	_	10	_	10	_	ns
txis	XI Set-up Time	15		15		15		15	_	ns

<sup>1.</sup> Timings referenced as in AC Test Conditions.

<sup>2.</sup> Pulse widths less than minimum are not allowed.

<sup>3.</sup> Values guaranteed by design, not currently tested.

<sup>4.</sup> Only applies to read data flow-through mode.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1
	2001 161 00

2661 tb

### **CAPACITANCE**<sup>(1)</sup> (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter	Condition	Max.	Unit
CIN <sup>(1)</sup>	Input Capacitance	VIN = 0V	10	pF
CouT <sup>(1,2)</sup>	Output Capacitance	Vout = 0V	10	pF
NOTES:				2661 tbl 07

<sup>1.</sup> This parameter is sampled and not 100% tested.

# D.U.T. $\begin{array}{c} 5V \\ \hline \\ \hline \\ 680\Omega \end{array}$ 30pF\* $\begin{array}{c} \\ \\ \hline \\ OR \ EQUIVALENT \ CIRCUIT \end{array}$

Figure 1. Output Load

### SIGNAL DESCRIPTIONS

### Inputs:

DATA IN (Do-Da) - Data inputs for 9-bit wide data.

### Controls:

**RESET** ( $\overline{RS}$ ) — Reset is accomplished whenever the Reset ( $\overline{RS}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. **Both the Read Enable** ( $\overline{R}$ ) and Write Enable ( $\overline{W}$ ) inputs must be in the high state during the window shown in Figure 2 (i.e. trss before the rising edge of  $\overline{RS}$ ) and should not change until trss after the rising edge of  $\overline{RS}$ .

WRITE ENABLE  $(\overline{W})$  —A write cycle is initiated on the falling edge of this input if the Full Flag  $(\overline{FF})$  is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable  $(\overline{W})$ . Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\text{HF}}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\text{HF}}$ ) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag ( $\overline{FF}$ ) will go low on the falling edge of the last write signal. inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{FF}$ ) will go high after tRFF, allowing a new valid write to begin. When the FIFO is full, the internal write pointer is blocked from  $\overline{W}$ , so external changes in  $\overline{W}$  will not affect the FIFO when it is full.

**READ ENABLE**  $(\overline{R})$  —A read cycle is initiated on the falling edge of the Read Enable  $(\overline{R})$  provided the Empty Flag  $(\overline{EF})$  is not set. The data is accessed on a First-In/First-Out basis independent of any ongoing write operations. After Read Enable  $(\overline{R})$  goes high, the Data Outputs (Qo through Qs) will return to a high impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag  $(\overline{EF})$  will go low, allowing the "final" read cycle but inhibiting further read operations, with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag  $(\overline{EF})$  will go high after tWEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from  $\overline{R}$  so external changes will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT ( $\overline{FL/RT}$ ) — This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device loaded (see Operating Modes). The Single Device Mode is initiated by grounding the Expansion In ( $\overline{XI}$ ).

The IDT7203/7204/7205/7206 can be made to retransmit data when the Retransmit Enable Control ( $\overline{\rm RT}$ ) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. The status of the Flags will change depending on the relative locations of the read and write pointers. Read Enable ( $\overline{\rm R}$ ) and Write Enable ( $\overline{\rm W}$ ) must be in the high state during retransmit. This feature is useful when less than 2048/4096/8192/16384 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode.

**EXPANSION IN**  $(\overline{XI})$  — This input is a dual-purpose pin. Expansion In  $(\overline{XI})$  is grounded to indicate an operation in the single device mode. Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device in the Depth Expansion or Daisy Chain Mode.

<sup>2.</sup> With output deselected.

<sup>\*</sup>Includes jig and scope capacitances.

### **Outputs:**

FULL FLAG (FF) — The Full Flag (FF) will go low, inhibiting further write operations, when the device is full. If the read pointer is not moved after Reset (RS), the Full Flag (FF) will go low after 2048/4096/8192/16384 writes.

**EMPTY FLAG (EF)** — The Empty Flag (EF) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.


**EXPANSION OUT/HALF-FULL FLAG (\overline{XO/HF})** — This is a dual-purpose output. In the single device mode, when Expansion In ( $\overline{XI}$ ) is grounded, this output acts as an indication of a halffull memory.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag  $(\overline{HF})$  will be set to low and will remain set until the difference between the write pointer and

read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\text{HF}}$ ) is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory. There will be an  $\overline{XO}$  pulse when the Write pointer reaches the last location of memory, and an additional  $\overline{XO}$  pulse when the Read pointer reaches the last location of memory.

**DATA OUTPUTS (Q0-Q8)** — Qo-Q8 are data outputs for 9-bit wide data. These outputs are in a high impedance condition whenever Read ( $\overline{R}$ ) is in a high state.



### NOTE:

1. Wand R = VIH around the rising edge of RS.

Figure 2. Reset




Figure 3. Asynchronous Write and Read Operation




Figure 4. Full FlagTiming From Last Write to First Read





Figure 5. Empty Flag Timing From Last Read to First Write



NOTE:

1. EF, FF and HF may change status during Retransmit, but flags will be valid at trace.

Figure 6. Retransmit




Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse.




Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse.




Figure 9. Half-Full Flag Timing




Figure 10. Expansion Out




Figure 11. Expansion In

### **OPERATING MODES:**

Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

### **Single Device Mode**

A single IDT7203/7204/7205/7206 may be used when the application requirements are for 2048/4096/8192/16384 words or less. The IDT7203/7204/7205/7206 is in a Single Device Configuration when the Expansion In  $(\overline{XI})$  control input is grounded (see Figure 12).

### **Depth Expansion**

The IDT7203/7204/7205/7206 can easily be adapted to applications when the requirements are for greater than 2048/4096/8192/16384 words. Figure 14 demonstrates Depth Expansion using three IDT7203/7204/7205/7206s. Any depth can be attained by adding additional IDT7203/7204/7205/7206s. The IDT7203/7204/7205/7206 operates in the Depth Expansion mode when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the high state.
- 3. The Expansion Out  $(\overline{XO})$  pin of each device must be tied to the Expansion In  $(\overline{XI})$  pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- The Retransmit (<del>RT</del>) function and Half-Full Flag (<del>HF</del>) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

### **USAGE MODES:**

### Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7203/7204/7205/7206s. Any word width can be attained by adding additional IDT7203/7204/7205/7206s (Figure 13).

### **Bidirectional Operation**

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7203/7204/7205/7206s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

### Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (twEF+tA) ns after the rising edge of  $\overline{W}$ , called the first write edge, and it remains on the bus until the  $\overline{R}$  line is raised from low-to-high, after which the bus would go into a three-state mode after tRHZ ns. The  $\overline{EF}$  line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to be deasserted but the  $\overline{W}$  line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of  $\overline{W}$ , the new word is loaded in the FIFO. The  $\overline{W}$  line must be toggled when  $\overline{FF}$  is not asserted to write new data in the FIFO and to increment the write pointer.

### Compound Expansion

5.2

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).





Figure 12. Block Diagram of 2048 x 9/4096 x 9/8192 x 9/16384 x 9 FIFO Used in Single Device Mode



### NOTE:

Flag detection is accomplished by monitoring the FF, EF and HF signals on either (any) device used in the width expansion configuration.
Do not connect any output signals together.

Figure 13. Block Diagram of 2048 x 18/4096 x 18/8192 x 18/16384 x 18 FIFO Memory Used in Width Expansion Mode

# 5

### **TRUTH TABLES**

### TABLE I - RESET AND RETRANSMIT

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

		Inputs		Internal	Status	Outputs		
Mode	RS	RT	XI	Read Pointer	Write Pointer	EF.	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Χ		Х
Read/Write	-1	1	0	Increment (1)	Increment (1)	Х	Х	Х

NOTE:

2661 tbl 07

### TABLE II - RESET AND FIRST LOAD

DEPTH EXPANSION/COMPOUND EXPANSION MODE

-		Inputs		Interna	l Status	Outputs		
Mode	RS	FL	য়	Read Pointer	Write Pointer	EF	FF	
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	X	(1)	X	Х	Х	Х	

### NOTES:

- 1. XI is connected to XO of previous device. See Figure 14.
- 2. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input, HF = Half-Full Flag Output





Figure 14. Block Diagram of 6149 x 9/12298 x 9/24596 x 9/49152 x 9 FIFO Memory (Depth Expansion)

<sup>1.</sup> Pointer will Increment if flag is high.



### NOTES:

- 1. For depth expansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion




Figure 16. Bidirectional FIFO Operation




Figure 17. Read Data Flow-Through Mode




Figure 18. Write Data Flow-Through Mode



CMOS PARALLEL FIRST-IN/FIRST-OUT FIFO 256 x 18-BIT, 512 x 18-BIT & 1K x 18-BIT ADVANCE INFORMATION IDT72005 IDT72015 IDT72025

### **FEATURES:**

- First-In/First-Out dual-port memory
- 256 x 18 organization (IDT72005)
- 512 x 18 organization (IDT72015)
- 1K x 18 organization (IDT72025)
- · High speed-25ns access time
- · Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- · Status Flags: Empty, Full, Almost Full, Almost Empty
- Two OE pins for bus matching applications
- High-performance CEMOS™ technology
- · Military product compliant to MIL-STD-883, Class B

### **DESCRIPTION:**

The IDT72005/72015/72025 are dual-port memories that load and empty data on a first-in/first-out basis. The devices use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.


The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write  $(\overline{W})$  and Read  $(\overline{R})$  pins. The devices have a read/write cycle time of 25ns (40MHz).

The device utilizes an 18-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features two  $\overline{OE}$  pins for bus matching applications. In single device mode, these pins can be used to read data at different time intervals.

These FIFOs have two end point flags, Empty ( $\overline{\text{EF}}$ ) and Full ( $\overline{\text{FF}}$ ); and two partial flags with fixed offsets, Almost Full ( $\overline{\text{AFF}}$ ) and Almost Empty ( $\overline{\text{AEF}}$ ) for higher memory utilization. All flags are active Low outputs.

The IDT72005/72015/72025 are fabricated using IDT's high-speed CEMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

### **FUNCTIONAL BLOCK DIAGRAM**



2553 drw 01

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**APRIL 1992** 



### CMOS PARALLEL FLAGGED FIFO WITH OE 1K x 9, 2K x 9, 4K x 9

IDT72021 IDT72031 IDT72041


### **FEATURES:**

- First-In/First-Out dual-port memory
- Bit organization
  - IDT72021--1K x 9
  - IDT72031-2K x 9
  - IDT72041-4K x 9
- Ultra high speed
  - IDT72021—25ns access time, 35ns cycle time
  - IDT72031-35ns access time, 45ns cycle time
  - IDT72041-35ns access time, 45ns cycle time
- Easily expandable in word depth and/or width
- · Asynchronous and simultaneous read and write
- Functionally equivalent to IDT7202/03/04 with Output Enable (OE) and Almost Empty/Almost Full Flag (AEF)
- Four status flags: Full, Empty, Half-Full (single device mode), and Almost Empty/Almost Full (7/8 empty or 7/8 full in single device mode)
- Output Enable controls the data output port
- · Auto-retransmit capability
- Available in 32-pin DIP and surface mount 32-pin LCC and PLCC
- Military product compliant to MIL-STD-883, Class B

### DESCRIPTION:

IDT72021/031/041s are high-speed, low-power, dual-port memory devices commonly known as FIFOs (First-In/First-Out). Data can be written into and read from the memory at independent rates. The order of information stored and extracted does not change, but the rate of data entering the FIFO might be different than the rate leaving the FIFO. Unlike a static RAM, no address information is required because the read and write pointers advance sequentially. The IDT72021/ 031/041s can perform asynchronous and simultaneous read and write operations. There are four status flags, (HF, FF, EF, AEF) to monitor data overflow and underflow. Output Enable (OE) is provided to control the flow of data through the output port. Additional key features are Write (W), Read (R), Retransmit (RT), First Load (FL), Expansion In (XI) and Expansion Out (XO). The IDT72021/031/041s are designed for those applications requiring data control flags and Output Enable (OE) in multiprocessing and rate buffer applications.

The IDT72021/031/041s are fabricated using IDT's CEMOS™ technology. Military grade product is manufactured in compliance with the latest version of MIL-STD-883, Class B, for high reliability systems.





CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**APRIL 1992** 

### **PIN CONFIGURATIONS**





### PIN DESCRIPTIONS

Symbol	Name	1/0	Description
DoD8	Inputs	_	Data inputs for 9-bit wide data.
RS	Reset	l	When $\overline{RS}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{HF}$ and $\overline{FF}$ go high, and $\overline{AEF}$ and $\overline{EF}$ go low. A reset is required before an initial WRITE after power-up. $\overline{R}$ and $\overline{W}$ must be high during $\overline{RS}$ cycle.
W	Write	_	When WRITE is low, data can be written into the RAM array sequentially, independent of READ. In order for WRITE to be active, FF must be high. When the FIFO is full (FF-low), the internal WRITE operation is blocked.
R	Read	-	When READ is low, data can be read from the RAM array sequentially, independent of WRITE. In order for READ to be active, $\overline{\text{EF}}$ must be high. When the FIFO is empty ( $\overline{\text{EF}}$ -low), the internal READ operation is blocked. The three-state output buffer is controlled by the read signal and the external output control ( $\overline{\text{OE}}$ ).
FL/RT	First Load/ Retransmit	1	This is a dual purpose input. In the single device configuration (XI grounded), activating retransmit (FL/RT-low) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. R and W must be high before setting FL/RT low. Retransmit is not compatible with depth expansion. In the depth expansion configuration, FL/RT-low indicates the first activated device.
ΧĪ	Expansion In	1	In the single device configuration, $\overline{X}$ is grounded. In depth expansion or daisy chain expansion, $\overline{X}$ is connected to $\overline{XO}$ (expansion out) of the previous device.
ŌĒ	Output Enable	_	When $\overline{OE}$ is set high, the data flow through the three-state output buffer is inhibited regardless of an active READ operation. A read operation does increment the read pointer in this situation. When $\overline{OE}$ is set low, Qo-Qa are still in a high impedance condition if no READ occurs. For a complete READ operation with data ppearing on Qo-Qa, both $\overline{R}$ and $\overline{OE}$ should be asserted low.
FF	Full Flag	0	When $\overline{FF}$ goes low, the device is full and further WRITE operations are inhibited. When $\overline{FF}$ is high, the device is not full.
ĒF	Empty Flag	0	When $\overline{\text{EF}}$ goes low, the device is empty and further READ operations are inhibited. When $\overline{\text{EF}}$ is high, the device is not empty.
ĀĒF	Almost-Empty/ Almost-Full Flag	0	When $\overline{AEF}$ is low, the device is empty to 1/8 full or 7/8 to completely full. When $\overline{AEF}$ is high, the device is greater than 1/8 full, but less than 7/8 full.
XO/HF	Expansion Out/ Half-Full Flag	0	This is a dual purpose output. In the single device configuration $(\overline{XI})$ grounded), the device is more than half full when $\overline{HF}$ is low. In the depth expansion configuration $(\overline{XO})$ connected to $\overline{XI}$ of the next device), a pulse is sent from $\overline{XO}$ to $\overline{XI}$ when the last location in the RAM array is filled.
Q0-Q8	Outputs	0	Data outputs for 9-bit wide data.

### STATUS FLAG

Numb	er of Words i					
1K	2K	4K	FF	AEF	HF	EF
0	0	0	Н	L	Н	L
1-127	1-255	1-511	Н	L	Н	Н
128-512	256-1024	512-2048	Н	Н	Н	Н
513-896	1025-1792	2049-3584	Н	Ξ	L	Н
897-1023	1793-2047	3585-4095	Н	L	L	Н
1024	2048	4096	L	L	L	Н

2677 tbl I 02

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ပ္
Tstg	Storage Temperature	-55 to +125	-65 to +155	°Ç
lout	DC Output Current	50	50	mA

### NOTE:

2677 tbl 04

### **CAPACITANCE** (Ta = +25°C, f = 1.0 MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	10	pF

NOTE:

2677 tbl 03

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcсм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	_	_	٧
ViH	Input High Voltage Military	2.2	_		٧
V <sub>IL</sub> <sup>(1)</sup>	Input Low Voltage Commercial and Military	_		0.8	٧

NOTE:

1, 1.5V undershoots are allowed for 10ns once per cycle.

5

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliabilty.

<sup>1.</sup> These parameters are sampled and not 100% tested.

### DC ELECTRICAL CHARACTERISTICS — IDT72021

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $Ta = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V\pm10\%$ ,  $Ta = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Co	DT7202 ommerc =25,35	ial		0T72021 Military =30,40r		C	DT7202 ommerc ),65,80,	ial	IDT72021 Military ta=50,65,80,120ns			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
<sub>  </sub> (1)	Input Leakage Current (Any Input)	-1		1	10	-	10	-1	_	1	-10	_	10	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	_	10	-10		10	-10	_	10	μА
Vон	Output Logic "1" Voltage IoH = -2mA	2.4	_	_	2.4	_	_	2.4	_	_	2.4	_		٧
Vol	Output Logic "0" Voltage loL = 8mA	_	_	0.4	_	_	0.4	_	_	0.4	_		0.4	٧
Icc1 <sup>(3,4)</sup>	Active Power Supply Current	_	_	120	_	_	140	_	50	80	_	70	100	mA
Icc2 <sup>(3)</sup>	Standby Current $(\overline{R} = \overline{W} = \overline{RS} = \overline{FL/RT} = V_{H})$	_	_	12	_	_	20	_	5	8	_	8	15	mA
Iссз <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_	_	500	_	_	900	_	_	500	_		900	μА

2677 tbl 06

2677tbl 07

### DC ELECTRICAL CHARACTERISTICS — IDT72031, IDT72041

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		C	DT7203 DT7204 ommero 50,65,8	i1 cial	l IC	0T7203 0T7204 Military 50,65,8	1	
Symbol	Parameter	Min.	ta=35,50,65,80,120ns       Min.     Typ.       Max.     Min.       Typ.     Max.				Unit	
ILI <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	-10	_	10	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μА
Vон	Output Logic "1" Voltage IouT = -2mA	2.4	_	_	2.4	_	_	٧
Vol	Output Logic "0" Voltage IOUT = 8mA		$\overline{}$	0.4	_	_	0.4	٧
ICC1 <sup>(3,5)</sup>	Active Power Supply Current	_	75	120	—	100	150	mA
Icc2 <sup>(3)</sup>	Standby Current ( $\overline{R} = \overline{W} = \overline{RST} = FL/RT = VIH$ )		8	12	_	12	25	mA
Icc3(3)	Power Down Current (All Input = Vcc - 0.2V)		_	2	_	_	4	mA

### NOTES:

- 1. Measurements with 0.4 ≤ VIN ≤ Vcc.
- 2.  $\overline{R} \ge VIH$ ,  $0.4 \le VOUT \le VCC$ .
- 3. lcc measurements are made with  $\overline{OE} = HIGH$ .
- 4. Tested at f = 20MHz.
- 5. Tested at f = 15.3 MHz.

# AC ELECTRICAL CHARACTERISTICS — IDT72021(1)

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Co	m'l	М	11.	Co	om'l	ı	MII.	
		7202	1 x 25	7202	1 x 30	7202	1 x 35	7202	21 x 40	]
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency		28.5	_	25		22.2		20	MHz
trc	R Cycle Time	35	_	40	_	45	_	50	_	ns
tA	Access Time	_	25	_	30	_	35	_	40	ns
trr.	R Recovery Time	10	_	10		10		10		ns
tRPW	R Pulse Width <sup>(2)</sup>	25	_	30		35		40		ns
tRLZ	R Pulse Low to Data Bus at Low Z <sup>(3)</sup>	- 5	: -	5	_	5		5	_	ns
twLz	W Pulse High to Data Bus at Low Z <sup>(3,4)</sup>	5	_	5	_	5		5	I —	ns
tov	Data Valid from R Pulse High	5	_	5		5		5	_	ns
trhz	R Pulse High to Data Bus at High Z <sup>(3)</sup>		18		20		20	-	25	ns
twc	W Cycle Time	35		40	_	45	_	50	_	ns
twpw	W Pulse Width <sup>(2)</sup>	25	_	30	_	35	-	40	_	ns
twn	W Recovery Time	10	_	- 10		10		10	_	. ns
tos	Data Set-up Time	15		18		18	_	20		ns
tDH	Data Hold Time	0		0	. —	0		0	_	ns
trsc	RS Cycle Time	35	<u> </u>	40		45		50	_	ns
trs	RS Pulse Width <sup>(2)</sup>	25	_	-30	-	35		40		ns
trss	RS Set-up Time	25	_	30		35	_	40		ns
trsr	RS Recovery Time	10		10		10	_	10		ns
tRTC	RT Cycle Time	35		40		45		50	i— -	ns
trt	RT Pulse Width <sup>(2)</sup>	25	_	30	_	35		40	_	ns
trtr	RT Recovery Time	10	_	10		10		10	_	ns
tRSF1	RS to EF and AEF Low	_	35	_	40	_	45		50	ns
tRSF2	RS to HF and FF High	_	35		40		45	_	50	ns
tREF	R Low to EF Low		25		30		30		35	ns
tRFF	R High to FF High	_	25	_	30	_	30	_	35	ns
tRPE	R Pulse Width After EF High	25	_	30		35	_	40		ns
twer	W High to EF High		25	_	30	_	30	_	35	ns
twff	W Low to EF Low		25		30	_	30	<u> </u>	35	ns
twnF	W Low to HF Low		35		40	_	45	-	-50	ns
tRHF	R High to HF High	_	35		40	_	45	_	50	ns
twpf	W Pulse Width after FF High	25		- 30	_	35		40	-	ns
tRF	R High to Transitioning AEF	_	35		40		45	_	50	ns
twF	W Low to Transitioning AEF	-	35	_	40	T —	45		.50	ns
tOEHZ	OE High to High-Z (Disable) <sup>(3)</sup>	0	12	0	15	0	. 17	0	20	ns
tOELZ	OE Low to Low-Z (Enable) <sup>(3)</sup>	0	12	0	15	0	17 :	0	20	ns
tAOE	OE Low Data Valid (Q0-Q8)	-	15	. —	- 18	_	20		25	ns

1. Timings referenced as in AC Test Conditions.

Pulse widths less than minimum value are not allowed.
 Values guaranteed by design, not currently tested.

<sup>4.</sup> Only applies to read data flow-through mode.

# AC ELECTRICAL CHARACTERISTICS — IDT72021<sup>(1)</sup> (Continued) (Commercial: $VCC = 5.0V\pm10\%$ , $TA = 0^{\circ}C$ to $+70^{\circ}C$ ; Military: $VCC = 5V\pm10\%$ , $TA = -55^{\circ}C$ to $+125^{\circ}C$ )

				Milit	ary and	Commer	cial			
		72021	x 50	72021	x 65	7202	1 x 80	7202	1 x 120	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	_	15	_	12.5		10		7	MHz
trc	R Cycle Time	65		80		100		140	_	. ns
tA	Access Time	_	50	I —	65	_	80	_	120	ns
trr	R Recovery Time	15	_	15		20	_	20	_	ns
trpw	R Pulse Width <sup>(2)</sup>	50		65		80		120	_	ns
trlz	R Pulse Low to Data Bus at Low Z <sup>(3)</sup>	10	_	10		10	_	10	_	ns
twLz	$\overline{W}$ Pulse High to Data Bus at Low $Z^{(3,4)}$	5		5		5	_	5		ns
tov	Data Valid from R Pulse High	5		5	_	5	·— :	5	_	ns
tRHZ	R Pulse High to Data Bus at High Z <sup>(3)</sup>	_	30	T —	30		30	_	35	ns
twc	W Cycle Time	65	_	80	_	100	_	140	_	ns
twpw	W Pulse Width <sup>(2)</sup>	50	_	65		80		120		ns
twn	W Recovery Time	15	_	15	_	20	_	20	_	ns
tos	Data Set-up Time	30	<u> </u>	30	<u> </u>	40	_	40	_	ns
tDH	Data Hold Time	5	_	10	<u> </u>	10	_	10		ns
trsc	RS Cycle Time	65		80		100	_	140	_	ns
trs	RS Pulse Width <sup>(2)</sup>	50		65		80	_	120	_	ns
trss	RS Set-up Time	50	_	65		80	_	120	_	ns
trsr	RS Recovery Time	15	<b>—</b>	15	_ ·	20	_	20	_	ns
trtc	RT Cycle Time	65	_	80	_	100		140		ns
trt	RT Pulse Width <sup>(2)</sup>	50		65	_	80		120		ns
trtr	RT Recovery Time	15	_	15	_	20		20	_	ns
tRSF1	RS to EF and AEF Low	_	65		80		100		140	ns
tRSF2	RS to HF and FF High	-	65	—	80		100		140	ns
tref	R Low to EF Low	-	45	_	60		60		60	ns
trff	R High to FF High	·	45	_	60	—	60		60	ns
trpe	R Pulse Width After EF High	50	_	65	T —	80	l –	120	_	ns
tWEF	W High to EF High	-	45		60	<b>—</b>	60		60	ns
twff	W Low to EF Low	_	45	_	60		60	_	60	ns
twhF	W Low to HF Low	_	65	_	80		100		140	ns
tRHF	R High to HF High	_	65	_	80		100	_	140	ns
twpF	W Pulse Width after FF High	50		65	_	80	_	120	_	ns
trF	R High to Transitioning AEF	_	65	_	80	_	100		140	ns
twF	W Low to Transitioning AEF		65		80	_	100		140	ns
toenz	OE High to High-Z (Disable) <sup>(3)</sup>	0	25	0	30	0	30	0	30	ns
tOELZ	OE Low to Low-Z (Enable) <sup>(3)</sup>	0	25	0	30	0	30	0	30	ns
taoe	OE Low Data Valid (Qo-Q8)	_	30	_	40	_	40	_	40	ns
NOTES:										2677 tbl 0

1. Timings referenced as in AC Test Conditions.

<sup>2.</sup> Pulse widths less than minimum value are not allowed.

<sup>3.</sup> Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

# AC ELECTRICAL CHARACTERISTICS — IDT72031, IDT72041<sup>(1)</sup>

(Commercial:  $Vcc = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

l			1 x 35 1 x 35		1 x 40 1 x 40	7203 7204		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency		22.2	_	20	_	15	MHz
tRC	R Cycle Time	45	-	50	_	65	_	ns
tA	Access Time		35	_	40		50	ns
trr	R Recovery Time	10		10	_	15		ns
tRPW	R Pulse Width <sup>(2)</sup>	35	Ĺ-	40		50	<b>-</b>	ns
tRLZ	R Pulse Low to Data Bus at Low Z <sup>(3)</sup>	5	T —	5	_	10		ns
twLz	W Pulse High to Data Bus at Low Z <sup>(3,4)</sup>	5		5	_	5	Г — Т	ns
tDV	Data Valid from R Pulse High	5	_	5	<del>-</del>	- 5		ns
trhz	R Pulse High to Data Bus at High Z <sup>(3)</sup>		20		25		30	กร
twc	W Cycle Time	45		50	_	65		ns
twpw	W Pulse Width <sup>(2)</sup>	35	_	40	_	50		ns
twn	W Recovery Time	10	_	10		15		ns
tDS	Data Set-up Time	18		20	_	30	_	ns
tDH	Data Hold Time	0		0	_	5	_	ns
trsc	RS Cycle Time	45		50		65	_	ns
tRS	RS Pulse Width <sup>(2)</sup>	35	_	40	_	50		ns
tRSS	RS Set-up Time	35	=	40	_	50	_	ns
trsr	RS Recovery Time	10	_	10	_	15	l —	ns
trtc	RT Cycle Time	45	_	50	_	65	_	ns
trt	RT Pulse Width <sup>(2)</sup>	35	_	40	_	: 50	_	ns
trtr	RT Recovery Time	10	_	10	_	15	_	ns
tRSF1	RS to EF and AEF Low	_	45		50	<del>-                                   </del>	65	ns
tRSF2	RS to HF and FF High		45		50		65	ns
tREF	R Low to EF Low	_	30	_	35	_	45	ns
tRFF	R High to FF High	_	30	_	35	_	45	ns
tRPE	R Pulse Width After EF High	35	<u> </u>	40	_	50		ns
tweF	W High to EF High	_	30	_	35		45	ns
twff	W Low to EF Low		30	_	35	_	45	ns
twhF	W Low to HF Low		45		50	_	65	ns
tRHF	R High to HF High	<u> </u>	45	_	50		65	ns
twpF	W Pulse Width after FF High	35	=	40	_	50		ns
tRF	R High to Transitioning AEF		45	_	50		65	ns
twr	W Low to Transitioning AEF	<u> </u>	45	_	50	_	65	ns
tOEHZ	OE High to High-Z (Disable) <sup>(3)</sup>	0	17	0	20	0	25	ns
toelz	OE Low to Low-Z (Enable) <sup>(3)</sup>	0	17	0	20	0	25	ns
tAOE	OE Low Data Valid (Qo-Q8)	<u> </u>	20	_	25		30	ns

- Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum value are not allowed.
- 3. Values guaranteed by design, not currently tested.4. Only applies to read data flow-through mode.

# AC ELECTRICAL CHARACTERISTICS — IDT72031, IDT72041<sup>(1)</sup> (Continued) (Commercial: $VCC = 5.0V\pm10\%$ , $TA = 0^{\circ}C$ to $+70^{\circ}C$ ; Military: $VCC = 5.0V\pm10\%$ , $TA = -55^{\circ}C$ to $+125^{\circ}C$ )

			x 65 x 65		1 x 80 1 x 80		1 x 120 1 x 120	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	T	12.5	<b>–</b>	10	_	7	MHz
trc	R Cycle Time	80	_	100		140		ns
tA	Access Time	T	65	_	80	_	120	ns
trr	R Recovery Time	15	_	20		20	_	ns
trpw	R Pulse Width <sup>(2)</sup>	65		80		120	_	ns
trlz	R Pulse Low to Data Bus at Low Z <sup>(3)</sup>	10	_	10		10	_	ns
twLz	W Pulse High to Data Bus at Low Z <sup>(3,4)</sup>	5		5		5		ns
tDV.	Data Valid from R Pulse High	5	_	5		5	_	ns
tRHZ	R Pulse High to Data Bus at High Z <sup>(3)</sup>	_	30	_	30		35	ns
twc	W Cycle Time	80		100	_	140	_	ns
twpw	W Pulse Width <sup>(2)</sup>	65	_	80	_	120	_	ns
twr	W Recovery Time	15		20	_	20		ns
tos	Data Set-up Time	30	_	40	_	40	_	ns
tDH	Data Hold Time	10	_	10	_	10	_	ns
trsc	RS Cycle Time	80	_	100		140		ns
trs	RS Pulse Width <sup>(2)</sup>	65	_	80	_	120		ns
trss	RS Set-up Time	65	_	80	_	120	_	ns
trsr	RS Recovery Time	15		20		20	_	ns
trtc	RT Cycle Time	80	_	100	_	140		ns
trt	RT Pulse Width <sup>(2)</sup>	65	_	80	_	120	_	ns
trtr	RT Recovery Time	15		20		20		ns
tRSF1	RS to EF and AEF Low	1 -	80		100	<b>—</b>	140	ns
tRSF2	RS to HF and FF High	-	80	_	100		140	ns
tref	R Low to EF Low	T	60	_	60		60	ns
tRFF	R High to FF High		60	_	60	T —	60	ns
tRPE	R Pulse Width After EF High	65	_	80		: 120		ns
twer	W High to EF High		60	_	60		60	ns
twff	W Low to EF Low	T -	60	_	60		60	ns
twhF	W Low to HF Low	1 -	80		100	_	140	ns
trhf	R High to HF High		80	_	100		140	ns
twpF	W Pulse Width after FF High	65	_	80		120	· . —	ns
tar	R High to Transitioning AEF	<u> </u>	80	_	100		140	ns
twr	W Low to Transitioning AEF	<u> </u>	80		100		140	ns
toenz	OE High to High-Z (Disable) <sup>(3)</sup>	0	30	0	30	. 0	30	ns
tOELZ	OE Low to Low-Z (Enable) <sup>(3)</sup>	0	30	0	30	0	30	ns
tAOE	OE Low Data Valid (Qo-Q8)	1 –	40	_	40		40	ns

NOTES:

1. Timings referenced as in AC Test Conditions.

<sup>2.</sup> Pulse widths less than minimum value are not allowed.

<sup>3.</sup> Values guaranteed by design, not currently tested.

<sup>4.</sup> Only applies to read data flow-through mode.

AC TEST CONDITIONS	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2677 tbl 12




Figure 1. Output Load

\* Includes scope and jig capacitances.




Figure 2. Reset

### NOTES:

- 1. EF, FF, HF, and AEF may change status during Reset, but flags will be valid at trace.
  2. W and R = VIH around the rising edge of RS.




Figure 3. Asynchronous Write and Read Operation

### NOTE:

1. Assume OE is asserted low.




Figure 4. Full Flag From Last Write to First Read




Figure 5. Empty Flag From Last Read to First Write

### NOTE:

1. Assume OE is asserted low.




Figure 6. Retransmit




Figure 7. Empty Flag Timing




Figure 8. Full Flag Timing




Figure 9. Almost-Empty/Almost-Full Flag and Half-Full Timings






Figure 10. Output Enable and Read Operation Timings





# **OPERATING CONFIGURATIONS**

### SINGLE DEVICE CONFIGURATION

The IDT72021/031/041 is in the Single Device Configuration when the Expansion In (XI) control input is grounded (see Figure 13).




Figure 13. Block Diagram of Single 1K/2K/4K x 9 FiFO

### WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF, HF, and AEF) can be detected from any one

device. Figure 14 demonstrates an 18-bit word width by using two IDT72021/031/041 devices. Any word width can be attained by adding additional IDT72021/031/041s.




Figure 14. Block Diagram of 1K/2K/4K x 18 FIFO Memory Used in Width Expansion Configuration

### NOTE:

1. Flag detection is accomplished by monitoring the FF, EF, HF and AEF signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

### **DEPTH EXPANSION (DAISY CHAIN) MODE**

The IDT72021/031/041 can easily be adapted to applications when the requirements are for greater than 1K/2K/4K words. Figure 15 demonstrates Depth Expansion using three IDT72021/031/041s. Any depth can be attained by adding additional devices. The IDT72021/031/041 operates in the Depth Expansion configuration when the following conditions are met:

- The first device must be designed by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the high state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 15.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 15
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.
   For additional information refer to Tech Note 9: "Cascading FIFOs or FIFO Modules".

### **COMPOUND EXPANSION MODE**

The two expansion techinques described above can be applied together in a straight forward manner to achieve large FIFO arrays (see Figure 16).

### **BIDIRECTIONAL MODE**

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72021/031/041s as shown in Figure 17. Care must be taken to assure that the appropriate flag is monitored by each system (i.e.,  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). Both Depth Expansion and Width Expansion may be used in this mode.

### **DATA FLOW-THROUGH MODES**

Two types of flow-through modes are permitted: a read flow-through and write flow-through mode. For the read flowthrough mode (Figure 18), the FIFO permits the reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (tWEF+tA) ns after the rising edge of W, called the first write edge. It remains on the bus until the R line is raised from low-to-high, after which the bus would go into a three-state mode after tRHZ ns. The EF line would have a pulse showing temporary deassertion and then would be asserted. In the interval of time that R was low, more words can be written to the FIFO (the subsequent writes after the first write edge will be deassert the Empty Flag); however, the same word (written on the first write edge), presented to the output bus as the read pointer, would not be incremented when R was low. On toggling R, the other words that are written to the FIFO will appear on the output bus as in the read cycle timings.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to be deasserted but the  $\overline{W}$  line, being low causes it to be asserted again in anticipation of a new data word. On the rising edge of  $\overline{W}$ , the new word is loaded in the FIFO. The  $\overline{W}$ 

line must be toggled when  $\overline{FF}$  is not asserted to write new data in the FIFO and to increment the write pointer.

For additional information refer to Tech Note 8: "Operating FIFOs on Full and Empty Boundary Conditions" and Tech Note 6: "Designing with FIFOs".

# TRUTH TABLES TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

		Inputs		Intern		Outp	uts		
Mode	RS	RT	ΧI	Read Pointer	Write Pointer	EF	FF	HF	AEF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1	0
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	Х	Х
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	Х	Х	Х	Х

NOTE:

1. Pointer will increment if flag is High.

2677 tbl 13

### TABLE II—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

, i		Inputs		Interna	I Status	Outputs		
Mode	RS	FL	Χī	Read Pointer	Write Pointer	EF	FF	
Reset First Device	0	.0	(1)	Location Zero	Location Zero	0	1	
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	Х	Х	Х	Х	

NOTE:

2677 tbl 14

1. XI is connected to XO of previous device. See Figure 15. RS = Reset Input FURT = First Load/Retransmit, EF = Empty Flag Output, FF = Flag Full Output, XI = Expansion Input, HF = Half-Full Flag Output, AEF = Almost Empty/Almost Full Flag.




Figure 15. Block Diagram of 3K/6K/12K x 9 FIFO Memory (Depth Expansion)

### NOTE:

1. IDT only guarantees depth expansion with identical IDT part numbers and speed.




Figure 16. Compound FIFO Expansion

### NOTES:

- 1. For depth expansion block see section od Depth Expansion and Figure 15.
- 2. For Flag detection see section on Width Expansion and Figure 14.




Figure 17. Bidirectional FIFO Mode




Figure 18. Read Data Flow-Through Mode

### NOTE:

1. Assume OE is asserted low.




Figure 19. Write Data Flow-Through Mode

NOTE:

1. Assume OE is asserted low.

16



### CMOS PARALLEL-SERIAL FIFO 2048 x 9-BIT & 4096 x 9-BIT

IDT72103 IDT72104

### **FEATURES:**

- 35ns parallel port access time, 45ns cycle time
- 50MHz serial input/output frequency
- Serial-to-parallel, parallel-to-serial, serial-to-serial, and parallel-to-parallel operations
- Expandable in both depth and width with no external components
- Flexishift™ Sets programmable serial word width from 4 bits to any width with no external components
- Multiple flags: Full, Almost-Full (Full-1/8), Full-Minus-One, Empty, Almost-Empty (Empty + 1/8), Empty-Plus One, and Half-Full
- Asynchronous and simultaneous read or write operations
- Dual-port, zero fall-through time architecture
- · Retransmit capability in single-device mode
- Packaged in 40-pin ceramic and plastic DIP, 44-pin LCC and PLCC
- · Military product compliant to MIL-STD-883, Class B

### APPLICATIONS:


- · High-speed data acquisition systems
- · Local area network (LAN) buffer
- · High-speed modem data buffer
- · Remote telemetry data buffer
- · FAX raster video data buffer
- · Laser printer engine data buffer
- · High-speed parallel bus-to-bus communications
- Magnetic media controllers
- Serial link buffer

### **DESCRIPTION:**

The IDT72103/72104 are high-speed Parallel-Serial FIFOs to be used with high-performance systems for functions such as serial communications, laser printer engine control and local area networks.

A serial input, a serial output and two 9-bit parallel ports make four modes of data transfer possible: serial-to-parallel, parallel-to-serial, serial-to-serial, and parallel-to-parallel. The IDT72103/72104 are expandable in both depth and width for all of these operational configurations.

### **FUNCTIONAL BLOCK DIAGRAM**



CEMOS and Flexishift are trademarks of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**APRIL 1992** 

### **DESCRIPTION (CONTINUED)**


The IDT72103/72104 may be configured to handle serial word widths of four or greater using IDT's unique Flexishift feature. Flexishift allows serial width and depth expansion without external components. For example, you may configure a 4K x 24 FIFO using three IDT72104s in a serial width expansion configuration.


Seven flags are provided to signal memory status of the FIFO. The flags are FF (Full),  $\overline{AF}$  (7/8 full),  $\overline{FF-1}$  (Full-minusone),  $\overline{EF}$  (Empty),  $\overline{AE}$  (1/8 full),  $\overline{EF+1}$  (Empty-plus-one), and  $\overline{HF}$  (Half-full).

Read  $(\overline{R})$  and Write  $(\overline{W})$  control pins are provided for asynchronous and simultaneous operations. An output enable  $(\overline{OE})$  control pin is available on the parallel output port for high impedance control. The depth expansion control pins  $\overline{XO}$  and  $\overline{XI}$  are provided to allow cascading for deeper FIFOs.

The IDT72103/72104 are manufactured using IDT's CEMOS™ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

### PIN CONFIGURATIONS





2753 tbl 04

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	Ĉ
lout	DC Output Current	50	50	mA

### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **CAPACITANCE** ( $TA = +25^{\circ}C$ , f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	12	рF

### NOTE:

1. This parameter is sampled and not 100% tested.

### RECOMMENDED DC OPERATING CONDITIONS

Parameter	Min.	Тур.	Max.	Unit
Military Supply Voltage	4.5	5.0	5.5	٧
Commercial Supply Voltage	4.5	5.0	5.5	٧
Supply Voltage	0	0	0	٧
Input High Voltage Commercial	2.0	-		٧
Input High Voltage Military	2.2		_	٧
Input Low Voltage	_	_	0.8	٧
	Military Supply Voltage Commercial Supply Voltage Supply Voltage Input High Voltage Commercial Input High Voltage Military	Military Supply Voltage  Commercial Supply Voltage  Supply Voltage  Input High Voltage Commercial  Input High Voltage Military  4.5  4.5  2.0  2.0  2.0  2.2	Military Supply Voltage  Commercial Supply Voltage  Supply Voltage  O Input High Voltage Commercial Input High Voltage Military  A.5  5.0  0  0  0  1  1  1  1  1  1  1  1  1  1	Military Supply Voltage  Commercial Supply Voltage  Supply Voltage 0 0 0  Input High Voltage 2.0 — —  Input High Voltage 2.2 — —  Military

### NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

### PIN DESCRIPTION

Symbol	Name	1/0	Description
Do-Da	Data Inputs Serial Input Word Width Select	1/0	In a parallel input configuration - data inputs for 9-bit wide data. In a serial input configuration - one of the nine output pins is used to select the serial input word width.
RS	Reset		When $\overline{RS}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array. $\overline{EF}$ , $\overline{EF+1}$ , $\overline{AEF}$ are all LOW after a reset, while $\overline{FF}$ , $\overline{FF-1}$ , $\overline{HF}$ are HIGH after a reset.
W	Write	-	A parallel word write cycle is initiated on the falling edge of $\overline{W}$ if the $\overline{FF}$ is high. When the FIFO is full, FF will go low inhibiting further write operations to prevent data overflow. In a serial input configuration, data bits are clocked into the input shift register and the write pointer does not advance until a full parallel word is assembled. One of the pins, Di, is connected to $\overline{W}$ and advances the write pointer every i-th serial input clock.
R	Read	_	A read cycle is initiated on the falling edge of $\overline{R}$ if the $\overline{EF}$ is high. After all the data from the FIFO has been read $\overline{EF}$ will go low Inhibiting further read operations. In a serial output configuration, a data word is read from memory into the output shift register. One of the pins, Qj, is connected to $\overline{R}$ and advances the read pointer every j-th serial output clock.
FL/RT	First Load/ Retransmit	l	This is a dual-purpose pin. In multiple-device mode, FL/RT is grounded to indicate the first device loaded. In single-device mode, FL/RT acts as the retransmit input. Single-device mode is initiated by grounding the XI pin.
ΧĪ	Expansion In	-	In single-device mode, $\overline{XI}$ is grounded. In depth expansion or daisy chain mode, $\overline{XI}$ is connected to the $\overline{XO}$ pin of the previous device.
ŌĒ	Output Enable	_	When $\overline{OE}$ is LOW, both parallel and serial outputs are enabled. When $\overline{OE}$ is HIGH, the parallel output buffers are placed in a high-impedance state.
Q0-Q8	Data Outputs / Serial Output Word Width Select	0	In a parallel output configuration - data outputs for 9-bit wide data. In a serial output configuration - one of nine output pins used to select the serial output word width.
FF	Full Flag	0	FF is asserted LOW when the FIFO is full and further write operations are inhibited. When the FF is HIGH, the FIFO is not full and data can be written into the FIFO.
FF-1	Full-1 Flag	0	FF-1 goes LOW when the FIFO memory array is one word away from being full. It will remain LOW when every memory location is filled.

### **PIN DESCRIPTION**

Symbol	Name	1/0	Description
XO/HF	Expansion Out/ Half-Full Flag	0	$\overline{\text{HF}}$ is LOW when the FIFO is more than half-full in the single device or width expansion modes. The $\overline{\text{HF}}$ will remain LOW until the difference between the write and read pointers is less than or equal to one-half of the FIFO memory. In depth expansion mode, a pulse is written from $\overline{\text{XO}}$ to $\overline{\text{XI}}$ of the next device when the last location in the FIFO is filled. Another pulse is sent from $\overline{\text{XO}}$ to $\overline{\text{XI}}$ of the next device when the last FIFO location is read.
AEF	Almost-Empty/ Almost-Full Flag	0	When $\overline{\text{AEF}}$ is LOW, the FIFO is empty to 1/8 full or 7/8 full to completely full. If $\overline{\text{AEF}}$ is HIGH, then the FIFO is greater than 1/8 full, but less than 7/8 full.
EF+1	Empty+1 Flag	0	EF+ 1 is LOW when there is zero or one word word in the FIFO memory array.
EF	Empty Flag	0	$\overline{\text{EF}}$ goes LOW when the FIFO is empty and further read operations are inhibited. $\overline{\text{FF}}$ is HIGH when the FIFO is not empty and data reads are permitted.
SI	Serial Input		Data input for serial data.
so	Serial Output	0	Data output for serial data.
SICP	Serial Input Clock	_	This pin is the serial input clock. On the rising edge of the SICP signal, new serial data bits are read into the serial input shift register.
SOCP	Serial Output Clock	1	This pin is the serial output clock. On the rising edge of the SOCP signal, new serial data bits are read from the serial output shift register.
SIX	Serial Input Expansion		SIX controls the serial input expansion for word widths greater than 9 bits. In a serial input configuration, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the D <sub>8</sub> pin of the previous device. In parallel input configurations or serial input configurations of 9 bits or less, SIX is tied HIGH.
SOX	Serial Output Expansion	_	SOX controls the serial output expansion for word widths greater than 9 bits. In a serial output configuration, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Qs pin of the previous device. In parallel output configurations or serial output configurations of 9 bits or less, SOX is tied HIGH.
SI/PI	Serial/Parallel Input		When this pin is HIGH, the FIFO is in a parallel input configuration and accepts input data through Do-Da. When SI/PI is LOW, the FIFO is in a serial input configuration and data is input through SI.
SO/PO	Serial/Parallel Output	_	When this pin is HIGH, the FIFO is in a parallel output configuration and sends output data through Qo-Qs. When SO/PO is LOW the FIFO is in a serial output configuration and data is input through SO.
GND	Ground		One ground pin for the DIP package and five ground pins for the LCC/PLCC packages.
Vcc	Power		One + 5V power pin.

# 5

2753 tbl 06

### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

	nbol Parameter		IDT72103/72104 Commercial ta = 35, 50, 65, 80, 120 ns			IDT72103/72104 Military tA = 40, 50, 65, 80, 120 ns			
Symbol			Тур.	Max.	Min.	Тур.	Max.	Unit	
IIL <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	-10		10	μА	
loL <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μА	
Vон	Output Logic "1" Voltage, IOUT = -2mA <sup>(4)</sup>	2.4	_		2.4	_		V	
Vol	Output Logic "0" Voltage, lout = 8mA <sup>(5)</sup>		_	0.4	_		0.4	V	
Icc1 <sup>(3)</sup>	Average Vcc Power Supply Current		90	140		100	160	mA	
ICC2 <sup>(3)</sup>	Average Standby Current (R = W = RS = FL/RT = VIH) (SOCP = SICP = VIL)	_	8	12		12	25	mA .	
ICC3(L) <sup>(3,6)</sup>	Power Down Current	_	_	2	_		4	mA <sub>.</sub>	
Icc3(S) <sup>(3,6)</sup>	Power Down Current			8			12	mA	


NOTES:

- Measurements with 0.4 ≤ ViN ≤ Vcc.
- 2.  $\overline{R} \ge V_{IH}$ , SOCP  $\le V_{IL}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .
- 3. Icc measurements are made with outputs open.
- 4. For SO, lout = -8mA.
- 5. For SO, lout =16mA.
- 6. SOCP = SICP ≤ 0.2V; other Inputs = Vcc -0.2V.

### AC TEST CONDITIONS

AC LEST COMPLITIONS	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2753 tbl 07



or equivalent circuit

Figure 1. Ouput Load

\*Includins jig and scope capacitances

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			nercial	Mili			d Com'l.	]	1
ļ			IDT72103x35 IDT72104x35		IDT72103x40 IDT72104x40		103x50 104x50	1	Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
fs	Parallel Shift Frequency	<del></del>	22.2		20		15	MHz	- iguit
fSOCP	Serial-Out Shift Frequency	<del>                                     </del>	50		50	<del> </del> -	40	MHz	<del> </del>
fSICP	Serial-In Shift Frequency		50	-	50		40	MHz	_
	EL-OUTPUT MODE TIMINGS		00	I				1711.12	l
tA	Access Time	T-	35	Γ_	40	Ι _	50	ns	4
trr	Read Recovery Time	10		10		15		ns	4
trpw	Read Pulse Width	35		40	_	50		ns	4
trc	Read Cycle Time	45		50		65		ns	4
twLZ	Write Pulse Low to Data Bus at Low Z <sup>(1)</sup>	5		5		15		ns	15
tRLZ	Read Pulse Low to Data Bus at Low Z <sup>(1)</sup>	5		5	_	10	_	ns	4
trhz	Read Pulse High to Data Bus at High Z <sup>(1)</sup>	_	20	_	25		30	ns	4
tDV	Data Valid from Read Pulse High	5		5		5		ns	4
	EL-INPUT MODE TIMINGS								
tos	Data Set-up Time	18		20	_	30	_	ns	3
tDH	Data Hold Time	0		0	_	5		ns	3
twc	Write Cycle Time	45	_	50	_	65		ns	3
twpw	Write Pulse Width	35	<u> </u>	40	·	50	_	ns	3
twa	Write Recovery Time	10	_	10	_	15		ns	3
RESET	TIMINGS								
trsc	Reset Cycle Time	45		50	<b>—</b>	65	_	ns	2,18
tRS	Reset Pulse Width	35		40		50	_	ns	2,18
trss	Reset Set-up Time	35		40	-	50	_	ns	2,18
trsr	Reset Recovery Time	10	_	10	_	15		ns	2,17,18
RESET:	TO FLAG TIMINGS								
tRSF1	Reset to EF, AEF, and EF+1 Low		45	_	50		65	ns	2
tRSF2	Reset to HF, FF, and FF-1 Low		45		50		65	ns	2
RESET:	TO OUTPUT TIMINGS - SERIAL MODE ONLY								
trsqL	Reset Going Low to Qo-8 Low	20	_	20		35		ns	18
trsqh	Reset Going High to Qo-8 High	20	_	20		35		ns	18
trsdl	Reset Going Low to Do-8 Low	20		20		35		ns	17
RETRAN	NSMIT TIMINGS								
trtc	Retransmit Cycle Time	45		50		65		ns	5
tat	Retransmit Pulse Width	35		40		50		ns	5
trts	Retransmit Set-up Time	35		40		50		ns	5
trtr	Retransmit Recovery Time	10		10		15		ns	5
PARALL	EL MODE FLAG TIMINGS								
tref	Read Low to EF Low		30	_	35		45	ns	6
trff	Read High to FF High		30		35		45	ns	7
trf	Read High to Transitioning HF, AEF and FF-1		45		50		65	ns	8,9,10
tre	Read Low to Transitioning AEF and EF+1		45		45		65	ns	11
tRPE	Read Pulse Width after EF High	35		40		50		ns	15
twer	Write High to EF High		30	_	35		45	ns	6
twff	Write Low to FF Low		30		35_		45	ns	7
twF	Write Low to Transitioning HF, AEF and FF-1		45		50		65	ns	8,9,10
twe	Write High to Transitioning AEF and EF+1		45		50_		65	ns	11
twpf	Write Pulse Width after FF High	35	_	40	-	50	-	ns	16

5.5

NOTE:

6

<sup>1.</sup> Values guaranteed by design, not tested.

### **AC ELECTRICAL CHARACTERISTICS (Continued)**

(Commercial:  $Vcc = 5.0V \pm 10\%$ , TA = 0°C to +70°C; Military:  $Vcc = 5.0V \pm 10\%$ , TA = -55°C to +125°C)

	<u> </u>	Commercial and Military						<u> </u>	
		IDT72	103x65	IDT721		IDT72103x120		i	
			IDT72104x65		IDT72104x80		IDT72104x120		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
fs	Parallel Shift Frequency	_	12.5	_	10		7	MHz	_
fsocp	Serial-Out Shift Frequency		33	_	28		25	MHz	_
fsicp	Serial-In Shift Frequency	_	33	_	28		25	MHz	
PARALL	EL-OUTPUT MODE TIMINGS								
tA	Access Time	T -	65	-	80		120	ns	4
trr	Read Recovery Time	15	_	20		20		ns	4
trpw	Read Pulse Width	65	_	80		120		ns	4
trc	Read Cycle Time	80	_	100		140		ns	4
twLZ	Write Pulse Low to Data Bus at Low Z <sup>(1)</sup>	15		20		20		ns	15
trlz	Read Pulse Low to Data Bus at Low Z <sup>(1)</sup>	10		10	_	10		ns	4
trhz	Read Pulse High to Data Bus at High Z <sup>(1)</sup>		30	_	35		35	ns	4
tDV	Data Valid from Read Pulse High	5_		5	_	5	-	ns	4
PARALL	EL-INPUT MODE TIMINGS								
tDS	Data Set-up Time	30	_	40	_	40		ns	3
tDH	Data Hold Time	10	=	10	_	10		ns	3
twc	Write Cycle Time	80	_	100	_	140		ns	3
twpw	Write Pulse Width	65		80		120	1	ns	3
twn	Write Recovery Time	15	_	20		20	_	ns	3
RESET 7	TIMINGS								
trsc	Reset Cycle Time	80		100	_	140	_	ns	2,18
trs	Reset Pulse Width	65		80		120		ns	2,18
trss	Reset Set-up Time	65		80	_	120	_	ns	2,18
trsr	Reset Recovery Time	15	_	20	_	20		ns	2,17,18
RESET 1	TO FLAG TIMINGS								
tRSF1	Reset to EF, AEF, and EF+1 Low		80		100		140	ns	2
tRSF2	Reset to HF, FF, and FF-1 Low		80		100		140	ns	2
RESET	O OUTPUT TIMINGS - SERIAL MODE ONLY				,	,	<u>,</u>	,	γ
trsql	Reset Going Low to Qo-8 Low	50		65		105		ns	18
trsoh	Reset Going High to Qo-8 High	50	_	65		105		ns	18
trsdl	Reset Going Low to Do-8 Low	50	<u> </u>	65	<u> </u>	105	<u> </u>	ns	17
RETRAN	ISMIT TIMINGS								
trtc	Retransmit Cycle Time	80		100		140		ns	5
trt	Retransmit Pulse Width	65		80		120		ns	5
trts	Retransmit Set-up Time	65		80		120		ns	5
trtr	Retransmit Recovery Time	15	<u> </u>	20	<u> </u>	20		ns	5
PARALL	EL MODE FLAG TIMINGS								,
tref	Read Low to EF Low	<del>  -</del>	60		60		60	ns	6
trff	Read High to FF High		60	_=_	60		60	ns	7
trF	Read High to Transitioning HF, AEF and FF-1		80		100		140	ns	8,9,10
tre	Read Low to Transitioning AEF and EF+1	<u> </u>	, 80		100		140	ns	11
tRPE	Read Pulse Width after EF High	65		80		120		ns	15
tweF	Write High to EF High		60		60		60	ns	6
twff	Write Low to FF Low		60		60		60	ns	7
twF	Write Low to Transitioning HF, AEF and FF-1	<u> </u>	80		100		140	ns	8,9,10
twe	Write High to Transitioning AEF and EF+1		80		100		140	ns	11
twpf	Write Pulse Width after FF High	65		80	<u> </u>	120	<u></u>	ns	16 2753 tbl 0

NOTE:

<sup>1.</sup> Values guaranteed by design, not tested.

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $VCC = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $VCC = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Comn	nercial	Mill	tary	Mil. an	d Com'l.		i
,			103x35 104x35		103x40 104x40		103x50 104x50		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	1 -
DEPTH I	EXPANSION MODE TIMINGS		•						
txoL	Read/Write to XO Low		35	_	40	_	50	ns	13
txoH	Read/Write to XO High	_	35		40		50	ns	13
txı	XI Pulse Width	35	_	40	_	50	_	ns	14
txir	XI Recovery Time	10	_	10	_	10		ns	14
txis	XI Set-up Time	15		15	_	15		ns	14
SERIAL-	INPUT MODE TIMINGS		·						
ts2	Serial Data In Set-up Time to SICP Rising Edge	12		12	_	15	Γ –	ns	19
tH2	Serial Data In Hold Time to SICP Rising Edge	0		0	_	0		ns	19
tsa	SIX Set-up Time to SICP Rising Edge	5		5		5	_	ns	19
ts4	W Set-up Time to SICP Rising Edge	5	_	5		5	_	ns	19
tH4	W Hold Time to SICP Rising Edge	7	_	7		7	_	ns	19
tsicw	Serial In Clock Width High/Low	8	_	8	_	10	_	ns	19
ts5	SI/PI Set-up Time to SICP Rising Edge	35		40		50	_	ns	19
SERIAL-	OUTPUT MODE TIMINGS	l							
tse	SO/PO Set-up Time to SOCP Rising Edge	35		40		50	Γ –	ns	20
ts7	SOX Set-up Time to SOCP Rising Edge	- 5		5		5		ns	20
tsa	R Set-up Time to SOCP Rising Edge	5		5		5		ns	20
tH8	R Hold Time to SOCP Rising Edge	7		7		7		ns	20
tsocw	Serial Out Clock Width High/Low	8		8		10		ns	20
SERIAL	MODE RECOVERY TIMINGS		L						
trefso	Recovery Time SOCP after EF Goes High	35		40	I —	80		ns	22
trffsi	Recovery Time SICP after FF Goes High	15	_	15	_	15		ns	23
	MODE FLAG TIMINGS	·	<u> </u>						
tsocer	SOCP Rising Edge (Bit 0- Last Word) to EF Low	_	20		25	· —	25	ns	22
tsocff	SOCP Rising Edge (Bit 0- First Word) to FF High	_	30	_	35	_	40	ns	24
tsocr	SOCP Rising Edge to FF-1, HF, AEF High	_	30		35		40	ns	24,26
tsocr	SOCP Rising Edge to AEF, EF, EF+1 Low	_	30	_	35		40	ns	22,26
tsicer	SICP Rising Edge (Last Bit-First Word) to EF High		45	_	50		65	ns	21
tsicff	SICP Rising Edge (Bit 1-Last Word) to FF Low		30		35		40	ns	23
tsicF	SICP Rising Edge to EF+1, AEF High	_	45	_	50		65	ns	21,25
tsicF	SICP Rising Edge to FF-1, HF, AEF High		45	_	50		65	ns	23,25
	INPUT MODE TIMINGS							,	1
tPD1	SICP Rising Edge to D <sup>(1)</sup>	- 5	17	5	17	- 5	20	ns	17,19
	OUTPUT MODE TIMINGS								
tPD2	SOCP Rising Edge to Q <sup>(1)</sup>	5	17	5	17	5	20	ns	20
tsonz	SOCP Rising Edge to SO at High-Z <sup>(1)</sup>	5	16	5	16	5	16	ns	20
tsolz	SOCP Rising Edge to SO at Low-Z <sup>(1)</sup>	5	22	5	22	5	22	ns	20
tsopp	SOCP Rising Edge to Valid Data on SO	<u> </u>	18	<u> </u>	18	<u> </u>	18	ns	20
	F ENABLE/DISABLE TIMINGS		,,,,					110	
toenz	Output Enable to High-Z (Disable) <sup>(1)</sup>	T	16	Ι	16	I	16	ns	12
toelz	Output Enable to Low-Z (Enable) <sup>(1)</sup>	5	<del> </del>	5	<del> </del>	5		ns	12
tAOE	Output Enable to Data Valid (Q0-8)	<del>l _</del>	20	١ <u> </u>	20	<del>ٿ</del>	22	ns	12
NOTE:	Corpor Enable to Data Valid (do-b)	L			1_20				2753 drw 1

2753 drw 10

<sup>1.</sup> Values guaranteed by design, not tested.

## 5

## AC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial:  $Vcc = 5.0V \pm 10\%$ , TA = 0°C to +70°C; Military:  $Vcc = 5.0V \pm 10\%$ , TA = -55°C to +125°C)

	$\frac{1}{1}$	<u> </u>		nmercial					
	·	IDT72	103x65		103x80		03x120		l
		IDT72	104x65	IDT72	104x80	IDT721	04x120		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
DEPTH	EXPANSION MODE TIMINGS		_						
txol	Read/Write to XO Low		65		80		120	ns	13
txon	Read/Write to XO High	_	65		80		120	ns	13
txı	XI Pulse Width	65	-	80	_	120		ns	14
txir	XI Recovery Time	10		10	_	10		ns	14
txis	XI Set-up Time	15	<u> </u>	15	_	15	_	ns	14
SERIAL	-INPUT MODE TIMINGS								
ts2	Serial Data In Set-up Time to SICP Rising Edge	15		20	_	20	_	ns	19
tH2	Serial Data In Hold Time to SICP Rising Edge	0	_	5	_	5		ns	19
ts3	SIX Set-up Time to SICP Rising Edge	5		5		5	_	ns	19
ts4	W Set-up Time to SICP Rising Edge	5	_	5	_	5		ns	19
tH4	W Hold Time to SICP Rising Edge	10		12	_	15	_	ns	19
tsicw	Serial In Clock Width High/Low	10	_	15	_	15		ns	19
ts5	SI/PI Set-up Time to SICP Rising Edge	65	_	80		120		ns	19
SERIAL-	-OUTPUT MODE TIMINGS								
ts6	SO/PO Set-up Time to SOCP Rising Edge	65	-	80	_	120	_	ns	20
ts7	SOX Set-up Time to SOCP Rising Edge	5		5	_	5	_	ns	20
ts8	R Set-up Time to SOCP Rising Edge	5		5	_	5		ns	20
tнв	R Hold Time to SOCP Rising Edge	10	_	12		15		ns	20
tsocw	Serial Out Clock Width High/Low	10	_	15		15		ns	20
SERIAL	MODE RECOVERY TIMINGS								
trefso	Recovery Time SOCP after EF Goes High	65	<b>—</b> .	80		120	_	ns	22
trffsi	Recovery Time SICP after FF Goes High	15	_	20	_	20		ns	23
SERIAL	MODE FLAG TIMINGS								
tsocef	SOCP Rising Edge (Bit 0- Last Word) to EF Low	_	30	_	30	_	30	ns	22
tsocff	SOCP Rising Edge (Bit 0- First Word) to FF High		50	_	60		60	ns	24
tsocr	SOCP Rising Edge to FF-1, HF, AEF High	_	50		60	_	60	ns	24,26
tsocr	SOCP Rising Edge to AEF, EF, EF+1 Low	_	50	_	60	_	60	ns	22,26
tsicef	SICP Rising Edge (Last Bit-First Word) to EF High	_	80		80	_	80	ns	21
tsicff	SICP Rising Edge (Bit 1-Last Word) to FF Low	_	50		60	_	60	ns	23
tsicf	SICP Rising Edge to EF+1, AEF High		80		80	_	80	ns	21,25
tsicf	SICP Rising Edge to FF-1, HF, AEF High	_	80		80		80	ns	23,25
SERIAL-	INPUT MODE TIMINGS		•						
tPD1	SICP Rising Edge to D <sup>(1)</sup>	5	25	5	30	5	35	ns	17,19
SERIAL-	OUTPUT MODE TIMINGS				•				
tPD2	SOCP Rising Edge to Q <sup>(1)</sup>	5	25	5	30	5	35	ns	20
tsonz	SOCP Rising Edge to SO at High-Z <sup>(1)</sup>	5	20	5	25	5	30	ns	20
tsolz	SOCP Rising Edge to SO at Low-Z <sup>(1)</sup>	5	22	5	30	5	35	ns	20
tsopd	SOCP Rising Edge to Valid Data on SO	_	22	5	30	- 5	35	ns	20
	FENABLE/DISABLE TIMINGS		•		•			•	
toehz	Output Enable to High-Z (Disable) <sup>(1)</sup>	Ι –	20	I —	25	l –	30	ns	12
tOELZ	Output Enable to Low-Z (Enable) <sup>(1)</sup>	5	_	5		5		ns	12
tAOE	Output Enable to Data Valid (Qo-8)	_	25		30		35	ns	12
OTE:	1		<del> </del>	<u> </u>	<u> </u>				2753 drw 11

<sup>1.</sup> Values guaranteed by design, not tested.

## **GENERAL SIGNAL DESCRIPTION**

#### INPUTS:

## Data Inputs (D0-D8)

The parallel-in mode is selected by connecting the  $\overline{SI}/PI$  pin to Vcc. Do-Da are the data input lines.

The serial-input mode is selected by grounding the SI/PI pin. The Do-Da lines are control output pins used to program the serial word width.

## Reset (RS)

Reset is accomplished whenever the  $\overline{RS}$  input is taken to a low state. Both internal read and write pointers are set to the first location during reset. A reset is required after power up before a write operation can take place. Both Read  $(\overline{R})$  and Write  $(\overline{W})$  inputs must be high during reset.

## Write (W)

A write cycle is initiated on the falling edge of  $\overline{W}$  provided the Full Flag ( $\overline{FF}$ ) is not asserted. Data set-up and hold times must be met with respect to the rising edge of  $\overline{W}$ . Data is stored in the RAM array sequentially and independently of any on going read operation.

When the FIFO is full, the FF will go low inhibiting further write operations to prevent data overflow. After a valid read operation is completed, the FF will go high after tree allowing a valid write to begin.

## Read (R)

A read cycle is initiated on the falling edge of  $\overline{R}$ , provided the  $\overline{EF}$  is not set. Data is accessed on a first-in/first out basis independent of any on going write operations. After  $\overline{R}$  goes high, the Data Outputs (Qo-Qs) go to a high impedance condition until the next read operation. When all the data has been read from the FIFO, the  $\overline{EF}$  will go low, and Qo-Qs will go to a high impedance state inhibiting further read operations. After the completion of a valid write operation, the  $\overline{EF}$  will go high after tWEF allowing a valid read to begin.

## First Load/Retransmit (FL/RT)

In the depth-expansion mode, the  $\overline{FL/RT}$  pin is grounded to indicate that it is the first device loaded. In the single-device mode, the  $\overline{FL/RT}$  pin acts as the retransmit input. The single-device mode is initiated by grounding the Expansion-In  $(\overline{XI})$  pin.

The IDT72103/72104 can be made to retransmit data when the  $\overline{RT}$  input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. During retransmit,  $\overline{R}$  and  $\overline{W}$  must be set high and the  $\overline{FF}$  will be affected depending on the relative locations of the read and write pointers. This feature is useful when less than 2048/4096 writes are performed between resets. The retransmit feature is not available in the depth expansion mode.

#### Expansion In $(\overline{XI})$

The  $\overline{XI}$  pin is grounded to indicate an operation in the the single-device mode. In the depth expansion or daisy-chain mode, the  $\overline{XI}$  pin is connected to the  $\overline{XO}$  pin of the previous device

## Output Enable (OE)

When  $\overline{OE}$  is high, the parallel output buffers are tristated. When  $\overline{OE}$  is low, both parallel and serial outputs are enabled.

## Serial Input (SI)

Serial data is read into the serial input register via the SI pin. In both depth and serial width expansion modes, the serial-input signals of the different FIFOs in the expansion array are connected together.

## Serial Input Clock (SICP)

Serial data is read into the serial input register on the rising edge of the SICP signal. In both depth and serial width expansion modes, the SICP signals of the different FIFOs in the expansion array are connected together.

## Serial Output Clock (SOCP)

New serial data bits are read from the serial output register on the rising edge of the SOCP signal. In both depth and serial width expansion modes, the SOCP signals of the different FIFOs in the expansion array are connected together.

#### Serial Input Expansion (SIX)

The SIX pin is tied high for single-device serial or parallel input operation. In a serial input configuration, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the Da pin of the previous device.

#### Serial Output Expansion (SOX)

The SOX pin is tied high for single-device serial or parallel output operation. In a serial output configuration, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Q8 pin of the previous device.

## Serial/Parallel Input (SI/PI)

The  $\overline{SI/PI}$  pin programs whether the IDT72103/72104 accepts parallel or serial data as input. When this pin is low, the FIFO expects serial data and the Do-Ds pins become output pins used to program the write signal and the serial input word width. For instance, connecting Ds to  $\overline{W}$  will program a serial word width of 7 bits; connecting D7 to  $\overline{W}$  will program a serial word width of 8 bits and so on.

## Serial/Parallel Output (SO/PO)

The SO/PO pin programs whether the IDT72103/72104 outputs parallel or serial data. When this pin is low, the FIFO expects serial data and the Qo-Qs pins output signals used to program the read signal and the serial output word width.

#### **OUTPUTS:**

## Data Outputs (Qo-Q8)

Data outputs for 9-bit wide data. These output lines are in a high impedance condition whenever  $\overline{R}$  is in a high state. The serial output mode is selected by grounding the  $\overline{SO}/PO$  pin. The Qo-Qs lines are control pins used to program the serial word width.

#### Serial Output (SO)

Serial data is output on the SO pin. In both depth and serial width expansion modes the serial output signals of the different FIFOs in the expansion array are connected together. Following reset, SO is tristated until the first rising edge of the Serial Out Clock (SOCP) signal. Data is clocked out least significant bit first. In the serial width expansion mode, SO is tristated again after the ninth bit is output.

## Full Flag (FF)

FF is asserted low when the FIFO is full. When the FIFO is full, the internal write pointer will not be incremented by any additional write pulses.

## Full Flag - Serial In Mode

When the FIFO is loaded serially, the Serial In Clock (SICP) asserts the  $\overline{\text{FF}}$ . On the second rising edge of the SICP for the last word in the FIFO, the  $\overline{\text{FF}}$  will assert low, and it will remain asserted until the next read operation. Note that when the FF is asserted, the last SICP for that word will have to be stretched as shown in Figure 23.

## Full Flag - Parailel-In Mode

When the FIFO is in the Parallel-In mode, the falling edge of  $\overline{W}$  asserts the  $\overline{FF}$  (low). The  $\overline{FF}$  is then de-asserted (high) by subsequent read operations - either serial or parallel.

#### Full-Minus-One Flag (FF-1)

The FF-1 flag is asserted low when the FIFO is one word away from being full. It will remain asserted when the FIFO is full.

#### Expansion Out/Half-Full Flag (XO/HF)

In the single-device mode, the  $\overline{\text{XO/HF}}$  pin operates as a  $\overline{\text{HF}}$  pin when the  $\overline{\text{XI}}$  pin is grounded. After half of the memory is filled, the  $\overline{\text{HF}}$  will be set to low at the falling edge of the next write operation. It will remain set until the difference between the write pointer and read pointer is less than or equal to one-half of the FIFO total memory. The  $\overline{\text{HF}}$  is then reset by the rising edge of the read operation.

In the multiple-device mode, the  $\overline{\text{XI}}$  pin is connected to the  $\overline{\text{XO}}$  pin of the previous device. The  $\overline{\text{XO}}$  pin signals a pulse to the next device when the previous device reaches the best location of memory in the daisy chain configuration.

#### Almost-Empty or Almost-Full Flag (AEF)

The  $\overline{AEF}$  asserts low if there are 0-255 or 1793-2048 bytes in the IDT72103, 2K x 9 FIFO. The  $\overline{AEF}$  asserts low if there are 0-511 or 3585-4096 bytes in the IDT72104, 4K x 9 FIFO.

## Empty-Plus-One Flag (EF+1)

In the parallel-output mode, the  $\overline{EF+1}$  flag is asserted low when there is one word or less in the FIFO. It will remain low when the FIFO is empty.

In the serial-output mode, the EF+1 flag operates as an EF+2 flag. It goes low when the second to the last word is read from the RAM array and is ready to be shifted out.

## Empty Flag (EF) - Parallel-Out Mode

When the FIFO is in the parallel out mode and there is only one word in the FIFO, the falling edge of the  $\overline{R}$  line will cause the  $\overline{EF}$  line to be asserted low. This is shown in Figure 6. The  $\overline{EF}$  is then de-asserted high by either the rising edge of  $\overline{W}$  or the rising edge of SICP, as shown in Figure 6.

## **Empty Flag - Serial-Out Mode**

The use of the EF is important for proper serial-out operation when the FIFO is almost empty. The  $\overline{\text{EF}}$  flag is asserted low after the first bit of the last word is shifted out. This is shown in Figure 22.


## TABLE 1 — STATUS FLAGS

	ber of in FIFO IDT72104	FF	FF-1	AEF	HF	(1) EF+1	EF		
0	0	Н	Н	L	Н	L	L		
1	1	Н	Н	L	Η	L	H		
2-255	2-511	Н	Н	L	Τ	Η	Н		
256-1024	512-2048	Н	Н	Н	Н	Н	Η		
1025-1792	2049-3584	Н	Н	Н	L	Н	Н		
1793-2046	3585-4094	Н	Н	L	L	Н	Н		
2047	4095	Н	L	L	L	Н	Η		
2048	4096	L	L	L	L	Н	Н		

NOTE:

1. EF+1 acts as EF+2 in the serial out mode.

## **PARALLEL TIMINGS:**



NOTE:

1. All flags may change status during Reset, but flags will be valid at trsc.

Figure 2. Reset





Figure 4. Read Operation in Parallel Data Out Mode




NOTE:

1. All flags may change status during Retransmit, but flags will be valid at tatc.


Figure 5. Retransmit





- 1. Data is valid on this edge.
- 2. The Empty Flag is asserted by R in the Parallel-Out mode and is specified by ther. The EF flag is deasserted by the rising edge of W.
- 3. First rising edge of Write after EF is set.

Figure 6. Empty Flag Timings in Parallel Out Mode



#### NOTE:

1. For the assertion time, twrf is used when data is written in the Parallel mode. The FF is de-asserted by the rising edge of R.

Figure 7. Full Flag Timings in Parallel-in Mode




Figure 8. Almost-Empty Flag Region

Figure 9. Almost-Full Flag Region

5.5




Figure 10. Half-Full and Full-minus-1 Flag Timings




Figure 11. Empty+1 Flag Timings




Figure 12. Output Enable Timings




Figure 13. Expansion-Out




Figure 14. Expansion-In




Figure 15. Read Data Flow-Through Mode





Figure 16. Write Data Flow-Through Mode


## **SERIAL TIMINGS:**



#### NOTE:

1. SICP should be in the steady low or high during tass. The first low-high (or high-low) transition can begin after tass.


Figure 17. Reset Timings for Serial-in Mode



#### NOTE:

1. SOCP should be in the steady low or high during tass. The first low-high (or high-low) transition can begin after tass.

Figure 18. Reset Timings for Serial-Out Mode



- 1. For the stand alone mode, N ≥ 4 and the input bits are numbered 0 to N-1.
- 2. For the recommended interconnections, Di is to be directly tied to  $\overline{W}$  and the ts4 and tH4 requirements will be satisfied. For users that modify  $\overline{W}$  externally, ts4 and tH4 requirements have to be met.
- 3. After SI/PI has been set up, it cannot be dynamically changed; it can only be changed after a reset operation.





Figure 19. Write Operation In Serial-in Mode

#### NOTES:

- 1. After SO/PO has been set up, it cannot be dynamically changed; it can only be changed after a reset operation.
- 2. For single device: Read out the last bit before EF is asserted.
- For Serial Width Expansion mode: Read out the last bit of the current memory location from the active device.
- For single device: The operation starts after Reset.
  - For Serial Width Expansion mode: Read the first bit of the current memory location from the active device.


Figure 20. Read Operation In Serial-Out Mode

5.5



- 1. Parallel Read shown for reference only. Can also use serial output mode.
- The Empty Flag is de-asserted after the N-1 rising edge of SICP of the first serial-in word. In the Serial-Out mode, a new read operation can begin the food after EF goes HIGH. In the Parallel-Out mode, a new read operation can occur immedately after FF goes HIGH.
- The EF+1 Flag is de-asserted after the N-1 rising edge of SICP of the second serial-in word.


Figure 21. Empty Flag and Empty+1 Flag De-assertion in the Serial-In Mode



## NOTES:

- Parallel write shown for reference only. Can also use serial input mode.
   The Empty Flag (EF) is asserted in Serial-Out mode by using the tsocer parameter. This parameter is measured in the worst case condition from the rising edge of the SOCP used to clock data bit 0. Whenever EF goes LOW, there is only one word to be shifted out. In the Parallel-In mode, the EF flag is de-asserted by the rising edge of W. In the Serial-In mode, the EF flag is de-asserted by the rising edge of W.
- 3. First Write rising edge after EF is set.
- 4. SOCP should not be clocked until EF goes HIGH.


Figure 22. Empty Flag and Empty+1 Flag Assertion in the Serial-Out Mode (FIFO Being Emptied)



2753 drw 26

- The Full Flag is asserted in the Serial-In mode by using the tsicFF parameter. This parameter is measured in the worst case condition from the rising edge of SICP followed by a (tpo+twFF) delay from the first rising edge of SICP of the last word.
- 2. First Read rising edge after FF is set.
- 3. SICP should not be clocked until FF goes HIGH.

Figure 23. Full Flag and Full-1 Flag Assertion in the Serial-In Mode (FIFO Being Filled)



# 5

#### NOTES:

- 1. The FIFO is full and a new read sequence is started.
- 2. On the first rising edge of SOCP, the FF is de-asserted. In the Serial-In mode, a new write operation can begin following tarrs after FF, goes HIGH. In the Parallel-In mode, a new write operation can occur immediately after FF goes HIGH.
- 3. The FF-1 flag is de-asserted after the first SOCP of the second serial word.

Figure 24. Full Flag and Full-1 Flag De-assertion in the Serial-Out Mode




Figure 25. Half-Full, Almost-Full and Almost-Empty Timings for Serial-in Mode




Figure 26. Half-Full, Almost-Full and Almost-Empty Timings for Serial-Out Mode

#### **OPERATING DESCRIPTION**

#### **PARALLEL OPERATING MODES:**

## Parallel Data Input

By setting \$\overline{\text{SI/P1}} \text{high, data is written into the FIFO in parallel through the Do-D8 input data lines.

## **Parallel Data Output**

By setting  $\overline{SO}/PO$  high, the parallel-out mode is chosen. In the parallel-out mode, as shown in Figure 4, data is available to after the falling edge of  $\overline{R}$  and the output bus Q goes into high impedance after  $\overline{R}$  goes high.

Alternately, the user can access the FIFO by keeping  $\overline{R}$  low and enabling data on the bus by asserting  $\overline{OE}$ . When  $\overline{R}$  is low, the  $\overline{OE}$  is high and the output bus is tri-stated. When  $\overline{R}$  is high, the output bus is disabled irrespective of  $\overline{OE}$ . The enable and disable timings for  $\overline{OE}$  are shown in Figure 12.

## Single Device Mode

A single ID172103/72104 may be used when application requirements are for 2048/4096 words or less. The IDT72103/72104 is in the Single Device Configuration when the Expansion In  $(\overline{XI})$  control input is grounded (See Figure 27). In this mode, the  $\overline{HF/XO}$  is used as an Half-Full flag.

#### Width Expansion Mode

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags can be detected from any one of the connected devices. Figure 28 demonstrates an 18-bit word width by using two IDT72103/72104s. Any word width can be attained by adding additional IDT72103/72104.




Figure 27. Block Diagram of Single 2048 x 9/4096 x 9 FIFO in Parallel Mode

## INPUT CONFIGURATION TABLE

			5	Serial Input					
	l [			Width Expansion					
Pin	Parallel Input	Single Device	Least Significant Device	All Other Devices	Most Significant Device				
SI/PI	HIGH	LOW	LOW	LOW	LOW				
SI	HIGH	Input Data	Input Data	Input Data	Input Data				
SICP	HIGH	Input Clock	Input Clock	Input Clock	Input Clock				
SIX	HIGH	HIGH	HIGH	Ds of next least significant device	Ds of next least significant device				
W	Write Control	Di	Di of most significant device	Di of most significant device	Di of most significant device				
Do-D8	Input Data	No connect except Di	No connect except Ds	No connect except Ds	No connect except Di				
Di <sup>(1)</sup>	_	w	_	· —	W of all devices				
Dв	-	_	SIX of next most significant device	SIX of next most significant device	_				

#### NOTE:

075045140


## **OUTPUT CONFIGURATION TABLE**

			Se	erial Output	
				Width Expansion	
Pin	Parallel Output	Single Device	Least Significant Device	All Other Devices	Most Significant Device
SO/PO	HIGH	LOW	LOW	LOW	LOW
so	_	Output Data	Output Data	Output Data	Output Data
SOCP	HIGH	Output Clock	Output Clock	Output Clock	Output Clock
sox	HIGH	HIGH	HIGH	Qs of next least significant device	Qs of next least significant device
R	Read Control	Qi	Qi of most significant device	Qi of most significant device	Qi of most significant device
Q0-Q8	Output Data	No connect except Di	No connect except Q8	No connect except Qs	No connect except Qi
Qi <sup>(1)</sup>	_	R	_		R of all devices
Q8	_	<u> </u>	SOX of next most significant device	SOX of next most significant device	_

NOTE:

Di refers to the most significant bit of the serial word. If multiple devices are width cascaded, Di is the rnost significant bit from the most significant device.

Qi refers to the most significant bit of the serial word. If multiple devices are width cascaded, Qi is the most significant bit from the most significant device.



 Flag detection is accomplished by monitoring all the flag signals of either (any) device used in the width expansion configuration. Do not connect any flag signals together.

Figure 28. Block Diagram of 2048 x 18/4096 x 18 FIFO Memory Used in Width Expansion in Parallel Mode

## **TRUTH TABLES**

# TABLE 2: RESET AND RETRANSMIT — SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION IN PARALLEL MODE

	Inputs <sup>(2)</sup>			Interna	Outputs			
Mode	RS	FL	ΧI	Read Pointer	Write Pointer	AEF, EF	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	Х
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	X	Х	Х

5.5

## NOTES:

1. Pointer will increment if appropriate flag is HIGH.

2. RS = Reset Input, FI/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input.

2753 tbl 15


23

## Depth Expansion (Daisy Chain) Mode

The IDT72103/4 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 29 demonstrates Depth Expansion using three IDT72103/4s. Any memory depth can be attained by adding additional IDT72103/4s. The IDT72103/4 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load (FL) control input pin.

- 2. All other devices must have the FL pin in the high state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 29.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and OR-ing of all FFs (i.e., all must be set to generate the correct composite FF or EF). See Figure
- 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion mode.



#### NOTE:

1. SI/PI and SO/PO pins are tied to Vcc.

Figure 29. Block Diagram of 6,144 x 9/12,288 x 9-FiFO Memory, Depth Expansion in Parallel Mode


5.5

## 5

#### **Bidirectional Mode**

Applications requiring data buffering between two systems (each system capable of Read and Write operations) can be

achieved by pairing IDT72103/4 as shown in Figure 30. Both Depth Expansion and Width Expansion may be used in this mode.




#### NOTE:

1. SI/PI and SO/PO pins are tied to Vcc.

Figure 30. Bidirectional FIFO Mode

## **Compound Expansion Mode**

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 31).



#### NOTE:

- 1. SI/PI and SO/PO pins are tied to Vcc.
- For depth expansion block see DEPTH EXPANSION Section and Figure 29.
- 3. For Flag Detection see WIDTH EXPANSION SECTION and Figure 28.

Figure 31. Compound FIFO Expansion

## TABLE 3: RESET AND FIRST LOAD TRUTH TABLE — DEPTH EXPANSION/COMPOUND EXPANSION MODE

	Inputs <sup>(2)</sup>			Interna	I Status	Outputs		
Mode	RS	FL	XI	Read Pointer	Write Pointer	EF	FF	
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Retransmit all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	· (1)	X	Х	х	Х	

5.5

NOTES:

1. XI is connected to XO of previous device.

2. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Ouput, FF = Full Flag Output, XI = Expansion Input.

2753 tbl 16

#### **SERIAL OPERATING MODES:**

## Serial Data Input

The Serial Input mode is selected by grounding the  $\overline{SI/PI}$  line. The Do-8 lines are then outputs which are used to program the width of the serial word. They are taps off a digital delay line which, are meant for connection to the  $\overline{W}$  input. For instance, connecting Do to  $\overline{W}$  will program a serial word width of 7 bits, connecting D7 to  $\overline{W}$  will program a serial word width of 8 bits and so on.

By programming the serial word width, an economy of clock cycles is achieved. As an example, if the word width is 6 bits, then on every 6th clock cycle the serial data register is written in parallel into the FIFO RAM array. Thus, the possible clock cycles for an extra 3 bits of width in the RAM array are not required.

The SIX signal is used for Serial-In Expansion. When the serial word width is 9 or less, the SIX input must be tied HIGH. When more than 9 bits of serial word width is required, more than one device is required. The SIX input of the least significant device must be tied HIGH. The D8 pin of the least significant device must be tied to SIX of the next significant device. In other words, the SIX input of the most significant and intermediate devices must always be connected to the D8 of the next least significant device.

Figure 32 shows the relationship of the SIX, SICP and Do-8 lines. In the stand alone case (Figure 32), on the first LOW-to-HIGH of SICP, the D1-7 lines go LOW and the D0 line remains HIGH. On the next SICP clock edge, the D1 goes

HIGH, then D2 and so on. This continues until the D line, which is connected to  $\overline{W}$ , goes HIGH. On the next clock cycle, after  $\overline{W}$  is HIGH, all of the D lines go LOW again and a new serial word input starts.

In the cascaded case, the first LOW-to-HIGH SICP clock edge for a serial word will cause all timed outputs (D) to go LOW except for Do of the least significant device. The D outputs of the least significant device will go high on consecutive clock cycles until Ds. When Ds goes HIGH, the SIX of the next device goes HIGH. On the next cycle after the SIX input is brought HIGH, the Do goes HIGH; then on the next cycle D1 and so on. A Di output from the most significant device is issued to create the W for all cascaded devices.

The minimum serial word width is 4 bits and the maximum is virtually unlimited.

When in the Serial mode, the Least Significant Bit of a serial stream is shifted in first. If the FIFO output is in the Parallel mode, the first serial bit will come out on Qo. The second bit shifted in is on Q1 and so on.

In the Serial Cascade mode, the serial input (SI) pins must be connected together. Each of the devices then receives serial information together and uses the SIX and Do-8 lines to determine whether to store it or not.

The example shown in Figure 34 shows the interconnections for a serializing FIFO that transfers data to the internal RAM in 16-bit quantities (i.e. every 16 SICP cycles). This corresponds to incrementing the write pointer every 16 SICP cycles.

# 5

## SINGLE DEVICE SERIAL INPUT CONFIGURATION




Figure 32. Serial-In Mode Where 8-Bit Parallel Output Data is Read




Figure 33. Serial-Input Circuitry

## SERIAL INPUT WIDTH EXPANSION





Figure 34. Serial-in Configuration for Serial-in to Parallel-Out Data of 16 bits

## **SERIAL INPUT WITH DEPTH EXPANSION**




#### NOTE:

1. All SI/PI pins are tied to GND and SO/PO pins are tied to Vcc. OE is tied LOW. For FF and EF connections see Figure 29.

Figure 35. An 8K x 8 Serial-In, Parallel-Out FIFO

#### SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION



#### NOTE:

1. All SI/PI pins are tied to GND. SO/PO pins are tied to Vcc. For FF and EF connections see Figure 29.

Figure 36. An 8K x 24 Serial-In, Parallel-Out FIFO Using Six IDT72104s

#### Serial Data Output

The Serial Output mode is selected by setting the  $\overline{SO/PO}$  line low. When in the Serial-Out mode, one of the Q1-8 lines should be used to control the  $\overline{R}$  signal. In the Serial-Out mode, the Q0-8 are taps off a digital delay line. By selecting one of these taps and connecting n to the input, the width of the serial word to be read and shifted is programmed. For instance, if the Q5 line is connected to the  $\overline{R}$  input, on every sixth clock cycle a new word is read from the FIFO RAM array and begins to be shifted out. The serial word is shifted out Least Significant Bit First. If the input mode of the FIFO is parallel, the information that was written into the D0 bit will come out as the first bit of the serial word. The second bit of the serial stream will be the D1 bit and so on.


In the stand alone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the Q outputs except for Qo go LOW and a new serial word is started. On the next clock cycle, Q1 will go HIGH, Q2 on the next clock cycle and so on, as shown in Figure 37. This continues until the Q line, which is connected to  $\overline{\rm H}$ , goes HGIH at which point all of the Q lines go LOW on the next clock and a new word is started.

In the cascaded case, word width of more than 9 bits can be achieved by using more than one device. By tieing the SOX line of the least significant device HIGH and the SOX of the subsequent devices to Q8 of the previous devices, a cascaded serial word is achieved. On the first LOW-to-HIGH clock edge of SOCP, all the lines go low except for Q0. Just as in the stand alone case, on each consecutive clock cycle, each Q line goes HIGH in the order of least to most significant. When Q8 (which is connected to the SOX input of the next device) goes HIGH, the D0 of that device goes HIGH, thus cascading from one device to the next. The Q line of the most significant device, which programs the serial word width, is connected to all  $\overline{\rm R}$  inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is tri-stated, only the device which is currently shifting out is enabled and driving the 1-bit bus.

Figure 39 shows an example of the interconnections for a 16-bit serialized FIFO.

## SINGLE DEVICE SERIAL OUTPUT CONFIGURATION



#### NOTE:

Input data is loaded in 8-bit quantities and read out serially.

Figure 37. Serial-Out Configuration





Figure 38. Serial-Output Circuitry




1. The parallel Data In is tied to Do-8 of FIFO #1 and Do-6 of FIFO #2.

Figure 39. Serial-Output for 16-Bit Parallel Data In

5.5

## SERIAL OUTPUT WITH DEPTH EXPANSION




#### NOTE:

1. All SI/PI pins are tied to Vcc and SO/PO pins are tied to GND. OE is tied LOW. For FF and EF connections see Figure 17.

Figure 40. An 8K x 8 Parallel-in Serial-Out FIFO

## SERIAL IN AND SERIAL OUT WITH WIDTH AND DEPTH EXPANSION



## NOTE:

1. All RS pins are connected together. All OE pins are connected LOW. All SI/PI and SO/PO pins are grounded.

Figure 41. 128K x 1 Serial-in Serial-Out FIFO



# CMOS PARALLEL-TO-SERIAL FIFO 256 x 16, 512 x 16, 1024 x 16

IDT72105 IDT72115 IDT72125

### **FEATURES:**

- · 25ns parallel port access time, 35ns cycle time
- · 45MHz serial output shift rate
- · Wide x16 organization offering easy expansion
- Low power consumption (50mA typical)
- Least/Most Significant Bit first read selected by asserting the FL/DIR pin
- Four memory status flags: Empty, Full, Half-Full, and Almost-Empty/Almost-Full
- · Dual-port zero fall-through architecture
- Available in 28-pin 300 mil plastic and ceramic DIP, 28-pin SOIC, 32-pin LCC and 32-pin PLCC
- · Military product compliant to MIL-STD-883, Class B

## DESCRIPTION:

The IDT72105/72115/72125s are very high speed, low power dedicated parallel-to-serial FIFOs. These FIFOs possess a 16-bit parallel input port and a serial output port with 256, 512 and 1K word depths, respectively.

The ability to buffer wide word widths (x16) make these FIFOs ideal for laser printers, FAX machines, local area networks (LANs), video storage and disk/tape controller applications.


Expansion in width and depth can be achieved using multiple chips. IDT's unique serial expansion logic makes this possible using a minimum of pins.

The unique serial output port is driven by one data pin (SO) and one clock pin (SOCP). The Least Significant or Most Significant Bit can be read first by programming the DIR pin after a reset.

Monitoring the FIFO is eased by the availability of four status flags: Empty, Full, Half-Full and Almost-Empty/Almost-Full. The Full and Empty flags prevent any FIFO data overflow or underflow conditions. The Half-Full Flag is available in both single and expansion mode configurations. The Almost-Empty/Almost-Full Flag is available only in a single device mode.

The IDT72105/15/25 are fabricated using IDT's leading edge, submicron CEMOS™ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.


## **FUNCTIONAL BLOCK DIAGRAM**



MILITARY AND COMMERCIAL TEMPERATURE RANGES

**APRIL 1992** 

## **PIN CONFIGURATIONS**



## **PIN DESCRIPTIONS**

Symbol	Name	1/0	Description
D0-D15	Inputs	1	Data inputs for 16-bit wide data.
RS	Reset		When $\overline{\text{RS}}$ is set low, internal READ and WRITE pointers are set to the first location of the RAM array. FF and $\overline{\text{HF}}$ go HIGH. $\overline{\text{EF}}$ and $\overline{\text{AEF}}$ go LOW. A reset is required before an initial WRITE after power-up. W must be high during the $\overline{\text{RS}}$ cycle. Also the First Load pin (FL) is programmed only during Reset.
W	Write	· 1	A write cycle is initiated on the falling edge of WRITE if the Full Flag (FF) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
SOCP	Serial Output Clock		A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag (EF) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together.
FL/DIR	First Load/ Direction	-	This is a dual purpose input used in the width and depth expansion configurations. The First Load (FL) function is programmed only during Reset (RS) and a LOW on FL indicates the first device to be loaded with a byte of data. All other devices should be programmed HIGH. The Direction (DIR) pin controls shift direction after Reset and tells the device whether to read out the Least Significant or Most Significant bit first.
RSIX	Read Serial In Expansion	ı	In the single device configuration, RSIX is set HIGH. In depth expansion or daisy chain expansion, RSIX is connected to RSOX (expansion out) of the previous device.
so	Serial Output	0	Serial data is output on the Serial Output (SO) pin. Data is clocked out LSB or MSB depending on the Direction pin programming. During Expansion the SO pins are tied together.
FF	Full Flag	0	When FF goes LOW, the device is full and further WRITE operations are inhibited. When FF is HIGH, the device is not full.
ĒF	Empty Flag	0	When EF goes LOW, the device is empty and further READ operations are inhibited. When EF is HIGH, the device is not empty.
ĤF	Half-Full Flag	0	When $\overline{HF}$ is LOW, the device is more than half-full. When $\overline{HF}$ is HIGH, the device is empty to half-full.
RSOX/AEF	Read Serial Out Expansion Almost-Empty, Almost-Full Flag		This is a dual purpose output. In the single device configuration (RSIX HIGH), this is an $\overline{\text{AEF}}$ output pin. When $\overline{\text{AEF}}$ is LOW, the device is empty-to-(1/8 full -1) or (7/8 full +1)-to-full. When $\overline{\text{AEF}}$ is HIGH, the device is 1/8-full up to 7/8-full. In the Expansion configuration (RSOX connected to RSIX of the next device) a pulse is sent from RSOX to RSIX to coordinate the width, depth or daisy chain expansion.
Vcc	Power Supply		Single power supply of 5V.
GND	Ground		Single ground of 0V.

## 5

## STATUS FLAGS

Nu	mber of Words in Fl	FO				
IDT72105	DT72105 IDT72115 IDT72125		T FF	ĀĒF	HF	EF
0	0	0	Н	L	Н	L
1–31	1–63	1–127	Н	L	Н	Н
32-128	64–256	128-512	Н	Н	Н	н
129–224	257–448	513-896	Н	Н	L	Н
225–255	449–511	897-1023	н	L	L	Н
256	512	1024	L	L	L	Н

2665 tbl 02

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to + 7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to + 125	-65 to + 155	۰c
Іоит	DC Output Current	50	50	mA

## NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
Vcсм	Military Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	ν.
ViH	Input High Voltage Commercial	2.0	_	_	V
ViH	Input High Voltage Military	2.2	-	_	٧
V <sub>IL</sub> (1)	Input Low Voltage Commercial & Military	_	_	0.8	٧

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

665 tbl 04

## DC ELECTRICAL CHARACTERISTICS

(Commercial Vcc = 5.0V ± 10%, TA = 0°C to +70°C; Military Vcc = 5V ± 10%, TA = -55°C to +125°C)

			105/IDT DT7212		IDT72			
		C	ommerc	ial		Unit		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	
IL(1)	Input Leakage Current (Any Input)	-1		1	-10	_	10	μА
IOL <sup>(2)</sup>	Output Leakage Current	-10		10	-10	_	10	μА
Vон	Output Logic "1" Voltage IOUT = -2mA <sup>(5)</sup>	2.4			2.4			٧
Vol	Output Logic "0" Voltage IOUT = 8mA <sup>(6)</sup>		_	0.4	_		0.4	V
ICC1 <sup>(3)</sup>	Power Supply Current		50	100	_	75	125	- mA
ICC2 <sup>(3)</sup>	Average Standby Current $(\overline{W} = \overline{RS} = \overline{FL}/DIR = VIH)(SOCP = VIL)$	_	4	8	_	4	12	mA
ICC3 (3,4,7)	Power Down Current	1	1	6		1	8	mA

#### NOTES:

- 1. Measurements with  $0.4V \le VIN \le Vcc$ .
- 2. SOCP = VIL,  $0.4 \le VOUT \le VCC$ .
- 3. Icc measurements are made with outputs open.
  4. RS = FL/DIR = W = Vcc 0.2V; SOCP = 0.2V; all other inputs ≥ Vcc 0.2 or ≤ 0.2V.
- 5. For SO, lout = -4mA.
- For SO, lout = 16mA.
- 7. Measurements are made after reset.

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			COM'L		MILITARY		COM'L AND MIL			ARY	
Symbol	Parameter	Figure	72105L25 72115L25 72125L25 Min. Max.		72105L30 72115L30 72125L30 Min. Max.		72105L50 72115L50 72125L50 Min. Max.		72105L80 72115L80 72125L80 Min. Max.		Unit
ts	Parallel Shift Frequency		_	28.5	_	25		15		10	MHz
tsocp	Serial Shift Frequency	_	_	50	_	45		40	_	28	MHz
PARALLE	L INPUT TIMINGS										-
twc	Write Cycle Time	2	35	_	40		65		100	_	ns
twpw	Write Pulse Width	2	25	_	30	_	50	_	80	_	ns
twr	Write Recovery Time	2	10	_	10		15	_	20	_	ns
tos	Data Set-up Time	2	12	_	13	_	15	_	15		ns
tDH	Data Hold Time	2	0	_	1	_	2	_	5	_	ns
twer	Write High to EF High	5, 6	_	35		40	_	45	_	50	ns
twff	Write Low to FF Low	4, 7		35		40	_	45	_	50	ns
twF	Write Low to Transitioning HF, AEF	8	_	35		40	_	45	-	50	ns
twpf	Write Pulse Width After FF High	7	25	_	30	_	50	_	80	_	ns
SERIAL C	SERIAL OUTPUT TIMINGS										
tsocp	Serial Clock Cycle Time	3	20	_	22	_	25	_	35	_	ns
tsocw	Serial Clock Width High/Low	3	8		9	_	10	_	15	_	ns
tsopp	SOCP Rising Edge to SO Valid Data	3	_	14	1	15	_	15		17	ns
tsonz ·	SOCP Rising Edge to SO at High Z <sup>(1)</sup>	3	3	14	3	14	3	15	3	17	ns
tsolz	SOCP Rising Edge to SO at Low Z <sup>(1)</sup>	3	3	14	3	14	3	15	3	17	ns
tsocef	SOCP Rising Edge to EF Low	5, 6	_	35	-	40		45		50	ns
tsocff	SOCP Rising Edge to FF High	4, 7	_	35	_	40	_	45	_	50	ns
tsocf	SOCP Rising Edge to Transitioning HF, AEF	8	_	35	ı	40	_	45	_	50	ns
trefso	SOCP Delay After EF High	6	35	_	40	_	65		100		ns
RESET TI	MINGS										
trsc	Reset Cycle Time	1	35		45	_	65	_	100		ns
trs	Reset Pulse Width	1	25		30		50		80		ns
trss	Reset Set-up Time	1	25		30		50	_	80	_	ns
trsr	Reset Recovery Time	1	10		15		15		20		ns
EXPANSI	ON MODE TIMINGS										
tFLS	FL Set-up Time to RS Rising Edge	9	7		7		8		10		ns
tflH	FL Hold Time to RS Rising Edge	9	0	_	1	_	2		5		ns
tDIRS	DIR Set-up Time to SOCP Rising Edge	9	10	-	11	-	12	-	12	-	ns
tDIRH	DIR Hold Time from SOCP Rising Edge	9	5	_	5		5	_	5	_	ns
tsoxd1	SOCP Rising Edge to RSOX Rising Edge	9	_	15	_	17	_	17	_	20	ns
tSOXD2	SOCP Rising Edge to RSOX Falling Edge	9	-	15	_	17	_	17	_	20	ns
tsixs	RSIX Set-up Time to SOCP Rising Edge	9	5	_	5	_	8	_	15	_	ns
tsixpw	RSIX Pulse Width	9	10	_	10	_	15		20	_	ns
NOTE:		<del> </del>									2665 tbl 0

NOTE:

<sup>1.</sup> Values guaranteed by design.

1.1KΩ

30pF

2665 drw 03

5V

## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A

2665 thi 07

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	12	pF

NOTE:

2665 thl 08

# is incremented. Write operations can occur simultaneously or

or equivalent circuit Figure A. Output Load \*Includes iig and scope capacitances.

## **FUNCTIONAL DESCRIPTION**

#### Parallel Data Input

The device must be reset before beginning operation so that all flags are set to their initial state. In width or depth expansion the First Load pin (FL) must be programmed to indicate the first device.

The data is written into the FIFO in parallel through the Do-15 input data lines. A write cycle is initiated on the falling edge of the Write  $(\overline{W})$  signal provided the Full Flag  $(\overline{FF})$  is not asserted. If the W signal changes from HIGH-to-LOW and the Full Flag (FF) is already set, the write line is internally inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. On the rising edge of W, the write pointer

asynchronously with read operations.


## **Serial Data Output**

TO OUTPUT PIN

680Ω

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag (EF) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP.

The serial word is shifted out Least Significant Bit or Most Significant Bit first, depending on the FL/DIR level during operation. A LOW on DIR will cause the Least Significant Bit to be read out first. A HIGH on DIR will cause the Most Significant Bit to be read out first.





#### NOTES:

- EF, FF, HF and AEF may change status during Reset, but flags will be valid at trsc.
- SOCP should be in the steady low or high during tRSS. The first low-high (or high-low) transition can begin after tRSR.

Figure 1. Reset

<sup>1.</sup> This parameter is sampled and not 100% tested.





1. In Single Device Mode, SO will not tri-state except after reset.

Figure 3. Read Operation






Figure 4. Full Flag from Last Write to First Read



NOTE:


1. SOCP should not be clocked until EF goes high.

Figure 5. Empty Flag from Last Read to First Write



- SOCP should not be clocked until EF goes high.
- 2. In Single Device Mode, SO will not tri-state except after Reset. It will retain the last valid data.

Figure 6. Empty Boundary Condition Timing



1. Single Device Mode will not tri-state but will retain the last valid data.

Figure 7. Full Boundary Condition Timing




Figure 8. Half-Full, Almost-Full and Almost-Empty Timings

5.6

7




Figure 9. Serial Read Expansion


## **OPERATING CONFIGURATIONS**

#### Single Device Mode

The device must be reset before beginning operation so that all flags are set to location zero. In the standalone case, the RSIX line is tied HIGH and indicates single device operation to the device. The RSOX/AEF pin defaults to AEF and outputs the Almost-Empty and Almost-Full Flag.

## Width Expansion Mode

In the cascaded case, word widths of more than 16 bits can be achieved by using more than one device. By tying the RSOX and RSIX pins together, as shown in Figure 11, and programming which is the Least Significant Device, a cascaded serial word is achieved. The Least Significant Device is programmed by a LOW on the FL/DIR pin during reset. All other devices should be programmed HIGH on the FL/DIR pin at reset.



5.6

2665 tbl 09

	Inputs			Interna	l Status	Outputs		
Mode	RS	FL	DIR	Read Pointer	Write Pointer	AEF, EF	FF	HF
Reset	0	Х	Х	Location Zero	Location Zero	0	1	1
Read/Write	1	Х	0,1	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	Х	Х	Х

NOTE:

Table 1. Reset and First Load Truth Table-Single Device Configuration

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit bus. NOTE: After reset, the level on the FL/DIR pin decides if the Least Significant or Most Significant Bit is read first out of each device.

The three flag outputs, Empty  $(\overline{EF})$ , Half-Full  $(\overline{HF})$  and Full  $(\overline{FF})$ , should be taken from the Most Significant Device (in the example, FIFO #2). The Almost-Empty/Almost-Full flag is not available. The RSOX pin is used for expansion.

## Depth Expansion (Daisy Chain) Mode




Figure 11. Width Expansion for 32-bit Parallel Data In

2665 drw 14

The IDT72105/15/25 can easily be adapted to applications requiring greater than 1024 words. Figure 12 demonstrates Depth Expansion using three IDT72105/15/25s and an IDT74FCT138 Address Decoder. Any depth can be attained by adding additional devices. The Address Decoder is necessary to determine which FIFO is being written. A word of data must be written sequentially into each FIFO so that the data will be read in the correct sequence. The IDT72105/15/25 operates in the Depth Expansion Mode when the following conditions are met:

- The first device must be programmed by holding FL LOW at Reset. All other devices must be programmed by holding FL high at reset.
- The Read Serial Out Expansion pin (RSOX) of each device must be tied to the Read Serial In Expansion pin (RSIX) of the next device (see Figure 12).
- 3. External logic is needed to generate composite Empty,

 $\frac{\text{Half-Full}}{\text{HF}}$  and  $\frac{\text{Full}}{\text{Flags}}$ . This requires the OR-ing of all  $\frac{\text{FF}}{\text{HF}}$  and  $\frac{\text{FF}}{\text{Flags}}$ .

 The Almost-Empty and Almost-Full Flag is not available due to using the RSOX pin for expansion.

## Compound Expansion (Daisy Chain) Mode

The IDT72105/15/25 can be expanded in both depth and width as Figure 13 indicates:

- The RSOX-to-RSIX expansion signals are wrapped around sequentially.
- 2. The write  $(\overline{W})$  signal is expanded in width.
- Flag signals are only taken from the Most Significant Devices.
- The Least Significant Device in the array must be programmed with a LOW on FL/DIR during reset.

<sup>1.</sup> Pointer will increment if appropriate flag is HIGH.




Figure 12. A 3K x 16 Parallel-to-Serial FIFO using the IDT72125

	Inputs			Interna	l Status	Outputs		
Mode	RS	FL	DIR	Read Pointer	Write Pointer	Ē	HF, FF	
Reset-First Device	0	0	Х	Location Zero	Location Zero	0	1	
Reset All Other Devices	0	1	Х	Location Zero	Location Zero	0	1	
Read/Write	1	X	0,1	Х	Х	X	Х	

1. RS = Reset Input, FL/FIR = First Load/Direction, EF = Empty Flag Output, HF = Half- Full Flag Output, FF = Full Flag Output.

Table 2. Reset and First Load Truth Table-Width/Depth Compound Expansion Mode




Figure 13. A 3K x 32 Parallel-to-Serial FIFO using the IDT72125

# CMOS PARALLEL-TO-SERIAL FIFO 2048 x 9-BIT & 4096 x 9-BIT

IDT72131 IDT72141

### **FEATURES:**

- · 35ns parallel port access time, 45ns cycle time
- 50MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 7-9, 16-18, 32-36 bit using Flexishift™ serial output without using any additional components
- Multiple status flags: Full, Almost-Full (1/8 from full), Half-Full, Almost Empty (1/8 from empty), and Empty
- Asynchronous and simultaneous read and write operations
- · Dual-port zero fall-through architecture
- · Retransmit capability in single device mode
- Produced with high-performance, low power CEMOS™ technology
- Available in 28-pin ceramic, plastic DIP and 32-pin plastic leaded chip corner (PLCC)
- Military product compliant to MIL-STD-883, Class B

### **DESCRIPTION:**


The IDT72131/72141 are high-speed, low power parallel-to-serial FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72131/72141 can be configured with the IDTs serial-to-parallel FIFOs (IDT72132/72142) for bidirectional serial data buffering.

The FIFO has a 9-bit parallel input port and a serial output port. Wider and deeper parallel-to-serial data buffers can be built using multiple IDT72131/72141 chips. IDTs unique Flexishift serial expansion logic (SOX, NR) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8, 9, 16, and 32 bits. The IDT72131/141 can also be directly connected for depth expansion.

Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The almost-full (7/8), half-full, and almost empty (1/8) flags signal memory utilization within the FIFO.

The IDT72131/72141 is fabricated using IDTs high-speed submicron CEMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

### **FUNCTIONAL BLOCK DIAGRAM**



5.7

CEMOS and Flexishift are trademarks of Integrated Device Technology, Inc.

## 5

### PIN DESCRIPTIONS


Symbol	Name	1/0	Description
Do-Da	Inputs	ı	Data inputs for 9-bit wide data.
RS	Reset	I.	When RS is set low, internal READ and WRITE pointers are set to the first location of the RAM array. HF and FF go high, and AEF and EF go low. A reset is required before an initial WRITE after power-up. W must be high and SOCP must be low during RS cycle.
W	Write	I	A write cycle is initiated on the falling edge of WRITE if the Full Flag (FF) is not set. Data set- up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
SOCP	Serial Output Clock	1	A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag (EF) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together.
NR	Next Read	ı	To program the Serial Out data word width , connect $\overline{NR}$ with one of the Data Set pins (Q4, Q6, Q7 and Q8). For example, $\overline{NR}$ - Q7 programs for a 8-bit Serial Out word width.
FL/RT	First Load/ Retransmit	1	This is a dual purpose input. In the single device configuration (XI grounded), activating retransmit (FL/RT-low) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. W must be high and SOCP must be low before setting FL/RT low. Retransmit is not compatible with depth expansion. In the depth expansion configuration, FL/RT grounded indicates the first activated device.
ΧĬ	Expansion In	1	In the single device configuration, $\overline{XI}$ is grounded. In depth expansion or daisy chain expansion, $\overline{XI}$ is connected to $\overline{XO}$ (expansion out) of the previous device.
SOX	Serial Output Expansion	ı	In the Serial Output Expansion mode, the SOX pin of the least significant device is tied high. The SOX pin of all other devices is connected to the Qs pin of the previous device. Data is then clocked out least significant bit first. For single device operation, SOX is tied high.
so	Serial Output	0	Serial data is output on the Serial Output (SO) pin. Data is clocked out Least Significant Bit first. In the Serial Width Expansion mode the SO pins are tied together and each SO pin is tristated at the end of the byte.
FF	Full Flag	0	When FF goes low, the device is full and further WRITE operations are inhibited. When FF is high, the device is not full.
ĒF	Empty Flag	0	When EF goes low, the device is empty and further READ operations are inhibited. When EF is high, the device is not empty. See the description on page 6 for more details.
ĀĒĒ	Almost-Empty/ Almost-Full Flag	0	When AEF is low, the device is empty to 1/8 full or 7/8 to completely full. When AEF is high, the device is greater than 1/8 full, but less than 7/8 full.
XO/HF	Expansion Out/ Half-Full Flag	0	This is a dual-purpose output. In the single device configuration (XI grounded), the device is more than half full when HF is low. In the depth expansion configuration (XO connected to XI of the next device), a pulse is sent from XO to XI when the last location in the RAM array is filled.
Q4, Q6, Q7 and Q8	Data Set	0	The appropriate Data Set pin (Q4, Q8, Q7 and Q8) is connected to $\overline{\text{NR}}$ to program the Serial Out data word width. For example: Q6 - $\overline{\text{NR}}$ programs a 7-bit word width, Q8 - $\overline{\text{NR}}$ programs a 9-bit word width, etc.
Vcc	Power Supply		Single Power Supply of 5V.
GND	Ground		Single ground at 0V.

2751 tbl 01

### STATUS FLAGS

.,					
Number of W	ords in FIFO				
IDT72131	IDT72141	FF	AEF	HF	EF
0	0	Н	L	H	L
1-255	1-511	Н	L	Н	Н
256-1024	512-2048	Н	Н	Н	Н
1025-1792	2049-3584	Н	Н	L	Н
1793-2047	3585-4095	Н	L	L	Н
2048	4096	L	L	L	Н

### **PIN CONFIGURATIONS**



## G

2751 tbl 04

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	<
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	>
GND	Supply Voltage	0	0	0	٧
Vін	Input High Voltage Commercial	2.0	_	_	٧
ViH	Input High Voltage Military	2.2	_	_	٧
V <sub>IL</sub> (1)	Input Low Voltage	_	_	0.8	٧

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

## CAPACITANCE (TA = +25°C. f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	Vin = 0V	10	pF
COUT	Output Capacitance	Vout = 0V	12	pF

#### NOTE:

1. This parameter is sampled and not 100% tested.

### 2751 tbl 05

### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		IDT72131/IDT72141 Commercial			IDT			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
lıL <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	-10		10	μА
loL <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10		10	μА
Vон	Output Logic "1" Voltage, IOUT = -8mA	2.4		_	2.4	_	_	٧
Vol	Output Logic "0" Voltage lo∪τ = 16mA	_	_	0.4	_	_	0.4	٧
ICC1 <sup>(3)</sup>	Power Supply Current	_	90	140	_	100	160	mA
ICC2 <sup>(3)</sup>	Average Standby Current (W = RS = FL/RT = VIH) (SOCP = VIL)	_	8	12		12	25	mA
ICC3(L) <sup>(3,4)</sup>			_	2			4	mA
ICC3(S) <sup>(3,4)</sup>	Power Down Current	_	_	8			12	mA

### NOTES:

- 1. Measurements with 0.4 ≤ V<sub>IN</sub> ≤ V<sub>CC</sub>.
- 2. SOCP ≤ VIL, 0.4 ≤ VOUT ≤ VCC.
- 3. Icc measurements are made with outputs open.
- 4.  $\overline{RS} = \overline{FL/RT} = \overline{W} = Vcc 0.2V$ ; SOCP  $\leq 0.2V$ ; all other inputs  $\geq Vcc 0.2V$  or  $\leq 0.2V$ .

### **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

	·	Comn	nercial	Mil	itary	Mil. and	i Com'l.	_
			131x35 141x35	IDT721 IDT721		IDT721 IDT721		]
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ts	Parallel Shift Frequency		22.2		20		15	MHz
tSOCP	Serial-Out Shift Frequency	<u> </u>	50	_	50	_	40	MHz
PARALL	EL INPUT TIMINGS							
tos	Data Set-up Time	18	_	20	_	30	_	ns
tDH	Data Hold Time	0	-	0	_	5		ns
twc	Write Cycle Time	45		50		65		ns
twpw	Write Pulse Width	35		40		50	_	ns
twn	Write Recovery Time	10		10		15		ns
twer	Write High to EF High		30	_	35		45	ns
twff	Write Low to FF Low	_	30	_	35	-	45	ns
twF	Write Low to Transitioning HF, AEF	-	45		50	_	65	ns
twpf	Write Pulse Width After FF High	35		40		50	_	ns
SERIAL	OUTPUT TIMINGS	<del></del>						-
tsonz	SOCP Rising Edge to SO at High Z <sup>(1)</sup>	5	16	5	16	5	26	ns
tsolz	SOCP Rising Edge to SO at Low Z <sup>(1)</sup>	5	- 22	5	22	5	22	ns
tsopd	SOCP Rising Edge to Valid Data on SO		18		18		18	ns
tsox	SOX Set-up Time to SOCP Rising Edge	5		5		5	_	ns
tsocw	Serial In Clock Width High/Low	8		8		10	-	ns
tsocer	SOCP Rising Edge (Bit 0 - Last Word) to EF Low	T = -	20		25		25	ns
tsocff	SOCP Rising Edge to FF High	<del></del>	30	_	35		40	ns
tsocr	SOCP Rising Edge to HF, AEF, High	<del> </del>	30		35		40	ns
tREFSO	Recovery Time SOCP After EF High	35		40		50		ns
	TIMINGS		<del>ا                                    </del>	<u> </u>	<u> </u>			1
trsc	Reset Cycle Time	45		50		65		ns
trs	Reset Pulse Width	35		40		50	-	ns
trss	Reset Set-up Time	35		40		50		ns
trsr	Reset Recovery Time	10	·	10		15		ns
tRSF1	Reset to EF and AEF Low	<del>                                     </del>	45	<del> </del>	50	_	65	ns
tRSF2	Reset to HF and FF High	<del> </del>	45		50		65	ns
trsql	Reset to Q Low	20	<u> </u>	20		35		ns
trsqu	Reset to Q High	20		20		35		ns
	ISMIT TIMINGS	<u> </u>	<u> </u>		L			1 113
tRTC	Retransmit Cycle Time	45		50		65		ns
tRT	Retransmit Pulse Width	35	<del>  _</del>	40	<u> </u>	50		ns
trts	Retransmit Set-up Time	35	=	40	<u> </u>	50		ns
tris	Retransmit Recovery Time	10	<u> </u>	10	<del></del>	15		ns
	EXPANSION MODE TIMINGS	1 10		1 10	<u> </u>	1 15		J IIS
	Read/Write to XO Low	Т	35	<u> </u>	40		<u> </u>	T
tXOL				<del>                                     </del>	40 40		50	ns
txon	Read/Write to XO High	+	35		40	<u> </u>	50	ns
txi	XI Pulse Width	35		40	<u> </u>	50		ns
txir	XI Recovery Time	10		10		10		ns
txis	XI Set-up Time	15		15		15		ns

<sup>1.</sup> Guaranteed by design minimum times, not tested.

### AC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial:  $Vcc = 5.0V \pm 10\%$ , TA = 0°C to +70°C; Military:  $Vcc = 5.0V \pm 10\%$ , TA = -55°C to +125°C)

		1	М	ilitary and	Commerc	ial		Τ
			131x65 141x65	IDT721 IDT721	31x80 41x80		31x120 41x120	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ts	Parallel Shift Frequency		12.5		10	_	7	MHz
tsocp	Serial-Out Shift Frequency	T -	33	I —	28		25	MHz
PARALL	EL INPUT TIMINGS					-		
tDS	Data Set-up Time	30		40		40	_	ns
tDH	Data Hold Time	10		10	_	10		ns
twc	Write Cycle Time	80	_	100	_	140		ns
twpw	Write Pulse Width	65	_	80		120	_	ns
twn	Write Recovery Time	15	_	20		20		ns
twer	Write High to EF High		60	_	60		- 60	ns
twff	Write Low to FF Low		60		60		60	ns
twr	Write Low to Transitioning HF, AEF		80		100		140	ns
twpf	Write Pulse Width After FF High	65	_	80	_	120	_	ns
SERIAL	OUTPUT TIMINGS							
tsonz	SOCP Rising Edge to SO at High Z <sup>(1)</sup>	5	20	5	25	5	35	ns
tsolz	SOCP Rising Edge to SO at Low Z <sup>(1)</sup>	5	22	5	30	5	35	ns
tsopp	SOCP Rising Edge to Valid Data on SO		22		30	_	35	ns
tsox	SOX Set-up Time to SOCP Rising Edge	5	_	5		5		ns
tsocw	Serial In Clock Width High/Low	10		15		15	_	ns
tsocef	SOCP Rising Edge (Bit 0 - Last Word) to EF Low		30		30	_	30	ns
tsocff	SOCP Rising Edge to FF High	_	50		60		65	ns
tsocr	SOCP Rising Edge to HF, AEF, High	_	50	_	60		65	ns
trefso	Recovery Time SOCP After EF High	65		80		120		ns
RESET 1			·		I		I	
trsc	Reset Cycle Time	80	_	100	<u> </u>	140	_	ns
trs	Reset Pulse Width	65	_	80	_	120		ns
trss	Reset Set-up Time	65		80		120	_	ns
trsr	Reset Recovery Time	15		20		20		ns
tRSF1	Reset to EF and AEF Low	<del>                                     </del>	80		100		140	ns
tRSF2	Reset to HF and FF High	<u> </u>	80	<del> </del>	100		140	ns
trsql	Reset to Q Low	50		65		105	_	ns
trsqh	Reset to Q High	50		65	_	105	_	ns
	ISMIT TIMINGS			I				
tRTC	Retransmit Cycle Time	80	I	100		140		ns
tRT	Retransmit Pulse Width	65		80		120		ns
trts	Retransmit Set-up Time	65		80		120		ns
trtre	Retransmit Recovery Time	15		20		20	_	ns
	EXPANSION MODE TIMINGS	<del></del>	·		<u> </u>		<u> </u>	• • • • • • • • • • • • • • • • • • • •
txoL	Read/Write to XO Low	T	65		80		120	ns
txon	Read/Write to XO High		65	_	80		120	ns
txi	XI Pulse Width	65		80	_	120		ns
txir	XI Recovery Time	10	_	10		10	_	ns
txis	XI Set-up Time	15	_	15		15		ns
NOTE:		1						2751 tbl 0

1. Guaranteed by design minimum times, not tested.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A

2751 tbl 09




Figure A. Ouput Load

\*Including jig and scope capacitances

### **FUNCTIONAL DESCRIPTION**

#### Parallel Data Input

The data is written into the FIFO in parallel through the Do-8 input data lines. A write cycle is initiated on the falling edge of the Write  $(\overline{W})$  signal provided the Full Flag  $(\overline{FF})$  is not asserted. If the  $\overline{W}$  signal changes from HIGH-to-LOW and the Full-Flag  $(\overline{FF})$  is already set, the write line is inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. The data is written to the RAM at the write pointer. On the rising edge of W, the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.

### Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag ( $\overline{EF}$ ) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP. NOTE: SOCP should not be clocked once the last bit of the last word has been clocked out. If it is, then two things will occur. One, the SO pin will go high-Z and two, SOCP will be out of sync with Next Read ( $\overline{NR}$ ).

The serial word is shifted out Least Significant Bit first, that is the first bit will be D0, then D1 and so on up to the serial word width. The serial word width must be programmed by connecting the appropriate Data Set line (Q4, Q6, Q7 or Q8) to the  $\overline{\text{NR}}$  input. The Data Set lines are taps off a digital delay line. Selecting one of these taps, programs the width of the serial word to be read and shifted out.




Figure 1. Reset




Figure 2. Write Operation




Figure 3. Read Operation

#### NOTES:

- 1. This timing applies to the Active Device in Width Expansion Mode.
- 2. This timing applies to Single Device Mode at Empty Boundary (EF = low) and the Next Active Device in Width Expansion Mode.





Figure 4. Full Flag from Last Write to First Read


2751 drw 07



#### NOTE:

1. SOCP should not be clocked until EF goes high.

Figure 5. Empty Flag from Last Read to First Write



### NOTE:

1. SOCP should not be clocked until EF goes high.

Figure 6. Empty Boundary Condition Timing

10




Figure 7. Full Boundry Condition Timing





Figure 8. Half Full, Almost Full and Almost Empty Timings

5.7



NOTE: 1.  $\overline{\text{EF}}$ ,  $\overline{\text{AEF}}$ ,  $\overline{\text{HF}}$  and  $\overline{\text{FF}}$  may change status during Retransmit, but flags will be valid at trace.

2751 drw 12

Figure 9. Retransmit




Figure 10. Expansion-Out




Figure 11. Expansion-in

## 5

### **OPERATING CONFIGURATIONS**

### Single Device Configuration

In the standalone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the

Data Set lines (Q4, Q6, Q7, Q8) go low and a new serial word is started. The Data Set lines then go high on the equivalent SOCP clock pulse. This continues until the Q line connected to  $\overline{\text{NR}}$  goes high completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SOCP.




Figure 12. Eight-Bit Word Single Device Configuration

### **TRUTH TABLES**

### TABLE 1: RESET AND RETRANSMIT ---

### SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

		Inputs		Interna	Internal Status			Outputs		
Mode	RS	FL/RT	Χï	Read Pointer	Write Pointer	AEF, EF	FF	HF		
Reset	0	Х	0	Location Zero	Location Zero	0	1	1		
Retransmit	1	0	0	Location Zero	Unchanged	Х	х	х		
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	Х	Х	Х		

NOTE:

1. Pointer will increment if appropriate flag is HIGH.

### Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SOX line of the least significant device HIGH and the SOX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SOCP, all lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant. When the Data Set line which is

connected to the SOX input of the next device goes HIGH, the Do of that device goes HIGH, the cascading from one device to the next. The Data Set line of the most significant bit programs the serial word width by being connected to all NR inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit-bus.





Figure 13. Width Wxpansion for 16-bit Parallel Data In. The Parallel Data In is tied to Do-s of FIFO #1 and Do-s of FIFO #2.

### Depth Expansion (Daisy Chain) Mode

The IDT72131/41 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 14 demonstrates Depth Expansion using three IDT72131/41. Any depth can be attained by adding additional IDT72131/41 operates in the Depth Expansion configuration when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the high state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the OR-ing of all EFs and OR-ing of all FFs (i.e., all must be set to generate the correct composite FF or EF).
- The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion mode.



2751 drw 17

Figure 14. A 12K x 8 Parallel-In Serial-Out FIFO

## TABLE 2: RESET AND FIRST LOAD TRUTH TABLE — DEPTH EXPANSION/COMPOUND EXPANSION MODE

Inputs				Intern	al Status	Outputs		
Mode	RS	FL	Χī	Read Pointer	Write Pointer	EF	FF	
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset-All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	Х	Х	Х	Х	

NOTES:

1. XI is connected to XO of previous device.

2. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Ouput, FF = Full Flag Output, XI = Expansion Input.



### CMOS SERIAL-TO-PARALLEL FIFO 2048 x 9-BIT 4096 x 9-BIT

IDT72132 IDT72142

### **FEATURES:**

- 35ns parallel port access time, 45ns cycle time
- 50MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 8, 9, 16-18, and 32-36 bit using Flexshift™ serial input without using any additional components
- Multiple status flags: Full, Almost-Full (1/8 from full), Half-Full, Almost Empty (1/8 from empty), and Empty
- Asynchronous and simultaneous read and write operations
- Dual-port zero fall-through architecture
- Retransmit capability in single device mode
- Produced with high-performance, low-power CEMOS™ technology
- Available in a 28-pin ceramic, plastic DIP and 32-pin plastic leaded chip carrier (PLCC) packages
- Military product compliant to MIL-STD-883, Class B

#### DESCRIPTION:


The IDT72132/72142 are high-speed, low-power serial-toparallel FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72132/72142 can be configured with the IDTs parallel-to-serial FIFOs (IDT72131/72141) for bidirectional serial data buffering.

The FIFO has a serial input port and a 9-bit parallel output port. Wider and deeper serial-to-parallel data buffers can be built using multiple IDT72132/72142 chips. IDTs unique Flexshift serial expansion logic (SIX, NW) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8, 9, 16, and 32 bits. The IDT72132/142 can also be directly connected for depth expansion.

Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The Almost-Full (7/8), Half-Full, and Almost Empty (1/8) flags signal memory utilization within the FIFO.

The IDT72132/72142 is fabricated using IDTs high-speed submicron CEMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

### **FUNCTIONAL BLOCK DIAGRAM**



CEMOS and Flexishift are trademarks of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**APRIL 1992** 

### **PIN DESCRIPTIONS**


Symbol	Name	I/O	Description
SI	Serial Input	l	Serial data is shifted in least significant bit first. In the serial cascade mode, the Serial Input (SI) pins are tied together and SIX plus D7, D8 determine which device stores the data.
RS	Reset	1	When RS is set low, internal READ and WRITE pointers are set to the first location of the RAM array. HF and FF go high, and AEF, and EF go low. A reset is required before an initial WRITE after power-up. R must be high during an RS cycle.
NW	Next Write	ı	To program the Serial In word width, connect NW with one of the Data Set pins (D7, D8).
SICP	Serial Input Clock	_	Serial data is read into the serial input register on the rising edge of SICP. In both Depth and Serial Word Width Expansion modes, all of the SICP pins are tied together.
R	Read		When READ is low, data can be read from the RAM array sequentially, independent of SICP. In order for READ to be active, EF must be high. When the FIFO is empty (EF-low), the internal READ operation is blocked and Qo-Qa are in a high impedance condition.
FL/RT	First Load/ Retransmit	_	This is a dual purpose input. In the single device configuration $(\overline{XI}$ grounded), activating retransmit $(\overline{FU/RT}$ -low) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. $\overline{R}$ must be high and SICP must be low before setting $\overline{FU/RT}$ low. Retransmit is not possible in depth expansion. In the depth expansion configuration, $\overline{FU/RT}$ grounded indicates the first activated device.
ΧĪ	Expansion In	1	In the single device configuration, $\overline{XI}$ is grounded. In depth expansion or daisy chain expansion, $\overline{XI}$ is connected to $\overline{XO}$ (expansion out) of the previous device.
SIX	Serial Input Expansion		In the Expansion mode, the SIX pin of the least significant device is tied high. The SIX pin of all other devices is connected to the D7 or D8 pin of the previous device. For single device operation, SIX is tied high.
ŌĒ	Output Enable		When $\overline{\text{OE}}$ is set low, the parallel output buffers receive data from the RAM array. When $\overline{\text{OE}}$ is set high, parallel three state buffers inhibit data flow.
Q0-Q8	Output Data	0	Data outputs for 9-bit wide data.
FF	Full Flag	0	When FF goes low, the device is full and data must not be clocked by SICP. When FF is high, the device is not full. See the diagram on page 7 for more details.
EF	Empty Flag Almost-Full Flag	0	When EF goes low, the device is empty and further READ operations are inhibited. When EF is high, the device is not empty.
ĀĒF	Almost-Empty/ Half-Full Flag	0	When $\overline{AEF}$ is low, the device is empty to 1/8 full or 7/8 to completely full. When $\overline{AEF}$ is high, the device is greater than 1/8 full, but less than 7/8 full.
XO/HF	Expansion Out/	0	This is a dual purpose output. In the single device configuration ( $\overline{XI}$ grounded), the device is more than half full when $\overline{HF}$ is low. In the depth expansion configuration ( $\overline{XO}$ connected to $\overline{XI}$ of the next device), a pulse is sent from $\overline{XO}$ to $\overline{XI}$ when the last location in the RAM array is filled.
D7, D8	Data Set	0	The appropriate Data Set pin (D7, D8) is connected to $\overline{NW}$ to program the Serial In data word width. For example: D7 - $\overline{NW}$ programs a 8-bit word width, D8 - $\overline{NW}$ programs a 9-bit word width, etc.
Vcc	Power Supply		Single Power Supply of 5V.
GND	Ground		Three grounds at 0V.

2752 tbl 01

### **STATUS FLAGS**

Number of W	ords in FIFO				
IDT72132	IDT72142	FF	AEF	HF	EF
0	0	Н	L	Н	L
1-255	1-511	Н	L	Н	Н
256-1024	512-2048	Н	Н	Н	Н
1025-1792	2049-3584	Н	Н	L	Н
1793-2047	3585-4095	Н	L	L	Н
2048	4096	L	L	L	Н

### **PIN CONFIGURATIONS**



### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	ပိ
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	င့
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ပ္
lout	DC Output Current	50	50	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	12	pF

#### NOTE:

1. This parameter is sampled and not 100% tested.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	_		٧
ViH	Input High Voltage Military	2.2	_	_	V
VIL <sup>(1)</sup>	Input Low Voltage		_	0.8	٧

NOTE:

2752 tbl 03

2752 tbl 05

1. 1.5V undershoots are allowed for 10ns once per cycle.

2752 tbl 04

### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $Ta = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $Ta = -55^{\circ}C$  to  $+125^{\circ}C$ )

			72132/IDT72 Commercia		IDT			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
lıL <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	-10	_	10	μА
IOL <sup>(2)</sup>	Output Leakage Current	-10	_	- 10	-10	-	10	μА
Vон	Output Logic "1" Voltage,	2.4	_ 7	_	2.4	-	-	٧
Vol	Output Logic "0" Voltage,	_	_	0.4	_	_	0.4	٧
Icc1 <sup>(3)</sup>	Power Supply Current		90	140	_	100	160	mA
ICC2 <sup>(3)</sup>	Average Standby Current (R = RS = FL/RT = ViH) (SICP = VIL)		8	12	_	12	25	mA
ICC3(L) <sup>(3,4)</sup>	Power Down Current	- <del>-</del>		2			4	mA
ICC3(S)(3,4)	Power Down Current	_		8	_	_	12	mA

### NOTES:

Measurements with 0.4 ≤ ViN ≤ Vcc.

R ≤ VIL, 0.4 ≤ VOUT ≤ VCC.

loc measurements are made with outputs open.
RS = FL/RT = R = Vcc -0.2V; SICP ≤ 0.2V; all other inputs ≥ Vcc -0.2V or ≤ 0.2V.

### **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			Commercial		tary	Mil. and	Com'l.	
			132x35 142x35	IDT721 IDT721			132x50 142x50	]
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ts	Parallel Shift Frequency	_	22.2	_	20		15	MHz
tsicp	Serial-InShift Frequency		50		50		40	MHz
	EL OUTPUT TIMINGS	·				l	10	1 1011 12
tA	Access Time		35		40		50	ns
trr	Read Recovery Time	10		10		15	=	ns
tRPW	Read Pulse Width	35		40		50		ns
trc	Read Cycle Time	45		50		65		ns
truz	Read Pulse Low to Data Bus at Low Z <sup>(1)</sup>	5		5		10		ns
trhz	Read Pulse High to Data Bus at High Z <sup>(1)</sup>		20	_	25		30	ns
tov	Data Valid from Read Pulse High	5		5		5		ns
toehz	Output Enable to High-Z (Disable) <sup>(1)</sup>		15	Ť	15	<u> </u>	15	ns
toelz	Output Enable to Low-Z (Enable) <sup>(1)</sup>	5		5		5	1	ns
tAOE	Output Enable to Data Valid (Qo-8)		20		20	<u> </u>	22	ns
	INPUT TIMINGS			l		<u> </u>		110
tsis	Serial Data in Set-Up Time to SICP Rising Edge	12	Γ	12		15		ns
tsiH	Serial Data in Hold Time to SICP Rising Edge	0		0		0	<del></del>	ns
tsix	SIX Set-Up Time to SICP Rising Edge	5		5		5		ns
tsicw	Serial-In Clock Width High/Low	8	<del></del>	8		10		ns
FLAG TI			l		<u> </u>		l	
tsicef	SICP Rising Edge (Last Bit - First Word) to EF High		45		50	<del></del>	65	ns
tsicff	SICP Rising Edge (Bit 1 - Last Word) to FF Low		30		35	<del> </del>	40	ns
tsicF	SICP Rising Edge to HF, AEF		45		50		65	ns
treffsi	Recovery Time SICP After FF Goes High	15		15		15		ns
tREF	Read Low to EF Low		30		35		45	ns
tref	Read High to FF High		30	_	35		45	ns
tre	Read High to Transitioning HF and AEF		45		50		65	ns
tRPE	Read Pulse Width After EF High	35		40		50		ns
RESET		00	L	1 70				113
trsc	Reset Cycle Time	45		50		65		ns
trs	Reset Pulse Width	35		40		50		ns
trss	Reset Set-up Time	35		40		50		ns
trsr	Reset Recovery Time	10		10		15		ns
trish trish1	Reset to EF and AEF Low		45		50	10	65	ns
tRSF2	Reset to HF and FF High		45		50		65	ns
tRSDL	Reset to D Low	20		20	- 50	35	- 03	ns
tPOI	SICP Rising Edge to D	5	17	5	17	5	20	ns
	ISMIT TIMINGS		''	<u> </u>				113
trtc	Retransmit Cycle Time	45	Γ	50		65		ns
trit	Retransmit Pulse Width	35		40		50		
trts	Retransmit Set-up Time	35	<del></del>	40		50		ns
tris	Retransmit Recovery Time	10	<del></del>	10		15	<del>-</del>	ns
	EXPANSION MODE TIMINGS	1 10	L	1 10		10		1115
txoL	Read/Write to XO Low		40		45	I _	50	no.
	Read/Write to XO High		40		45	<del></del>	50	ns
txoH	XI Pulse Width	35	40	40	45	50		ns
				10				ns
txiR	XI Recovery Time XI Set-up Time	10		15		10	<del>  -</del>	ns
txis NOTE:	Vi Set-uh IIIIIe	16		15		15	L —	ns 2752 tbl 07
1. Guarant	teed by design minimum times, not tested							L, 32 (U) ()

### AC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial:  $Vcc = 5.0V \pm 10\%$ , TA = 0°C to +70°C; Military:  $Vcc = 5.0V \pm 10\%$ , TA = -55°C to +125°C)

1			Mi	litary and	Commerc	ial		
		1	132x65 142x65	IDT721 IDT721			32x120 42x120	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Uni
ts	Parallel Shift Frequency	_	12.5	_	10	_	7	МН
tSOCP	Serial-Out Shift Frequency		33		28	_	25	MH
PARALL	EL OUTPUT TIMINGS							
tA	Access Time	_	65		80	_	120	ns
trr	Read Recovery Time	15	_	20	_	20	_	ns
trpw	Read Pulse Width	65		80		120	_	ns
trc	Read Cycle Time	80	_	100	_	140	_	ns
trlz	Read Pulse Low to Data Bus at Low Z <sup>(1)</sup>	10	_	10	_	10	_	ns
trhz	Read Pulse Highto Data Bus at High Z <sup>(1)</sup>	_	30	_	35	_	35	ns
tDV	Data Valid from Read Pulse High	5	_	5		5	_	ns
toehz	Output Enable to High-Z (Disable) <sup>(1)</sup>		20	_	25		30	ns
toelz	Output Enable to Low-Z (Enable) <sup>(1)</sup>	5	_	5	_	5	_	ns
<b>t</b> AOE	Output Enable to Data Valid (Qo-8)	_	25	_	30	_	35	ns
SERIAL	INPUT TIMINGS	•			·	<del></del>	•	
tsis	Serial Data in Set-Up Time to SICP Rising Edge	15	_	20	_	20		ns
tsıн	Serial Data in Hold Time to SICP Rising Edge	0	_	5	_	5		ns
tsıx	SIX Set-Up Time to SICP Rising Edge	5	_	5	_	5	_	ns
tsicw	Serial-In Clock Width High/Low	10	_	15		15		ns
FLAG TI	MINGS			······		·		
tSICEF	SICP Rising Edge (Last Bit - First Word) to EF High		80		80	T —	80	ns
tSICFF	SICP Rising Edge (Bit 1 - Last Word) to FF Low		50	_	60	_	60	ns
tsicf	SICP Rising Edge to HF, AEF		80		80	_	80	ns
tRFFSI	Recovery Time SICP After FF Goes High	15	_	20	_	20	_	ns
tref	Read Low to EF Low		60	_	60	_	60	ns
tRFF	Read High to FF High		60	_	60		60	ns
trF	Read High to Transitioning HF and AEF		80	_	100	_	140	ns
trpe	Read Pulse Width After EF High	65		80		120	_	ns
RESET T	IMINGS							·
trsc	Reset Cycle Time	80	_	100	_	140		ns
trs	Reset Pulse Width	65		80	_	120		ns
trss	Reset Set-up Time	65	_	80		120		ns
trsr	Reset Recovery Time	15		20		20	_	ns
tRSF1	Reset to EF and AEF Low		80	_	100		140	ns
tRSF2	Reset to HF and FF High		80		100	_	140	ns
tRSDL	Reset to D Low	50		65		105	_	ns
tPOI	SICP Rising Edge to D	5	25	5	30	5	35	ns
RETRAN	SMIT TIMINGS							
trtc	Retransmit Cycle Time	80	_	100		140	_	ns
trt	Retransmit Pulse Width	65	_	80	_	120	_	ns
trts	Retransmit Set-up Time	65	_	80		120		ns
trtr	Retransmit Recovery Time	15		20		20	_	ns
	EXPANSION MODE TIMINGS							
txoL	Read/Write to XO Low		65		80	_	120	ns
txon	Read/Write to XO High		65		80		120	ns
txı	XI Pulse Width	65		80		120		ns
txir	XI Recovery Time	10		10		10		ns
	· · · · · · · · · · · · · · · · · · ·							<u> </u>

NOTE:
1. Guaranteed by design minimum times, not tested.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A

2752 tbl 09




Figure A. Output Load

\*Includies jig and scope capacitances

### FUNCTIONAL DESCRIPTION

#### Serial Data Input


The serial data is input on the SI pin. The data is clocked in on the rising edge of SICP providing the Full Flag ( $\overline{FF}$ ) is not asserted. If the Full Flag is asserted then the next parallel data word is inhibited from moving into the RAM array. NOTE: SICP should not be clocked once the last bit of the last word has been shifted in, as indicated by  $\overline{NW}$  high and  $\overline{FF}$  low. If it is, then then the input data will be lost.

The serial word is shifted in Least Significant Bit first. Thus, when the FIFO is read, the Least Significant Bit will come out on Qo and the second bit is on Q1 and so on. The serial word width must be programmed by connecting the appropriate Data Set line (D7, D8) to the NW input. The data set lines are taps off a digital delay line. Selecting one of these taps programs the width of the serial word to be written in.

### Parallel Data Output

A read cycle is initiated on the falling edge of Read  $(\overline{R})$  provided the Empty Flag is not set. The output data is accessed on a first-in/first-out basis, independent of the ongoing write operations. The data is available tA after the falling edge of  $\overline{R}$  and the output bus Q goes into high impedance after  $\overline{R}$  goes HIGH.

Alternately, the user can access the FIFO by keeping  $\overline{R}$  LOW and enabling data on the bus by asserting Output Enable  $(\overline{OE})$ . When  $\overline{R}$  is LOW, the  $\overline{OE}$  signal enables data on the output bus. When  $\overline{R}$  is LOW and  $\overline{OE}$  is HIGH, the output bus is three-stated. When  $\overline{R}$  is HIGH, the output bus is disabled irrespective of  $\overline{OE}$ .



#### NOTE:

1. Input bits are numbered 0 to n-1. D7 and D8 correspond to n=8 and n=9 respectively

Figure 1. Reset





Figure 2. Write Operation

#### NOTE:

1. Input bits are numbered 0 to n-1.



2752 drw 06

Figure 3. Read Operation





Figure 4. Output Enable Timings



NOTE:

1. SICP should not be clocked until FF goes high.

Figure 5. Full Flag from Last Write to First Read




Figure 6. Empty Flag from Last Read to First Write





Figure 7. Empty Boundry Condition Timing



1. SICP should remain low until after FF goes high.

Figure 8. Full Boundry Condition Timing





Figure 9. Half Full, Almost Full and Almost Empty Timings



2752 drw 13

NOTE:

1. EF, AEF, HF and FF may change status during Retransmit, but flags will be valid at trace.

Figure 10. Retransmit




Figure 11. Expansion-Out




Figure 12. Expansion-in

### 5

### **OPERATING CONFIGURATIONS**

### **Single Device Configuration**

In the standalone case, the SIX line is tied HIGH and not used. On the first LOW-to-HIGH of the SICP clock, both of the

Data Set lines (D7, D8) go low and a new serial word is started. The Data Set lines then go high on the equivalent SICP clock pulse. This continues until the D line connected to NW goes high completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SICP.




Figure 13. Nine-Bit Word Single Device Configuration

### **TRUTH TABLES**

## TABLE 1: RESET AND RETRANSMIT — SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

	Inputs		Interna	Outputs				
Mode	RS	FL/RT	ΧĪ	Read Pointer	Write Pointer	AEF, EF	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	X	Х	Х
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	X	X	Х

#### NOTE:

<sup>1.</sup> Pointer will increment if appropriate flag is HIGH.

### Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SIX line of the least significant device HIGH and the SIX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SICP, both the Data Set lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant.




Figure 14. Serial-In to Parallel-Out Data of 16 Bits

13

## 5

### Depth Expansion (Daisy Chain) Mode

The IDT72132/42 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 15 demonstrates Depth Expansion using three IDT72132/42. Any depth can be attained by adding additional IDT72132/42 operates in the Depth Expansion configuration when the following conditions are met:

- 1. The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have  $\overline{FL}$  in the high state.
- The Expansion Out (XO) pin and Expansion In (XI) pin of each device must be tied together.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the OR-ing of all EFs and OR-ing of all FFs (i.e., all must be set to generate the correct composite (FF) or (EF).
- 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion mode.




Figure 15. An 8K x 8 Serial-In Parallel-Out FIFO

# TABLE 2: RESET AND FIRST LOAD TRUTH TABLE — DEPTH EXPANSION/COMPOUND EXPANSION MODE

	Inputs			Interna	al Status	Outputs		
Mode	RS	FL/RT	ΧĪ	Read Pointer	Write Pointer	EF	FF	
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	X	x	Х	Х	

### NOTES:

- 1.  $\overline{\text{XI}}$  is connected to  $\overline{\text{XO}}$  of the previous device.
- 2. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Ouput, FF = Full Flag Output, XI = Expansion Input.

### SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION




Figure 16. An 8K x 24 Serial-in, Parallel-Out FIFO Using Six IDT72142s



CMOS PARALLEL SyncFIFO™ (CLOCKED FIFO) 64 x 8-BIT, 256 x 8-BIT, 512 x 8-BIT, 1024 x 8-BIT, 2048 x 8-BIT & 4096 x 8-BIT IDT72420 IDT72200 IDT72210 IDT72220 IDT72230 IDT72240

### **FEATURES:**

- 64 x 8-bit organization (IDT72420)
- 256 x 8-bit organization (IDT72200)
- 512 x 8-bit organization (IDT72210)
- 1024 x 8-bit organization (IDT72220)
- 2048 x 8-bit organization (IDT72230)
- 4096 x 8-bit organization (IDT72240)
- 15ns read/write cycle time (IDT72420/72200/72210)
- 20ns read/write cycle time (IDT72220/72230/72240)
- Read and write clocks can be asynchronous or coincident
- · Dual-ported zero fall-through time architecture
- · Empty and Full flags signal FIFO status
- Almost-empty and almost-full flags set to Empty+7 and Full-7, respectively
- Output enable puts output data bus in high impedance state
- Produced with advanced submicron CEMOS™ technology
- Available in 28-pin 300 mil plastic DIP and 300 mil ceramic DIP
- For surface mount product please see the IDT72421/ 72201/72211/72221/72231/72241 data sheet
- · Military product compliant to MIL-STD-883, Class B

### **DESCRIPTION:**


The IDT72420/72200/72210/72220/72230/72240 SyncFIFO™ are very high speed, low-power first-in, first-out (FIFO) memories with clocked read and write controls. The IDT72420/72200/72210/72220/72230/72240 have a 64, 256, 512, 1024, 2048, and 4096 x8-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs, such as graphics, local area networks (LANs), and interprocessor communication.

These FIFOs have 8-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a write enable pin (WEN). Data is read into the Synchronous FIFO on every clock when  $\overline{\text{WEN}}$  is asserted. The output port is controlled by another clock pin (RCLK) and a read enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin ( $\overline{\text{OE}}$ ) is provided on the read port for three-state control of the output.

These Synchronous FIFOs have two end-point flags, Empty  $(\overline{EF})$  and Full  $(\overline{FF})$ . Two partial flags, Almost-Empty  $(\overline{AE})$  and Almost-Full  $(\overline{AE})$ , are provided for improved system control. The partial  $(\overline{AE})$  flags are set to Empty+7 and Full-7 for  $\overline{AE}$  and  $\overline{AF}$  respectively.

The IDT72420/72200/72210/72220/72230/72240 are fabricated using IDT's high speed submicron CEMOS™ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.


### **FUNCTIONAL BLOCK DIAGRAM**



MILITARY AND COMMERCIAL TEMPERATURE RANGES

**APRIL 1992** 

### **PIN CONFIGURATION**



DIP TOP VIEW

2680 drw 02

### PIN DESCRIPTIONS

Symbol	Name	1/0	Description
Do - D7	Data Inputs	I	Data inputs for a 8-bit bus.
RS	Reset	1	When $\overline{\text{RS}}$ is set low, internal read and write pointers are set to the first location of the RAM array, $\overline{\text{FF}}$ and $\overline{\text{PAF}}$ go high, and $\overline{\text{PAE}}$ and $\overline{\text{EF}}$ go low. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock		Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when WEN is asserted.
WEN	Write Enable	1	When $\overline{\text{WEN}}$ is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. Data will not be written into the FIFO if the $\overline{\text{FF}}$ is LOW.
Q0 - Q7	Data Outputs	0	Data outputs for a 8-bit bus.
RCLK	Read Clock	ı	Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN is asserted.
REN	Read Enable	1	When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK.  Data will not be read from the FIFO if the EF is LOW.
ŌĒ	Output Enable		When $\overline{OE}$ is LOW, the data output bus is active. If $\overline{OE}$ is HIGH, the output data bus will be in a high impedance state.
F	Empty Flag	0	When $\overline{EF}$ is LOW, the FIFO is empty and further data reads from the output are inhibited. When $\overline{EF}$ is HIGH, the FIFO is not empty. $\overline{EF}$ is synchronized to RCLK.
ĀĒ	Almost-Empty Flag	0	When $\overline{AE}$ is LOW, the FIFO is almost empty based on the offset Empty+7. $\overline{AE}$ is synchronized to RCLK.
ĀĒ	Almost-Full Flag	0	When $\overline{AF}$ is LOW, the FIFO is almost full based on the offset Full-7. $\overline{AF}$ is synchronized to WCLK.
FF	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
Vcc	Power	П	One +5 volt power supply pin.
GND	Ground	П	One 0 volt ground pin.

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to + 7.0	V.
Та	Operating Temperature	0 to + 70	-55 to + 125	°C
TBIAS	Temperature Under Bias	-55 to + 125	-65 to + 135	°C
Тѕтс	Storage Temperature	-55 to + 125	-65 to + 135	°C
Іоит	DC Output Current	50	50	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcсм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	_	_	٧
ViH	Input High Voltage Military	2.2	_	_	V
VIL	Input Low Voltage Commercial & Military		1	8.0	. V

2680 tbl 03

### CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter	Conditions	Max.	Unit	
CIN(2)	Input Capacitance	VIN = 0V	10	рF	
COUT(1, 2)	Output Capacitance	Vout = 0V	10	pF	

NOTES:

- 1. With output deselected. (OE = high)
- 2. Characterized values, not currently tested.

2680 tbl 04

### DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V + 10% TA = 0°C to +70°C; Military: Vcc = 5V + 10%, TA = -55°C to +125°C)

		tclk =	IDT72420 IDT72200 IDT72210 Commercia = 15, 20, 25,	35, 50 ns	tclk			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
iLi <sup>(1)</sup>	Input Leakage Current (any input)	-1	-	1	-10	_	10	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10		10	μА
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4	_	-	2.4	_	1	٧
Vol	Output Logic "0" Voltage, IOL = 8 mA		_	0.4	_		0.4	V
ICC1 <sup>(3)</sup>	Active Power Supply Current	_	_	140	_		160	mΔ

2680 tbl 05

2680 tbl 06

Symbol	Parameter		IDT72220 IDT72230 IDT72240 Commercia = 20, 25, 35, Typ.		tcu Min.	Units		
ILI <sup>(1)</sup>	Input Leakage Current (any input)	-1	_	1	-10		10	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μА
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4	_		2.4			V
Vol	Output Logic "0" Voltage, IoL = 8 mA	_		0.4		_	0.4	V
ICC1 <sup>(4)</sup>	Active Power Supply Current	_	_	160			180	mA

### NOTES:

- 1. Measurements with 0.4 ≤ VIN ≤ Vcc.
- 2.  $\overline{OE} \ge V_{IH}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .
- Measurements are made with outputs open. Tested at folk = 20 MHz.
  - (3) Typical lcc1 = 65 + (fcLK \* 1.1/MHz) + (fcLK \* CL \* 0.03/MHz-pF) mA (4) Typical lcc1 = 80 + (fcLK \* 2.1/MHz) + (fcLK \* CL \* 0.03/MHz-pF) mA

  - fcLK = 1 / tcLK
  - CL = external capacitive load (30 pF typical)

### **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $Ta = 0^{\circ}C$  to + 70°C; Military:  $Vcc = 5V \pm 10\%$ ,  $Ta = -55^{\circ}C$  to +125°C)

		IDT72 IDT72 IDT72	210L15 420L15	IDT72	210L20 420L20	IDT722 IDT722 IDT724	210L25 420L25	IDT722 IDT722 IDT724	200L35 210L35 \$20L35	IDT72200L50 IDT72210L50 IDT72420L50		0	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
fs	Clock Cycle Frequency		66.7		50		40		28.6		20	MHz	
tA	Data Access Time	2	10	2	12	3	15	3	20	3	25	ns	
tclk	Clock Cycle Time	15		20		25		35	_	50		ns	
tclkh	Clock High Time	6		8		10		14		20		ns	
tCLKL	Clock Low Time	6		. 8		10		14		20		ns	
tos	Data Set-up Time	4		5		6	_	8	_	10	-	ns	
<b>t</b> DH	Data Hold Time	1	_	1	_	1	_	2		2		ns	
tENS	Enable Set-up Time	4	_	5	_	6	_	8	_	10	-	ns	
tENH	Enable Hold Time	1		1		1		2		2	_	ns	
tRs	Reset Pulse Width <sup>(1)</sup>	15	_	20	_	25		35		50		ns	
trss	Reset Set-up Time	15	_	20	_	25	_	35	_	50	_	ns	
trsr	Reset Recovery Time	15		20	_	25	_	35	_	50		ns	
trsf	Reset to Flag and Output Time	_	15	_	20	_	25	_	35	_	50	ns	
tolz	Output Enable to Output in Low Z <sup>(2)</sup>	0		0		0	_	0		0	_	ns	
toe	Output Enable to Output Valid	3	8	3	10	3	13	3	15	3	28	ns	
tonz	Output Enable to Cutput in High Z <sup>(2)</sup>	3	8	3	10	3	13	3	15	3	28	ns	
twff	Write Clock to Full Flag	_	10	_	12	<u> </u>	15	_	20	<u> </u>	30	ns	
tref	Read Clock to Empty Flag	_	10	_	- 12	_	15	_	20	_	30	ns	
tAF	Write Clock to Almost-Full Flag	_	10	_	12	_	15	_	20	_	30	ns	
tAE	Read Clock to Almost-Empty Flag	_	10	_	12	_	15		20	_	30	ns	
tskew1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	6		8	_	10		12	<del></del>	15	_	ns	
tskew2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag			35	_	40	. —	.42	_	45	_	ns	

### NOTES:

<sup>1.</sup> Pulse widths less than minimum values are not allowed.

<sup>2.</sup> Values guaranteed by design, not currently tested.

2680 tbl 08

### **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to + 70°C; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to +125°C)

				Commercial & Mili IDT72220L25   IDT72220L35 IDT72230L25   IDT72230L35				IDT722		
			230L20 240L20		230L25 240L25	ID1722 ID1722		IDT722 IDT722		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Cycle Frequency	_	50	_	40		28.6	_	20	MHz
tA	Data Access Time	2	12	3	15	3	20	3	25	ns
tclk	Clock Cycle Time	20		25		35	_	-50	-	ns
tclkh	Clock High Time	8		10		14		20	_	ns
tCLKL	Clock Low Time	8		10		14		20	-	ns
tos	Data Set-up Time	5		6	-	8		10		ns
tDH	Data Hold Time	1	_	1	_	2		2	-	ns
tens	Enable Set-up Time	5		6	_	8	_	10	_	ns
tENH	Enable Hold Time	1		1	_	2		2	_	ns
trs	Reset Pulse Width <sup>(1)</sup>	20	· _	25		35		50		ns
trss	Reset Set-up Time	20		25		35		50	_	ns
trsr	Reset Recovery Time	20		25		35	-	50		ns
trsf	Reset to Flag and Output Time	_	20		25	_	35		50	ns
tolz	Output Enable to Output in Low Z <sup>(2)</sup>	0	_	0		0		0	_	ns
tOE	Output Enable to Output Valid	3	10	3	13	3	15	3	23	ns
tonz	Output Enable to Output in High Z <sup>(2)</sup>	3	10	3	13	3	15	3	23	ns
twff	Write Clock to Full Flag		12		15		20		30	ns
tREF	Read Clock to Empty Flag	_	12	_	15	_	20		. 30	ns
tAF	Write Clock to Almost-Full Flag		12	_	15	_	20		30	ns
tAE	Read Clock to Almost-Empty Flag	-	12	—	15	l –	20	<u> </u>	30	ns
tskew1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	. 8	_	10	_	12		15	_	ns
tskew2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	35		40	_	42		45	_	ns

#### NOTES:

- 1. Pulse widths less than minimum values are not allowed.
- 2. Values guaranteed by design, not currently tested.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1
	2680 tbl

D.U.T. 30pF\*

2680 drw 03

or equivalent circuit Figure 1. Output Load

\*Includes jig and scope capacitances.

5.9

### SIGNAL DESCRIPTIONS

#### INPUTS:

Data In (Do - D7) - Data inputs for 8-bit wide data.

#### CONTROLS:

Reset ( $\overline{RS}$ ) - Reset is accomplished whenever the Reset ( $\overline{RS}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The Full Flag ( $\overline{FF}$ ) and Almost Full Flag ( $\overline{AF}$ ) will be reset to high after tRsF. The Empty Flag ( $\overline{EF}$ ) and Almost Empty Flag ( $\overline{AE}$ ) will be reset to low after tRsF. During reset, the output register is initialized to all zeros.

Write Clock (WCLK) - A write cycle is initiated on the low-tohigh transition of the write clock (WCLK). Data set-up and hold times must be met in respect to the low-to-high transition of the write clock (WCLK). The Full Flag (FF) and Almost Full Flag (AF) are synchronized with respect to the low-to-high transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable (WEN) - When Write Enable (WEN) is low, data can be loaded into the input register and RAM array on the low-to-high transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any ongoing read operation.

When Write Enable (WEN) is high, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag (FF) will go low, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go high after tWFF, allowing a valid write to begin. Write Enable (WEN) is ignored when the FIFO is full.

Read Clock (RCLK) - Data can be read on the outputs on the low-to-high transition of the read clock (RCLK). The Empty Flag (EF) and Almost-Empty Flag (AE) are synchronized with respect to the low-to-high transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

Read Enable (REN) - When Read Enable (REN) is low, data is read from the RAM array to the output register on the low-to-high transition of the read clock (RCLK).

When Read Enable (REN) is high, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go low, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (EF) will go high after tREF and a valid read can begin. Read Enable (REN) is ignored when the FIFO is empty.

Output Enable  $(\overline{OE})$  - When Output Enable  $(\overline{OE})$  is enabled (low), the parallel output buffers receive data from the output register. When Output Enable  $(\overline{OE})$  is disabled (high), the Q output data bus is in a high impedance state.

### **OUTPUTS:**

Full Flag (FF) - The Full Flag (FF) will go low, inhibiting further write operation, when the device is full. If no reads are performed after Reset (RS), the Full Flag (FF) will go low after 64 writes for the IDT72420, 256 writes for the IDT72200, 512 writes for the IDT72210, 1024 writes for the IDT72220, 2048 writes for the IDT72230, and 4096 writes for the IDT72240.

The Full Flag (FF) is synchronized with respect to the lowto-high transition of the write clock (WCLK).

**Empty Flag (EF)** - The Empty Flag (EF) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (EF) is synchronized with respect to the low-to-high transition of the read clock (RCLK).

Almost Full Flag ( $\overline{AF}$ ) - The Almost Full Flag ( $\overline{AF}$ ) will go low when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset ( $\overline{RS}$ ), the Almost Full Flag ( $\overline{AF}$ ) will go low after 57 writes for the IDT72420, 249 writes for the IDT72200, 505 writes for the IDT72210, 1017 writes for the IDT72220, 2041 writes for the IDT72230 and 4089 writes for the IDT72240.

The Almost Full Flag  $(\overline{AF})$  is synchronized with respect to the low-to-high transition of the write clock (WCLK).

Almost Empty Flag ( $\overline{AE}$ ) - The Almost Empty Flag ( $\overline{AE}$ ) will go low when the FIFO reaches the Almost-Empty condition. If no reads are performed after Reset ( $\overline{RS}$ ), the Almost Empty Flag ( $\overline{AE}$ ) will go high after 8 writes for the IDT72420, IDT72200, IDT72210, IDT72230 and IDT72240.

The Almost Empty Flag (AE) is synchronized with respect to the low-to-high transition of the read clock (RCLK).


Data Outputs (Q0 - Q7) - Data outputs for a 8-bit wide data.

7

### **TABLE 1: STATUS FLAGS**

Number of Words in FIFO									
IDT72420	IDT72200	IDT72210	IDT72220	IDT72230	IDT72240	FF	ĀĒ	ĀĒ	ĒF
0	0	0	0	0	0	Н	Н	L	L
1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	Н	Н	L	Н
8 to 56	8 to 248	8 to 504	8 to 1016	8 to 2040	8 to 4088	Н	Н	Н	Н
57 to 63	249 to 255	505 to 511	1017 to 1023	2041 to 2047	4089 to 4095	Н	L	Н	Н
64	256	512	1024	2048	4096	L	L	Н	Н


2680 tbl 10



#### NOTE:


- 1. After reset, the outputs will be low if  $\overline{OE}$  = 0 and tri-state if  $\overline{OE}$  = 1. 2. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 2. Reset Timing



1. tskew is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the curent clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew, then FF may not change state until the next WCLK edge.

Figure 3. Write Cycle Timing




2680 drw 06

## NOTE:

1. tskewi is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the curent clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewi, then EF may not change state until the next RCLK edge.

Figure 4. Read Cycle Timing



When tskew₁ ≥ minimum specification, trat maximum = tclk + tskew₁
tskew₁ < minimum specification, trat maximum = 2tclk + tskew₁ or tclk + tskew₁
The Latency Timing apply only at the Empty Boundry (EF = LOW).</li>

Figure 5. First Data Word Latency Timing

5.9

10

2680 drw 07








Figure 6. Full Flag Timing




 When tskew₁ ≥ minimum specification, tral maximum = tclk + tskew₁ tskew₁ < minimum specification, tral maximum = 2tclk + tskew₁ or tclk + tskew₁ The Latency Timing apply only at the Empty Boundry (EF = LOW). 2680 drw 09

Figure 7. Empty Flag Timing



- 1. tskew is the minimum time between a rising RCLK edge and a rising WCLK edge for AF to change during the curent clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew, then AF may not change state until the next WCLK edge.
- 2. If a write is performed on this rising edge of the write clock, there will be Full 6 words in the FIFO when AF goes low.

Figure 8. Almost Full Flag Timing



- 1. tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge for AE to change during the curent clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then AE may not change state until the next RCLK edge.
- 2. If a read is performed on this rising edge of the read clock, there will be Empty 6 words in the FIFO when AE goes low.

Figure 9. Almost Empty Flag Timing

# 5

2680 drw 12

## **OPERATING CONFIGURATIONS**

SINGLE DEVICE CONFIGURATION - A single IDT72420/ plication requirements are for 64/256/512/1024/2048/4096 72200/72210/72220/72240 may be used when the apwords or less. See Figure 10.




Figure 10. Block Diagram of Single 64 x 8/256 x 8/512 x 8/1024 x 8/2048 x 8/4096 x 8 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input control signals of multiple devices. A composite flag should be created for each of the end-point status flags (EF and FF) The partial status flags (AE and AF) can be detected from any one

device. Figure 11 demonstrates a 16-bit word width by using two IDT72420/72200/72210/72220/72230/72240s. Any word width can be attained by adding additional IDT72420/72200/72210/72220/72230/72240s.




Figure 11. Block Diagram of 64 x 16/256 x 16/512 x 16/1024 x 16/2048 x 16/4096 x 16 Synchronous FIFO Used in a Width Expansion Configuration

5.9 15

**DEPTH EXPANSION -** The IDT72420/72200/72210/72220/72230/72240 can be adapted to applications when the requirements are for greater than 64/256/512/1024/2048/4096 words. Depth expansion is possible by using expansion logic to direct the flow of data. A typical application would have the

expansion logic alternate data accesses from one device to the next in a sequential manner.

Please see the Application Note "DEPTH EXPANSION IDT'S SYNCHRONOUS FIFOS USING RING COUNTER APPROACH" for details of this configuration.



CMOS PARALLEL SyncFIFO™ (CLOCKED FIFO) 64 X 9-BIT, 256 x 9-BIT, 512 x 9-BIT, 1024 X 9-BIT, 2048 X 9-BIT & 4096 x 9-BIT IDT72421 IDT72201 IDT72211 IDT72221 IDT72231 IDT72241

## **FEATURES:**

- 64 x 9-bit organization (IDT72421)
- 256 x 9-bit organization (IDT72201)
- 512 x 9-bit organization (IDT72211)
- 1024 x 9-bit organization (IDT72221)
- 2048 x 9-bit organization (IDT72231)
- 4096 x 9-bit organization (IDT72241)
- 15ns read/write cycle time (IDT72421/72201/72211)
- 20ns read/write cycle time (IDT72221/72231/72241)
- Read and write clocks can be independent
- Dual-ported zero fall-through time architecture
- Empty and Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags can be set to any depth
- Programmable Almost-Empty and Almost-Full flags default to Empty+7, and Full-7, respectively
- Output enable puts output data bus in high impedance
- Advanced submicron CEMOS™ technology
- · Available in 32-pin plastic leaded chip carrier (PLCC) and ceramic leadless chip carrier (LCC)
- For Through-Hole product please see the IDT72420/ 72200/72210/72220/72230/72240 data sheet
- Military product compliant to MIL-STD-883, Class B

## DESCRIPTION:

The IDT72421/72201/72211/72221/72231/72241 SyncFIFO™ are very high-speed, low-power first-in, first-out


(FIFO) memories with clocked read and write controls. The IDT72421/72201/72211/72221/72231/72241 have a 64, 256, 512, 1024, 2048, and 4096 x 9-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication.

These FIFOs have 9-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2). Data is read into the Synchronous FIFO on every rising clock edge when the write enable pins are asserted. The output port is controlled by another clock pin (RCLK) and two read enable pins (REN1, REN2). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin  $(\overline{OE})$  is provided on the read port for three-state control of the output.

The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF). Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are provided for improved system control. The programmable flags default to Empty+7 and Full-7 for PAE and PAF, respectively. The programmable flag offset loading is controlled by a simple state machine and is initiated by asserting the load pin  $(\overline{LD})$ .

The iDT72421/72201/72211/72221/72231/72241 are fabricated using IDT's high-speed submicron CEMOS™ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883. Class B.


## FUNCTIONAL BLOCK DIAGRAM



MILITARY AND COMMERCIAL TEMPERATURE RANGES

**APRIL 1992** 

## **PIN CONFIGURATION**



2655 drw 02

## **PIN DESCRIPTIONS**

Symbol	Name	1/0	Description
Do-D8	Data Inputs	П	Data inputs for a 9-bit bus.
RS	Reset	I	When $\overline{\rm RS}$ is set low, internal read and write pointers are set to the first location of the RAM array, FF and $\overline{\rm PAF}$ go high, and $\overline{\rm PAE}$ and $\overline{\rm EF}$ go low. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	-	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted.
WEN1	Write Enable 1		If the FIFO is configured to have programmable flags, WEN1 is the only write enable pin.  When WEN1 is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW.
WEN2/LD	Write Enable 2/ Load	1	The FIFO is configured at reset to have either two write enables or programmable flags. If WEN2/\overline{LD} is HIGH at reset, this pin operates as a second write enable. If WEN2/\overline{LD} is LOW at reset, this pin operates as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write enables, \overline{WEN1} must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the \overline{FF} is LOW. If the FIFO is configured to have programmable flags, \overline{WEN2/\overline{LD}} is held LOW to write or read the programmable flag offsets.
Q0-Q8	Data Outputs	ि	Data outputs for a 9-bit bus.
RCLK	Read Clock		Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN1 and REN2 are asserted.
REN1	Read Enable 1	Ι.	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
REN2	Read Enable 2	1	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
ŌĒ	Output Enable	Т	When $\overline{OE}$ is LOW, the data output bus is active. If $\overline{OE}$ is HIGH, the output data bus will be in a high impedance state.
ĒF	Empty Flag	0	When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is HIGH, the FIFO is not empty. EF is synchronized to RCLK.
PAE	Programmable Almost-Empty Flag	0	When PAE is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is Empty+7. PAE is synchronized to RCLK.
PAF	Programmable Almost-Full Flag	0	When PAF is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is Full-7. PAF is synchronized to WCLK.
FF	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
Vcc	Power		One +5 volt power supply pin.
GND	Ground		One 0 volt ground pin.

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +135	°C
lout	DC Output Current	50	50	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	_	-	٧
VIH	Input High Voltage Military	2.2	_	_	٧
VIL	Input Low Voltage Commercial & Military	_	_	0.8	٧

2655 tbl 03

**CAPACITANCE** ( $TA = +25^{\circ}C$ , f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN <sup>(2)</sup>	Input Capacitance	VIN = 0V	10	pF
Соит <sup>(1,2)</sup>	Output Capacitance	Vout = 0V	10	pF

2655 tbl 04

#### NOTES:

- With output deselected (OE = HIGH).
- 2. Characterized values, not currently tested.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V ± 10%, TA = 0°C to +70°C; Military: Vcc = 5V ± 10%, TA = -55°C to +125°C)

		c	IDT72421 IDT72201 IDT72211 Commercial tclk = 15, 20, 25,35, 50ns				IDT72421 IDT72201 IDT72211 Military tCLK = 20, 25,35, 50ns			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit		
L  <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	-1	-10	_	10	μА		
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10		10	μА		
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4	_	_	2.4	_		٧		
Vol	Output Logic "0" Voltage, IoL = 8 mA	_	_	0.4		_	0.4	٧		
Icc <sup>(3)</sup>	Active Power Supply Current		_	140		_	160	mA		

2655 tbl 05

2655 tbl 06

Symbol	Parameter	c	IDT7222 IDT7223 IDT7224 ommerc 20, 25, 3 Typ.	l I ial		<del></del>		Unit
J <sub>LI</sub> (1)	Input Leakage Current (Any Input)	-1	_	-1	-10	_	10	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μА
<b>V</b> OH	Output Logic "1" Voltage, loн = -2 mA	2.4	_		2.4		_	٧
Vol	Output Logic "0" Voltage, IoL = 8 mA	_	_	0.4	_	_	0.4	٧
ICC1 <sup>(4)</sup>	Active Power Supply Current		-	160			180	mA

#### NOTES:

- 1. Measurements with 0.4 ≤ ViN ≤ Vcc.
- 2. OE ≥ ViH, 0.4 ≤ VouT ≤ Vcc.
  - Measurements are made with outputs open. Tested at fCLK = 20MHz.

    - (3) Typical Icc1 = 65 + (fctx \* 1.1/MHz) + (fctx \* Ct \* 0.03/MHz-pF) mA
      (4) Typical Icc1 = 80 + (fctx \* 2.1/MHz) + (fctx \* Ct \* 0.03/MHz-pF) mA

    - CL = external capacitive load (30pF typical)

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+ 70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

Symbol	Parameter	IDT72	421L15 201L15	IDT722	201L20	IDT72	421L25 201L25		21L35 201L35	IDT724 IDT722 IDT722 Min.	01L50	Unit
fs	Clock Cycle Frequency	IVIII).	66.7	WIII 1.	50	- IVIIII.	40	- Wills.	28.6	- WIIII.	20	MHz
tA	Data Access Time	2	10	2	12	3	15	3	20.0	3	25	ns
tCLK	Clock Cycle Time	15		20		25		35		50		ns
tCLKH	Clock High Time	6		8		10		14	<del></del> -	20		ns
tCLKL	Clock Low Time	6		8		10		14		20		ns
tDS	Data Set-up Time	4		5	<u> </u>	6		8	_=	10		ns
	Data Hold Time	1		1	<u> </u>	1		2	_=-	2		
tDH tENS	Enable Set-up Time	4		5		6	<u> </u>	8	<u> </u>	10		ns ns
tENH	Enable Hold Time	1		1		1		2		2		ns
	Reset Pulse Width <sup>(1)</sup>	15	<u> </u>	20	<u> </u>	25	<del>-</del>	35	<del>-</del>	50		
tRS		15		20		25	<u> </u>	35	<u> </u>	50		ns
trss	Reset Set-up Time			<del></del>				<u> </u>	<del></del>			ns
trsr	Reset Recovery Time	15		20		25		35		50		ns
trsf	Reset to Flag and Output Time	<u> </u>	15	<u> </u>	20		25		35	<del> </del>	50	ns
tolz	Output Enable to Output in Low Z <sup>(2)</sup>	0		0		0		0		0		ns
toe	Output Enable to Output Valid	3	8	3	10	3	13	3	15	3	28	ns
tohz	Output Enable to Output in High Z <sup>(2)</sup>	3	8	3	10	3	13	3	15	3	28	ns
twff	Write Clock to Full Flag	I -	10		12		15		20	_	30	ns .
tref	Read Clock to Empty Flag	<del>-</del>	10		12	_	15	_	20	_	30	ns
tar	Write Clock to Almost-Full Flag		10	_	12		15		20		30	ns
<b>t</b> AE	Read Clock to Almost-Empty Flag		10	_	12		15		20		30	ns
tskew1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	6	_	8	_	10		12	_	15	_	ns
tskew2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	28	_	35		40		42		45	_	ns

## NOTES:

2655 tbl 07

<sup>1.</sup> Pulse widths less than minimum values are not allowed.

<sup>2.</sup> Values guaranteed by design, not currently tested.

## **AC ELECTRICAL CHARACTERISTICS**

(Commercial: Vcc = 5V ± 10%, Ta = 0°C to +70°C; Military: Vcc = 5V ± 10%, Ta = -55°C to +125°C)

Comme	Com'l. Commercial and Military									
				IDT72			IDT72221L35 IDT72221L50			
							231L35			
							241L35			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Cycle Frequency	-	50	_	40	_	28.6	_	20	MHz
tA	Data Access Time	2	12	3	15	3	20	3	25	ns
tclk	Clock Cycle Time	20		25	_	35		50		ns
tclkh	Clock High Time	8		10		14		20		ns
tclkl	Clock Low Time	8	_	10	_	14	_	20	_	ns
tDS	Data Set-up Time	5		6		8	_	10	_	ns
tDH	Data Hold Time	1		1	_	2	-	2	_	ns
tens	Enable Set-up Time	5	_	6	_	8	_	10		ns
tenH	Enable Hold Time	1		1		2	_	2	_	ns
trs	Reset Pulse Width <sup>(1)</sup>	20	-	25	_	35	_	50	_	ns
trss	Reset Set-up Time	20	_	25		35	_	50	_	ns
trsr	Reset Recovery Time	20		25		35	_	50	-	ns
trsf	Reset to Flag Time and Output Time	_	20	_	25		35	_	50	ns
toLz	Output Enable to Output in Low Z <sup>(2)</sup>	0	_	0		0	_	0	_	ns
toe	Output Enable to Output Valid	- 3	10	3	13	3	15	3	28	ns
tonz	Output Enable to Output in High Z <sup>(2)</sup>	3	10	3	13	3	15	3	28	ns
twff	Write Clock to Full Flag	_	12	_	15	_	20	_	30	ns
tref	Read Clock to Empty Flag	_	12	_	15	_	20	_	30	ns
<b>t</b> PAF	Write Clock to Programmable Almost-Full Flag		12	_	15	_	20	_	30	ns
tpae	Read Clock to Programmable Almost-Empty Flag	_	12	_	15	_	20	_	30	ns
tskew1	Skew Time Between Read Clock and Write Clock for Empty Flag and Full Flag	8		10	_	12	_	15		ns
tskew2	Skew Time Between Read Clock and Write Clock for Programmable Almost-Empty Flag and	35	_	40	_	42	_	45	_	ns
	Programmable Almost-Full Flag			<u> </u>		L		L		

## NOTES:

- Pulse widths less than minimum values are not allowed.
   Values guaranteed by design, not currently tested.

## **AC TEST CONDITIONS**

GND to 3.0V
3ns
1.5V
1.5V
See Figure 1

D.U.T. -30pF\* 680Ω 2655 drw 03 or equivalent circuit

Figure 1. Output Load \*Includes jig and scope capacitances.

2655 tbl 08

## SIGNAL DESCRIPTIONS

## INPUTS:

Data In (Do - D8) - Data inputs for 9-bit wide data.

## **CONTROLS:**

Reset ( $\overline{\text{RS}}$ ) — Reset is accomplished whenever the Reset ( $\overline{\text{RS}}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag ( $\overline{\text{FF}}$ ) and Programmable Almost-Full Flag ( $\overline{\text{PAF}}$ ) will be reset to high after tRsF. The Empty Flag ( $\overline{\text{EF}}$ ) and Programmable Almost-Empty Flag ( $\overline{\text{PAE}}$ ) will be reset to low after tRsF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLK) — A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data set-up and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag (FF) and Programmable Almost-Full Flag (PAF) are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 (WEN1) — If the FIFO is configured for programmable flags, Write Enable 1 (WEN1) is the only enable control pin. In this configuration, when Write Enable 1 (WEN1) is low, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable 1 (WEN1) is high, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion, there are two enable control pins. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow, the Full Flag (FF) will go low, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go high after tWFF, allowing a valid write to begin. Write Enable 1 (WEN1) is ignored when the FIFO is full.

**Read Clock (RCLK)** — Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag ( $\overline{\text{EF}}$ ) and Programmable Almost-Empty Flag ( $\overline{\text{PAE}}$ ) are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

Read Enables (REN1, REN2) — When both Read Enables (REN1, REN2) are low, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When either Read Enable (REN1, REN2) is high, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go low, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (EF) will go high after tree and a valid read can begin. The Read Enables (REN1, REN2) are ignored when the FIFO is empty.

Output Enable  $(\overline{OE})$  — When Output Enable  $(\overline{OE})$  is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable  $(\overline{OE})$  is disabled (HIGH), the Q output data bus is in a high-impedance state.

Write Enable 2/Load (WEN2/LD) — This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If Write Enable 2/Load (WEN2/LD) is set low at Reset (RS=low), this pin operates as a second write enable pin.

If the FIFO is configured to have two write enables, when Write Enable (WEN1) is low and Write Enable 2/Load (WEN2/LD) is high, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable (WEN1) is high and/or Write Enable 2/Load (WEN2/LD) is low, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag (FF) will go low, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go high after tWFF, allowing a valid write to begin. Write Enable 1 (WEN1) and Write Enable 2/Load (WEN2/LD) are ignored when the FIFO is full.

The FIFO is configured to have programmable flags when the Write Enable 2/Load (WEN2/LD) is set low at Reset (RS=low). The IDT72421/72201/72211/72221/72231/72241 devices contain four 8-bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

If the FIFO is configured to have programmable flags when the Write Enable 1 (WENT) and Write Enable 2/Load (WEN2/  $\overline{\text{LD}}$ ) are set low, data on the inputs D is written into the Empty (Least Significant Bit) offset register on the first LOW-to-HIGH transition of the write clock (WCLK). Data is written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of the write clock (WCLK), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of the write clock (WCLK) again writes to the Empty (Least Significant Bit) offset register.

5.10 6

2655 drw 04

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Write Enable 2/Load (WEN2/ $\overline{LD}$ ) pin high, the FIFO is returned to normal read/write operation. When the Write Enable 2/Load (WEN2/ $\overline{LD}$ ) pin is set low, and Write Enable 1 ( $\overline{WEN1}$ ) is low, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the Write Enable 2/Load (WEN2/LD) pin is set low and both Read Enables (REN1, REN2) are set low. Data can be read on the LOW-to-HIGH transition of the read clock (RCLK).

A read and write should not be performed simultaneously to the offset registers.

ĽD	WEN1	WCLK <sup>(1)</sup>	Selection
0	0		Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

the state of the s

. The same selection sequence applies to reading from the registers. REN1 and REN2 are enabled and read is performed on the LOW-to-HIGH transition of RCLK.

Figure 2. Write Offset Register




Figure 3. Offset Register Location and Default Values

#### **OUTPUTS:**

Full Flag (FF) — The Full Flag (FF) will go low, inhibiting further write operation, when the device is full. If no reads are performed after Reset (RS), the Full Flag (FF) will go low after 64 writes for the IDT72421, 256 writes for the IDT72201, 512 writes for the IDT72211, 1024 writes for the IDT72231, and 4096 writes for the IDT72241.

The Full Flag ( $\overline{FF}$ ) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

**Empty Flag (EF)** — The Empty Flag (EF) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (EF) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Programmable Almost-Full Flag (PAF) — The Programmable Almost-Full Flag (PAF) will go low when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset (RS), the Programmable Almost-Full Flag (PAF) will go low after (64-m) writes for the IDT72421, (256-m) writes for the IDT72201, (512-m) writes for the IDT72211, (1024-m) writes for the IDT72221, (2048-m) writes

for the IDT72231, and (4096-m) writes for the IDT72241. The offset "m" is defined in the Full offset registers.

If there is no Full offset specified, the Programmable Almost-Full Flag (PAF) will go low at Full-7 words.

The Programmable Almost-Full Flag (PAF) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Programmable Almost-Empty Flag (PAE) — The Programmable Almost-Empty Flag (PAE) will go low when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the Empty offset registers. If no reads are performed after Reset the Programmable Almost-Empty Flag (PAE) will go high after "n+1" for the IDT72421/72201/72211/72221/72231/72241.

If there is no Empty offset specified, the Programmable Almost-Empty Flag (PAE) will go low at Empty+7 words.

The Programmable Almost-Empty Flag (PAE) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs (Qo - Qs) — Data outputs for a 9-bit wide data.

**TABLE 1: STATUS FLAGS** 


NU	MBER OF WORDS IN FIFO		,	**		
72421	72201	72211	FF	PAF	PAE	F
0	0	0	Н	Н	L	L
1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	Н	Н	L	Η٠
(n+1) to (64-(m+1))	(n+1) to (256-(m+1))	(n+1) to (512-(m+1))	Н.	Н	H	Н
(64-m) <sup>(2)</sup> to 63	(256-m) <sup>(2)</sup> to 255	(512-m) <sup>(2)</sup> to 511	Н	L	Н	Н
64	256	512	L	L	Н	, H

2655 tbl 10

N	NUMBER OF WORDS IN FIFO					
72221	72231	72241	FF	PAF	PAE	EF
0	0	0	Н	Н	L	L.
1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	Н	Н	L	Н
(n+1) to (1024-(m+1))	(n+1) to (2048-(m+1))	(n+1) to (4096-(m+1))	Н	Н	Н	- н
(1024-m) <sup>(2)</sup> to 1023	(2048-m) <sup>(2)</sup> to 2047	(4096-m) <sup>(2)</sup> to 4095	Н	L	Н	H
1024	2048	4096	L	L	Н	Н.
OTES:						2655 tbl 1


<sup>1.</sup> n = Empty Offset (n = 7 default value)

<sup>2.</sup> m = Full Offset (m = 7 default value)




- 1. Holding WEN2/LD high during reset will make the pin act as a second write enable pin. Holding WEN2/LD low during reset will make the pin act as a load enable for the programmable flag offset registers.
- 2. After reset, the outputs will be low if  $\overline{OE} = 0$  and tri-state if  $\overline{OE} = 1$ .
- 3. The clocks (RCLK, WCLK) can be free-running furing reset.

Figure 4. Reset Timing




1. Iskew is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew, then EF may not change state until the next RCLK edge.

Figure 5. Write Cycle Timing



1. tskEw1 is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskEw1, then EF may not change state until the next RCLK edge.

Figure 6. Read Cycle Timing



 When tskew₁ ≥ minimum specification, trRL = tcLK + tskew₁ tskew₁ < minimum specification, trRL = 2tcLK + tskew₁ or tcLK + tskew₁ The Latency Timings apply only at the Empty Boundary (EF = LOW).

Figure 7. First Data Word Latency Timing





Figure 8. Full Flag Timing




#### 2655 drw 11

## NOTE:


- 1. When tskew₁ ≥ minimum specification, tral maximum = tclk + tskew₁
  - . tskewi < minimum specification, tral maximum = 2tclk + tskewi or tclk + tskewi The Latency Timings apply only at at the Empty Boundary (EF = LOW).

Figure 9. Empty Flag Timing



- 1. PAF offset = m.
- 2. 64-mwords in for IDT72421, 256-mwords in FIFO for IDT72201, 512-mwords for IDT72211, 1024-mwords for IDT72221, 2048-mwords for IDT72221, 4096 - m words for IDT72241.
- 3. tskewz is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tsxswz, then PAF may not change state until the next WCLK rising edge.

  4. If a write is performed on this rising edge of the write clock, there will be Full - (m-1) words in the FIFO when PAF goes low.



- 1. PAE offset = n.
- tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to change during that clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then PAE may not change state until the next RCLK rising edge.
   If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when PAE goes low.

Figure 11. Programmable Empty Flag Timing




Figure 12. Write Offset Registers Timing




Figure 13. Read Offset Registers Timing

5.10

17

## **OPERATING CONFIGURATIONS**

SINGLE DEVICE CONFIGURATION - A single IDT72421/72201/72211/72221/72231/72241 may be used when the application requirements are for 64/256/512/1024/2048/4096 words or less. When the IDT72421/72201/72211/72221/

72231/72241 are in a Single Device Configuration, the Read Enable 2 (REN2) control input can be grounded (see Figure 14). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set low at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 14. Block Diagram of Single 64 x 9/256 x 9/512 x 9/1024 x 9/2048 x 9/4096 x 9 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags ( $\overline{\text{EF}}$  and  $\overline{\text{FF}}$ ). The partial status flags ( $\overline{\text{AE}}$  and  $\overline{\text{AF}}$ ) can be detected from any one device. Figure 15 demonstrates a 18-bit word width by using two IDT72421/72201/72211/72221/72231/72241s. Any word width can be attained by adding additional IDT72421/72201/72211/72221/72231/72241s.

When the IDT72421/72201/72211/72221/72231/72241 are in a Width Expansion Configuration, the Read Enable 2 (REN2) control input can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set low at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 15. Block Diagram of 64 x 18/256 x 18/512 x 18/1024 x 18/2048 x 18/4096 x 18 Synchronous FIFO Used in a Width Expansion Configuration

72231/72241 can be adapted to applications when the requirements are for greater than 64/256/512/1024/2048/4096 words. The existence of two enable pins on the read and write port allow depth expansion. The Write Enable 2/Load pin is used as a second write enable in a depth expansion configuration thus the Programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data

**DEPTH EXPANSION - The IDT72421/72211/72211/72221/** 

access from one device to the next in a sequential manner. The IDT72421/7221/72211/72221/72231/72241 operates in the Depth Expansion configuration when the following conditions are met:

- 1. The WEN2/LD pin is held high during Reset so that this pin operates a second Write Enable.
- 2. External logic is used to control the flow of data.

Please see the Application Note" DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOS USING THE RING COUNTER APPROACH" for details of this configuration.

## CMOS PARALLEL SyncFIFO™ (CLOCKED FIFO) 512 x 18-BIT & 1024 x 18-BIT

IDT72215L IDT72225L

## **FEATURES**

- 512 x 18-bit and 1024 x 18-bit memory array structures
- · 20ns read / write cycle time
- Easily expandable in width
- Read and write clocks can be independent or coincident
- Dual-port zero fall-through time architecture
- · Programmable almost-empty and almost-full flags
- · Empty and Full flags signal FIFO status
- Half-Full flag capability in a single device configuration
- Output enable puts output data bus in high impedance state
- Produced with advanced submicron CEMOS™ technology
- Available in a 68-lead flatpack (FP), pin grid array (PGA), and plastic leaded chip carrier (PLCC)
- Military product compliant to MIL-STD-883, Class B

## DESCRIPTION

The IDT72215L and IDT72225L are very high speed, low-power first-in, first-out (FIFO) memories with read and write controls. The IDT72215L has a 512 x 18-bit memory array, while the IDT72225L has a 1024 x 18-bit memory array.


These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and interprocessor communication.

Both FIFOs have 18-bit input and output ports. The input port is controlled by a free-running clock (WCLK) and a data input enable pin (WEN). Data is written into the Synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run independent of one another for dual clock operation. An output enable pin (OE) is provided on the read port for three-state control of the output.

The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF), and two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF). The loading of the programmable flag offsets can be controlled by a simple state machine and is initiated by asserting the load pin (LD). A Half-Full flag (HF) is also available.

The IDT72215L/72225L is fabricated using IDT's high speed submicron CEMOS™ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883. Class B.

#### FUNCTIONAL BLOCK DIAGRAM




CEMOS is a trademark of Integrated Device Technology, Inc.


**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 


**APRIL 1992** 

## **PIN CONFIGURATIONS**



**TOP VIEW** 





## **PIN DESCRIPTIONS**

SYMBOL	NAME	1/0	DESCRIPTION
Do - D17	Inputs		Data inputs for 18-bit wide data.
RS	Reset	I	When RS is set low, internal read and write pointers are set to the first location of the RAM array. FF and PAF go high, and PAE and EF go low. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	Т	When WEN is low, a write cycle is initiated on the low-to-high transition of the write clock WCLK, if the FIFO is not full.
WEN	Write Enable	_	When WEN is low, data can be loaded into the FIFO on the low-to-high transition of every WCLK clock. When the FIFO is full (FF - low), the internal WRITE operation is blocked.
RCLK	Read Clock	1	When $\overline{\text{REN}}$ is enabled (low), data can be read on the outputs on the low-to-high transition of the read clock RCLK, if the FIFO is not empty.
REN	Read Enable	-	When REN is low, data can be read from the FIFO on the low-to-high transition of every RCLK clock. When REN is high, the output register holds the previous data. When the FIFO is empty (EF-low), the internal READ operation is blocked.
ŌĒ	Output Enable	1	When $\overline{\text{OE}}$ is enabled (low), the parallel output buffers receive data from the output register.  When $\overline{\text{OE}}$ is disabled (high), the Q output bus is in a high impedance state.
ŪD .	Load	1	When LD is low, data on the inputs D0-D15 is written to the offset registers on the low-to-high transition of the WCLK.
FF	Full Flag	0	When FF goes low, the device is full and further WRITE operations are inhibited. When FF is high, the device is not full. FF is synchronized with WCLK.
EF	Empty Flag	0	When EF goes low, the device is empty and further READ operations are inhibited. When EF is high, the device is not empty. EF is synchronized with RCLK.
PAF	Programmable Almost Full Flag	0	When PAF is low, the device is almost full based on the programmable full offset. If there is no offset specified, the default value is 63 for 72215, and 127 for 72225.
PAE	Programmable Almost Empty Flag	0	When PAE is low, the device is almost empty based on the programmable empty offset. If there is no offset specified, the default value is 63 for 72215, and 127 for 72225.
HF	Half-Full Flag	0	The device is more than half full when HF is low.
Q0-Q17	Outputs	0	Data outputs for 18-bit wide data.
Vcc	Power Supply		Nine +5 V power supply pins.
GND	Ground		Eleven Ground pins.

2761 tbl 01

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +135	°C
lout	DC Output Current	50	50	mA

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply	4.5	5.0	5.5	٧
	Voltage				
Vccc	Commercial	4.5	5.0	5.5	٧
	Supply Voltage				
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.0	_	_	٧
	Commercial				
ViH	Input High Voltage	2.2		_	٧
	Military				
VIL <sup>(1)</sup>	Input Low Voltage	-	_	0.8	٧
	Commercial &	l			
	Military				,

#### NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

## DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V ± 10%, TA = 0°C to +70°C; Military: Vcc = 5V ± 10%, TA = -55°C to +125°C)

Symbol	Parameter		IDT72215L/72225L Commercial tCLK = 20, 25, 35, 50ns Min. Typ. Max.			IDT72215L/72225L Military tcLK = 25, 35, 50ns Min. Typ. Max.			
ILI <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	-1	-10	_	10	μА	
ILO <sup>(2)</sup>	Output Leakage Current	-10	-	10	-10	_	10	μА	
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4	_	_	2.4	_	· —	٧	
Vol	Output Logic "0" Voltage, IoL = 8 mA	T -	-	0.4	_		0.4	V	
ICC1 <sup>(3)</sup>	Active Power Supply Current	T -	_	250		_	250	mA	
ICC2 <sup>(3)</sup>	Average Standby Current (All inputs = Vcc - 0.2V, except RCLK and WCLK wchich are free running)	_	_	70		_	85	mA	

## NOTES:

- 1. Measurements with 0.4 ≤ V<sub>IN</sub> ≤ V<sub>CC</sub>.
- 2. OE ≥ ViH. 0.4 ≤ Vout ≤ Vcc.
- 3. Tested at f = 20MHz with outputs open.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

$C_{IN}^{(1)}$ Input $C_{IN}^{(1)} = 0V$ 10 Capacitance $C_{IN}^{(1,2)}$ Output $C_{IN}^{(1,2)} = 0V$ 10	Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
	CIN <sup>(1)</sup>		VIN = 0V	10	pF
Capacitance	Соит <sup>(1,2)</sup>	Output Capacitance	Vout = 0V	10	pF

#### NOTES:

- 1. Characterized values, not currently tested.
- 2. With output deselected, (OE = high).

2761 tbl 04

2761 tbl 03

## **AC ELECTRICAL CHARACTERISTICS** ®

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

	en de la companya de La companya de la co		Com'l. 72215L/25L20		Commercial & Military 72215L/25L25   72215L/25L35   72215L/25L50					
Symbol	Parameter	72215L Min.	./25L2U Max.	72215L   Min.	/25L25 Max.	722151 Min.	/25L35 Max.	72215L Min.	/25L50 Max.	Unit
fs	Clock Cycle Frequency	<u> </u>	50		40		28.6		20	MHz
tA	Data Access Time	_	13		15	_	20		25	ns
tclk	Clock Cycle Time	20		25	_	35		50	_	ns
tclkh	Clock High Time	8	·	10		14		20		ns
tclkl	Clock Low Time	10		10	_	14		20		ns
tos	Data Set-up Time	7	-	8	_	10		10		ns
tDH	Data Hold Time <sup>(1)</sup>	1 -	_	1		. 2	. —	2		ns
tens	Enable Set-up Time	: 7	_	9 .		11	_	12		ns
tenH	Enable Hold Time	1	_	1	_	2		2		ns
trs	Reset Pulse Width	20	_	25		35 -		50.	_	ns
trss	Reset Set-up Time	12	_	15	_	20		30	_	ns
trsr	Reset Recovery Time	15		20		25		35	_	ns
tRSF	Reset to Flag and Output Time	_	20	-	25	_	35	-	50	ns
tolz	Output Enable to Output in Low Z <sup>(3)</sup>	0	_	0		0		0	_	ns
toe	Output Enable to Output Valid	_	9		12		17		20	ns
tonz	Output Enable to Output in High Z <sup>(3)</sup>	1	9	1	12	1	. 17	1	20	ns
twff	Write Clock to Full Flag		14	_	16	_	20		30	ns
tREF	Read Clock to Empty Flag	_	12	_	15	_	20	_	30	ns
<b>t</b> PAE	Clock to Programmable Almost-Empty Flag		20	_	- 22	<u> </u>	30		35	ns
tpaf	Clock to Programmable Almost-Full Flag		20	_	22	-	30		35	ns
tHF	Clock to Half-Full Flag	-	20		22		30	ı.— ;:	35	· ns
tskw1	Skew time between Read Clock & Write Clock for Full Flag	14		16	_	18		20	-	ns
tskw1	Skew time between Read Clock & Write Clock for Empty Flag	14	_	. 16		18	_	20	_	ns

#### NOTES


Allow an additional two (2) ns hold time when programming the offset registers.

- 2. Pulse widths less than minimum values are not allowed.
- 3. Values guaranteed by design, not 100% tested.

## **AC TEST CONDITIONS**

AC ILSI COMDITIONS	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2761 tbl 07



5

Figure 1. Output Load

5.11

<sup>\*</sup> Includes jig and scope capacitances.

## 5

## SIGNAL DESCRIPTIONS:

## Inputs

#### **DATA IN (D0 - D17)**

Data inputs for 18-bit wide data.

#### Controls:

## RESET (RS)

Reset is accomplished whenever the Reset (RS) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The Full Flag (FF), Half-Full Flag (HF), and Programmable Almost Full Flag (PAF) will be reset to high after tRSF. The Empty Flag (EF) and Programmable Almost Empty Flag (PAE) will be reset to low after tRSF.

## WRITE CLOCK (WCLK)

A write cycle is initiated on the low-to-high transition of the write clock (WCLK) if  $\overline{WEN}$  is low. Data set-up and hold times must be met in respect to the low-to-high transition of the write clock (WCLK).

## WRITE ENABLE (WEN)

When Write Enable (WEN) is low, data can be loaded into the input register and RAM array on the low-to-high transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

When Write Enable (WEN) is high, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag (FF) will go low, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go high after tWFF, allowing a write to begin. Write Enable (WEN) is ignored when the FIFO is full.

#### READ CLOCK (RCLK)

Data can be read on the outputs on the low-to-high transition of the read clock (RCLK) if  $\overline{\text{REN}}$  is low.

## READ ENABLE (REN)

When Read Enable ( $\overline{REN}$ ) is low, data that has been stored in the output register on the previous read cycle can be read on the outputs on the low-to-high transition of every read clock (RCLK), if Output Enable ( $\overline{OE}$ ) is enabled. At the same time, data is read from the RAM array to the output register on the low-to-high transition of the read clock (RCLK).

When Read Enable (REN) is high, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag ( $\overline{\text{EF}}$ ) will go low, inhibiting further read operations. Once a write is performed, the Empty Flag ( $\overline{\text{EF}}$ ) will go high after  $t_{\text{REF}}$  and a read can begin. Read Enable ( $\overline{\text{REN}}$ ) is ignored when the FIFO is empty.

## **OUTPUT ENABLE (OE)**

When Output Enable  $(\overline{OE})$  is enabled (low), the parallel output buffers receive data from the output register. When Output Enable  $(\overline{OE})$  is disabled (high), the Q output data bus is in a high impedance state.

## LOAD (LD)

The IDT72215L and IDT72225L devices contain two 16-bit offset registers and a 6-bit blank register which can be loaded with data from the data inputs, or read on the data outputs. When the Load  $(\overline{\text{LD}})$  pin is set low and  $\overline{\text{WEN}}$  is set low, data on the inputs D0 - D15 is written into the Empty offset register on the first low-to-high transition of the write clock (WCLK). When the Load  $(\overline{\text{LD}})$  pin and Write Enable  $(\overline{\text{WEN}})$  are held low then data is written into the Full offset register on the second low-to-high transition of the write clock (WCLK) and into the blank register on the third transition. The blank register must be written with all zeros. The fourth transition of the write clock (WCLK) again writes to the Empty offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Load (LD) pin high, the FIFO is returned to normal read/write operation. When the Load (LD) pin is set low, and Write Enable (WEN) is low, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the Load  $(\overline{LD})$  pin is set low and  $\overline{REN}$  is set low. Data can be read on the low-to-high transition of the read clock (RCLK), when  $\overline{REN}$  is enabled (low).

A read and a write should not be performed simultaneously to the offset registers.

## **Outputs:**

## FULL FLAG (FF)

The Full Flag ( $\overline{FF}$ ) will go low, inhibiting further write operation, indicating that the device is full. If no reads are performed after Reset ( $\overline{RS}$ ), the Full Flag ( $\overline{FF}$ ) will go low after 512 writes for the IDT72215L and 1024 writes for the IDT72225L.

The Full Flag ( $\overline{\text{FF}}$ ) is updated on the low-to-high transition of the write clock (WCLK).

## **EMPTY FLAG (EF)**

The Empty Flag (EF) will go low, inhibiting further read operations, indicating the device is empty.

The Empty Flag ( $\overline{\text{EF}}$ ) is updated on the low-to-high transition of the read clock (RCLK).

## PROGRAMMABLE ALMOST FULL FLAG (PAF)

The Programmable Almost Full Flag (PAF) will go low when the FIFO reaches the Almost Full condition. If no reads are performed after Reset (RS), the Programmable Almost Full Flag (PAF) will go low after (512 - m) writes for the IDT72215L and (1024 - m) writes for the IDT72225L. The offset 'm' is defined in the FULL offset register.

If there is no Full offset specified, the Programmable Almost Full Flag (PAF) default value is 63 for 72215L, and 127 for 72225L.

The Programmable Almost Full Flag (PAF) going low is updated on the low-to-high transition of the write clock (WCLK). PAF is reset to high on the low-to-high transition of the read clock (RCLK).

## PROGRAMMABLE ALMOST EMPTY FLAG (PAE)

The Programmable Almost Empty Flag (PAE) will go low when the read pointer is 'n' locations less than the write pointer. The offset 'n' is defined in the EMPTY offset register. If no reads are performed after Reset (RS), the Programmable Almost Empty Flag (PAE) will go high after n writes for both the IDT72215L and the IDT72225L. The Programmable Almost

WCLK(1) ĹD WEN SELECTION WRITING TO OFFSET REGISTERS: 0 0 **EMPTY OFFSET FULL OFFSET** BLANK REGISTER INCREMENTING OFFSET REGISTER 0 COUNTER BUT NOT WRITING: 1 **EMPTY OFFSET FULL OFFSET** BLANK REGISTER 0 WRITE INTO FIFO 1 1 1 NO OPERATION

Figure 2. Write Offset Register

2761 tbl 08

5.11

#### NOTE:

Empty Flag (PAE) will be low when the FIFO is empty up to n writes, if the read pointer is not moved.

If there is no Empty offset specified, the Programmable Almost Empty Flag (PAE) default value is 63 for 72215L, and 127 for 72225L.

The Programmable Almost Empty Flag (PAE) going low is updated on the low-to-high transition of the read clock (RCLK). PAE is reset to high on the low-to-high transition of the wirte clock (WCLK).

## HALF-FULL FLAG (HF)

After half of the memory is filled, and at the low-to-high transition of the next write cycle, the Half-Full Flag ( $\overline{\text{HF}}$ ) goes low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\text{HF}}$ ) is then reset to high by the low-to-high transition of the read clock (RCLK).

## **DATA OUTPUTS (Q0 - Q17)**

Qo - Q17 are data outputs for 18-bit wide data.




Figure 3. Offset Register Location and Default Values

The same selection sequence applies to reading from the register. REN is enabled and read is performed on the low-to-high transition of RCLK.




Figure 5. Reset Timing(2)

2761 drw 06

#### NOTES:

- 1. After reset, the outputs will be low if  $\overline{OE} = 0$  and tri-state if  $\overline{OE} = 1$ .
- 2. The clocks (RCLK, WCLK) can be free-running during reset.




Figure 6. Write Cycle Timing

2761 drw 07

## NOTE:

1. tskew is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee FF will go high during the current clock cycle. If the time between therising edge of RCLK and the rising edge of WCLK is less than tskew, then FF may not change state until the next WCLK edge.




Figure 7. Read Cycle Timing




Figure 8. First Data Word Latency after Reset with Simultaneous Read and Write

#### NOTE:

1. When tskew₂ ≥ minimum specification, tfRL (maximum) = 1.5 \* tcLk + tskew₂. When tskew₂ < minimum specification, tfRL (maximum) = either 2.5 \* tcLk + tskew₂ or 1.5 \* tCLK + tskew₂. The Latency Timing applies only at the Empty Boundary (EF = LOW).




Figure 9. Full Flag Timing

#### NOTE:

1. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee FF will go high during the current clock cycle. If the time between therising edge of RCLK and the rising edge of WCLK is less than tskew1, then FF may not change state until the next WCLK edge.




Figure 10. Empty Flag Timing

#### NOTE:

1. When tskew₂ ≥ minimum specification, tFRL (maximum) = 1.5 \* tclk + tskew₂. When tskew₂ < minimum specification, tFRL (maximum) = either 2.5 \* tclk + tskew₂ or 1.5 \* tclk + tskew₂. The Latency Timing applies only at the Empty Boundary (EF = LOW).




Figure 11. Write Programmable Registers





Figure 12. Read Programmable Registers



NOTE 1: PAE offset = n. Number of data words written into FIFO already = n.

Figure 13. Programmable Almost Empty Flag Timing




Figure 14. Programmable Almost Full Flag Timing

#### NOTES:

- PAF offset = m. Number of data words written into FIFO already = 511 m for the IDT72215L and 1023 m for the IDT72225L.
- 512 m words in FIFO for IDT72215L. 1024 m words in FIFO for IDT72225L. 511 m words in FIFO for IDT72215L. 1023 m words in FIFO for IDT72225L.




Figure 15. Half-Full Flag Timing

# **OPERATING CONFIGURATIONS:**

# SINGLE DEVICE CONFIGURATION

A single IDT72215/72225 may be used when the application requirements are for 512/1024 words or less.




Figure 16. Block Diagram of Single 512 x 18/ 1024 x 18 Synchronous FIFO

#### WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Asynchronous status flags (PAE, HF, and PAF) can be detected from any one device. Synchronous status flags (EF and FF) should be gated through an AND gate because the

flag deassertions may vary among different FIFOs by one cycle. Figure 17 demonstrates a 36-word width by using two IDT72215L/72225Ls. Any word width can be attained by adding additional IDT72215L/72225Ls. Please see the Application Note AN-83 "Width Expansion of SyncFIFOs (Clocked FIFOs).




Figure 17. Block Diagram of 512 x 36/ 1024 x 36 Synchronous FIFO Memory Used in a Width Expansion Configuration

# NOTE:

 Flag detection is accomplished by monitoring the flag signals on either (any) device used in width expansion configuration. Do not connect any output control signals together.

#### **DEPTH EXPANSION**

The IDT72215L/72225L can be adapted to applications when the requirements are for greater than 512/1024 words. Depth expansion is possible by using expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data accesses from one device to the next

in a sequential manner. Please contact IDT Applications Engineering for details.

The 72215LB/72225LB Depth Expandable versions of this part incorporate an on-chip depth expansion technique. Please see the 72215LB/72225LB data sheet for details. The 72215LB/72225LB version will supersede this part.



CMOS PARALLEL SyncFIFO™ (CLOCKED FIFO) 256 x 18-BIT, 512 x 18-BIT, 1024 x 18-BIT 2048 x 18-BIT & 4096 x 18-BIT PRELIMINARY IDT72205LB IDT72215LB IDT72225LB IDT72235LB IDT72245LB

#### **FEATURES:**

- 256 x 18-bit memory array (72205B)
- 512 x 18-bit memory array (72215B)
- 1024 x 18-bit memory array (72225B)
- 2048 x 18-bit memory array (72235B)
- 4096 x 18-bit memory array (72245B)
- · 15ns read / write cycle time
- · Easily expandable in depth and width
- · Read and write clocks can be asynchronous or coincident
- · Dual-port zero fall-through time architecture
- · Programmable almost-empty and almost-full flags
- · Empty and Full flags signal FIFO status
- · Half-Full flag capability in a single device configuration
- Output enable puts output data bus in high impedance state
- High-performance submicron CEMOS™ technology
- Available in a 68-lead flat pack (FP), pin grid array (PGA), and plastic leaded chip carrier (PLCC)
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**


The IDT72205LB/72215LB/72225LB/72235LB/72245LB are very high speed, low-power first-in, first-out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and interprocessor communication.

Both FIFOs have 18-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a data input enable pin (WEN). Data is read into the synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin  $(\overline{OE})$  is provided on the read port for three-state control of the output.

The synchronous FIFOs have two fixed flags, Empty  $(\overline{EF})$  and Full  $(\overline{FF})$ , and two programmable flags, Almost-Empty  $(\overline{PAE})$  and Almost-Full  $(\overline{PAF})$ . The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the load pin  $(\overline{LD})$ . A Half-Full flag  $(\overline{HF})$  is available when the FIFO is used in a single device configuration.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB are depth expandable using a daisy-chain technique. The  $\overline{\text{XI}}$  and  $\overline{\text{XO}}$  pins are used to expand the FIFOs. In depth expansion configuration, FL is grounded on the first device and set to high for all other devices in the daisy chain.


The IDT72205LB/72215LB/72225LB/72235LB/72245LB is fabricated using IDT's high speed submicron CEMOS™ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.



MILITARY AND COMMERCIAL TEMPERATURE RANGES

**APRIL 1992** 

#### PIN CONFIGURATIONS FΙ QЗ WX0/HF RXI WEN GND On Vcc 11 Vcc 8 7 6 5 4 3 2 4 68 67 66 65 64 63 62 61 GND Q 4 Q2 Q1 RXO FF PAF WXI WCLK PAE DO 10 D14 60 Vcc D13 11 59 Q14 D2 D1 09 Q6 Q 5 D12 12 58 Q13 D11 57 GND 08 Vcc D4 D3 D10 56 Q12 D9 15 55[ Q11 54 07 GND Q8 D6 D5 Vcc 16 Vcc Dв 53 Q10 17 G68-1 06 Q10 Q9 GND D7 GND 18 J68-1 52 Q9 D7 19 51 GND D8 05 Q11 Vcc Vcc D6 20 50 Q8 D5 21 D4 22 D3 23 D2 24 D1 25 D5 21 49 Q7 Pin 1 Designator GND Q12 D10 D9 48 Vcc 04 Q6 47 Q5 Q13 D12 D11 46 L 03 45[ GND Q4 02 Q15 Q16 GND RS ĽĎ RCLK D17 D14 D13 Dο 2728293031323334353637383940414243 ĒĒ Œ REN 01 GND Q17 Vcc GND D16 D15 C D Ε F G н J Κ L в 2766 drw 02a 2766 drw 02b **PGA TOP VIEW PLCC TOP VIEW**



TOP VIEW

# **PIN DESCRIPTION**

Symbol	Name	1/0	Description
D0-D17	Data Inputs	1	Data inputs for a 18-bit bus.
RS	Reset	_	When RS is set low, internal read and write pointers are set to the first location of the RAM array, FF and PAF go high, and PAE and EF go low. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	_	When $\overline{\text{WEN}}$ is low, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
WEN	Write Enable	_	When $\overline{WEN}$ is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When $\overline{WEN}$ is high, the FIFO holds the previous data. Data will not be written into the FIFO if the $\overline{FF}$ is LOW.
RCLK	Read Clock	l	When $\overline{\text{REN}}$ is low, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty.
REN	Read Enable	_	When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When REN is high, the output register holds the previous data. Data will not be read from the FIFO if the EF is LOW.
ŌĒ	Output Enable	-	When $\overline{\text{OE}}$ is LOW, the data output bus is active. If $\overline{\text{OE}}$ is HIGH, the output data bus will be in a high impedance state.
īD	Load	1	When $\overline{LD}$ is LOW, data on the inputs Do–D11 is written to the offset and depth registers on the LOW-to-HIGH transition of the WCLK, when $\overline{WEN}$ is LOW. When $\overline{LD}$ is LOW, data on the outputs Qo–Q11 is read from the offset and depth registers on the LOW-to-HIGH transition of the RCLK, when $\overline{REN}$ is LOW.
FL	First Load	1	In the single device or width expansion configuration, $\overline{H}$ is grounded. In the depth expansion configuration, $\overline{H}$ is grounded on the first device (first load device) and set to high for all other devices in the daisy chain.
WXI	Write Expansion Input	_	In the single device or width expansion configuration, WXI is grounded. In the depth expansion configuration, WXI is connected to WXO (Write Expansion Out) of the previous device.
RXI ·	Read Expansion Input	l	In the single device or width expansion configuration, $\overline{\text{RXI}}$ is grounded. In the depth expansion configuration, $\overline{\text{RXI}}$ is connected to $\overline{\text{RXO}}$ (Read Expansion Out) of the previous device.
EF	Empty Flag	0	When EF is LOW, the FIFO is empty and further data reads from the output are inhib ited. When EF is HIGH, the FIFO is not empty. EF is synchronized to RCLK.
PAÉ	Programmable Almost-Empty Flag	0	When PAE is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is 31 from empty for 72205B, 63 from empty for 72215B, and 127 from empty for 72225B/72235B/72245B.
PAF	Programmable Almost-Full Flag	0	When $\overline{PAF}$ is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is 31 from full for 72205B, 63 from full for 72215B, and 127 from full for 72225B/72235B/72245B.
FF	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
WXO/HF	Write Expansion Out/Half-Full Flag	0	In the single device or width expansion configuration, the device is more than half full when $\overline{\text{HF}}$ is LOW. In the depth expansion configuration, a pulse is sent from $\overline{\text{WXO}}$ to $\overline{\text{WXI}}$ of the next device when the last location in the FIFO is written.
RXO	Read Expansion Out	0	In the depth expansion configuration, a pulse is sent from $\overline{\text{RXO}}$ to $\overline{\text{RXI}}$ of the next device when the last location in the FIFO is read.
Q0-Q17	Data Outputs	0	Data outputs for a 18-bit bus.
Vcc	Power		Eight +5 volt power supply pins.
GND	Ground		Eight ground pins.

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Millitary	Unit
VTERM.	Terminal Voltage with respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	ပ္
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	°C
lout	DC Output Current	50	50	mΑ

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maimum rating conditions for extended periods may affect reliabilty.

# RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	>
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	-	_	٧
ViH	Input High Voltage Military	2.2	_	_	٧
VIL <sup>(1)</sup>	Input Low Voltage Commercial & Military	ı	1	0.8	٧

#### NOTE:

2766 tbl 03 1. 1.5V undershoots are allowed for 10ns once per cycle.

#### DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V + 10%,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ : Military: Vcc = 5V + 10%,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			0T722051 0T722151 0T722251 0T722351 0T722451 commerc 20, 25, 3	.B .B .B .B	10 10 10	0T722051 0T722151 0T722251 0T722351 0T722451 Military 25, 30, 3	.B .B .B	
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI <sup>(1)</sup>	Input Leakage Current (any input)	-1	_	1	-10	-	10	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μА
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4	_	_	2.4		_	V
Vol	Output Logic "0" Voltage, IOL = 8 mA	–	—	0.4		_	0.4	٧
lcc1 <sup>(3)</sup>	Active Power Supply Current		_	200	_	_	250	mA
ICC2 <sup>(3)</sup>	Average Standby Current (All Input = VCC - 0.2V, except RCLK and WCLK which are free-running)	_	_	70	-	_	85	· mA

#### NOTES:

2766 tbl 04

- 1. Measurements with 0.4 ≤ ViN ≤ Vcc.
- OE ≥ VIH, 0.4 ≤ VOUT ≤ Vcc.
- 3. Tested at f = 20 MHz with outputs open.

# CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin <sup>(2)</sup>	Input Capacitance	VIN = 0V	10	pF
Соит <sup>(1,2)</sup>	Output Capacitance	VOUT = 0V	10	pF

#### NOTES:

- 1. With output deselected, (OE=High).
- 2. Characterized values, not currently tested.

# **AC ELECTRICAL CHARACTERISTICS**

(Commercial: Vcc =  $5V \pm 10\%$ , TA =  $0^{\circ}$ C to  $+70^{\circ}$ C; Military: Vcc =  $5V \pm 10\%$ , TA =  $-55^{\circ}$ C to  $+125^{\circ}$ C)

	* 1	Comm		nercial			Comi	nercial	and Mi	litary		
		72215 72225 72235	LB15	72215 72225 72235	5LB20 5LB20 5LB20 5LB20 5LB20	72215 72225 72235	LB25 LB25 LB25 LB25 LB25 LB25	72215 72225 72235	LB35 LB35 LB35 LB35 LB35	72215 72225 72235	5LB50 5LB50 5LB50 5LB50 5LB50	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Cycle Frequency	<u> </u>	66.7		50		40		28.6		20	MHz
tA	Data Access Time	2	10	2	12	3	15	3	20	3	25	ns
tolk	Clock Cycle Time	15	_	20		25	-	35		50	_	ns
tclkh	Clock High Time	6.5		8		10	_	14		20	_	ns
tCLKL	Clock Low Time	6.5	_	8	_	10	_	14		20	_	ns
tos	Data Set-up Time	4	_	5	_	6	_	.7		10	_	ns
tDH	Data Hold Time	1	<u>» —                                   </u>	1		1	_	2	_	2	_	ns
tens	Enable Set-up Time	4	·	5	_	6	_	7	_	10	_	ns
tenh	Enable Hold Time	1 (	<b>%</b> —	1	_	1	_	2		2		ns
trs	Reset Pulse Width <sup>(1)</sup>	15 📎	» —	20	_	25	_	35	_	50	_	ns
trss	Reset Set-up Time	10	<b>%</b> —	- 12	_	15	_	20	_	30	-	ns
trsr	Reset Recovery Time	10	<sup>®</sup> —	12	_	15	_	20	_	30	<u> </u>	ns
trsf	Reset to Flag and Output Time	-,~	35	_	35	_	40	_	45	_	50	ns
toLZ	Output Enable to Output in Low Z <sup>(2)</sup>	0	_	0		0		0		0	_	ns
toe	Output Enable to Output Valid	$\rightarrow$	8	1	9	_	12	1	15	_	20	ns
tonz	Output Enable to Output in High Z <sup>(2)</sup>	1 3	8	1	9	1	12	1	15	1	20	ns
twff	Write Clock to Full Flag	1	10		12	_	15		20	_	30	ns
tREF	Read Clock to Empty Flag		10		12	—	15	_	20	l	30	ns
tPAF	Clock to Programmable Almost-Full Flag		28		30	_	35	1	40	_	40	ns
tpae	Clock to Programmable Almost-Empty Flag	-	28	_	30	_	35	1	40	_	40	ns
tHF	Clock to Half-Full Flag	_	28	_	30	_	35	-	40	_	40	ns
txo	Clock to Expansion Out		10	_	12	_	15	_	20	_	30	ns
txı	Expansion In Pulse Width	6.5	_	8		10	_	14	_	20	_	ns
txis	Expansion In Set-Up Time	5		8		10	_	15	_	20	-	ns
tskew1	Skew time between Read Clock & Write Clock for Full Flag	10	_	14	_	16	_	.18	-	20	_	ns
tskew2	Skew time between Read Clock & Write Clock for Empty Flag	10	_	14		16	_	18	_	20	_	ns

#### NOTES:

- 1. Pulse widths less than minimum values are not allowed.
- 2. Values guaranteed by design, not currently tested.

# **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1




Figure 1. Output Load
\* Includes jig and scope capacitances.

#### SIGNAL DESCRIPTIONS:

#### INPUTS:

#### DATA IN (Do - D17)

Data inputs for 18-bit wide data.

#### **CONTROLS:**

# RESET (RS)

Reset is accomplished whenever the Reset (RS) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The Full Flag (FF), Half-Full Flag (HF), and Programmable Almost-Full Flag ( $\overline{PAF}$ ) will be reset to high after tRSF. The Empty Flag ( $\overline{EF}$ ) and Programmable Almost-Empty Flag (PAE) will be reset to low after tass.

#### WRITE CLOCK (WCLK)

A write cycle is initiated on the low-to-high transition of the write clock (WCLK). Data set-up and hold times must be met with respect to the low-to-high transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

#### WRITE ENABLE (WEN)

When Write Enable (WEN) is low, data can be loaded into the input register and RAM array on the low-to-high transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

When Write Enable (WEN) is high, the input register holds the previous data and no new data is loaded into the FIFO.

To prevent data overflow, the Full Flag (FF) will go low, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go high after tWFF allowing a write to begin. Write Enable (WEN) is ignored when the FIFO is full.

#### **READ CLOCK (RCLK)**

Data can be read on the outputs on the low-to-high transition of the read clock (RCLK), when Output Enable (OE) is set low.

The write and read clocks can be asynchronous or coincident.

#### **READ ENABLE (REN)**

When Read Enable (REN) is low, data is loaded into the RAM array to the output register on the low-to-high transition of the read clock (RCLK).

When Read Enable (REN) is high, the output register holds the previous data and no new data is loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go low, inhibiting further read operations. Once a write is performed, the Empty Flag ( $\overline{EF}$ ) will go high after tree and a read can begin. Read Enable (REN) is ignored when the FIFO is empty.

#### **OUTPUT ENABLE (OE)**

When Output Enable (OE) is enabled (low), the parallel output buffers receive data from the output register. When Output Enable (OE) is disabled (high), the Q output data bus is in a high impedance state.

### LOAD (LD)


The IDT72205LB/72215LB/72225LB/72235LB/72245LB devices contain two 12-bit offset registers with data on the inputs, or read on the outputs. When the Load  $(\overline{LD})$  pin is set low and WEN is set low, data on the inputs D0-D11 is written into the Empty offset register on the first low-to-high transition of the write clock (WCLK). When the Load (LD) pin and Write Enable (WEN) are held low then data is written into the Full offset register on the second low-to-high transition of the write clock (WCLK). The third transition of the write clock (WCLK) again writes to the Empty offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Load (LD) pin high, the FIFO is returned to normal read/write operation. When the Load (LD) pin is set low, and Write Enable (WEN) is low, the next offset register in sequence is written.

When the Load pin is low and Write Enable is high, the offset register counter increments without writing into the offset registers.

The contents of the offset registers can be read on the output lines when the Load  $(\overline{LD})$  pin is set low and REN is set low. Data can be read on the low-to-high transition of the read clock (RCLK) when REN is enabled (low).

A read and a write should not be performed simultaneously to the offset registers.



NOTE:

The same selection sequence applies to reading from the registers. REN is enabled and read is performed on the low-to-high transition of RCLK.

Figure 2. Write Offset Register

#### FIRST LOAD (FL)

First Load (FL) is grounded to indicate operation in the Single Device or Width Expansion mode. In the Depth Expansion configuration, First Load (FL) is grounded to indicate it is the first device loaded and is set to high for all other devices in the daisy chain. (See Operating Configurations for further details.)

# WRITE EXPANSION INPUT (WXI)

This is a dual purpose pin. Write Expansion In  $(\overline{WXI})$  is grounded to indicate operation in the Single Device or Width Expansion mode. Write Expansion In  $(\overline{WXI})$  is connected to Write Expansion Out  $(\overline{WXO})$  of the previous device in the Depth Expansion or Daisy Chain mode.

#### READ EXPANSION INPUT (FXI)

This is a dual purpose pin. Read Expansion In  $(\overline{\text{RXI}})$  is grounded to indicate operation in the Single Device or Width Expansion mode. Read Expansion In  $(\overline{\text{RXI}})$  is connected to Read Expansion Out  $(\overline{\text{RXO}})$  of the previous device in the Depth Expansion or Daisy Chain mode.

#### **OUTPUTS:**

#### FULL FLAG (FF)


The Full Flag (FF) will go low, inhibiting further write operation, indicating that the device is full. If no reads are performed after Reset (RS), the Full Flag (FF) will go low after 256 writes for the IDT72205LB, 512 writes for the IDT72215LB, 1024 writes for the IDT72225LB, 2048 writes for the IDT72235LB and 4096 writes for the IDT72245LB.


The Full Flag (FF) is updated on the low-to-high transition of the write clock (WCLK).

# EMPTY FLAG (EF)

The Empty Flag (EF) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag ( $\overline{\text{EF}}$ ) is updated on the low-to-high transition the read clock (RCLK).





NOTE: 2766 drw of 1. Any bits of the offset register not being programmed should be set to zero.

Figure 3. Offset Register Location and Default Values

#### TABLE I — STATUS FLAGS

		Number of Words In	FIFO						
72205	72215	72225	72235	72245	F	PAF	HF	PAE	盱
0	0	0	0	0	Η,	Н	Н	L	L.
1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	1 to n <sup>(1)</sup>	Н	Н	Н	L	Н
(n+1) to 128	(n+1) to 256	(n+1) to 512	(n+1) to 1024	(n+1) to 2048	Н	Н	Н	Н	Н
129 to (256-(m+1))	257 to (512-(m+1))	513 to (1024-(m+1))	1025 to (2048-(m+1))	2049 to (4096-(m+1))	Н	Н	L	Н	Н
(256-m) <sup>(2)</sup> to 255	(512-m) <sup>(2)</sup> to 511	(1024-m) (2) to 1023	(2048-m) (2) to 2047	(4096-m) <sup>(2)</sup> to 4095	Н	L	L	Н	υН
256	512	1024	2048	4096	, L	L	L	Н	Н

#### NOTES

1. n = Empty Offset (Default Values : 72205 n=31, 72215 n = 63, 72225/72235/72245 n = 127)

2. m = Full Offset (Default Values : 72205 n=31, 72215 n = 63, 72225/72235/72245 n = 127)

# PROGRAMMABLE ALMOST-FULL FLAG (PAF)

The Programmable Almost-Full Flag ( $\overline{PAF}$ ) will go low when FIFO reaches the Almost-Full condition. If no reads are performed after Reset ( $\overline{RS}$ ), the Programmable Almost Full Flag ( $\overline{PA}$ ) will go low after (256-m) writes for the IDT72205LB, (512-m) writes for the IDT72215LB, (1024-m) writes for the IDT72225LB, (2048-m) writes for the IDT72235LB and (4096-m) writes for the IDT72245LB. The offset "m" is defined in the FULL offset register.

If there is no Full offset specified, the Programmable Almost-Full Flag (PAF) will be low when the device is 31 away from completely full for 72205LB, 63 away from completely full for 72215LB, and 127 away from completely full for 72225LB/72235LB/72245LB.

2966 tbl 08

The Programmable Almost-Full Flag (PAF) is asserted low on the low-to-high transition of the write clock (WCLK). PAF is reset to high on the low-to-high transition of the read clock (RCLK). Thus PAF is asychronous.

5.12 7

# 5

# PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

The Programmable Almost-Empty Flag (PAE) will go low when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the EMPTY offset register.

If there is no Empty offset specified, the Programmable Almost Empty Flag (PAE) will be low when the device is 31 away from completely empty for 72205LB, 63 away from completely empty for 72215LB, and 127 away from completely empty for 72225LB/72235LB/72245LB.

The Programmable Almost-Empty Flag (PAE) is asserted low on the low-to-high transition of the read clock (RCLK). PAE is reset to high on the low-to-high transition of the write clock (WCLK). Thus PAF is asychronous.

#### WRITE EXPANSION OUT/HALF-FULL FLAG (WXO/HF)

This is a dual-purpose output. In the Single Device and Width Expansion mode, when Write Expansion In (WXI) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the low-to-high transition of the next write cycle, the Half-Full Flag goes low

and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{\text{HF}}$ ) is then reset to high by the low-to-high transition of the read clock (RCLK). The  $\overline{\text{HF}}$  is asychronous.


In the Depth Expansion or Daisy Chain mode, Write Expansion In  $(\overline{WXI})$  is connected to Write Expansion Out  $(\overline{WXO})$  of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device writes to the last location of memory.

#### READ EXPANSION OUT (RXO)

In the Depth Expansion or Daisy Chain configuration, Read Expansion In (RXI) is connected to Read Expansion Out (RXO) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device reads from the last location of memory.

# **DATA OUTPUTS (Q0-Q17)**

Qo-Q17 are data outputs for 18-bit wide data.




#### NOTES:

- 1. After reset, the outputs will be low if  $\overline{OE} = 0$  and tri-state if  $\overline{OE} = 1$ .
- 2. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 5. Reset Timing<sup>(2)</sup>

2766 drw 07




2766 drw 08

#### NOTE:

1. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then FF may not change state until the next WCLK edge.

Figure 6. Write Cycle Timing




2766 drw 09

# NOTE:

1. tskewz is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go high during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskewz, then EF may not change state until the next RCLK edge.


Figure 7. Read Cycle Timing



# NOTES:

- When tskEwz ≥ minimum specification, tral (maximum) = tclx + tskEwz. When tskEwz < minimum specification, tral (maximum) = either 2 \* tclx + tskEwz or tclx + tskEwz. The Latency Timing applies only at the Empty Boundary (EF = LOW).</li>
   The first word is available the cycle after EF goes high, always.

Figure 8. First Data Word Latency after Reset with Simultaneous Read and Write




2766 drw 11

Figure 9. Full Flag Timing

# NOTE:

1. tskew is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew, then FF may not change state until the next WCLK edge.



2766 drw 12

Figure 10. Empty Flag Timing

#### NOTE:

When tskew₂ ≥ minimum specification, tfrl (maximum) = tclk + tskew₂. When tskew₂ < minimum specification, tfrl (maximum) = either 2 \* tclk + tskew₂. or tclk + tskew₂. The Latency Timing apply only at the Empty Boundary (EF = LOW).</li>




Figure 11. Write Programmable Registers






Figure 12. Read Programmable Registers



#### NOTE:

1. PAE is offset = n. Number of data words written into FIFO already = n.

Figure 13. Programmable Almost Empty Flag Timing



#### NOTES:

- 1. PAF offset = m. Number of data words written into FIFO already = 256 m + 1 for the IDT72205B, 512 m + 1 for the IDT72215B, 1024 m + 1 for the IDT72225B, 2048 m + 1 for the IDT72235B and 4096 m + 1 for the IDT72245B.
- $2. \ \ 256 mwords in IDT72205B, 512 mwords in IDT72215B, 1024 mwords in IDT72225B, 2048 mwords in IDT72235B and 4096 mwords in IDT72245B.$
- 3. 256 m + 1 words in IDT72205B, 512 m + 1 words in IDT72215B, 1024 m + 1 words in IDT72225B, 2048 m + 1 words in IDT72235B and 4096 m + 1 words in IDT72245B.

Figure 14. Programmable Almost-Full Flag Timing

16






Figure 15. Half-Full Flag Timing



#### NOTE:

1. Write to Last Physical Location.

Figure 16. Write Expansion Out Timing



1. Read from Last Physical Location.

Figure 17. Read Expansion Out Timing

5.12




Figure 18. Write Expansion in Timing




Figure 19. Read Expansion in Timing

#### **OPERATING CONFIGURATIONS**

#### SINGLE DEVICE CONFIGURATION

A single IDT72205LB/72215LB/72225LB/72235LB/72245LB may be used when the application requirements are for 256/512/1024/2048/4096 words or less. The IDT72205LB/72215LB/72225LB/72235LB/72245LB are in a single Device

Configuration when the Write Exansion In  $(\overline{WXI})$ , Read Expansion In  $(\overline{RXI})$ , and First Load  $(\overline{FL})$  control inputs are grounded (Figure 20).





Figure 20. Block Diagram of Single 256 x 18/512 x 18/1024 x 18/2048 x 18/4096 x 18 Synchronous FIFO

#### WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the Empty Flag and Full Flag. Because of variations in skew between RCLK and WCLK, it is possible for flag assertion and deassertion to vary by one cycle between FIFOs. To avoid

problems the user must create composite flags by ANDing the Empty Flags of every FIFO, and separately ANDing all Full Flags. Figure 21 demonstrates a 36-word width by using two IDT72205B/72215B/72225B/72235B/72245Bs. Any word width can be attained by adding additional IDT72205B/72215B/72225B/72235B/72245Bs. Please see the application note AN-83 "Width Expansion of SyncFIFO (Clocked FIFOs).



#### NOTE:


1. Do not connect any output control signals directly together.

Figure 21. Block Diagram of 256 x 36/512 x 36/1024 x 36/2048 x 36/4096 x 36 Synchronous FIFO Memory Used in a Width Expansion Configuration

# DEPTH EXPANSION CONFIGURATION (WITH PROGRAMMABLE FLAGS)

The IDT72205LB/72215LB/72225LB/72235LB/72245LB can easily be adapted to applications requiring more than 256/512/1024/2048/4096 words of buffering. Figure 22 shows Depth Expansion using three IDT72205LB/72215LB/72225LB/72235LB/72245LBs. Maximum depth is limited only by signal loading. Follow these steps:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the high state.
- The Write Expansion Out (WXO) pin of each device must be tied to the Write Expansion In (WXI) pin of the next device. See Figure 24.
- The Read Expansion Out (RXO) pin of each device must be tied to the Read Expansion In (RXI) pin of the next device. See Figure 24.
- 5. All Load (LD) pins are tied together.
- 6. The Half-Full Flag (HF) is not available in the Depth Expansion Configuration.
- FF, FF, PAE, and PAF are created with composite flags by ORing together every respective flags for monitoring. The composite PAE and PAF flags are not precise.



2766 drw 24

Figure 22. Block Diagram of 768 x 18/1536 x 18/3072 x 18/6144 x 18/12288 x 18 Synchronous FIFO Memory With Programmable Flags used in Depth Expansion Configuration



# CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT

IDT72401 IDT72402 IDT72403 IDT72404

#### **FEATURES:**

- First-In/First-Out dual-port memory
- 64 x 4 organization (IDT72401/03)
- 64 x 5 organization (IDT72402/04)
- IDT72401/02 pin and functionally compatible with MMI67401/02
- RAM-based FIFO with low fall-through time
- Low power consumption
  - Active: 175mW (typ.)
- Maximum shift rate 45MHz
- High data output drive capability
- Asynchronous and simultaneous read and write
- Fully expandable by bit width
- Fully expandable by word depth
- IDT72403/04 have Output Enable pin to enable output
- High-speed data communications applications
- High-performance CEMOS™ technology
- Available in CERDIP, plastic DIP and SOIC
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing# 5962-86846 and 5962-89523 is listed on this function.

#### **DESCRIPTION:**

The IDT72401 and IDT72403 are asynchronous highperformance First-In/First-Out memories organized 64 words by 4 bits. The IDT72402 and IDT72404 are asynchronous high-performance First-In/First-Out memories organized as 64 words by 5 bits. The IDT72403 and IDT72404 also have an Output Enable  $(\overline{OE})$  pin. The FIFOs accept 4-bit or 5-bit data at the data input (Do-D3,4). The stored data stack up on a first-in/first-out basis.

A Shift Out (SO) signal causes the data at the next to last word to be shifted to the output while all other data shifts down one location in the stack. The Input Ready (IR) signal acts like a flag to indicate when the input is ready for new data (IR = HIGH) or to signal when the FIFO isfull (IR = LOW). The Input Ready signal can also be used to cascade multiple devices together. The Output Ready (OR) signal is a flag to indicate that the output remains valid data (OR = HIGH) or to indicate that the FIFO is empty (OR = LOW). The Output Ready can also be used to cascade multiple devices together.


Width expansion is accomplished by logically ANDing the Input Ready (IR) and Output Ready (OR) signals to form composite signals.

Depth expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device. The Input Ready pin of the receiving device is connected to the Shift Out pin of the sending device and the Output Ready pin of the sending device is connected to the Shift In pin of the receiving device.

Reading and writing operations are completely asynchronous allowing the FIFO to be used as a buffer between two digital machines of widely varying operating frequencies. The 45MHz speed makes these FIFOs ideal for high-speed communication and controller applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

#### FUNCTIONAL BLOCK DIAGRAM




CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**APRIL 1992** 

#### PIN CONFIGURATIONS



# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temp.	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temp.	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTE:

NOIE: 2747 to 101

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress

rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Mil. Supply Voltage	4.5	5.0	5.5	٧
Vcc	Com'l. Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	-0	٧
<b>V</b> IH	Input High Voltage	2.0		-	٧
VIL <sup>(1)</sup>	Input High Voltage		—	0.8	ν.

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	Vin = 0V	5	pF
Соит	Output Capacitance	Vout = 0V	7	pF

NOTE:

1. This parameter is sampled and not 100% tested.

2747 tbl 02

2747 tbl 03

#### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $Ta = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $Ta = -55^{\circ}C$  to  $+125^{\circ}C$ )

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vic <sup>(1)</sup>	Input Clamp Voltage		_	_	
VIL	Low-Level Input Current	Vcc = Max., GND ≤ Vi ≤ Vcc	-10	· —	μΑ
ViH	High-Level Input Current	Vcc = Max., GND ≤ Vi ≤ Vcc	_	10	μΑ
Vol	Low-Level Output Current	Vcc = Min., IoL = 8mA	-	0.4	٧
Vон	High-Level Output Current	Vcc = Min., IoH = -4mA	2.4	_	٧
los <sup>(2)</sup>	Output Short-Circuit Current	Vcc = Max., Vo = GND	-20	-90	mA
lHZ	Off-State Output Current	Vcc = Max., Vo = 2.4V	_	20	μА
lz	(IDT72403 and IDT72404)	Vcc = Max., Vo = 0.4V	-20	<del>-</del>	μА
Icc <sup>(3, 4)</sup>	Supply Current	Vcc = Max., f = 10MHz   Com'l. Military	_	35 45	mA

# NOTES:

1. FIFO is able to withstand a -1.5V undershoot for less than 10ns.

2. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Guaranteed but not tested.

3. Icc measurements are made with outputs open.  $\overline{\text{OE}}$  is HIGH for IDT72403/72404.

4. For frequencies greater than 10MHZ, Icc = 35mA + (1.5mA x [f - 10MHz]) commercial, and Icc = 45mA + (1.5mA x [f - 10MHz]) military.

# 5

#### **OPERATING CONDITIONS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

	_		Commercial			Military and Commercial							
			IDT72401L45 IDT72402L45 IDT72403L45 IDT72404L45		IDT72401L35 IDT72402L35 IDT72403L35 IDT72404L35		IDT72401L25 IDT72402L25 IDT72403L25 IDT72404L25		IDT72402L15 IDT72403L15		IDT72401L10 IDT72402L10 IDT72403L10 IDT72404L10		
Symbol	Parameters	Figure	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tsiH <sup>(1)</sup>	Shift in HIGH Time	2	9		9		11	_	11		11		ns
tsıL	Shift in LOW TIme	2	11	_	17		24	_	25	_	30	_	ns
tips	Input Data Set-up	2	0	_	0	_	0	I	0	_	0		ns
tiDH	Input Data Hold Time	2	13		15	-	20	-	30	_	40	_	ns
tsoH <sup>(1)</sup>	Shift Out HIGH Time	5	œ		9		11	_	11	_	11		ns
tsol	Shift Out LOW Time	5	11	_	17		24	_	25	_	25	_	ns
tmrw	Master Reset Pulse	8	20		25	-	25		25		30	_	ns
tmrs	Master Reset Pulse to SI	8	10	_	10	_	10	_	25	_	35	_	ns
tsır	Data Set-up to IR	4	3	_	3	_	5		5	-	5		ns
thir	Data Hold from IR	4	13	_	15		20	_	30	_	30	_	ns
tson(4)	Data Set-up to OR HIGH	7	0		0		0	_	0		0	_	ns

2747 tbl 05

# **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			Commercial			Military and Commercial							
			IDT72401L45 IDT72402L45 IDT72403L45 IDT72404L45		IDT72401L35 IDT72402L35 IDT72403L35 IDT72404L35		IDT72401L25 IDT72402L25 IDT72403L25 IDT72404L25		IDT72401L15 IDT72402L15 IDT72403L15 IDT72404L15		IDT72401L10 IDT72402L10 IDT72403L10 IDT72404L10		
Symbol	Parameters	Figure	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tin	Shift In Rate	2		45		35		25	-	15		10	MHz
tiRL <sup>(1)</sup>	Shift In to Input Ready LOW	2	L	18		18		21	_	35		40	ns
tiRH <sup>(1)</sup>	Shift In to Input Ready HIGH	2		18	_	20	-	28	_	40		45	ns
tout	Shift Out Rate	5	_	45		35	_	25		15	_	10	MHz
toRL <sup>(1)</sup>	Shift Out to Output Ready LOW	5		18		18	_	19		35	_	40	ns
torh(1)	Shift Out to Output Ready HIGH	5	_	19	1	20		34	_	40		55	ns
todh	Output Data Hold (Previous Word)	5	5		5	_	5		5		5	_	ns
tons	Output Data Shift (Next Word)	5	_	19		20		34	_	40	-	55	ns
t₽T	Data Throughput or "Fall-Through"	4, 7	J —	30		34	_	40	-	65	_	65	ns
tmrorl	Master Reset to OR LOW	8	-	25		28	_	35	_	35	_	40	ns
tmrirh	Master Reset to IR HIGH	8	_	25		28	_	35		35	_	40	ns
tmrq	Master Reset to Data Output LOW	8	_	20	_	20	_	25		35	_	40	ns
tooE <sup>(3)</sup>	Output Valid from OE LOW	9	_	12		15	_	20	_	30	_	35	ns
tHZOE <sup>(3,4)</sup>	Output HIGH-Z from OE HIGH	9		12		12	1	15		25		30	ns
t <sub>IPH</sub> (2,4)	Input Ready Pulse HIGH	4	9		9		11	-	11	_	11		ns
toph(2,4)	Ouput Ready Pulse HIGH	7	9	-	9	_	11		11	_	11	_	ns

#### NOTES:


- 1. Since the FIFO is a very high-speed device, care must be excercised in the design of the hardware and timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of 0.1 µF directly between Vcc and GND with very short lead length is recommended.
- This parameter applies to FIFOs communicating with each other in a cascaded mode. IDT FIFOs are guaranteed to cascade with other IDT FIFOs of like speed grades.
- 3. IDT72403 and IDT72404 only.
- 4. Guaranteed by design but not currently tested.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2754 tbl 07

#### ALL INPUT PULSES:






Figure 1. AC Test Load
\*Including scope and jig

#### SIGNAL DESCRIPTIONS

# INPUTS:

#### DATA INPUT (D0-3, 4)

Data input lines. The IDT72401 and IDT72403 have a 4-bit data input. The IDT72402 and IDT72404 have a 5-bit data input.

#### CONTROLS:

#### SHIFT IN (SI)

Shift In controls the input of the data into the FIFO. When SI is HIGH, data can be written to the FIFO via the Do-3, 4 lines.

#### SHIFT OUT (SO)

Shift Out controls the output of data of the FIFO. When SO is HIGH, data can be read from the FIFO via the Data Output (Qo-3, 4) lines.

### MASTER RESET (MR)

Master Reset clears the FIFO of any data stored within. Upon power up, the FIFO should be cleared with a Master Reset. Master Reset is active LOW.

#### INPUT READY (IR)

When Input Ready is HIGH, the FIFO is ready for new input data to be written to it. When IR is LOW the FIFO is unavailable for new input data. Input Ready is also used to cascade many FIFOs together, as shown in Figures 10 and 11 in the Applications section.

#### OUTPUT READY (OR)

When Output Ready is HIGH, the output (Qo-3, 4) contains valid data. When OR is LOW, the FIFO is unavailable for new output data. Output Ready is also used to cascade many FIFOs together, as shown in Figures 10 and 11.

#### OUTPUT ENABLE (OE) (IDT72403 AND IDT72404 ONLY)

Output enable is used to read FIFO data onto a bus. Output Enable is active LOW.

# **OUTPUTS:**

#### DATA OUTPUT (Q0-3, 4)

Data Output lines. The IDT72401 and IDT72403 have a 4-bit data output. The IDT72402 and IDT72404 have a 5-bit data output.

#### **FUNCTIONAL DESCRIPTION**

These 64 x 4 and 64 x 5 FIFOs are designed using a dual port RAM architecture as opposed to the traditional shift register approach. This FIFO architecture has a write pointer, a read pointer and control logic, which allow simultaneous read and write operations. The write pointer is incremented by the falling edge of the Shift In (SI) control; the read pointer is incremented by the falling edge of the Shift Out (SO). The Input Ready (IR) signals when the FIFO has an available memory location; Output Ready (OR) signals when there is valid data on the output. Output Enable  $(\overline{OE})$  provides the capability of three-stating the FIFO outputs.

#### **FIFO Reset**

The FIFO must be reset upon power up using the Master Reset (MR) signal. This causes the FIFO to enter an empty state, signified by Output Ready (OR) being LOW and Input Ready (IR) being HIGH. In this state, the data outputs (Qo-3, 4) will be LOW.

#### Data Input

Data is shifted in on the LOW-to-HIGH transition of Shift In (SI). This loads input data into the first word location of the FIFO and causes Input Ready to go LOW. On the HIGH-to-LOW transition of Shift In, the write pointer is moved to the next word position and Input Ready (IR) goes HIGH, indicating the readiness to accept new data. If the FIFO is full, Input Ready will remain LOW until a word of data is shifted out.

#### **Data Output**

Data is shifted out on the HIGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, Output Ready will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FIFOs output when it is empty. When the FIFO is not empty, Output Ready (OR) goes LOW on the LOW-to-HIGH transition of Shift Out. Previous data remains on the output until the HIGH-to-LOW transition of Shift Out (SO).

#### Fall-Through Mode

The FIFO operates in a fall-through mode when data gets shifted into an empty FIFO. After a fall-through delay the data propagates to the output. When the data reaches the output. the Output Ready (OR) goes HIGH. Fall-through mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO, a location is available for new data. After a fall-through delay, the Input Ready goes HIGH. If Shift In is HIGH, the new data can be written to the FIFO.

#### **TIMING DIAGRAMS**





Figure 2. Input Timing




# NOTES:

- 1. Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
- Input Data is loaded into the first word.
- Input Ready goes LOW indicating the first word is full.
- The write pointer is incremented.
- 5. The FIFO is ready for the next word.
- If the FIFO is full then the Input Ready remains LOW.

NOTE: Shift In pulses applied while Input Ready is LOW will be ignored (see Figure 4).

Figure 3. The Mechanism of Shifting Data Into the FIFO


# **TIMING DIAGRAMS (Continued)**



#### NOTES:

- 1. FIFO is initially full.
- 2. Shift Out pulse is applied.
- 3. Shift In is held HIGH.
- 4. As soon as Input Ready becomes HIGH the Input Data is loaded into the FIFO.
- 5. The write pointer is incremented. Shift in should not go LOW until (tpt + tiph).


Figure 4. Data is Shifted in Whenever Shift in and Input Ready are Both HIGH



#### NOTES:

- 1. This data is loaded consecutively A, B, C.
- 2. Data is shifted out when Shift Out makes a HIGH to LOW transition.


Figure 5. Output Timing



#### NOTES:


- 1. Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
- 2. Shift Out goes HIGH causing the next step.
- 3. Output Ready goes LOW.
- 4. The read pointer is incremented.
- 5. Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
- 6. If the FIFO has only one word loaded (A DATA) then Output Ready stays LOW and the A DATA remains unchanged at the outputs.
- 7. Shift Out pulses applied when Output Ready is LOW will be ignored.

Figure 6. The Mechanism of Shifting Data Out of the FIFO




FIFO initially empty.

Figure 7. tpt and toph Specification



NOTE:

Figure 8. Master Reset Timing




NOTE:

Figure 9. Output Enable Timing, IDT72403 and IDT72404 Only

<sup>1.</sup> Worst case, FIFO initially full.

<sup>1.</sup> High-Z transitions are referenced to the steady-state VoH -500mV and VoL +500mV levels on the output. thace is tested with 5pF load capacitance instead of 30pF as shown in Figure 1.


#### **APPLICATIONS**



#### NOTE:

1. FIFOs can be easily cascaded to any desired path. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

Figure 10. 128 x 4 Depth Expansion



#### NOTES:

- 1. When the memory is empty, the last word will remain on the outputs until the Master Reset is strobed or a new data word falls through to the output. However, OR will remain LOW, indicating data at the output is not valid.
- 2. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
- 3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will appear at the output after a fall-through time. OR will go HIGH for one internal cycle (at least tont) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
- 4. When the Master Reset is brought Low, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW. If SI is HIGH when the Master Reset goes HIGH, the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the Master Reset is ended. IR will go HIGH, but the data in the inputs will not enter the memory until SI goes HIGH.
- 5. FIFOs are expandable on depth and width. However, in forming wider words, two external gates are required to generate composite Input and Output Ready flags. This is due to the variation of delays of the FIFOs.

Figure 11. 192 x 12 Depth and Width Expansion

IDT72413

# CMOS PARALLEL 64 x 5-BIT FIFO WITH FLAGS

#### **FEATURES:**

- First-In/First-Out dual-port memory—45MHz
- · 64 x 5 organization
- Low power consumption
  - Active: 200mW (typical)
- RAM-based internal structure allows for fast fall-through time
- · Asynchronous and simultaneous read and write
- Expandable by bit width
- · Cascadable by word depth
- · Half-Full and Almost-Full/Empty status flags
- IDT72413 is pin and functionally compatible with the MMI67413
- · High-speed data communications applications
- Bidirectional and rate buffer applications
- High-performance CEMOS™ technology
- Available in plastic DIP, CERDIP and SOIC
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT72413 is a 64  $\times$  5, high speed First-In/First-Out (FIFO) that loads and empties data on a first-in-first-out basis. It is expandable in bit width. All speed versions are cascadable in depth.


The FIFO has a Half-Full Flag, which signals when it has 32 or more words in memory. The Almost-Full/Empty Flag is active when there are 56 or more words in memory or when there are 8 or less words in memory.

The IDT72413 is pin and functionally compatible to the MMI67413. It operates at a shift rate of 45MHz. This makes it ideal for use in high-speed data buffering applications. The IDT72413 can be used as a rate buffer, between two digital systems of varying data rates, in high-speed tape drivers, hard disk controllers, data communications controllers and graphics controllers.

The IDT72413 is fabricated using IDTs high-performance CEMOS process. This process maintains the speed and high output drive capability of TTL circuits in low-power CMOS.


Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

### **FUNCTIONAL BLOCK DIAGRAM**



CEMOS is a trademark of Integrated Device Technology, Inc

#### PIN CONFIGURATION



### RECOMMENDED OPERATING CONDITIONS

	0. 2		J U . 11	,,,,,,,	••
Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Military Supply Voltage	4.5	5.0	5.5	٧
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0	_	1	>
VIL <sup>(1)</sup>	Input Low Voltage	_	_	0.8	٧

#### NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Іоит	DC Output Current	50	50	mA

#### NOTE:

2748 tbl 01

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = OV	5	pF
Соит	Output Capacitance	Vout = 0V	7	рF

#### NOTE:

2748 tbl 03

2748 tbi 02

- 1. This parameter is sampled and not 100% tested.
- 2. Characterized values, not currently listed.

# 5

# DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

Symbol	Parameter	Test	Conditions		Min.	Max.	Unit
Vic <sup>(1)</sup>	Input Clamp Voltage				_	_	
lıL	Low-Level Input Current	Vcc = Max., GND ≤ Vi ≤ Vcc			-10		μΑ
lін	High-Level Input Current	Vcc = Max.	, GND ≤ Vi ≤ Vcc		_	10	μА
Vol	Low-Level Output Current	Vcc = Min.	IOL (Q0-4) Mil.	12mA		0.4	V
	ĺ	İ	Com'l.	24mA			
			Iol (IR, OR) <sup>(2)</sup>	8mA			
			IOL (HF, AF/E)	8mA			
Vон	High-Level Output Current	Vcc = Min.	Юн (Q0-4)	-4mA	2.4	_	V
			Ioн (IR, OR)	-4mA			
	j	.	Ioн (HF, AF/E)	-4mA			
los <sup>(3)</sup>	Output Short-Circuit Current	Vcc = Max.	Vo = 0V		-20	-90	mA
lHZ	Off-State Output Current	Vcc = Max.	Vo = 2.4V		1	20	μА
lız	1	Vcc = Max.	Vo = 0.4V		-20	_	7
Icc <sup>(4)</sup>	Supply Current	Vcc = Max.	, OE=HIGH Mil.			70	mA
		Inputs LOW	, f=25MHz Com'l.			60	]

#### NOTES:

2748 tbl 04

- 1. FIFO is able to withstand a -1.5V undershoot for less than 10ns.
- 2. Care should be taken to minimize as much as possible the DC and capactive load on IR and OR when operating at frequencies above 25mHz.
- 3. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second. Guaranteed by design, but not currently tested.
- 4. For frequencies greater than 25MHz, Icc = 60mA + (1.5mA x [f 25MHz]) commercial and Icc = 70mA + (1.5mA x [f 25MHz]) military.

#### **OPERATING CONDITIONS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $Ta = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $Ta = -55^{\circ}C$  to  $+125^{\circ}C$ )

			Mi	litary	Military &	Commercial	Comr	nercial	1
			IDT72413L45		IDT724	13L35	IDT72413L25		
Symbol	Parameters	Figure	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tsiH <sup>(1)</sup>	Shift in HIGH Time	2	9		9		16	_	ns
tsıL <sup>(1)</sup>	Shift in LOW TIme	2	11	-	17	_	20	_	ns
tids	Input Data Set-up	2	0	<b>—</b>	0	_	0		ns
tidh	Input Data Hold Time	2	13		15		25	_	ns
tson <sup>(1)</sup>	Shift Out HIGH Time	5	9		9		16		ns
tsoL	Shift Out LOW Time	5	11		17	_	20	_	ns
tmrw	Master Reset Pulse	8	20		30	_	35	_	ns
tmrs <sup>(3)</sup>	Master Reset Pulse to SI	8	20		35		35		ns

### NOTE:

<sup>1.</sup> Since the FIFO is a very high-speed device, care must be excercised in the design of the hardware and timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of 0.1 µF directly between VCC and GND with very short lead length is recommended.

(Commercial:  $VCC = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $VCC = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			- Mill	tary	Military & Commercial					
			IDT72	413L45	IDT724	13L35	IDT72	1		
Symbol	Parameters	Figure	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
fin	Shift In Rate	2		45		35		25	MHz	
tiRL <sup>(1)</sup>	Shift In ↑ to Input Ready LOW	2	_	18	_	18	_	28	ns	
tiRH <sup>(1)</sup>	Shift In ↓ to Input Ready HIGH	2	_	18	_	20	_	25	ns	
<b>f</b> OUT	Shift Out Rate	5 <sup>.</sup>	_	45		35		25	MHz	
torL <sup>(1)</sup>	Shift Out ↓ to Output Ready LOW	5		18		18		28	ns	
torh <sup>(1)</sup>	Shift Out ↓ to Output Ready HIGH	5		19		20		25	ns	
tODH <sup>(1)</sup>	Output Data Hold Previous Word	.5	5		5	_	5	_	ns	
tons	Output Data Shift Next Word	5	_	19		20		20	ns	
<b>t</b> PT	Data Throughput or "Fall-Through"	4, 7	_	25		28		40	ns	
<b>t</b> MRORL	Master Reset ↓ to Output Ready_LOW	8		25		28	_	30	ns	
tmrirh <sup>(3)</sup>	Master Reset ↑ to Input Ready HIGH	8		25	_	28		30	ns	
tmrirl <sup>(2)</sup>	Master Reset ↓ to Input Ready LOW	8		25	_	28		30	ns	
tmrQ	Master Reset ↓ to Outputs LOW	8		20		25	_	35	ns	
tMRHF	Master Reset ↓ to Half-Full Flag	8	_	25		28	_	40	ns	
<b>TMRAFE</b>	Master Reset ↓ to AF/E Flag	8		25	_	28	_	40	ns	
tiPH <sup>(3)</sup>	Input Ready Pulse HIGH	4	5	_	5		5	_	ns	
tOPH <sup>(3)</sup>	Ouput Ready Pulse HIGH	7	5	_	5	_	5	_	ns	
tORD <sup>(3)</sup>	Output Ready ↑ HIGH to Valid Data	5		5	_	5	-	. 7	ns	
taeh	Shift Out ↑ to AF/E HIGH	9	_	28	_	28	_	40	ns	
tael	Shift In ↑ to AF/E	9		28	- <u>-</u> -	28	_	40	ns	
tafl '	Shift Out ↑ to AF/E LOW	10	_	28	_	28	_	40	ns	
tafh	Shift In ↑ to AF/E HIGH	10		28	_	28		40	ns	
thfh	Shift In 1 to HF HIGH	11		28	_	28	_	40	ns	
tHFL	Shif Out ↑ to HF LOW	11	_	28		28	_	40	ns	
tPHZ <sup>(3)</sup>	Output Disable Delay	12		12		12	_	. 15	ns	
tPLZ <sup>(3)</sup>		12	_	12	<u> </u>	12		15	1	
tPLZ <sup>(3)</sup>	Output Enable Delay	12	<del> </del>	15		15	_	20	ns	
tPHZ <sup>(3)</sup>	Carpar Enable Bolay	12	<u> </u>	15	<del> </del>	15	<u> </u>	20	┤ ¨	

#### NOTES:

<sup>1.</sup> Since the FIFO is a very high-speed device, care must be taken in the design of the hardware and the timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of 0.1μF directly between VCC and GND with very short lead length is recommended.

2. If the FIFO is full, (IR = HIGH), MR ↓ forces IR to go LOW, and MR ↑ causes IR to go HIGH.


<sup>3.</sup> Guaranteed by design but not currently tested.

# 5

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2754 tbl 08



\*Including scope and jig

# RESISTOR VALUES FOR STANDARD TEST LOAD

loL	R1	R2
24mA	200Ω	300Ω
12mA	390Ω	760Ω
8mA	600Ω	1200Ω

Figure 1. Output Load

#### FUNCTIONAL DESCRIPTION:

The IDT72413, 65 x 5 FIFO is designed using a dual-port RAM architecture as opposed to the traditional shift register approach. This FIFO architecture has a write pointer, a read pointer and control logic, which allow simultaneous read and write operations. The write pointer is incremented by the falling edge of the Shift In (SI) control; the read pointer is incremented by the falling edge of the Shift Out (SO). The Input Ready (IR) signals when the FIFO has an available memory location; Output Ready (OR) signals when there is valid data on the output. Output Enable  $\overline{(OE)}$  provides the capability of three-stating the FIFO outputs.

#### **FIFO RESET**

The FIFO must be reset upon power up using the Master Reset (MR) signal. This causes the FIFO to enter an empty state signified by Output Ready (OR) being LOW and Input Ready (IR) being HIGH. In this state, the data outputs (Qo-4) will be LOW.

#### **DATA INPUT**

Data is shifted in on the LOW-to-HIGH transition of Shift In (SI). This loads input data into the first word location of the FIFO and causes the Input Ready to go LOW. On the HIGH-to-LOW transition of Shift In, the write pointer is moved to the next word position and Input Ready (IR) goes HIGH indicating the readiness to accept new data. If the FIFO is full, Input Ready will remain LOW until a word of data is shifted out.

#### DATA OUTPUT

Data is shifted out on the HIGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, Output Ready will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FIFOs output when it is empty. When the FIFO is not empty Output Ready (OR) goes LOW on the LOW-to-HIGH transition of Shift Out.

#### **FALL-THROUGH MODE**

The FIFO operates in a Fall-Through Mode when data gets shifted into an empty FIFO. After the fall-through delay the data propagates to the output. When the data reaches the output, the Output Ready (OR) goes HIGH.

A Fall-Through Mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO a location is available for new data. After a fall-through delay, the Input Ready goes HIGH. If Shift In is HIGH, the new data can be written to the FIFO. The fall-through delay of a RAMbased FIFO (one clock cycle) is far less than the delay of a Shift register-based FIFO.

#### SIGNAL DESCRIPTIONS:

#### INPUTS:

#### DATA INPUT (D0-4)

Data input lines. The IDT72413 has a 5-bit data input.

#### **CONTROLS:**

#### SHIFT IN (SI)

Shift In controls the input of the data into the FIFO. When SI is HIGH, data can be written to the FIFO via the D0-4 lines. The data has to meet set-up and hold time requirements with respect to the rising edge of SI.

#### SHIFT OUT (SO)

Shift Out controls the outputs data from the FIFO.

#### MASTER RESET (MR)

Master Reset clears the FIFO of any data stored within. Upon power up, the FIFO should be cleared with a Master Reset. Master Reset is active LOW.

#### HALF-FULL FLAG (HF)

 $\mbox{Half-Full}$  Flag signals when the FIFO has 32 or more words in it.

#### INPUT READY(IR)

When Input Ready is HIGH, the FIFO is ready for new input data to be written to it. When IR is LOW, the FIFO is unavailable for new input data, Input Ready is also used to cascade many FIFOs together, as shown in Figure 13 in the Applications section.

#### **OUTPUT READY (OR)**

When Output Ready is HIGH, the output (Qo-4) contains valid data. When OR is LOW, the FIFO is unavailable for new output data. Output Ready is also used to cascade many FIFOs together, as shown in Figure 13 in the Applications section.

#### **OUTPUT ENABLE (OE)**

Output Enable is used to enable the FIFO outputs onto a bus. Output Enable is active LOW.

#### ALMOST-FULL/EMPTY FLAG (AFE)

Almost-Full/Empty Flag signals when the FIFO is 7/8 full (56 or more words) or 1/8 from empty (8 or less words).

#### **OUTPUTS:**

#### DATA OUTPUT (Q0-4)

Data output lines, three-state. The IDT72413 has a 5-bit output.

#### **TIMING DIAGRAMS**





Figure 2. Input Timing


#### TIMING DIAGRAMS (Continued)



#### NOTES:

- 1. Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
- 2. Input Data is loaded into the FIFO.
- 3. Input Ready goes LOW indicating the FIFO is unavailable for new data.
- 4. The write pointer is incremented.
- 5. The FIFO is ready for the next word.
- 6. If the FIFO is full, then the Input Ready remains LOW.
- 7. Shift In pulses applied while Input Ready is LOW will be ignored (see Figure 4).

Figure 3. The Machanism of Shifting Data Into the FIFO




#### NOTES:

- 1. FIFO is initially full.
- 2. Shift Out pulse is applied.
- 3. Shift In is held HIGH.
- 4. As soon as Input Ready becomes HIGH the Input Data is loaded into the FIFO.
- 5. The write pointer is incremented. Shift In should not go LOW until (tPT + tIPH).

Figure 4. Data is Shifted In Whenever Shift In and Input Ready are Both HIGH

5


#### **TIMING DIAGRAMS (Continued)**



#### NOTES:

- 1. This data is loaded consecutively A, B, C.
- 2. Output data changes on the falling edge of SO after a valid Shift Out sequence, i.e., OR and SO are both high together.

Figure 5. Output Timing




#### NOTES:

- Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
- 2. Shift Out goes HIGH causing the next step.
- 3. Output Ready goes LOW.
- 4. Read pointer is incremented.
- 5. Output Ready goes HIGH indicating that new data (B) will be available at the FIFO outputs after tono ns.
- 6. If the FIFO has only one word loaded (A DATA), Output Ready stays LOW and the A-DATA remains unchanged at the outputs.
  7. Shift Out pulses applied when Output Ready is LOW will be ignored.

Figure 6. The Mechanism of Shifting Data Out of the FIFO

# 5


### **TIMING DIAGRAMS (Continued)**



#### NOTE:

1. FIFO initailly empty.

Figure 7. tpt and toph Specification




#### NOTE:

1. FIFO is partially full.

Figure 8. Master Reset Timing


#### **TIMING DIAGRAMS (Continued)**



#### NOTE:

1. FIFO contains 9 words (one more than Almost-Empty).


Figure 9. taeh and tael Specifications



#### NOTE:

1. FIFO contains 55 words (one short of Almost-Full).


Figure 10. tark and tark Specifications



#### NOTE:

1. FIFO contains 31 words (one short of Half-Full).

Figure 11. theL and theh Specifications




#### NOTES:

- 1. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- 2. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Figure 12. Enable and Disable


#### **APPLICATIONS**



#### NOTE:

 FIFOs are expandable in width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This requirement is due to the different fall-through times of the FIFOs.


Figure 13. 64 x 15 FIFO with IDT72413



#### NOTE:

1. Cascading the FIFOs in word width is done by ANDing the IR and OR as shown in Figure 13.

Figure 14. Application for IDT72413 for Two Asynchronous Systems



#### NOTE:

FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.
 Figure 15, 128 x 5 Depth Expansion



### BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT – 1024 x 9-BIT 1024 x 18-BIT – 2048 x 9-BIT

IDT7251 IDT7252 IDT72510 IDT72520

#### **FEATURES:**

- Two side-by-side FIFO memory arrays for bidirectional data transfers
- 512 x 18 Bit 1024 x 9 Bit (IDT7251, IDT72510)
- 1024 x 18 Bit 2048 x 9 Bit (IDT7252, IDT72520)
- 18 bit data bus on Port A side and 9 bit data bus on Port B side
- Can be configured for 18-to-9-bit, 36-to-9-bit, or 36-to-18-bit communication
- · Fast 35ns access time
- · Fully programmable standard microprocessor interface
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Two programmable flags, Almost-Empty and Almost-Full for each FIFO
- Programmable flag offset can be set to any depth in the FIFO
- Any of the eight internal flags can be assigned to four external flag pins
- · Flexible reread/rewrite capabilities.
- · On-chip parity checking and generation
- Standard DMA control pins for data exchange with peripherals
- IDT7251 and IDT7252 available in 48-pin plastic or ceramic DIP
- IDT72510 and IDT72520 available in 52-pin PLCC packages (includes LDRER, LDREW, RESET, and one extra GND pin)
- · Military product compliant to MIL-STD-883. Class B

#### **DESCRIPTION:**

The IDT7251, IDT72510, IDT7252, and IDT72520 are highly integrated first-in, first-out memories that enhance processor-to-processor and processor-to-peripheral communications. IDT BiFIFOs integrate two side-by-side memory arrays for data transfers in two directions.


The BiFIFOs have two ports, A and B, that both have standard microprocessor interfaces. All BiFIFO operations are controlled from the 18-bit wide Port A. The BiFIFOs incorporate bus matching logic to convert the 18-bit wide memory data paths to the 9-bit wide Port B data bus. The BiFIFOs have a bypass path that allows the device connected to Port A to pass messages directly to the Port B device.

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The IDT BiFIFOs have programmable flags. Each FIFO memory array has four internal flags, Empty, Almost-Empty, Almost-Full and Full, for a total of eight internal flags. The Almost-Empty and Almost-Full flag offsets can be set to any depth through the Configuration Registers. These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through one Configuration Register.

Port B has parity, reread/rewrite and DMA functions. Parity generation and checking can be done by the BiFIFO on data passing through Port B. The Reread and Rewrite controls will read or write Port B data blocks multiple times. The BiFIFOs have three pins, REQ, ACK and CLK, to control DMA transfers from Port B devices.


# SIMPLIFIED BLOCK DIAGRAM




**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**APRIL 1992** 

#### **PIN CONFIGURATIONS**






## 5

### **PIN DESCRIPTIONS**

Symbol Name I/O			Description
Dao-Da15	Data A	1/0	Data inputs and outputs for 16 bits of the 18-bit Port A bus.
Da16-Da17	Parity A	1/0	Date is the parity bit for Dac-Dat. Date is the parity bit for Dac-Dats. Date and Date can be used as two extra data bits if the parity generate function is disabled.
CSA	Chip Select A		Port A is accessed when Chip Select A is LOW.
DSA	Data Strobe A	1	Data is written into Port A on the rising edge of Data Strobe when Chip Select is LOW. Data is read out of Port A on the falling edge of Data Strobe when Chip Select is LOW.
R₩A	Read/Write A	1	This pin controls the read or write direction of Port A. When $\overline{CS}_A$ is LOW and R $\overline{W}_A$ is HIGH, data is read from Port A on the falling edge of $\overline{DS}_A$ . When $\overline{CS}_A$ is LOW and R $\overline{W}_A$ is LOW, data is written into Port A on the rising edge of $\overline{DS}_A$ .
Ao, A1	Addresses	1	When Chip Select A is asserted, Ao, A1, and Read/Write A are used to select one of six internal resources.
D80-D87	Data B	1/0	Data inputs & outputs for 8 bits of the 9-bit Port B bus.
DB8	Parity B	1/0	Des is the parity bit for Dec-Der. Des can be used as a data bit if the parity generate function is disabled.
Re (0Se)	Read B	I or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface (Ps) or as part of a Motorola-style interface (DSs). As an Intel-style interface, data is read from Port B on a falling edge of Ps. As a Motorola-style interface, data is read on the falling edge of DSs or written on the rising edge of DSs through Port B. The Default is Intel-style processor mode (Ps as an input).
Wв (RWB)	Write B	I or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface $\overline{(Wa)}$ or as part of a Motorola-style interface $\overline{(RWa)}$ . As an Intel-style interface, data is writtento Port B on a rising edge of $\overline{Wa}$ . As a Motorola-style interface, data is read $\overline{(RWa = HIGH)}$ or written $\overline{(RWa = LOW)}$ to Port B in conjunction with a Data Strobe B falling or rising edge. The Default is Intel-style processor mode $\overline{(Wa as an input)}$ .
RER	Reread	-	Loads A->B FIFO Read Pointer with the value of the Reread Pointer when LOW.
REW	Rewrite	l l	Loads B-A FIFO Write Pointer with the value of the Rewrite Pointer when LOW.
LDRER	Load Reread	1	Loads the Reread Pointer with the value of the A-B FIFO Read Pointer when HIGH. This signal is a pin on the IDT72510/520; it is accessible through the Command Register on all four parts.
LDREW	Load Rewrite	ı	Loads the Rewrite Pointer with the value of the B-A FIFO Write Pointer when HIGH. This signal is a pin on the IDT72510/520; it is accessible through the Command Register on all four parts.
REQ	Request	l	When Port B is programmed in peripheral mode, asserting this pin begins a data transfer. Request can be programmed either active HIGH or active LOW.
ACK	Acknowledge	0	When Port B is programmed in peripheral mode, Acknowledge is asserted in response to a Request signal. This confirms that a data transfer may begin. Acknowledge can be programmed either active HIGH or active LOW.
CLK	Clock	1	This pin is used to generate timing for ACK, $\overline{R}_B$ , $\overline{W}_B$ , $\overline{DS}_B$ and $R\overline{W}_B$ when Port B is in the peripheral mode.
FLGA-FLGD	Flags	0	These four outputs pins can be assigned any one of the eight internal flags in the BiFIFO. Each of the two internal FIFOs (A-)B and B-)A) has four internal flags: Empty, Almost-Empty, Almost-Full, and Full. If parity checking is enabled, the FLGA pin can also be assigned as a parity error output.
RS	Reset	_	A LOW on this pin will perform a reset of all BiFIFO functions. Hardware reset pin is only available for IDT72510/72520. Software reset can be achieved through command register for all four devices.
Vcc	Power		There are two +5V power pins on all four devices.
GND	Ground		There are three Ground pins at 0V for the IDT7251/52. There are four ground pins for the IDT72510/520.

DETAILED BLOCK DIAGRAM



- (\*) Can be programmed either active high or active low in internal configuration registers.
- (†) Available as a pin on the IDT72510/520. Accessible on all parts through internal registers.
- (††) Can be programmed through an internal configuration register to be either an input or an output.

5

#### **FUNCTIONAL DESCRIPTION**

IDT's BiFIFO family is versatile for both multiprocessor and peripheral applications. Data can be sent through both FIFO memories concurrently, thus freeing both processors from laborious direct memory access (DMA) protocols and frequent interrupts.

Two full 18-bit wide FIFOs are integrated into the IDT BiFIFO, making simultaneous data exchange possible. Each FIFO is monitored by separate internal read and write pointers, so communication is not only bidirectional, it is also totally independent in each direction. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the BiFIFO's 9-bit bypass path.

The BiFIFOs can be used in three different bus configurations: 18 bits to 9 bits, 36 bits to 9 bits and 36 bits to 18 bits. One BiFIFO can be used for the 18- to 9-bit configuration, and two BiFIFOs are required for 36- to 9-bit or 36- to 18-bit configurations. Bits 11 and 12 of Configuration Register 5 determine the BiFIFO configuration (see Table 11 for Configuration Register 5 format).

The microprocessor or microcontroller connected to Port A controls all operations of the BiFIFOs. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B can be programmed to interface either with a second processor or a peripheral device. When Port B is programmed in processor interface mode, the Port B interface pins are inputs driven by the second processor. If a peripheral device is connected to the BiFIFOs, Port B is programmed to peripheral interface mode and the interface pins are outputs.

#### 18- to 9-bit Configurations

A single BiFIFO can be configured to connect an 18-bit processor to another 9-bit processor or a 9-bit peripheral. Bits 11 and 12 of Configuration Register 5 should be set to **00** for a stand-alone configuration. Figures 1 and 2 show the BiFIFO in 18- to 9-bit configurations for processor and peripheral interface modes respectively.

#### 36- to 9-bit Configurations

Two BiFIFOs can be hooked together to create a 36-bit to 9-bit configuration. This means that a 36-bit processor can talk to a 9-bit processor or a 9-bit peripheral. Both BiFIFOs are programmed simultaneously through Port A by placing one command word on the most significant 16 data bits and one command word on the least significant 16 data bits (parity bits should be ignored).

One BiFIFO must be programmed as the master device and the other BiFIFO is the slave device. Bits 11 and 12 of Configuration Register 5 are set to 10 for the slave device and 11 for the master device. The first two 9-bit words on Port B are read from or written to the slave device and the next two 9-bit words go to the master device.

When both BiFIFOs are in peripheral interface mode, the Port B interface pins of the master device are outputs and this BiFIFO controls the bus. The Port B interface pins of the slave device are inputs driven by the master BiFIFO. Two BiFIFOs are connected in Figure 4 to create a 36- to 9-bit peripheral interface.

The two BiFIFOs shown in Figure 3 are configured to connect a 36-bit processor to a 9-bit processor.

#### 36-BIT PROCESSOR to 18-BIT PROCESSOR CONFIGURATION




Figure 1. 36- to 18-Bit Processor Interface Configuration

1. Upper BiFIFO only is used in 18- to 9-bit configuration. Note that Cntl A refers to CSA, A1, A0, R/WA and DSA; Cntl B refers to R/WB and DSB or RB and WB.

#### 36-BIT PROCESSOR to 18-BIT PERIPHERAL CONFIGURATION




Figure 2. 36- to 18-Bit Peripheral Interface Configuration

#### NOTE:

1. Upper BiFIFO only is used in 18- to 9-bit configuration. Note that Cntl A refers to  $\overline{CSA}$ , A1, A0,  $\overline{RWA}$  and  $\overline{DSA}$ ; Cntl B refers to  $\overline{RWB}$  and  $\overline{DSB}$  or  $\overline{RWB}$  and  $\overline{WB}$ .

#### 36- to 18-bit Configurations

In a 36- to 18-bit configuration, two BiFIFOs operate in parallel. Both BiFIFOs are programmed simultaneously, 16 data bits to each device with the 4 parity bits ignored.

Both BiFIFOs must be programmed into stand-alone mode for a 36-bit processor to communicate with an 18-bit processor or an 18-bit peripheral. This means that bits 11 and 12 of Configuration Register 5 must be set to **00**.

This configuration can be extended to wider bus widths (54- to 27-bits, 72- to 36-bits, ...) by adding more BiFIFOs to the configuration. Figures 1 and 2 show multiple BiFIFOs configured for processor and peripheral interface modes respectively.

#### **Processor Interface Mode**

When a microprocessor or microcontroller is connected to Port B, all BiFIFOs in the configuration must be programmed to processor interface mode. In this mode, all Port B interface controls are inputs. Both REQ and CLK pins should be pulled LOW to ensure that the set-up and hold time requirements for these pins are met during reset. Figures 1 and 3 show BiFIFOs in processor interface mode.

#### Peripheral Interface Mode

If Port B is connected to a peripheral controller, all BiFIFOs in the configuration must be programmed in the peripheral interface mode. To assure fixed high states for RB and WB before they are programmed into an output, both pins should

be pulled-up to Vcc with 10K resistors.

If the BiFIFOs are in stand-alone configuration mode (18-to 9-bit, 36-to 18-bit, ...), then the Port Binterface pins are all outputs. Of course, only one set of Port B interface pins should be used to control a single peripheral device, while the other interface pins are all ignored. Figure 2 shows standalone configuration BiFIFOs connected to a peripheral.

In a 36- to 9-bit configuration, the master device controls the bus. The Port B interface pins of the master device are outputs and the interface pins of the slave device are inputs. A 36- to 9-bit configuration of two BiFIFOs connected to a peripheral is shown in Figure 4.

#### Port A Interface

The BiFIFO is straightforward to use in microprocessor-based systems because each BiFIFO port has a standard microprocessor control set. Port A has access to six resources: the A→B FIFO, the B→A FIFO, the 9-bit direct data bus (bypass path), the configuration registers, status and command registers. The Port A Address and Read/Write pins determine the resource being accessed as shown in Table 1. Data Strobe is used to move data in and out of the BiFIFO.

When either of the internal FIFOs are accessed 18 bits of data are transferred across Port A. Since the bypass path is only 9 bits wide, the least significant byte with parity (DAo-DA7, DA16) is used on Port A. All of the registers are 16 bits wide which means only the data bits (DAo-DA15) are passed by Port A.

#### 36-BIT PROCESSOR to 9-BIT PROCESSOR CONFIGURATION




Figure 3. 36- to 9-Bit Processor Interface Configuration

### NOTE:

1. Cntl A refers to CSA, A1, A0, R/WA and DSA; Cntl B refers to R/WB and DSB or RB and WB.

### 36-BIT PROCESSOR to 9-BIT PERIPHERAL CONFIGURATION




Figure 4. 36- to 9-Bit Peripheral Interface Configuration

NOTE:

1. Cntl A refers to  $\overline{CSA}$ , A1, A0, R/ $\overline{WA}$  and  $\overline{DSA}$ ; Cntl B refers to R/ $\overline{WB}$  and  $\overline{DSB}$  or  $\overline{RB}$  and  $\overline{WB}$ .

#### **PORT A RESOURCES**

<u>CS</u> A	A1	Ao	Read	Write
0	0	0	B→A FIFO	A→B FIFO
0	0	1	9-bit Bypass Path	9-bit Bypass Path
0	1	0	Configuration Registers	Configuration Registers
0	1	1	Status Register	Command Register
1	Х	Х	Disabled	Disabled

2669 Tbl 02

Table 1. Accessing Port A Resources Using CSA, A0, and A1

#### Bypass Path

The bypass path acts as a bidirectional bus transceiver directly between Port A and Port B. The direct connection requires that the Port A interface pins are inputs and the Port B interface pins are outputs. The bypass path is 9 bits wide in an 18- to 9-bit configuration or in a 36- to 9-bit configuration. Only in the 36- to 18-bit configuration is the bypass path 18 bits wide.

During bypass operations, the BiFIFOs must be programmed into peripheral interface mode. Bit 10 of Configuration Register 5 (see Table 11) is set to 1 for peripheral interface mode. In a 36- to 9-bit configuration, both Port B data buses will be active. Data written into Port A will appear on both master and slave Port B buses concurrently. To avoid Port B bus contention, the data on DA0-DA7 and DA16 of both BiFIFOs should be exactly the same. Data read from Port A will appear on pins DA0-DA7 and DA16 of both BiFIFOs within the same 36-bit word.

#### **Command Register**

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The Command Register is written by setting  $\overline{CS}A=0$ , A1=1, A0=1. Commands written into the BiFIFO have a 4-bit opcode (bit 8- bit 11) and a 3-bit operand (bit 0- bit 2) as shown in Figure 5. The commands can be used to reset the BiFIFO, to select the Configuration Register, to perform intelligent reread/rewrite, to set the Port B DMA direction, to set the Status Register format, to modify the Port B Read and Write Pointers, and to clear Port B parity errors. The command opcodes are shown in Table 2.

The reset command initializes different portions of the BiFIFO depending on the command operand. Table 3 shows the reset command operands.

The Configuration Register address is set directly by the command operands shown in Table 4.

Intelligent reread/rewrite is performed by changing the Port B Read Pointer with the Reread Pointer or by changing the

#### **COMMAND OPERATIONS**

Command Opcode	Function
0000	Reset BiFIFO (see Table 3)
0001	Select Configuration Register (see Table 4)
0010	Load Reread Pointer with Read Pointer Value
0011	Load Rewrite Pointer with Write Pointer Value
0100	Load Read Pointer with Reread Pointer Value
0101	Load Write Pointer with Rewrite Pointer Value
0110	Set DMA Transfer Direction (see Table 5)
0111	Set Status Register Format (see Table 6)
1000	Increment in byte for A→B FIFO Read Pointer (Port B)
1001	Increment in byte for B→A FIFO Write Pointer (Port B)
1010	Clear Write Parity Error Flag
1011	Clear Read Parity Error Flag

2669 tbl 03

Table 2. Functions Performed by Port A Commands

Port B Write Pointer with the Rewrite Pointer. No command operands are required to perform a reread/rewrite operation.

When Port B of the BiFIFO is in peripheral mode, the DMA direction is controlled by the Command Register. Table 5 shows the Port B read/write DMA direction operands.

The BiFIFO supports two Status Register formats. Status Register format 1 gives all the internal flag status, while Status Register format 0 provides the data in the Odd Byte Register. Table 6 gives the operands for selecting the appropriate Status Register format. See Table 8 for the details of the two Status Register formats.

Two commands are provided to increment the Port B Read and Write Pointers in case reread/rewrite is performed. Incrementing the pointers guarantees that pointers will be on a word boundary when an odd number of bytes is transmitted through Port B. No operands are required for these commands.

When parity check errors occur on Port B, a clear parity error command is needed to remove the parity error. There are no operands for these commands.

#### Reset

The IDT72510 and IDT72520 have a hardware reset pin (RS) that resets all BiFIFO functions. A hardware reset requires the following four conditions: RB and WB must be HIGH, RER and REW must be HIGH, LDRER and LDREW must be LOW, and DSA must be HIGH (Figure 9). After a hardware reset, the BiFIFO is in the following state: Configuration Registers 0-3 are 0000H, Configuration Register 4 is set

COMMAND FORMAT

	15		_	_12	11	8	3	_7				3 _	2	0
i	Х	X	X	X	,	Command Opcode		X	X	X	X	X	Comma	nd Operand

Figure 5. Format for Commands Written Into Port A

#### RESET COMMAND FUNCTIONS

Function
No Operation
Reset B→A FIFO (Read, Write, and Rewrite Pointers = 0)
Reset A→B FIFO (Read, Write, and Reread Pointers = 0)
Reset B→A and A→B FIFO
Reset Internal DMA Request Circuitry
No Operation
No Operation
Reset All

Table 3. Reset Command Functions

to **6420H**, and Configuration Registers 5 and 7 are **0000H**. Additionally, Status Register format 0 is selected, all the pointers including the Reread and Rewrite Pointers are set to

0, the odd byte register valid bit is cleared, the DMA direction is set to B→A write, the internal DMA request circuitry is cleared (set to its initial state), and all parity errors are cleared.

A software reset command can reset A→B pointers and the B→A pointers to 0 independently or together. The request (REQ) DMA circuitry can also be reset independently. A software Reset All command resets all the pointers, the DMA request circuitry, and sets all the Configuration Registers to their default condition. Note that a hardware reset is NOT the same as a software Reset All command. Table 7 shows the BiFIFO state after the different hardware and software resets.

# SELECT CONFIGURATION REGISTER COMMAND FUNCTIONS

Operands	Function
000	Select Configuration Register 0
001	Select Configuration Register 1
010	Select Configuration Register 2
011	Select Configuration Register 3
100	Select Configuration Register 4
101	Select Configuration Register 5
110	Select Configuration Register 6
111	Select Configuration Register 7

266916106

Table 4. Select Configuration Register Command Functions.

#### DMA DIRECTION COMMAND FUNCTIONS

Operands	Function					
XX0	Write B→A FIFO					
XX1	Read A→B FIFO					

2669tbl 07

Table 5. Set DMA Direction Command Functions. Command Only Operates in Peripheral Interface Mode

# STATUS REGISTER FORMAT COMMAND FUNCTIONS

Operands	Function
XX0	Status Register Format 0
XX1	Status Register Format 1
	2669th

Table 6. Command Functions to Set the Status Register Format

#### STATE AFTER RESET

	Hardware Reset			Software Rese	t	
	(RS asserted, IDT72510 & IDT72520 only)	B→A (001)	A→B (010)	B→A and A→B (011)	Internal Request (100)	All (111)
Configuration Registers 0-3	0000H	_		_	-	0000H
Configuration Register 4	6420H					6420H
Configuration Register 5	0000H	_	_	_	_	0000H
Configuration Register 7	0000H	_	_		_	, 0000H
Status Register format	0		<u> </u>	_		_
B→A Read, Write, Rewrite Pointers	0	0		0	_	0
A→B Read, Write, Reread Pointers	0	_	0	0	_	0
Odd byte register valid bit	clear	clear	_	clear	_	clear
DMA direction	B→A write	_		_		_
DMA internal request	clear			_	clear	clear
Parity errors	clear	_	_	_		_

Table 7. The BiFIFO State After a Reset Command

26691bl09

#### Status Register

The Status Register reports the state of the programmable flags, the DMA read/write direction, the Odd Byte Register valid bit, and parity errors. The Status Register is read by setting  $\overline{CSA} = 0$ , A1 = 1, A0 = 1 (see Table 1).

There are two Status Register formats that are set by a Status Register format command. Format **0** stores the Odd Byte Register data in the lower eight bits of the Status Register, while format **1** reports the flag states and the DMA read/write direction in the lower eight bits. The upper eight bits are identical for both formats. The flag states, the parity errors, the Odd Byte Register valid bit, and the Status Register format are all in the upper eight bits of the Status Register. See Table 8 for both Status Register formats.

#### **Configuration Registers**

The eight Configuration Register formats are shown in Table 9. Configuration Registers 0-3 contain the programmable flag offsets for the Almost Empty and Almost Full flags. These offsets are set to  $\bf 0$  when a hardware reset or a software reset all is applied. Note that Table 9 shows that Configuration Registers 0-3 are 10 bits wide to accommodate the 1024 locations in each FIFO memory of the IDT7252/520. Only 9 least significant bits are used for the 512 locations of the IDT7251/510; the most significant bit, bit 9, must be set to  $\bf 0$ .

Configuration Register 4 is used to assign the internal flags to the external flag pins (FLGA-FLGD). Each external flag pin is assigned an internal flag based on the four bit codes shown in Table 10. The default condition for Configuration Register 4 is **6420H** as shown in Table 7. The default flag assignments are: FLGD is assigned B $\rightarrow$ A Full, FLGc is assigned B $\rightarrow$ A Empty, FLGB is assigned A $\rightarrow$ B Full, FLGA is assigned A $\rightarrow$ B Empty.

#### STATUS REGISTER FORMAT 0

Bit	Signal
0	
1	
2	
3	Odd Byte Register
4	
5	<u> </u>
6	
7	
8	Valid Bit
9	Write Parity Error
10	Read Parity Error
11	Status Register Format = 0
12	A→B Full Flag
13	A→B Almost-Full Flag
14	B→A Empty Flag
15	B→A Almost-Empty Flag

Configuration Register 5 is a general control register. The format of Configuration Register 5 is shown in Table 11. Bit 0 sets the Intel-style interface ( $\overline{R}B$ ,  $\overline{W}B$ ) or Motorola-style interface ( $\overline{D}SB$ , R/WB) for Port B. Bit 1 changes the byte order for data coming through Port B. Bits 2 and 3 redefine Full and Empty Flags for reread/rewrite data protection.

Bits 4-9 control the DMA interface and are only applicable in peripheral interface mode. In processor interface mode, these bits are don't care states. Bits 4 and 5 set the polarity of the DMA control pins REQ and ACK, respectively. An internal clock controls all DMA operations. This internal clock is derived from the external clock (CLK). Bit 9 determines the internal clock frequency: the internal clock = CLK or the internal clock = CLK divided by 2. Bit 8 sets whether RB, WB, and DSB are asserted for either one or two internal clocks. Bits 6 and 7 set the number of internal clocks between REQ assertion and ACK assertion. The timing can be from 2 to 5 cycles as shown in Figure 17.

Bit 10 controls Port B processor or peripheral interface mode. In processor mode, the Port B control pins (RB, WB, DSB, R/WB) are inputs and the DMA controls are ignored. In peripheral mode, the Port B control pins are outputs and the DMA controls are active.

Bits 11 and 12 set the width expansion mode. For 18- to 9-bit configurations or 36- to 18-bit configurations, the BiFIFO should be set in stand-alone mode. For a 36- to 9-bit configuration, one BiFIFO must be in slave mode and the other BiFIFO must be in master mode. The master BiFIFO allows the first two bytes transferred across Port B to go to the slave BiFIFO, then the next two bytes go to the master BiFIFO.

Configuration Register 7 controls the parity functions of Port B as shown in Table 12. Either parity generation or parity

#### STATUS REGISTER FORMAT 1

Bit	Signal	
0	Reserved	
1	Reserved	
. 2	Reserved	
3	DMA Direction	
4	A→B Empty Flag	
5	A→B Almost-Empty Flag	
6	B→A Full Flag	
7	B→A Almost-Full Flag	
8	Valid Bit	
9	Write Parity Error	
10	Read Parity Error	
11	Status Register Format = 1	*
12	A→B Full Flag	
13	A→B Almost-Full Flag	
14	B→A Empty Flag	
15	B→A Almost-Empty Flag	

Table 8. The Two Status Register Formats

2669 tbl 12

# CONFIGURATION REGISTER FORMATS

	15					10	9					0
Config. Reg. 0	Х	Х	х	Х	×	х		A→B FIFO	O Almost-Empty F	lag Offse	t	
	15					10	9					0
Config. Reg. 1	X	х	Х	Х	Х	х		A→B FIF	O Almost-Full Fla	ag Offset		
	15					10	9					0
Config. Reg. 2	X	Х	X	х	Х	х		B→A FIFC	Almost-Empty F	lag Offset		
	15					10	9					0
Config. Reg. 3	Х	×	Х	Х	Х	х		B→A FIF	O Almost-Full Fla	ag Offset		1
	15			12	11		8	7	4	3		0
Config. Reg. 4	Flag	D Pin	Assign	ment	Fla	ag C P	in Assignment	Flag B P	in Assignment	Flag A	Pin Assigi	nment
	15											0
Config. Reg. 5							General	Control				
	15											0
Config. Reg. 6							Rese	erved				
	15											0
Config. Reg. 7							Parity	Control				

NOTE:

1. Bit 9 of Configuration Registers 0-3 must be set to 0 on the IDT7251 and IDT72510.

Table 9. The BiFIFO Configuration Register Formats

checking is enabled for data read and written through Port B. Bit 8 controls parity checking and generation for  $B \rightarrow A$  write data. Bit 9 controls parity checking and generation for  $A \rightarrow B$  read data. Bit 10 controls whether the parity is odd or even. Bit 11 is used to assign the internal parity checking error to the FLGA pin. When the parity error is assigned to FLGA, the Configuration Register 4 flag assignment for FLGA is ignored.

#### Programmable Flags

The IDT BiFIFO has eight internal flags; four of these flags have programmable offsets, the other four are empty or full. Associated with each FIFO memory array are four internal flags, Empty, Almost-Empty, Almost-Full and Full, for the total of eight internal flags. The Almost-Empty and Almost-Full offsets can be set to any depth through the Configuration Registers 0-3 (see Table 9). The offset (or depth) of FIFO RAM array is based on the unit of an 18-bit word. The flags are asserted at the depths shown in Table 13. After a hardware reset or a software reset all, the almost flag offsets are set to 0. Even though the offsets are equivalent, the Empty and Almost-Empty flags have different timing which means that the flags are not coincident. Similarly, the Full and Almost-Full flags are not coincident because of timing.

These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through Configuration Register 4 (see Table 10). For the specific flag timings, see Figures 20-23.

The current state of all eight flags is available in the Status Register in Status Register format 1. In Status Register format 0, only four flags can be found in the Status Register (see Table 8).

#### **EXTERNAL FLAG ASSIGNMENT CODES**

Assignment Code	Internal Flag Assigned to Flag Pin
0000	A→B Empty
0001	A→B Almost-Empty
0010	A→B <del>Full</del>
0011	A→B Almost-Fuli
0100	B→A Empty
0101	B→A Almost-Empty
0110	B→A <del>Fu</del> li
0111	B→A Almost-Fuli
1000	A→B Empty
1001	A→B Almost-Empty
1010	A→B Full
1011	A→B Almost-Full
1100	B→A Empty
1101	B→A Almost-Empty
1110	B→A Full
1111	B→A Almost-Full

Table 10. Configuration Register 4 Internal Flag Assignments to External Flag Pins.

#### Port B Interface

15

Port B also has parity, reread/rewrite and DMA functions. Port B can be configured to interface to either Intel-style ( $\overline{R}B$ ,  $\overline{W}B$ ) or Motorola-style ( $\overline{DS}B$ ,  $R/\overline{W}B$ ) devices in Configuration Register 5 (see Table 11). Port B can also be configured to talk to a processor or a peripheral device through Configuration Register 5. In processor interface mode, the Port B interface controls are inputs. In peripheral interface mode, the Port B interface controls are outputs. After a hardware reset or a software Reset All command, Port B defaults to an Intel-style processor interface; the controls are inputs.

Two 9-bit words are put together to create each 18-bit word stored in the internal FIFOs. The first 9-bit word written to Port

Unused

B goes into the Odd Byte Register shown in the detailed block diagram. The Odd Byte Register valid bit (Bit 8) in the Status Register is 1 when this first 9-bit word is written. The data bits from Port B (D80-D87) are also stored in the lower 8 bits of the Status Register when Status Register format 0 is selected (see Table 8). The second write on Port B moves the 9-bits from Port B and the 9-bits in the Odd Byte Register into the B $\rightarrow$ A FIFO and advances the B $\rightarrow$ A Write Pointer. The Status Register valid bit is set to 0 after the second write.

When Port B reads data from the  $A \rightarrow B$  FIFO, two buffers choose which 9 of the 18 memory bits are sent to Port B. These buffers alternate between the upper 9 bits (DA8-DA15, DA17) and the lower 9 bits (DA0-DA7, DA16). The  $A \rightarrow B$  Read

#### **CONFIGURATION REGISTER 5 FORMAT**

Bit	Function	1	
0	Select Port B Interface	0	Pins are RB and WB (Intel-style interface)
	R  B  B  B  B  B  B  B  B  B  B  B  B  B	1	Pins are DSB and R/WB (Motorola-style interface)
1	Byte Order of 18-bit Word	0	Lower byte Da7-Da0 and parity Da16 are read or written first on Pol B
		1	Upper byte Da15-Da8 and parity Da17 are read or written first on Port B
2	Full Flag Definition	0	Full Flag is asserted when write pointer meets read pointer
		1	Full Flag is asserted when write pointer meets reread pointer
3	Empty Flag Definition	0	Empty Flag is asserted when read pointer meets write pointer
		1	Empty Flag is asserted when read pointer meets rewrite pointer
4	REQ Pin Polarity	0	REQ pin active HIGH
		1	REQ pin active LOW
5	ACK Pin Polarity	0	ACK pin active LOW
		1	ACK pin active HIGH
		.00	2 internal clocks between REQ assertion and ACK assertion
7-6	REQ / ACK Timing	01	3 internal clocks between REQ assertion and ACK assertion
		10	4 internal clocks between REQ assertion and ACK assertion
		11	5 internal clocks between REQ assertion and ACK assertion
8	Port B Read and Write	0	$\overline{R}_B$ , $\overline{W}_B$ , and $\overline{DS}_B$ are asserted for 1 internal clock
	Timing Control for Peripheral Mode	1	$\overline{R}_B$ , $\overline{W}_B$ , and $\overline{DS}_B$ are asserted for 2 internal clocks
9	Internal Clock	0	internal clock = CLK
	Frequency Control	1	internal clock = CLK divided by 2
10	Port B Interface	0	Processor interface mode (Port B controls are inputs)
	Mode Control	1	Peripheral interface mode (Port B controls are outputs)
		00	Stand-alone mode (18- to 9-bits, 36- to 18-bits)
12-11	Width Expansion	01	Reserved
	Mode Control	10	Slave width expansion mode (36- to 9-bits)
		11	Master width expansion mode (36- to 9-bits)
13	Unused		
14	Unused	]	
		7	

Table 11. BiFIFO Configuration Register 5 Format

#### **CONFIGURATION REGISTER 7 FORMAT**

BIT	FUNCTION		
0-7	Unused	7	
- 8	Parity Input Control	0	Disable Parity Generate, Enable Parity Check
[	B→A	1	Enable Parity Generate, Disable Parity Check
9	Parity Output Control	0	Disable Parity Generate, Enable Parity Check
	A→B	1	Enable Parity Generate, Disable Parity Check
10	Parity Odd/Even	0	Odd
· I	Control	1	Even
11	Assign Parity Error to	0	No Parity Error Output
ļ	Flag A Pin	1	Parity Error on Flag A Pin
12-15	Unused		

2669 tbl 15

Table 12. BiFiFO Configuration Register 7 Format

Pointer is advanced after every two Port B reads.

The BiFIFO can be set to order the 9-bit data so the first 9-bits go to the LSB (Dao-Da7, Da16) or the MSB (Dae-Da15, Da17) of Port A. This data ordering is controlled by bit 1 of Configuration Register 5 (see Table 11).

#### **DMA Control Interface**

The BiFIFO has DMA control to simplify data transfers with peripherals. For the BiFIFO DMA controls (REQ, ACK and CLK) to operate, the BiFIFO must be in peripheral interface mode (Configuration Register 5, Table 11).

DMA timing is controlled by the external clock input, CLK. An internal clock is derived from this CLK signal to generate the RB, WB, DSB and R/WB output signals. The internal clock also determines the timing between REQ assertion and ACK assertion. Bit 9 of Configuration Register 5 determines whether the internal clock is the same as CLK or whether the internal clock is CLK divided by 2.

Bit 8 of Configuration Register 5 sets whether  $\overline{\mathsf{R}}\mathsf{B}$ ,  $\overline{\mathsf{W}}\mathsf{B}$  and  $\overline{\mathsf{DS}}\mathsf{B}$  are asserted for 1 or 2 internal clocks. Bits 6 and 7 of Configuration Register 5 set the number of clocks between REQ assertion and ACK assertion. The clocks between REQ assertion and ACK assertion can be 2, 3, 4 or 5.

Bits 4 and 5 of Configuration Register 5 set the polarity of

the REQ and ACK pins, respectively.

A DMA transfer command sets the Port B read/write direction (see Table 5). The timing diagram for DMA transfers is shown in Figure 17. The basic DMA transfer starts with REQ assertion. After 2 to 5 internal clocks, ACK is asserted by the BiFIFO. ACK will not be asserted if a read is attempted on an Empty A $\rightarrow$ B FIFO or if a write is attempted on a Full B $\rightarrow$ A FIFO. If the BiFIFO is in Motorola-style interface mode, R/W is set at the same time that ACK is asserted. One internal clock later,  $\overline{DSB}$  is asserted. If the BiFIFO is in Intel-style interface mode, either  $\overline{RB}$  or  $\overline{WB}$  is asserted one internal clock after ACK assertion. These read/write controls stay asserted for 1 or 2 internal clocks, then ACK,  $\overline{DSB}$ ,  $\overline{RB}$  and  $\overline{WB}$  are made inactive. This completes the transfer of one 9-bit word.

On the next rising edge of CLK, REQ is sampled. If REQ is still asserted, another DMA transfer starts with the assertion of ACK. Data transfers will continue as long as REQ is asserted.

#### **Parity Checking and Generation**

Parity generation or checking is performed by the BiFIFO on data passing through Port B. Parity can either be odd or even as determined by Bit 10 of Configuration Register 7.

When parity checking is enabled, DBB is treated as a data bit. DBB data will be passed to DA16 (bypass operation) or stored in the RAM array (FIFO operation) for B->A operation:

#### INTERNAL FLAG TRUTH TARLE

Number of Words in FIFO					
From	То	Empty Flag	Almost-Empty Flag	Almost-Full Flag	Full Flag
0	0	Asserted	Asserted	Not Asserted	Not Asserted
1	n	Not Asserted	Asserted	Not Asserted	Not Asserted
n + 1	D - (m + 1)	Not Asserted	Not Asserted	Not Asserted	Not Asserted
D-m	D-1	Not Asserted	Not Asserted	Asserted	Not Asserted
D	D	Not Asserted	Not Asserted	Asserted	Asserted

NOTE:

 BiFIFO flags can be assigned to external flag pins to be observed. D = FIFO depth (IDT7251/510 = 512, IDT7252/520 = 1024), n = Almost-Empty flag offset, m = Almost-Full flag offset.

Table 13. Internal Flag Truth Table.

similarly, Da16 or parity bits from the RAM array will be passed to DB8 for A->B operations. A->B read parity errors and B->A write parity errors are shown in Bit 9 and 10 in the Status Register. If an external parity error signal is required, a logical OR of the two parity error bits is brought out to FLGA pin by setting Bit 11 of Configuration Register 7.

Parity generation creates the ninth bit. This ninth bit is placed on DBs for A->B read operation, and on DA16 or RAM array for B->A write operation.

It is recommended that if the parity pins (DB8, DA16, and DA17) are not used, they should be pulled down with 10K resistors for noise immunity.

#### Intelligent Reread/Rewrite

Intelligent reread/rewrite is a method the BiFIFO uses to help assure data integrity. Port B of the BiFIFO has two extra pointers, the Reread Pointer and the Rewrite Pointer. The Reread Pointer is associated with the A->B FIFO Read Pointer, while the Rewrite Pointer is associated with the B->A FIFO Write Pointer. The Reread Pointer holds the start address of a data block in the A->B FIFO RAM, and the Read Pointer is the current address of the same FIFO RAM array. By loading the Read Pointer with the value held in the Reread Pointer (RER asserted), reads will start over at the beginning of the data block. In order to mark the beginning of a data block, the Reread Pointer should be loaded with the Read

Pointer value (LDRER asserted) before the first read is performed on this data block. Figure 6 shows a Reread operation.

Similarly, the Rewrite Pointer holds the start address of a data block in the B->A FIFO RAM, while the Write Pointer is the current address within the RAM array. The operation of the REW and LDREW is identical to the RER and LDRER discussed above. Figure 7 shows a Rewrite operation.

For the reread data protection, Bit 2 of Configuration Register 5 can be set to 1 to prevent the data block form being overwritten. In this way, the assertion of A->B full flag will occur when the write pointer meets the reread pointer instead of the read pointer as in the normal definition. For the rewrite data protection, Bit 3 of Configuration Register 5 can be set to 1 to prevent the data block from being read. In this case, the assertion of B->A empty flag will occur when the read pointer meets the rewrite pointer instead of the write pointer.

In conclusion, Bit 2 and 3 of Configuration Register 5 are used to redefine Full & Empty flags for data block partition. Although it can serve the purpose of data protection, the setting of these 2 bits is independent of the functions caused by RER/REW, or LDRER/LDREW assertions.

#### **REREAD OPERATIONS**





Figure 6. BiFIFO Reread Operations

#### **REWRITE OPERATIONS**



2669 drw 10

Figure 7. BiFIFO Rewrite Operations

# 5

### **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage With Respect To Ground	-0.5 to +7.0	-0.5 to +7.0	٧
ТА	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ô
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	ô
lout	DC Output Current	50	50	mA

#### NOTE:

2669 tbl 17

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	V
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input HIGH Voltage Commercial	2.0	_		V
Vін	Input HIGH Voltage Military	2.2	_	_	V
VIL <sup>(1)</sup>	Input LOW Voltage Commercial and Military	_	1	8.0	V

NOTE:

2669 tbl 18

#### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		IDT7251L   IDT7251L   IDT7252L   IDT7252L   IDT7252L   IDT72510L   IDT72510L   IDT72520L   IDT72520L   IDT72520L   IDT72520L   Military   ta = 35, 40, 50, 80ns   ta = 40, 50, 80ns			• •			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
L(1)	Input Leakage Current (Any Input)	-1		1	-10	_	10	μА
loL <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μА
Vон	Output Logic "1" Voltage louT = -1mA	2.4	_	_	2.4	. –		V
Vol	Output Logic "0" Voltage IouT = 4mA	_	_	0.4			0.4	٧
Icc1 <sup>(3)</sup>	Average Vcc Power Supply Current	_	150	220	_	180	250	mA
lccz <sup>(3)</sup>	Average Standby Current ( $\overline{R}B = \overline{W}B = \overline{DS}A = V$ IH)	_	16	30	_	24	50	mA

#### NOTES:

2669 tbl 19

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 8

2669 tbl 20

2669 tbl 21

#### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN (2)	Input Capacitance	VIN = 0V	8	рF
Cout (1,2)	Output Capacitance	Vout = 0V	12	pF

#### NOTES:

1. With output deselected.

Characterized values, not currently tested.




Figure 8. Output Load

\* Includes jig and scope capacitances

<sup>1. 1.5</sup>V undershoots are allowed for 10ns once per cycle.

<sup>1.</sup> Measurements with 0.4V ≤ V<sub>IN</sub> ≤ V<sub>CC</sub>,  $\overline{DS}_A = \overline{DS}_B \ge V_{IH}$ . 2. Measurements with 0.4V ≤ V<sub>OUT</sub> ≤ V<sub>CC</sub>,  $\overline{DS}_A = \overline{DS}_B \ge V_{IH}$ . 3. Masurements are made with outputs open. Tested at f = 20 MHz.

(Commercial:  $Vcc = 5V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Commercial		Commercial and Military							
		IDT7251L35 IDT7252L35 IDT72510L35 IDT72520L35		IDT7251L40 IDT7252L40 IDT72510L40 IDT72520L40		IDT7251L50 IDT7252L50 IDT72510L50 IDT72520L50		IDT7251L80 IDT7252L80 IDT72510L80 IDT72520L80			٠,
										*. *	
											Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
RESET T	MING (Port A and Port B)		1.								2.1
trsc	Reset cycle time	45		50		65		100 .		ns	9
trs	Reset pulse width	35		40		50		80		ns	9
trss	Reset set-up time	35	-	40		50		80		ns	9
trsr	Reset recovery time	10		10	_	15		. 20	-	ns	. 9
trsf	Flag reset pulse width	_	45	_	50		65	_	100	ns	9
PORT A	IMING										
taa	Port A access time	_	35	_	40		50		80	ns	12, 14, 15
taLZ	Read or write pulse LOW to data bus at low Z	5	_	5	_	5		10		ns	12, 15, 16
taнz	Read or write pulse HIGH to data bus at high Z	_	20	-	25	_	30	_	30	ns	12, 14, 15, 16
tanv	Data valid from read pulse HIGH	5	_	5		5	-	5	_	ns	12, 14, 16
tanc	Read cycle time	45	_	50	_	65		100	_	ns	12
tarpw	Read pulse width	35		40		50		80		ns	12, 14, 15
tarr	Read recovery time	10		10	_	15		20		ns	12
tas	CSA, Ao, A1, RWA set-up time	5	_	5	_	.5		10	-	ns	10, 12, 16
taн	CSA, Ao, A1, RWA hold time	5	-	5		5	-	. 10		ns	10, 12
tabs	Data set-up time	18		20		30		40	<u> </u>	ns	11, 12, 14, 15
tadh (1)	Data hold time	0		5		5		10		ns	11, 12, 14, 15
tawc	Write cycle time	45	_	50		65		100		ns	12
tawpw	Write pulse width	35		40		50		80		ns	11, 12, 14
tawn	Write recovery time	10		10		15	<u></u>	20	_	ns	12
tawпсом	Write recovery time after a command	35		40		50		80		ns	11

#### NOTE:

<sup>1.</sup> The minimum data hold time is 5ns (10ns for the 80ns speed grade) when writing to the Command or Configuration registers.

(Commercial:  $Vcc = 5V\pm10\%$ , TA = 0°C to +70°C; Military:  $Vcc = 5V\pm10\%$ , TA = -55°C to +125°C)

		Comn	nercial	Commercial and Military							l
İ		IDT7251L35 IDT7252L35 IDT72510L35		IDT7251L40 IDT7252L40 IDT72510L40		IDT7251L50 IDT7252L50 IDT72510L50		IDT7251L80 IDT7252L80		1	1
								IDT72	510L80		
1		IDT72	20L35	IDT72	520L40	IDT72	520L50	IDT72	520L80		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
PORT B I	PROCESSOR INTERFACE	TIMING									
tbA1	Port B access time with no parity	_	35	_	40	_	50	_	80	ns	13, 14, 15
tbA2	Port B access time with parity	1	42	<del>-</del>	48	-	60	_	90	ns	13, 14, 15
tbLZ	Read or write pulse LOW to data bus at low Z	5		5	_	5	_	10	_	ns	13, 14, 15
tbHZ	Read or write pulse HIGH to data bus at high Z	_	20	_	25	_	30	_	30	ns	13, 14, 15
tb∂V	Data valid from read pulse HIGH	5	_	5	_	5	_	10	_	ns	13, 14, 15, 16
tbRC	Read cycle time	45		50		65	_	100		ns	13
tbRPW	Read pulse width	35	_	40	_	50	_	80	_	ns	13
tbrr	Read recovery time	10	_	10		15		20	_	ns	13
tbs	RWB set-up time	5	_	5	_	5	_	10	_	ns	13
tbн	RWB hold time	5	_	5		5		10		ns	13
tb <sub>DS1</sub>	Data set-up time with no parity	18		20		30	_	40	_	ns	13, 14, 15
tbDH1	Data hold time with no parity	0	_	5	_	5		10		ns	13, 14, 15
tbDS2	Data set-up time with parity	22	_	25		35	_	45	_	ns	13, 14, 15
tbDH2	Data hold time with parity	0		5	_	5		10	_	ns	13, 14, 15
tbwc	Write cycle time	45	_	50	_	65	-	100	_	ns	13
tbwpw	Write pulse width	35	_	40	_	50		80		ns	13, 15
tbwR	Write recovery time	10		10	_	15	_	20	_	ns	13
PORT B	ERIPHERAL INTERFACE	TIMING									
tbA1	Port B access time with no parity	_	40	-	45	_	55	_	85	ns	17
tbA2	Port B access time with parity	_	42	-	48	_	60	_	90	ns	17
t <b>b</b> ckc	Clock cycle time	20	_	20	_	25		40	_	ns	17
tbскн	Clock pulse HIGH time	6	_	8	_	10		16	_	ns	17
tbckl.	Clock pulse LOW time	6		8		10	_	16	_	ns	17
tbreas	Request set-up time	5	_	5	_	10		10	_	ns	17
tbreqh	Request hold time	5		5		5		5	_	ns	17
<b>tb</b> ackl	Delay from a rising clock edge to ACK switching	_	18	_	20	_	25		35	ns	17

(Commercial:  $Vcc = 5V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Comm	nercial		Commercial and Military						
		IDT7251L35 IDT7252L35		IDT7251L40 IDT7252L40		IDT7251L50 IDT7252L50		IDT7251L80 IDT7252L80		1	
		IDT72510L35		IDT72510L40		IDT72510L50		IDT72510L80			
		IDT725	20L35	IDT725	520L40	IDT72	520L50	IDT72	520L80		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
PORT B F	RETRANSMIT and PARITY	TIMING									
tbdsbh	RER, REW, LDRER, LDREW set-up and recovery time	10	_	10		15	_	15		ns	9, 18
tbper	Parity error time	25	_	25	_	30		30		ns	19
BYPASS	TIMING										
tbya	Bypass access time	_	20	-	25	_	30		40	ns	16
tBYD	Bypass delay	_	15	_	20		20		30.	ns	16
tabydv	Bypass data valid time from DSA	15	_	15	_	15	_	15		ns	16
tb <sub>BYDV</sub> (3)	Bypass data valid time from DS	3		3	_	3	<del>-</del>	3	_	ns	16
FLAG TIM	IING							•			
tref	Read clock edge to Empty Flag asserted	_	35	_	40		45		60	ns	14, 15, 20, 22
twef	Write clock edge to Empty Flag not asserted	_	35	_	40	_	45	_	60	ns	14, 15, 20, 22
trff	Read clock edge to Full Flag not asserted		35		40	_	45	_	60	ns	14, 15, 21, 23
twff	Write clock edge to Full Flag asserted	_	35	_	40	_	45	_	60	ns	14, 15, 21, 23
TRAEF	Read clock edge to Almost-Empty Flag asserted		50	_	55		60	-	75	ns	20, 22
twaef	Write clock edge to Almost-Empty Flag not asserted		50		55	_	60		75	ns	20, 22
traff	Read clock edge to Almost-Full Flag not asserted	_	50	_	- 55	_	60	_	75	ns	21, 23
twaff	Write clock edge to Almost-Full Flag asserted	_	50	_	55	_	60	_	. 75	ns	21, 23

#### NOTES:

- Read and Write are internal signals derived from DSA, R/WA, DSB, R/WB, RB, and WB.
   Although the flags, Empty, Almost-Empty, Almost-Full, and Full Flags are internal flags, the timing given is for those assigned to external pins.
- 3. Values guaranteed by design, not currently tested.




Figure 9. Hardware Reset Timing for IDT72510/520




Figure 10. Basic Port A Control Signal Timing (Applies to All Port A Timing)





Figure 11. Port A Command Timing (Write)

#### WRITE



#### READ





Figure 12. Read and Write Timing for Port A

2669 drw 15


#### **WRITE**



#### NOTES:

- 1. tbost and tboH1 are with parity checking or if parity is ignored, tbos2 and tboH2 are with parity generation.
- 2. RB = 1

#### READ




#### NOTES:

2669 drw 18

- 1. that is with parity checking or if parity is ignored, that is with parity generation.
- 2. WB = 1


Figure 13. Port B Read and Write Timing. Processor Interface Mode Only

#### A→B FIFO WRITE FLOW-THROUGH



#### NOTES:

- 1. Assume the flag pin is programmed active low.
- 2. tba1 is with parity checking or if parity is ignored, tba2 is with parity generation.
- 3. RWA = 0.




#### NOTES:

- 1. Assume the flag pin is programmed active low.
- 2. tbos1 & tboH1 is with parity checking or if parity is ignored, tbbs2 & tbbH2 is with parity generation.
- 3. RWA = 1.

Figure 14. Port A Read and Write Flow-Through Timing. Processor Interface Mode Only


#### **B**→A FIFO WRITE FLOW-THROUGH



#### NOTES:

- 1. Assume the flag pin is programmed active low.
- 2. tbos1 & tboH1 are with parity checking or if parity is ignored, tbos2 & tboH2 are with parity generation.
- 3. RWA = 1.


#### A→B FIFO READ FLOW-THROUGH



- 1. Assume the flag pin is programmed active low.
- 2. tba1 are with parity checking or if parity is ignored, tba2 are with parity generation.
- 3. RWA = 0.

Figure 15. Port B Read and Write Flow-Through Timing


#### B→A READ BYPASS



#### NOTE:

- 1. Once the bypass starts, any data changes on Port B bus (Byte 0 → Byte 1) will be passed to Port A bus.
- 2. WB = 1.

#### A→B WRITE BYPASS




1. Once the bypass starts, any data changes on Port A bus (Byte 0 → Byte 1) will be passed to Port B bus.

2 Ra = 1 Figure 16. Bypass Path Timing. BiFIFO Must be in Peripheral Interface Mode

5.15 25

#### SINGLE WORD DMA TRANSFER



1. tba1, tbb51 & tbbH1 are with parity checking or if parity is ignored, tba2, tbb52 & tbbH2 are with parity.




Figure 17. Port B Read and Write DMA Timing. Peripheral Interface Mode Only






Figure 18. Port B Reread and Rewrite Timing for Intelligent Retransmit

Set Parity Error: FLGA is assigned as the parity error pin



Clear Parity Error: Command written into Port A clears parity error on FLGA pin




1. FLGA is the only pin that can be assigned as a parity error output.

Figure 19. Port B Parity Error Timing


5.15 27

2669 drw 22



- B→A FIFO is initially empty.
- 2. Assume the flag pins are programmed active low.
- 3. For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
- 4. RWA = 1

Figure 20. Empty and Almost-Empty Flag Timing for B→A FIFO. (n = Programmed Offset)




#### NOTES:

- 1. B→A FIFO initially contains D-(M+1) data words. D = 512 for IDT 7251/510; D = 1024 for IDT7252/520.
- 2. Assume the flag pins are programmed active low.
- 3. For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
- 4. RWA = 1


Figure 21. Full and Almost-Full Flag Timing for B→A FIFO. (m = Programmed Offset)

29



- A→B FIFO is initially empty.
- 2. Assume the flag pins are programmed active low.
- 3. For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
- 4. RWA = 1

Figure 22. Empty and Almost-Empty Flag Timing for A→B FIFO. (n = Programmed Offset)



NOTES:

- 1. A $\rightarrow$ B FIFO initially contains D-(M+1) data words. D = 512 for IDT7251/510; D = 1024 for IDT7252/520.
- 2. Assume the flag pins are programmed active low.
- 3. For stand-alone mode only; in a 36- to 9-bit configuration. Port B reads must be doubled.
- 4. RWA = 0

Figure 23. Full and Almost-Full Flag Timing for A→B FIFO. (m = Programmed Offset)

# PARALLEL BIDIRECTIONAL FIFO 512 x 18-BIT & 1024 x 18-BIT

IDT72511 IDT72521

#### **FEATURES:**

- Two side-by-side FIFO memory arrays for bidirectional data transfers
- 512 x 18 Bit 512 x 18 Bit (IDT72511)
- 1024 x 18 Bit 1024 x 18 Bit (IDT72521)
- · 18-bit data buses on Port A side and Port B side
- Can be configured for 18-to-18-bit or 36-to-36-bit communication
- · Fast 35ns access time
- Fully programmable standard microprocessor interface
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Two programmable flags, Almost-Empty and Almost-Full for each FIFO
- Programmable flag offset can be set to any depth in the FIFO
- Any of the eight flags can be assigned to four external flag pins
- · Flexible reread/rewrite capabilities
- Six general-purpose programmable I/O pins
- Standard DMA control pins for data exchange with peripherals
- · 68-pin PGA and PLCC packages

#### DESCRIPTION:

The IDT72511 and IDT72521 are highly integrated first-in, first-out memories that enhance processor-to-processor and processor-to-peripheral communications. IDT BiFIFOs integrate two side-by-side memory arrays for data transfers in two directions.


The BiFIFOs have two ports, A and B, that both have standard microprocessor interfaces. All BiFIFO operations are controlled from the 18-bit wide Port A. Port B is also 18 bits wide and can be connected to another processor or a peripheral controller. The BiFIFOs have a 9-bit bypass path that allows the device connected to Port A to pass messages directly to the Port B device.

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The IDT BiFIFO has programmable flags. Each FIFO memory array has four internal flags, Empty, Almost-Empty, Almost-Full and Full, for a total of eight internal flags. The Almost-Empty and Almost-Full flag offsets can be set to any depth through the Configuration Registers. These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through one Configuration Register.

Port B has programmable I/O, reread/rewrite and DMA functions. Six programmable I/O pins are manipulated through two Configuration Registers. The Reread and Rewrite controls will read or write Port B data blocks multiple times. The BiFIFO has three pins, REQ, ACK and CLK, to control DMA transfers from Port B devices.


## SIMPLIFIED BLOCK DIAGRAM



**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**APRIL 1992** 

#### **PIN CONFIGURATIONS**




PLCC TOP VIEW

#### **PIN DESCRIPTION**

Symbol	Name	1/0	Description
Dao-Da17	Data A	1/0	Data inputs and outputs for the 18-bit Port A bus.
<del>CS</del> A	Chip Select A	1	Port A is accessed when Chip Select A is LOW.
DSA	Data Strobe A	1	Data is written into Port A on the rising edge of Data Strobe when Chip Select is LOW. Data is read out of Port A on the falling edge of Data Strobe when Chip Select is LOW.
P.WA	Read/Write A	l .	This pin controls the read or write direction of Port A. When $\overline{\text{CS}}_{A}$ is LOW and $\overline{\text{R/W}}_{A}$ is HIGH, data is read from Port A on the falling edge of $\overline{\text{DS}}_{A}$ . When $\overline{\text{CS}}_{A}$ is LOW and $\overline{\text{R/W}}_{A}$ is LOW, data is written into Port A on the rising edge of $\overline{\text{DS}}_{A}$ .
A0, A1	Addresses	1	When Chip Select A is asserted, Ao, A1, and Read/Write A are used to select one of six internal resources.
DB0-DB17	Data B	1/0	Data inputs and outputs for the 18-bit Port B bus.
Rв (DSв)	Read B	l or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface (RB) or as part of a Motorola-style interface (DB). As an Intel-style interface, data is read from Port B on a falling edge of RB. As a Motorola-style interface, data is read on the falling edge of DB or written on the rising edge of DB through Port B. The default is Intel-style processor mode. (RB as an input).
WB (RWB)	Write B	l or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface (MB) or as part of a Motorola-style interface (F/MB). As an Intel-style interface, data is written to Port B on a rising edge of MB. As a Motorola-style interface, data is read (R/MB = HIGH) or written (R/MB = LOW) to Port B in conjunction with a Data Strobe B falling or rising edge. The default is Intel-style processor mode (MB as an input.)
RER	Reread	ı	Loads A—B FIFO Read Pointer with the value of the Reread Pointer when LOW.
REW	Rewrite	ı	Loads B—A FIFO Write Pointer with the value of the Rewrite Pointer when LOW.
LDRER	Load Reread	1	Loads the Reread Pointer with the value of the A-B FIFO Read Pointer when HIGH.
LDREW	Load Rewrite	1	Loads the Rewrite Pointer with the value of the B-A FIFO Write Pointer when HIGH.
REQ	Request	1	When Port B is programmed in peripheral mode, asserting this pin begins a data transfer. Request can be programmed either active HIGH or active LOW.
ACK	Acknowledge	0	When Port B is programmed in peripheral mode, Acknowledge is asserted in response to a Request signal. This confirms that a data transfer may begin. Acknowledge can be programmed either active HIGH or active LOW.
CLK	Clock	1	This pin is used to generate timing for ACK, Re, We, DS and R/We when Port B is in the peripheral mode.
FLGA- FLGD	Flags	0	These four outputs pins can be assigned any one of the eight internal flags in the BiFIFO. Each of the two internal FIFOs (A→B and B→A) has four internal flags: Empty, Almost-Empty, Almost-Full and Full.
PIO0-PIO5	Program- mable Inputs/ Outputs	VO	Six general purpose I/O pins. The input or output direction of each pin can be set independently.
RS	Reset	1	A LOW on this pin will perform a reset of all BiFIFO functions.
Vcc	Power		There are two +5V power pins.
GND	Ground		There are five Ground pins at 0V.

#### **DETAILED BLOCK DIAGRAM**



#### NOTES:

- (\*) Can be programmed either active high or active low in internal configuration registerers.
- (††) Can be programmed through an internal configuration register to be either an input or an output.

2668 drw 04

#### **FUNCTIONAL DESCRIPTION**

IDT's BiFIFO family is versatile for both multiprocessor and peripheral applications. Data can be sent through both FIFO memories concurrently, thus freeing both processors from laborious direct memory access (DMA) protocols and frequent interrupts.

Two full 18-bit wide FIFOs are integrated into the IDT BiFIFO, making simultaneous data exchange possible. Each FIFO is monitored by separate internal read and write pointers, so communication is not only bidirectional, it is also totally independent in each direction. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the BiFIFO's 9-bit bypass path.

The BiFIFO can be used in different bus configurations: 18 bits to 18 bits and 36 bits to 36 bits. One BiFIFO can be used for the 18- to 18-bit configuration, and two BiFIFOs are required for 36- to 36-bit configuration. This configuration can be extended to wider bus widths (54- to 54-bits, 72- to 72-bits, ...) by adding more BiFIFOs to the configuration.

The microprocessor or microcontroller connected to Port A controls all operations of the BiFIFO. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B can be programmed to interface either with a second processor or a peripheral device. When Port B is programmed in processor interface mode, the Port B interface pins are inputs driven by the second processor. If a peripheral device is connected to the BiFIFO, Port B is programmed to peripheral interface mode and the interface pins are outputs.

#### 18- to 18-bit Configurations

A single BiFIFO can be configured to connect an 18-bit processor to another 18-bit processor or an 18-bit peripheral. The upper BiFIFO shown in each of the Figures 1 and 2 can be used in 18- to 18-bit configurations for processor and peripheral interface modes respectively.

#### 36- to 36-bit Configurations

In a 36- to 36-bit configuration, two BiFIFOs operate in parallel. Both BiFIFOs are programmed simultaneously, 18 data bits to each device. Figures 1 and 2 show multiple BiFIFOs configured for processor and peripheral interface modes respectively.

#### **Processor Interface Mode**

When a microprocessor or microcontroller is connected to Port B, all BiFIFOs in the configuration must be programmed to processor interface mode. In this mode, all Port B interface controls are inputs. Both REQ and CLK pins should be pulled LOW to ensure that the setup and hold time requirements for these pins are met during reset. Figure 1 shows the BiFIFO in processor interface mode.

#### Peripheral Interface Mode

If Port B is connected to a peripheral controller, all BiFIFOs in the configuration must be programmed in peripheral interface mode. In this mode, all the Port B interface pins are all outputs. To assure fixed high states for  $\overline{\rm RB}$  and  $\overline{\rm WB}$  before they are programmed into an output, these two pins should be pulled up to Vcc with 10K resistors. Of course, only one set of Port B interface pins should be used to control a single peripheral device, while the other interface pins are all ignored. Figure 2 shows a BiFIFO configuration connected to a peripheral.




Figure 1. 36-Bit Processor to 36-Bit Processor Configuration

#### NOTE:

1. 36- to 36-bit processor interface configuration. Upper BIFIFO only is used in 18- to 18-bit configuration. Note that Cntl A refers to CSA, A1, Ao, R/ WA, and DSA; Cntl B refers to R/WB and DSB or RB and WB.

5




Figure 2. 36-Bit Processor to 36-Bit Peripheral Configuration

#### NOTE:

1. 36- to 36-bit peripheral interface configuration. Upper BiFIFO only is used in 18- to 18-bit configuration. Note that Cntl A refers to CSA, A1, Ao, R/ WA, and DSA; Cntl B refers to R/WB and DSB or RB and WB.

#### Port A Interface

The BiFIFO is straightforward to use in microprocessor-based systems because each BiFIFO port has a standard microprocessor control set. Port A has access to six resources: the A→B FIFO, the B→A FIFO, the 9-bit direct data bus (bypass path), the configuration registers, status and command registers. The Port A Address and Read/Write pins determine the resource being accessed as shown in Table 1. Data Strobe is used to move data in and out of the RiFIFO

When either of the internal FIFOs are accessed, 18 bits of data are transferred across Port A. Since the bypass path is only 9 bits wide, the least significant byte (Dao-Da7, Da16) is used on Port A. All of the registers are 16 bits wide which means only the data bits (Dao-Da15) are passed by Port A.

#### **Bypass Path**

The bypass path acts as a bidirectional bus transceiver directly between Port A and Port B. The direct connection requires that the Port A interface pins are inputs and the Port B interface pins are outputs. The bypass path is 9 bits wide in an 18- to 18-bit configuration or 18 bits wide in a 36- to 36-bit configuration.

During bypass operations, the BiFIFOs must be programmed into peripheral interface mode. Bit 10 of Configuration Register 5 (see Table 10) is set to 1 for peripheral interface mode.

#### **Command Register**

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The Command Register is written by setting  $\overline{CSA} = 0$ , A1 = 1, A0 = 1. Commands written into the BiFIFO have a 4-bit opcode (bit 8 – bit 11) and a 3-bit operand (bit 0 – bit 2) as shown in Figure 3. The commands can be used to reset the BiFIFO, to select the Configuration Register, to perform intelligent reread/rewrite, to set the Port B DMA direction, to set the Status Register format, and to modify the Port B Read and Write Pointers. The command opcodes are shown in Table 2.

The reset command initializes different portions of the BiFIFO depending on the command operand. Table 3 shows the reset command operands.

The Configuration Register address is set directly by the command operands shown in Table 4.

Intelligent reread/rewrite is performed by interchanging the Port B Read Pointer with the Reread Pointer or by interchanging the Port B Write Pointer with the Rewrite Pointer. No command operands are required to perform a reread/rewrite operation.

#### COMMAND FORMAT




Figure 3. Format for Commands Written into Port A

When Port B of the BiFIFO is in peripheral mode, the DMA direction is controlled by the Command Register. Table 5 shows the Port B read/write DMA direction operands.

Two commands are provided to increment the Port B Read and Write Pointers. No operands are required for these commands.

#### Reset

The IDT72511 and IDT72521 have a hardware reset pin ( $\overline{RS}$ ) that resets all BiFIFO functions. A hardware reset requires the following four conditions:  $\overline{RB}$  and  $\overline{WB}$  must be HIGH,  $\overline{RER}$  and  $\overline{REW}$  must be HIGH, LDRER and LDREW must be LOW, and  $\overline{DSA}$  must be HIGH (Figure 9). After a hardware reset, the BiFIFO is in the following state: Configuration Registers 0-3 are 0000H, Configuration Register 4 is set to 6420H, and Configuration Registers 5, 6 and 7 are 0000H. Additionally, all the pointers including the Reread and Rewrite Pointers are set to 0, the DMA direction is set to B $\rightarrow$ A write, and the internal DMA request circuitry is cleared (set to its initial state).

A software reset command can reset  $A \rightarrow B$  pointers and the  $B \rightarrow A$  pointers to 0 independently or together. The internal request DMA circuitry can also be reset independently. A

#### PORT A RESOURCE SELECTION

CSA	A <sub>1</sub>	Αo	Read	Write
0	0	0	B→A FIFO	A→B FIFO
0	0	1	9-bit Bypass Path	9-bit Bypass Path
0	1	,0	Configuration Registers	Configuration Registers
0	1	_1	Status Register	Command Register
1	Х	Х	Disabled	Disabled

2668 tbl 03

Table 1. Accessing Port A Resources Using CSA, A0 and A1

#### **COMMAND OPERATIONS**

Command Opcode	Function
0000	Reset BiFIFO (see Table 3)
0001	Select Configuration Register (see Table 4)
0010	Load Reread Pointer with Read Pointer Value
0011	Load Rewrite Pointer with Write Pointer Value
0100	Load Read Pointer with Reread Pointer Value
0101	Load Write Pointer with Rewrite Pointer Value
0110	Set DMA Transfer Direction (see Table 5)
0111	Reserved
1000	Increment A→B FIFO Read Pointer (Port B)
1001	Increment B→A FIFO Write Pointer (Port B)
1010	Reserved
1011	Reserved

2668 thi 04

Table 2. Functions Performed by Port A Commands

software Reset All command resets all the pointers, the DMA request circuitry, and sets all the Configuration Registers to their default condition. Note that a hardware reset is **NOT** the same as a software Reset All command. Table 6 shows the BiFIFO state after the different hardware and software resets

#### **Status Register**

The Status Register reports the state of the programmable flags and the DMA read/write direction. The Status Register is read by setting  $\overline{CS}A = 0$ , A1 = 1, A0 = 1 (see Table 1). See Table 7 for the Status Register format.

#### **Configuration Registers**

The eight Configuration Register formats are shown in Table 8. Configuration Registers 0-3 contain the programmable

#### **RESET COMMAND FUNCTIONS**

Reset Operands	Function
000	No Operation
001	Reset B→A FIFO (Read, Write, and Rewrite Pointers = 0)
010	Reset A→B FIFO (Read, Write, and Reread Pointers = 0)
011	Reset B→A and A→B FIFO
100	Reset Internal DMA Request Circuitry
101	No Operation
110	No Operation
111	Reset All

2668 thi 05

Table 3. Reset Command Functions

#### SELECT CONFIGURATION REGISTER/ COMMAND FUNCTIONS

Operands	Function
000	Select Configuration Register 0
001	Select Configuration Register 1
010	Select Configuration Register 2
011	Select Configuration Register 3
100	Select Configuration Register 4
101	Select Configuration Register 5
110	Select Configuration Register 6
111	Select Configuration Register 7

2668 tbl 06

Table 4. Select Configuration Register Functions.

#### **DMA DIRECTION COMMAND FUNCTIONS**

Operands	Function						
XX0	Write B→A FIFO						
XX1	Read A→B FIFO						

Table 5. Set DMA Direction Command Functions. Command Only Operates in Peripheral Interface Mode

STATE AFTER RESET		Software Reset				
	Hardware Reset (RS asserted)	B→A(001)	A→B(010)	B→A and A→B(011)	Internal Request (100)	All(111)
Configuration Registers 0-3	0000H		_	_		0000H
Configuration Register 4	6420H	1 -	_	· –	_	6420H
Configuration Register 5	0000H		_	_	_	0000H
Configuration Register 6-7	0000H	T -	_		_	0000H
Status Register format	. 0	T -	_	_	<del>-</del>	_
B→A Read, Write, Rewrite Pointers	0	0	_	0	_	0
A→B Read, Write, Reread Pointers	0	T -	0	0	_	0
DMA direction	B→A write	T	_	_		
DMA internal request	clear	T -	_		clear	clear

Table 6. The BiFIFO State After a Reset Command

2668 thi 08

flag offsets for the Almost-Empty and Almost-Full flags. These offsets are set to **0** when a hardware reset or a software Reset All is applied. Note that Table 8 shows that Configuration Registers 0-3 are 10 bits wide to accommodate the 1024 locations in each FIFO memory of the IDT7252/520. Only 9 least significant bits are used for the 512 locations of the IDT7251/510; the most significant bit, bit 9, must be set to **0**.

Configuration Register 4 is used to assign the internal flags to the external flag pins (FLGA-FLGD). Each external flag pin is assigned an internal flag based on the four bit codes shown in Table 9. The default condition for Configuration Register 4 is **6420H** as shown in Table 6. The default flag assignments are: FLGD is assigned  $B \rightarrow A$  Full, FLGc is assigned  $B \rightarrow A$  Empty, FLGB is assigned  $A \rightarrow B$  Empty.

Configuration Register 5 is a general control register. The format of Configuration Register 5 is shown in Table 10.

Bit 0 sets the Intel-style interface ( $\overline{RB}$ ,  $\overline{WB}$ ) or Motorola-style interface ( $\overline{DSB}$ ,  $\overline{R/WB}$ ) for Port B. Bits 2 and 3 redefine Full and Empty Flags for reread/rewrite data protection.

Bits 4-9 control the DMA interface and are only applicable in peripheral interface mode. In processor interface mode, these bits are don't care states. Bits 4 and 5 set the polarity of the DMA control pins REQ and ACK respectively. An internal clock controls all DMA operations. This internal clock is derived from the external clock (CLK). Bit 9 determines the internal clock frequency: the internal clock = CLK or the internal clock = CLK divided by 2. Bit 8 sets whether RB, WB, and DSB are asserted for either one or two internal clocks. Bits 6 and 7 set the number of internal clocks between REQ assertion and ACK assertion. The timing can be from 2 to 5 cycles as shown in Figure 17.

Bit 10 controls Port B processor or peripheral interface mode. In processor mode, the Port B control pins ( $\overline{\text{RB}}$ ,  $\overline{\text{MB}}$ ,  $\overline{\text{DSB}}$ ,  $\overline{\text{R/WB}}$ ) are inputs and the DMA controls are ignored. In peripheral mode, the Port B control pins are outputs and the DMA controls are active.

Six PIO pins can be programmed as an input or output by the corresponding mask bits in Configuration Register 7. The format of Configuration Register 7 is shown in Figure 5. Each bit of the register set the I/O direction independently. A logic 1 indicates that the corresponding PIO pin is an output, while a logic 0 indicates that the PIO pin is an input. This I/O mask register can be read or written.

A programmed output PIO $_i$  pin (i = 0, 1, ..., 5) displays the data latched in Biti of Configuration Register 6. A programmed input PIO $_i$  pin allows Port A bus to sample the data on DA $_i$  by reading Configuration Register 6.

#### STATUS REGISTER FORMAT

Bit	Signal
0	Reserved
1	Reserved
2	Reserved
3	DMA Direction
4	A→B Empty Flag
5	A→B Almost-Empty Flag
6	B→A Fuil Flag
7	B→A Almost-Full Flag
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	A→B Full Flag
13	A→B Almost-Full Flag
14	B→A Empty Flag
15	B→A Almost-Empty Flag
	2668 thi 00

Table 7. The Status Register Format

#### **CONFIGURATION REGISTER FORMATS**

	15					10_	9				0		
Config. Reg. 0	Х	Х	х	Х	Х	Х	A→B FIFO Almost Empty Flag Offset						
	15					10	9				0		
Config. Reg. 1	X	Х	х	х	X	X		A→B FIFO A	lmost Full Flag	Offset			
	15					10	9				0		
Config. Reg. 2	Х	Х	х	Х	X	Х		B→A FIFO A	Imost Empty F	lag Offset			
	15					10	9				0		
Config. Reg. 3	Х	Х	Х	Х	Х	Х		B→A FIFO A	lmost Full Flag	Offset			
	15			12	11		8	7	4	3	0		
Config. Reg. 4	Flag D Pin Assignment				Fla	ag C P	in Assignment	Flag B Pin	Assignment	Flag A Pin A	ssignment		
	15										. 0		
Config. Reg. 5							Genera	l Control					
	15										0		
Config. Reg. 6							1/0 [	ata					
	15										0		
Config. Reg. 7							I/O Direction	on Control					

NOTE:

2668 (N 10

Table 8. The BiFIFO Configuration Register Formats

#### **Programmable Flags**

The IDT BiFIFO has eight internal flags. Associated with each FIFO memory array are four internal flags, Empty, Almost-Empty, Almost-Full and Full, for the total of eight internal flags. The Almost-Empty and Almost-Full offsets can be set to any depth through the Configuration Registers 0-3 (see Table 8). The flags are asserted at the depths shown in Table 11. After a hardware reset or a software Reset All, the almost flag offsets are set to 0. Even though the offsets are equivalent, the Empty and Almost-Empty flags have different timing which means that the flags are not coincident. Similarly, the Full and Almost-Full flags are not coincident after reset because of timing.

These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through Configuration Register 4 (see Table 9). For the specific flag timings, see Figures 20-23.

The current state of all eight flags is available in the Status Register.

#### **EXTERNAL FLAG ASSIGNMENT CODES**

Assignment Code	Internal Flag Assigned to Flag Pin
0000	A→B Empty
0001	A→B Almost-Empty
0010	A→B Full
0011	A→B Almost-Full
0100	B→A Empty
0101	B→A Almost-Empty
0110	B→A Full
0111	B→A Almost-Full
1000	A→B Empty
1001	A→B Almost-Empty
1010	A→B Full
1011	A→B Almost-Full
1100	B→A Empty
1101	B→A Almost-Empty
1110	B→A Full
1111	B→A Almost-Full

Table 9. Configuration Register 4 Internal Flag Assignments to External Flag Pins

<sup>1.</sup> Bit 9 of Configuration Registers 0-3 must be set to 0 on the IDT72511.

## 5

#### **CONFIGURATION REGISTER 5 FORMAT**

Bit	Function	]	
0	Select Port B Interface	0	Pins are $\overline{R}B$ and $\overline{W}B$ (Intel-style interface)
	$\overline{R}$ B and $\overline{W}$ B or $\overline{D}\overline{S}$ B and $R/\overline{W}$ B	1	Pins are DSB and R/WB (Motorola-style interface)
1	Unused		
2	Full Flag Definition	0	Write pointer meets read pointer
		1	Write pointer meets reread pointer
3	Empty Flag Definition	0	Read pointer meets write pointer
		1	Read pointer meets rewrite pointer
4	REQ Pin Polarity	0	REQ pin active HIGH
		1	REQ pin active LOW
5	ACK Pin Polarity	0	ACK pin active LOW
		1	ACK pin active HIGH
7-6	7-6 REQ / ACK Timing		2 internal clocks between REQ assertion and ACK assertion
		01	3 internal clocks between REQ assertion and ACK assertion
		10	4 internal clocks between REQ assertion and ACK assertion
		11	5 internal clocks between REQ assertion and ACK assertion
8	Port B Read & Write	0	RB, WB, and DSB are asserted for 1 internal clock
	Timing Control for Peripheral Mode	1	RB, WB, and DSB are asserted for 2 internal clocks
9	Internal Clock	0	Internal clock = CLK
	Frequency Control	1	Internal clock = CLK divided by 2
10	Port B Interface	0	Processor interface mode (Port B controls are inputs)
	Mode Control	1	Peripheral interface mode (Port B controls are outputs)
11	Unused		
12	Unused		
13	Unused		
14	Unused		
15	Unused		

Table 10. BiFIFO Configuration Register 5 Format

2668 tbl 12

#### **CONFIGURATION REGISTER 6 FORMAT**

15	6 5	4	3	2	_1	0
Unused	PIO		PIO3	PIO2	PIO1	PIO0

2668 tbl 13

10

#### Figure 4. BiFIFO Configuration Register 6 Format for Programmable I/O Data

#### **CONFIGURATION REGISTER 7 FORMAT**




Figure 5. BiFIFO Configuration Register 7 Format for Programmable I/O Direction Mask

#### Port B Interface

Port B has reread/rewrite and DMA functions. Port B can be configured to interface to either Intel-style ( $\overline{\mbox{RB}}$ ,  $\overline{\mbox{WB}}$ ) or Motorola-style ( $\overline{\mbox{DSB}}$ ,  $R/\overline{\mbox{WB}}$ ) devices in Configuration Register 5 (see Table 10). Port B can also be configured to talk to a processor or a peripheral device through Configuration Register 5. In processor interface mode, the Port B interface controls are inputs. In peripheral interface mode, the Port B interface controls are outputs. After a hardware reset or a software Reset All command, Port B defaults to an Intel-style processor interface; the controls are inputs.

#### **DMA Control Interface**

The BiFIFO has DMA control to simplify data transfers with peripherals. For the BiFIFO DMA controls (REQ, ACK and CLK) to operate, the BiFIFO must be in peripheral interface mode (Configuration Register 5, Table 10).

DMA timing is controlled by the external clock input, CLK. An internal clock is derived from this CLK signal to generate the RB, WB, DSB and R/WB output signals. The internal clock also determines the timing between REQ assertion and ACK assertion. Bit 9 of Configuration Register 5 determines whether the internal clock is the same as CLK or whether the internal clock is CLK divided by 2.

Bit 8 of Configuration Register 5 set whether  $\overline{R}B$ ,  $\overline{W}B$  and  $\overline{D}SB$  are asserted for 1 or 2 internal clocks. Bits 6 and 7 of Configuration Register 5 set the number of clocks between REQ assertion and ACK assertion. The clocks between REQ assertion and ACK assertion can be 2, 3, 4 or 5.

Bits 4 and 5 of Configuration Register 5 set the polarity of the REQ and ACK pins respectively.

A DMA transfer command sets the Port B read/write direction (see Table 5). The timing diagram for DMA transfers is shown in Figure 17. The basic DMA transfer starts with REQ assertion. After 2 to 5 internal clocks, ACK is asserted by the BiFIFO. ACK will not be asserted if a read is attempted on an empty  $A \rightarrow B$  FIFO or if a write is attempted on a full  $B \rightarrow A$  FIFO. If the BiFIFO is in Motorola-style interface mode,  $R \overline{WB}$  is set

at the same time that ACK is asserted. One internal clock later,  $\overline{DSB}$  is asserted. If the BiFIFO is in Intel-style interface mode, either  $\overline{RB}$  or  $\overline{WB}$  is asserted one internal clock after ACK assertion. These read/write controls stay asserted for 1 or 2 internal clocks, then ACK,  $\overline{DSB}$ ,  $\overline{RB}$  and  $\overline{WB}$  are made inactive. This completes the transfer of one 9-bit word.

On the next rising edge of CLK, REQ is sampled. If REQ is still asserted, another DMA transfer starts with the assertion of ACK. Data transfers will continue as long as REQ is asserted.

#### Intelligent Reread/Rewrite

Intelligent reread/rewrite is a method the BiFIFO uses to help assure data integrity. Port B of the BiFIFO has two extra pointers, the Reread Pointer and the Rewrite Pointer. The Reread Pointer is associated with the A->B FIFO Read Pointer, while the Rewrite Pointer is associated with the B->A FIFO Write Pointer. The Reread Pointer holds the start address of a data block in the A->B FIFO RAM, and the Read Pointer is the current address of the same FIFO RAM array. By loading the Read Pointer with the value held in the Reread Pointer (RER asserted), reads will start over at the beginning of the data block. In order to mark the beginning of a data block, the Reread Pointer should be loaded with the Read Pointer value (LDRER asserted) before the first read is performed on this data block. Figure 6 shows a Reread operation.

Similarly, the Rewrite Pointer holds the start address of a data block in the B->A FIFO RAM, while the Write Pointer is the current address within the RAM array. The operation of the REW and LDREW is identical to the RER and LDRER discussed above. Figure 7 shows a Rewrite operation.

For the reread data protection, Bit 2 of Configuration Register 5 can be set to 1 to prevent the data block from being overwritten. In this way, the assertion of A->B full flag will occur when the write pointer meets the reread pointer instead of the read pointer as in the normal definition. For the rewrite data protection, Bit 3 of Configuration Register 5 can be set to 1 to

#### INTERNAL FLAG TRUTH TABLE

Number of	Words in FIFO					
From	То	Empty Flag	Almost-Empty Flag	Almost-Full Flag	Full Flag	
0	0	Asserted	Asserted	Not Asserted	Not Asserted	
1	n	Not Asserted	Asserted	Not Asserted	Not Asserted	
n + 1	D – (m + 1)	Not Asserted	Not Asserted	Not Asserted	Not Asserted	
D – m	D-1	Not Asserted	Not Asserted	Asserted	Not Asserted	
D	D	Not Asserted	Not Asserted	Asserted	Asserted	

NOTE:

Table 11. Internal Flag Truth Table

<sup>1.</sup> BiFIFO flags must be assigned to external flag pins to be observed. D = FIFO depth (IDT72511 = 512, IDT72521 = 1024), n = Almost-Empty flag offset, m = Almost-Full flag offset.

prevent the data block from being read. In this case the assertion of B->A empty flag will occur when the read pointer meets the rewrite pointer instead of the write pointer.

In conclusion, Bit 2 and 3 of Configuration Register 5 are used to redefine Full & Empty flags for data block partition. Although it can serve the purpose of data protection, the setting of these 2 bits is independent of the functions caused by RER/REW, or LDRER/LDREW assertions.

#### Programmable Input/Output

The BiFIFO has six programmable I/O pins (PIOo - PIO5) which are controlled by Port A through Configuration Registers 6 and 7. Data from the programmable I/O pins is mapped directly to the six least significant bits of Configuration Register 6. Figure 4 shows the format of Configuration Register 6.

This data is read or written by Port A on the data pins (DAo- DA5). A programmed output PlOi pin (i = 0, 1, ..., 5) displays the data latched in Bit i of Configuration Register 6. A programmed input PlOi pin allows Port A bus to sample its data on Dai by reading Configuration Register 6. The read and write timing for the programmable I/O pins is shown in Figure 19. The direction of each programmable I/O pin can be set independently by programming the mask in Configuration Register 7. Each P10 pin has a corresponding input/output direction mask bit in Configuration Register 7. Figure 5 shows the format of Configuration Register 7. Setting a mask bit to a logic 1 makes the corresponding I/O pin an output. Mask bits set to logic 0 force the corresponding I/O pin to an input.

#### REREAD OPERATIONS




Figure 6. BiFiFO Reread Operations

#### **REWRITE OPERATIONS**




Figure 7. BiFIFO Rewrite Operations

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage With Respect To Ground	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +155	°C
lout	DC Output Current	50	50	mA

#### NOTE:

2668 tbl 15

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	V
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input HIGH Voltage Commercial	2.0	_	`	V
ViH	Input HIGH Voltage Military	2.2	1,	1	٧
V <sub>IL</sub> (1)	Input LOW Voltage Commercial and Military	=	-	0.8	V

NOTE:

2668 thl 16

2668 tbl 17

1. 1.5V undershoots are allowed for 10ns once per cycle.

#### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		l i	DT72511 DT72521 ommerci 5, 40, 50,	L al	ta	,		
Symbol	Parameter	Min.	Typ.	Max.	Min.	Тур.	Max.	Unit
L <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	-10		10	μΑ
loL <sup>(2)</sup>	Output Leakage Current	-10		10	-10	_	10	μА
Vон	Output Logic "1" Voltage but= -1mA	2.4	_	_	2.4	_	_	V
Vol	Output Logic "0" Voltage but = 4mA	_	_	0.4	· —		0.4	V
ICC1 (3)(4)	Average VCC Power Supply Current	′ <b>–</b>	150	230		180	250	mA
ICC2 <sup>(3)</sup>	Average Standby Current ( $\overline{R}B = \overline{W}B = \overline{DS}A = V \parallel H$ )	_	16	30	_	24	50	mA

#### NOTES:

- 1. Measurements with  $0.4V \le Vin \le Vcc$ ,  $\overline{DS}A = \overline{DS}B \ge ViH$
- 2. Measurements with 0.4V ≤ VouT ≤ Vcc,  $\overline{DS}A = \overline{DS}B \ge VIH$
- 3. Measurements are made with outputs open.
- 4. Tested at f = 20 MHz.

#### **AC TEST CONDITIONS**

ACTION CONSTRUCTO	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 8

2668 thi 18

2668 tbl 19


#### **CAPACITANCE** (TA = $+25^{\circ}$ C, f = 1.0MHz)

Sym	bol	Parameter	Conditions	Max.	Unit
CIN (2)		Input Capacitance	VIN = 0V	8	рF
Соит	(1,2)	Output Capacitance	Vout = 0V	12	рF

#### NOTES:

1. With output deselected.

2. Characterized values, not currently tested.



OR EQUIVALENT CIRCUIT

2668 drw 09

Figure 8. Output Load \*Includes jig and scope capacitances

## 5

#### **AC ELECTRICAL CHARACTERISTICS**

(Commercial: Vcc = 5V ± 10%, TA = 0°C to + 70°C; Military: Vcc = 5V ± 10%, TA = -55°C to + 125°C)

	1	Comm	nercial		Cor	İ					
	The state of the s	IDT72511L35		IDT72	IDT72511L40		511L50	IDT72	511L80	]	
	1 10	IDT725	521L35	IDT72	521L40	IDT72	521L50	IDT72	521L80		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
RESET T	IMING (Port A and Port B)										
trsc	Reset cycle time	45		50		65		100		ns	9
trs	Reset pulse width	35		40		50		80	_	ns	9
trss	Reset set-up time	35		40		50		80		пѕ	9
trsr	Reset recovery time	10		10		15		20		ns	9
trsf	Reset to flag time		45		50		65		100	ns	9
PORT A	<b>FIMING</b>										
taA	Port A access time		35		40	_	50		80	ns	12, 14, 15
taLZ	Read or write pulse LOW to data bus at low Z	5	<del>-</del>	5	_	5		10		ns	12, 15, 16
taнz	Read or write pulse HIGH to data bus at high Z	<del>.</del> .	20	-	25	-	30	_	30	ns	12, 14, 15, 16
taDV	Data valid from read pulse HIGH	5	_	5		5		5	_ ·	ns	12, 14, 16
tanc	Read cycle time	45		50	_	65		100		ns	12
tarpw	Read pulse width	35		40		50		80	_	ns	12, 14, 15
tarr	Read recovery time	10		10		15	_	20		ns	12
taS	CSA, Ao, A1, RWA set-up time	5		5		5	-	10	_	ns	10, 12, 16
taн	CSA, Ao, A1, RWA hold time	5	_	5		- 5	_	10	_	ns	10, 12
tans	Data set-up time	18		20	_	30	_	40	_	ns	11, 12, 14, 15
taDH(1)	Data hold time	2		5	_	5	_	10		ns	11, 12, 14, 15
tawc	Write cycle time	45		50	_	65	_	100	_	ns	12
tawpw	Write pulse width	35		40	_	50		80		ns	11, 12, 14
tawn	Write recovery time	10		10		15	_	20	_	ns	12
tawrcom	Write recovery time after a command	35		40	_	50	_	80		ns	11

NOTE:

<sup>1.</sup> The minimum data hold time is 5ns (10ns for the 80ns speed grade) when writing to the Command or Configuration registers.

#### **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to +  $70^{\circ}C$ ; Military:  $Vcc = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to +  $125^{\circ}C$ )

	,	Comn	nercial		Cor	nmercia	and Mili	tary			
		IDT72	IDT72511L35 IDT725		511L40	IDT72511L50		IDT72511L80			
		IDT72	521L35	IDT725	521L40	IDT72	521L50	IDT72	521L80		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
PORT B I	PROCESSOR INTERFACE	TIMING									
tbA	Port B access time		35	_	40		50	_	80	ns	13, 14, 15
tbLZ	Read or write pulse LOW to data bus at low Z	5	_	5	_	5	_	10		ns	13, 14, 15
tbHZ	Read or write pulse HIGH to data bus at high Z	ı	20	_	25	_	30	_	30	ns	14, 13, 15
tbov	Data valid from read pulse HIGH	5	_	5		5	_	10	_	ns	13, 14, 15, 16
tbrc	Read cycle time	45	_	50	_	65		100		ns	13
tbrpw	Read pulse width	35	_	40	_	50		80		ns	13
tbrr	Read recovery time	10		10		15		20		ns	13
tbs	R∕WB set-up time	5	_	5	_	5		10	_	ns	13
tbн	R∕WB hold time	5	_	5	_	5		10		ns	13
tbDS	Data set-up time	18	_	20	_	30	_	40	_	ns	13, 14, 15
<b>tb</b> DH	Data hold time	2	_	5		5		10		ns	13, 14, 15
tbwc	Write cycle time	45	_	50	_	65	_	100		ns	13
tbwpw	Write pulse width	35	_	40	_	50		80		ns	13, 15
tbwR	Write recovery time	10	_	10		15		20		ns	13
PORT B	PERIPHERAL INTERFACE	TIMING	_								
tbA	Port B access time	_	40		45		55		85	ns	17
tbckc	Clock cycle time	20	_	20	_	25		40		ns	17
tbcкн	Clock pulse HIGH time	6		8	_	10	_	16	_	ns	17
tbckl	Clock pulse LOW time	6	_	8		10		16		ns	17
tbregs	Request set-up time	5		5	_	10	_	10		ns	17
<b>tb</b> REQH	Request hold time	5	_	5		5	_	5		ns	17
tbackl	Delay from a rising clock edge to ACK switching	_	18		20	_	25		35	ns	17

#### **AC ELECTRICAL CHARACTERISTICS**

(Commercial: Vcc = 5V ± 10%, TA = 0°C to + 70°C; Military: Vcc = 5V ± 10%, TA = -55°C to + 125°C)

		Comn	nercial		Cor	nmercia	l and Mili	ltary			
		IDT72	511L35		511L40	l .	511L50		511L80	l	l
		IDT72	521L35	IDT72	521L40	IDT72	521L50	IDT72	521L80		Timing
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Figure
PORT B	RETRANSMIT TIMING										
tbosbh	RER, REW, LDRER, LDREW set-up and recovery time	10	_	10	_	15	_	15	-	ns	9, 18
PROGRA	MMABLE I/O TIMING		_								
<b>t</b> PIOA	Programmable I/O access time	_	25	_	25		30	-	30	ns	19
tPIOS	Programmable I/O set- up time	10	_	10	_	15	_	15	_	ns	19
tPIOH	Programmable I/O hold time	10		10	_	15		15		ns	19
BYPASS	TIMING										
tBYA	Bypass access time		20	I —	25	l —	30		40	ns	16
tBYD	Bypass delay		15	_	20	<u> </u>	20	_	30	ns	16
tabydv	Bypass data valid time from DSA	15	-	15	_	15		15	_	ns	16
tb <sub>BYDV</sub> (3)	Bypass data valid time from DS	3	_	3	_	3	-	3	_	ns	16
FLAG TIN	AING (1) (2)										
tREF	Read clock edge to Empty Flag asserted		35	_	40		45		60	ns	14, 15, 20, 22
tweF	Write clock edge to Empty Flag not asserted	-	35		40	_	45	_	60	ns	14, 15, 20, 22
trff	Read clock edge to Full Flag not asserted	_	35	-	40	_	45	_	60	ns	14, 15, 21, 23
twff	Write clock edge to Full Flag asserted		35	_	40	_	45		60	ns	14, 15, 21, 23
traef	Read clock edge to Almost-Empty Flag asserted		50	_	55	_	60	_	75	ns	20, 22
twaef	Write clock edge to Almost-Empty Flag not asserted		50	_	55	_	60		75	ns	20, 22
traff	Read clock edge to Almost-Full Flag not asserted	-	50	<del>-</del>	55		60	<del>-</del>	75	ns	21, 23
twaff	Write clock edge to Almost-Full Flag asserted		50	_	55	_	60	_	75	ns	21, 23

#### NOTES:

1. Read and write are internal signals derived from DSA, R/WA, DSB, R/WB, RB, and WB.

2. Although the flags, Empty, Almost-Empty, Almost-Full, and Full Flags are internal flags, the timing given is for those assigned to external pins.

3. Values guaranteed by design, not currently tested.




Figure 9. Hardware Reset Timing




Figure 10. Basic Port A Control Signal Timing (Applies to All Port A Timing)





Figure 11. Port A Command Timing (write).







Figure 12. Read and Write Timing for Port A

READ


NOTE: 1. WB = 1



# (R/WB) (or DSE) Output DBO-DB8 tb R tb R tb R tb R tb R 2668 drw 17

Figure 13. Port B Read and Write Timing, Processor Interface Mode Only


#### A→B FIFO WRITE FLOW-THROUGH



#### NOTES:

- 1. Assume the flag pin is programmed active low.
- 2. RWA = 0

#### B→A FIFO READ FLOW-THROUGH




#### NOTES:

- 1. Assume the flag pin is programmed active low.
- 2. RWA = 1

Figure 14. Port A Read and Write Flow-Through Timing, Processor Interface Mode Only

5.16


#### B→A FIFO WRITE FLOW-THROUGH



#### NOTES:

- Assume the flag pin is programmed active low.
   R\overline{W}A = 1

#### A→B FIFO READ FLOW-THROUGH




- 1. Assume the flag pin is programmed active low.
- 2. R/WA = 0

Figure 15. Port B Read and Write Flow-Through Timing, Processor Interface Mode Only

# 5


#### B→A READ BYPASS



#### NOTES:

- 1. Once the bypass mode starts, any data change on Port B bus (Byte 0→Byte 1) will be passed to Port A bus.
- 2. WB = 1

#### A→B WRITE BYPASS




2668 drw 16

#### NOTES:

- 1. Once the bypass mode starts, any data change on Port A bus (Byte 0→Byte 1) will be passed to Port B bus.
- 2. RB = 1

Figure 16. Bypass Path Timing, BiFIFO Must Be in Peripheral Interface Mode

#### SINGLE WORD DMA TRANSFER



#### **BLOCK DMA TRANSFER**




Figure 17. Port B Read and Write DMA timing. Peripheral Interface Mode Only





Figure 18. Port B Reread and Rewrite Timing for Intelligent Reread/Rewrite










Figure 19. Programmable I/O Timing



#### NOTES:

- 1. B→A FIFO is initially empty.
- 2. Assume the flag pins are programmed active low.
- 3. RWA = 1


Figure 20. Empty and Almost-Empty Flag Timing for B→A FIFO, (n = programmed offset)



#### NOTES:

- 1. B→A FIFO initially contains D (M + 1) data words. D = 512 for IDT72511; D = 1024 for IDT72521.
- 2. Assume the flag pins are programmed active low.
- 3. RWA = 1


Figure 21. Full and Almost-Full Flag Timing for B $\rightarrow$ A FIFO, (m = programmed offset)



#### NOTES:

- 1. A→B FIFO is initially empty.
- 2. Assume the flag pins are programmed active low.
- 3. RWA = 1

Figure 22. Empty and Almost-Empty Flag Timing for A→B FIFO, (n = programmed offset)



#### NOTES:

- 1.  $B\rightarrow A$  FIFO initially contains D-(M+1) data words. D=512 for IDT72511; D=1024 for IDT72521.
- 2. Assume the flag pins are programmed active low.
- 3. RWA = 1

Figure 23. Full and Almost-Full Flag Timing for A→B FIFO, (m = programmed offset)



# PARALLEL SyncBiFIFO™ (CLOCKED BIDIRECTIONAL FIFO) 256 x 18-BIT AND 512 x 18-BIT

PRELIMINARY IDT72605 IDT72615

#### **FEATURES:**

- Two independent FIFO memories for fully bidirectional data transfers
- 256 x 18 organization (IDT 72605)
- 512 x 18 organization (IDT 72615)
- Synchronous interface for fast (25ns) read and write cycle times
- Each data port has an independent clock and read/writecontrol
- Output enable is provided on each port as a three-state control of the data bus
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Programmable flag offset can be set to any depth in the FIFO
- The synchronous BiFIFO is packaged in a 68-pin PGA and PLCC
- Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT72605 and IDT72615 are very high speed, low power bidirectional FIFO memories with synchronous interface


for fast read and write cycle times. The SyncBiFIFO™ is a data buffer that can store or retrieve information from two sources simultaneously. Two dual-port FIFO memory arrays are contained in the SyncBiFIFO; one data buffer for each direction.

The SyncBiFIFO has registers on all inputs and outputs. Data is only transferred into the I/O registers on clock edges, hence the interfaces are synchronous. Each Port has its own independent clock. Data transfers to the I/O registers are gated by the enable signals. The transfer direction for each port is controlled independently by a read/write signal. Individual output enable signals control whether the SyncBiFIFO is driving the data lines of a port or whether those data lines are in a high impedance state.

Bypass control allows data to be directly transferred from input to output register in either direction.

The SyncBiFIFO has eight flags. The flag pins are full, empty, almost-full, and almost-empty for both FIFO memories. The offset depths of the almost-full and almost-empty flags can be programmed to any location.


The SyncBiFIFO is fabricated using IDT's high speed submicron CEMOS™ technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.




MILITARY AND COMMERCIAL TEMPERATURE RANGES

**APRIL 1992** 

#### **PIN CONFIGURATIONS**





#### **PIN DESCRIPTION**

Symbol	Name	1/0	Description
Dao-Da17	Data A	9	Data inputs & outputs for the 18-bit Port A bus.
CS <sub>A</sub>	Chip Select A	Ι	Port A is accessed when CSA is LOW. Port A is inactive if CSA is HIGH.
R/Wa	Read/Write A	_	This pin controls the read or write direction of Port A. If $R/\overline{W}A$ is LOW, Data A input data is written into Port A. If $R/\overline{W}A$ is HIGH, Data A output data is read from Port A. In bypass mode, when $R/\overline{W}A$ is LOW, message is written into $A\rightarrow B$ output register. If $R/\overline{W}A$ is HIGH, message is read from $B\rightarrow A$ output register.
CLKA	Clock A	_	CLKa is typically a free running clock. Data is read or written into Port A on the rising edge of CLKa.
ENA	Enable A	_	When ENa is LOW, data can be read or written to Port A. When ENa is HIGH, no data transfers occur.
ŌĒA	Output Enable A	_	When R/ $\overline{W}$ A is HIGH , Port A is an output bus and $\overline{OE}$ A controls the high impedance state of DA0-DA17. If $\overline{OE}$ A is HIGH, Port A is in a high impedance state. If $\overline{OE}$ A is LOW while $\overline{CS}$ A is LOW and R/ $\overline{W}$ A is HIGH, Port A is in an active (low impedance) state.
Ao, A1, A2	Addresses	1	When $\overline{\text{CS}}\text{A}$ is asserted, A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> and $\overline{\text{R/W}}\text{A}$ are used to select one of six internal resources.
DB0-DB17	Data B	1/0	Data inputs & outputs for the 18-bit Port B bus.
R/₩̄в	Read/Write B	1	This pin controls the read or write direction of Port B. If $R/\overline{W}B$ is LOW, Data B input data is written into Port B. If $R/\overline{W}B$ is HIGH, Data B output data is read from Port B. In bypass mode, when $R/\overline{W}B$ is LOW, message is written into $A\rightarrow B$ output register. If $R/\overline{W}B$ is HIGH, message is read from $B\rightarrow A$ output register.
CLKB	Clock B	_	Clock B is typically a free running clock. Data is read or written into Port B on the rising edge of CLKs.
ĒΝ <sub>Β</sub>	Enable B	I	When ENB is LOW, data can be read or written to Port B. When ENB is HIGH, no data transfers occur.
ŌĒB	Output Enable B	l	When $R/\overline{W}B$ is HIGH, Port B is an output bus and $\overline{OE}B$ controls the high impedance state of DB0-DB17. If OEB is HIGH, Port B is in a high impedance state. If $\overline{OE}B$ is LOW while $R/\overline{W}B$ is HIGH, Port B is in an active (low impedance) state.
EFAB	A→B Empty Flag	0	When EFAB is LOW, the A→B FIFO is empty and further data reads from Port B are inhibited. When EFAB is HIGH, the FIFO is not empty. EFAB is synchronized to CLKB. In the bypass mode, EFAB HIGH indicates that data DA0-DA17 is available for passing through. After the data DB0-DB17 has been read, EFAB goes LOW.
РАЁав	A→B Programmable Almost-Empty Flag	0	When PAEAB is LOW, the A→B FIFO is almost empty. An almost empty FIFO contains less than or equal to the offset programmed into PAEAB Register. When PAEAB is HIGH, the A→B FIFO contains more than offset in PAEAB Register. The default offset value for PAEAB Register is 8. PAEAB is synchronized to CLKB.
PAFab	A→B Programmable Almost-Full Flag	0	When PAFAB is LOW, the A→B FIFO is almost full. An almost full FIFO contains greater than the FIFO depth minus the offset programmed into PAFAB Register. When PAFAB is HIGH, the A→B FIFO contains less than or equal to the depth minus the offset in PAFAB Register. The default offset value for PAFAB Register is 8. PAFAB is synchronized to CLKA.
FFAB	A→B Full Flag	0	When FFAB is LOW, the A→B FIFO is full and further data writes into Port A are inhibited. When FFAB is HIGH, the FIFO is not full. FFAB is synchronized to CLKA. In bypass mode, FFAB tells Port A that a message is waiting in Port B's output register. If FFAB is LOW, a bypass message is in the register. If FFAB is HIGH, Port B has read the message and another message can be written into Port A.
EFBA	B→A Empty Flag	0	When EFBA is LOW, the B→A FIFO is empty and further data reads from Port A are inhibited. When EFBA is HIGH, the FIFO is not empty. EFBA is synchronized to CLKA. In the bypass mode, EFBA HIGH indicates that data DB0-DB17 is available for passing through. After the data DA0-DA17 has been read, EFBA goes LOW on the following cycle.
РАЁва	B→A Programmable Almost-Empty Flag	0	When PAEBA is LOW, the B—A FIFO is almost empty. An almost empty FIFO contains less than or equal to the offset programmed into PAEBA Register. When PAEBA is HIGH, the B—A FIFO contains more than offset in PAEBA Register. The default offset value for PAEBA Register is 8. PAEBA is synchronized to CLKA.
PAFBA	B→A Programmable Almost-Full Flag	0	When PAFBA is LOW, the B→A FIFO is almost full. An almost full FIFO contains greater than the FIFO depth minus the offset programmed into PAFBA Register. When PAFBA is HIGH, the B→A FIFO contains less than or equal to the depth minus the offset in PAFBA Register. The default offset value for PAFBA Register is 8. PAFBA is synchronized to CLKB.

#### PIN DESCRIPTION (Continued)

Symbol	Name	I/O	Description
FFBA	B→A Full Flag		When FFBA is LOW, the B→A FIFO is full and further data writes into Port B are inhibited. When FFBA is HIGH, the FIFO is not full. FFBA is synchronized to CLKB. In bypass mode, FFBA tells Port B that a message is waiting in Port A's output register. If FFBA is LOW, a bypass message is in the register. If FFBA is HIGH, Port A has read the message and another message can be written into Port B.
ВҮРв	Port B Bypass Flag	0	This flag informs Port B that the Synchronous BiFIFO is in bypass mode. When BYPB is LOW, Port A has placed the FIFO into bypass mode. If BYPB is HIGH, the Synchronous BiFIFO passes data into memory. BYPB is synchronized to CLKB.
RS	Reset	I	A LOW on this pin will perform a reset of all Synchronous BiFIFO functions.
Vcc	Power		There are three +5V power pins.
GND	Ground		There are seven Ground pins at 0V.

#### 2704 tbi 02

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	<
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### 2704 thl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage Commercial	2.0	_	_	٧
ViH	Input High Voltage Military	2.2	_	_	٧
VIL <sup>(1)</sup>	Input Low Voltage Commercial and Military		_	0.8	٧

1. 1.5V undershoots are allowed for 10ns once per cycle.

#### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN <sup>(2)</sup>	Input Capacitance	VIN = 0V	10	pF
CouT <sup>(1,2)</sup>	Output Capacitance	Vout = 0V	10	pF
NOTES:				2704 tbl 05

#### NOTES:

- 1. With output deselected.
- 2. Characterized values, not currently tested.

#### DC ELECTRICAL CHARACTERISTICS

(Commercial:  $VCC = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $VCC = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

			IDT72615L IDT72605L Commercial tcLK = 25, 35, 50ns					
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
lıL <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	-10	_	10	μΑ
loL <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10		10	μΑ
Vон	Output Logic "1" Voltage IOUT = -2mA	2.4			2.4			V
Vol	Output Logic "0" Voltage IOUT = 8mA		_	0.4			0.4	V
Icc <sup>(3)</sup>	Average Vcc Power Supply Current	_		230	_		250	mA


NOTE:

- Measurements with 0.4V ≤ VIN ≤ Vcc.
- OE ≥ VIH; 0.4 ≤ Vout ≤ Vcc.
- 3. Tested with outputs open. Testing frequency f=20MHz

#### **AC TEST CONDITIONS**

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 2

2704 tbl 07



or equivalent circuit 2704 drw 05
Figure 2. Output Load
\* Includes jig and scope capacitances.

#### **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5V\pm10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Co	m'l.		MII.		Com'i. a	and Mil.			
1							515L35 IDT72615L50		IDT72615L50		
								IDT726			
folk	Parameter Clock frequency	Min.	Max.	Min.	Max. 33	Min.	Max. 28	Min.	Max. 20	Unit MHz	Timing Figures
tclk	Clock requeitcy  Clock cycle time	25		30		35		50			4,5,6,7
	<del></del>		<u> </u>							ns	
tclkh	Clock high time	10		12		14		20		ns	4,5,6,7,12,13,14,15
tclkl				12		14		20		ns	4,5,6,7,12,13,14,15
trs	Reset pulse width	25		30		35		50		ns	3
trss	Reset set-up time	15		18		21		30		ns	3
trsr	Reset recovery time	15		18		21		30		ns	3
trsf	Reset to flags in intial state		25		30	_	35		50	ns	3
tA	Data access time	3	15	3	18	3	21	3	25	ns	5,7,8,9,10,11
tcs	Control signal set-up time <sup>(1)</sup>	6	_	. 7		8	-	10	_	ns	4,5,6,7,8,9,10,11,12, 13,14,15
tcн	Control signal hold time <sup>(1)</sup>	1	_	1	_	1	_	1	_	ns	4,5,6,7,10,11,12,13, 14,15
tDS	Data set-up time	6		7		8	_	10		ns	4,6,8,9,10,11
tDH	Data hold time	1		1		1	_	1	_	ns	4,6
toe	Output Enable LOW to output data valid <sup>(2)</sup>	3	13	3	16	3	20	3	28	ns	5,7,8,9,10,11
tolz	Output Enable LOW to data bus at low Z <sup>(2)</sup>	0	_	0	_	0	_	0	1	ns	5,7,8,9,10,11
tonz	Output Enable HIGH to data bus at high Z <sup>(2)</sup>	3	13	3	16	3	20	3	28	ns	5,7,10,11
tFF	Clock to Full Flag time	_	15	_	18	_	21		30	ns	4,6,10,11
tEF	Clock to Empty Flag time	_	15	_	18	_	21	_	30	ns	5,7,8,9,10,11
tPAE	Clock to Programmable Almost Empty Flag time	_	15	_	18	_	21	_	30	ns	12,14
<b>t</b> PAF	Clock to Programmable Almost Full Flag time	_	15	_	18	_	21	_	30	ns	13,15
tskew1	Skew between CLKA & CLKB for Empty/Full Flags <sup>(2)</sup>	12	_	15		17	_	20	_	ns	4,5,6,7,8,9,10,11
tskew2	Skew between CLKA & CLKB for Programmable Flags <sup>(2)</sup>	19	_	22		25	_	34	_	ns	4, 7,12,13,14,15

NOTES

1. Control signals refer to  $\overline{CS}A$ ,  $R/\overline{W}A$ ,  $\overline{EN}A$ ,  $A_2$ ,  $A_1$ ,  $A_0$ ,  $R/\overline{W}B$ ,  $\overline{EN}B$ .

2. Minimum values are guaranteed by design.

2704 tbl

5

#### FUNCTIONAL DESCRIPTION

IDT's SyncBiFIFO is versatile for both multiprocessor and peripheral applications. Data can be stored or retrieved from two sources simultaneously.

The SyncBiFIFO has registers on all inputs and outputs. Data is only transferred into the I/O registers on clock edges, hence the interfaces are synchronous. Two dual-port FIFO memory arrays are contained in the SyncBiFIFO; one data buffer for each direction. Each Port has its own independent clock. Data transfers to the I/O registers are gated by the enable signals. The transfer direction for each port is controlled independently by a read/write signal. Individual output enable signals control whether the SyncBiFIFO is driving the data lines of a port or whether those data lines are in a high impedance state. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the 18-bit bypass path.

The SyncBiFIFO can be used in multiples of 18-bits. In a 36- to 36-bit configuration, two SyncBiFIFOs operate in parallel. Both devices are programmed simultaneously, 18 data bits to each device. This configuration can be extended to wider bus widths (54- to 54-bits, 72- to 72-bits, etc.) by adding more SyncBiFIFOs to the configuration. Figure 1 show multiple SyncBiFIFOs configured for multiprocessor communication.

The microprocessor or microcontroller connected to Port A controls all operations of the SyncBiFIFO. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B interfaces with a second processor. The Port B control pins are inputs driven by the second processor.

#### RESET

Reset is accomplished whenever the Reset ( $\overline{RS}$ ) input is taken to a low state with  $\overline{CSA}$ ,  $\overline{ENA}$  and  $\overline{ENB}$  HIGH. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The  $A \rightarrow B$  and  $B \rightarrow A$  FIFO Empty Flags ( $\overline{EFAB}$ ,  $\overline{EFBA}$ ) and Programmable Almost Empty Flags ( $\overline{PAEBA}$ ,  $\overline{PAEBA}$ ) will be set to low after tRSF. The  $A \rightarrow B$  and  $B \rightarrow A$  FIFO Full Flags ( $\overline{PAFAB}$ ,  $\overline{PAFBA}$ ) will be set to high after tRSF. After the reset, the offsets of the Almost-Empty Flags and Almost-Full Flags for the  $A \rightarrow B$  and  $B \rightarrow A$  FIFO offset default to 8.


#### **PORT A INTERFACE**

The SyncBiFIFO™ is straightforward to use in microprocessor-based systems because each port has a standard microprocessor control set. Port A interfaces with microprocessor through the three address pins (A2-A0) and a Chip Select CSA pins. When CSA is asserted, A2,A1,A0 and R/WA are used to select one of six internal resources (Table 1).

With A2=0 and A1=0, Ao determines whether data can be read out of output register or be written into the FIFO (Ao=0), or the data can pass through the FIFO through the bypass path (Ao=1).

With A2=1, four programmable flags (two A→B FIFO programmable flags and two B→A FIFO programmable flags) can be selected: the A→B FIFO Almost-Empty Flag Offset (A1=0, A0=0), A→B FIFO Almost-Full Flag Offset (A1=0, A0=1), B→A FIFO Almost-Empty Flag Offset (A1=1, A0=0), B→A FIFO Almost-Full Flag Offset (A1=1, A0=1).

Port A is disabled when  $\overline{\text{CS}}\text{A}$  is deasserted and data A is in high impedance state.



#### NOTES:

- 1. Upper SyncBiFIFO only is used in 18- to 18-bit configuration.
- 2. Control A Consists of R/WA, ENA, OEA, CSA, A2, A1, A0. Control B consists of R/WB, ENB, OEB.

Figure 1. 36- to 36-bit Processor Interface Configuration

5.17

6

<del>CS</del> A	R/WA	ENA	ŌĒA	Data A I/O	Port A Operation
0	0	0	0	1	Data A is written on CLKA 1. This write cycle immediately following low impedance cycle is prohibited.
0	0	0	1	I	Data A is written on CLKa ↑.
0	0	1	Х	I	Data A is ignored
0	1	0	0	0	Data is read <sup>(1)</sup> from RAM array to output register on CLKa 1, Data A is low impedance
0	1	0	1	0	Data is read <sup>(1)</sup> from RAM array to output register on CLKA ↑, Data A is high impedance
0	1	1	0	0	Output register does not change (2), Data A is low impedance
0	1	1	1	0	Output register does not change (2), Data A is high impedance
1	0	Х	Х	ı	Data A is ignored (3)
1	1	Х	Х	0	Data A is high impedance <sup>(3)</sup>

NOTES

2704 #51 00

- When A2A1A0 = 000, the next B→A FIFO value is read out of the output register and the read pointer advances. If A2A1A0 = 001, the bypass path is selected and bypass data from the Port B input register is read from the Port A output register. If A2A1A00 = 1XX, a flag offset register is selected and its offset is read out through Port A output register.
- 2. Regardless of the condition of A2A1A0, the data in the Port A output register does not change and the B-A read pointer does not advance.
- 3. If CSA is HIGH, then BYPB is HIGH. No bypass occur under this condition.

Table 1. Port A Operation Control Signals

#### **BYPASS PATH**

The bypass paths provide direct communication between Port A and Port B. There are two full 18-bit bypass paths, one in each direction. During a bypass operation, data is passed directly between the input and output registers, and the FIFO memory is undisturbed.

Port A initiates and terminates all bypass operations. The bypass flag,  $\overline{BYPB}$ , is asserted to inform Port B that a bypass operation is beginning. The bypass flag state is controlled by the Port A controls, although the  $\overline{BYPB}$  signal is synchronized to CLKB. So,  $\overline{BYPB}$  is asserted on the next rising edge of CLKB when A2A1A0=001and CSA is Low. When Port A returns to normal FIFO mode (A2A1A0=000 or CSA is High),  $\overline{BYPB}$  is deasserted on the next CLKB rising edge.

Once the SyncBiFIFO is in bypass mode, all data transfers are controlled by the standard Port A (R/WA, CLKA, ENA, OEA) and Port B (R/WB, CLKB, ENB, OEB) interface pins. Each bypass path can be considered as a one word deep FIFO. Data is held in each input register until it is read. Since the controls of each port operate independently, Port A can be reading bypass data at the same time Port B is reading bypass data.

When R/WA and ENA is LOW, data on pins DAo-DA17 is written into Port A input register. Following the rising edge of CLKA for this write, the A→B Full Flag (FFAB) goes LOW. Subsequent writes into Port A are blocked by internal logic until FFAB goes HIGH again. On the next CLKB rising edge, the A→B Empty Flag (EFAB) goes HIGH indicating to Port B that data is available. Once R/WB is HIGH and ENB is LOW, data is read into the Port B output register. OEs still controls whether Port B is in a high-impedance state. When OEs is LOW, the output register data appears at DBo-DB17. EFAB goes LOW following the CLKB rising edge for this read. FFAB goes HIGH on the next CLKA rising edge,

letting Port A know that another word can be written through the bypass path.

Bypass data transfers from Port B to Port A work in a similar manner with EFBA and FFBA indicating the Port A output register state.

When the Port A address changes from bypass mode (A2A1A0=001) to FIFO mode (A2A1A0=000) on the rising edge of CLKA, the data held in the Port B output register may be overwritten. Unless Port A monitors the BYPB pin and waits for Port B to clock out the last bypass word, data from the A→B FIFO will overwrite data in the Port B output register. BYPB will go HIGH on the rising edge of CLKB signifying that Port B has finished its last bypass operation. Port B must read any bypass data in the output register on this last CLKB clock or it is lost and the SyncBiFIFO returns to FIFO operations. It is especially important to monitor BYPB when CLKB is much slower than CLKA to avoid this condition. BYPB will also go HIGH after CSA is brought HIGH; in this manner the Port B bypass data may also be lost.

Since the Port A processor controls  $\overline{\text{CS}}\text{A}$  and the bypass mode, this scenario can be handled for B→A bypass data. The Port A processor must be set up to read the last bypass word before leaving bypass mode.

#### PORT A CONTROL SIGNALS

The Port A control signals pins dictate the various operations shown in Table 2. Port A is accessed when CSA is LOW, and is inactive if CSA is HIGH. R/WA and ENA lines determine when Data A can be written or read. If R/WA and ENA are LOW, data is written into input register on the low-to-high transition of CLKA. If R/WA is HIGH and OEA is LOW, data comes out of bus and is read from output register into three-state buffer. Refer to pin descriptions for more information.

CSA	A <sub>2</sub>	A1	Αo	Read	Write				
0	0	0	0	B→A FIFO	A→B FIFO				
0	0	0	1	18-bit By	oass Path				
0	1	0	0	A→B FIFO Almost-Empty Flag Offset					
0	1	0	1	A→B FIFO Almost-Full Flag Offset					
0	1	1	0		Imost-Empty Offset				
0	1	1	1	B→A FIFO Almost-Full Flag Offset					
1	Х	Х	Х	Port A Disabled					

2704 thl 10

Table 2. Accessing Port A Resources Using CSA, A2, A1, and A0

#### PROGRAMMABLE FLAGS

The IDT SyncBiFIFO has eight flags: four flags for A→B FIFO (EFAB, PAEAB, PAFAB, FFAB), and four flags for B→A FIFO (EFBA, PAEBA, PAFBA, FFBA). The Empty and Full flags are fixed, while the Almost Empty and Almost Full offsets can be set to any depth through the Flag Offset Registers (see Table 3). The flags are asserted at the depths shown in the Flag Truth Table (Table 4). After reset, the programmable flag offsets are set to 8. This means the Almost Empty flags are asserted at Empty + 8

words deep, and the Almost Full flags are asserted at Full -8 words deep.

The PAEAB is synchronized to CLKB, while PAFAB is synchronized to CLKA; and PAEBA is synchronized to CLKA, while PAFBA is synchronized to CLKB. If the minimum time (tskew2) between a rising CLKB and a rising CLKA is met, the flag will change state on the current clock; otherwise, the flag may not change state until the next clock rising edge. For the specific flag timings, refer to Figures 12-15.

	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PAEAB Register	Х	X	X	Х	Х	Х	Х	Х	Х		A→	B FIF	O Alm	ost-Er	npty F	lag Of	fset	
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PAFAB Register	Х	Х	Х	Х	Х	Х	Х	Х	Х		A-	→B FI	FO Alı	most-F	ull Fla	g Offs	set	
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PAEBA Register	Х	Х	Х	Х	Х	Х	Х	Х	Х		B→	A FIF	O Alm	ost-Er	npty F	lag Of	fset	
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PAFBA Register	Х	Х	Х	Х	Х	Х	Х	X	Х		B-	→A FI	FO Alı	most-F	ull Fla	g Offs	et	

NOTE:

1. Bit 8 must be set to 0 for the IDT72605 (256 x 18) Synchronous BiFIFO.

Table 3. Flag Offset Register Format

	of Words FIFO	-			
From	To	EF	PAE	PAF	芹
0	0	Low	Low	High	High
1	n	High	Low	High	High
n+1	D-(m+1)	High	High	High	High
D-m	D-1	High	High	Low	High
D	D	High	High	Low	Low

n = Programmable Empty Offset (PAEAB Register or PAEBA Register) m = Programmable Full Offset (PAFAB Register or PAFBA Register)

D = FIFO Depth (IDT72605 = 256 words, IDT72615= 512 words)

2704 tbl 12

Table 4. Internal Flag Truth Table

#### PORT B CONTROL SIGNALS

The Port B control signal pins dictate the various operations shown in Table 5. Port B is independent of  $\overline{CSA}$ . R/WB and  $\overline{ENB}$  lines determine when Data can be written or read in Port B. If R/WB and  $\overline{ENB}$  are LOW, data is written into input register, and on low-to-high transition of CLKB data is written into input register and the FIFO memory.

If  $R/\overline{W}B$  is HIGH and  $\overline{OE}B$  is LOW, data comes out of bus and is read from output register into three-state buffer. In bypass mode, if  $R/\overline{W}B$  is LOW, bypass messages are transferred into  $B\rightarrow A$  output register. If  $R/\overline{W}A$  is HIGH, bypass messages are transferred into  $A\rightarrow B$  output register. Refer to pin descriptions for more information.

R/₩s	ĒΝ <sub>Β</sub>	ŌĒ₃	Data B I/O	Port B Operation
0	0	0	T I	Data B is written on CLKs ↑. This write cycle immediately following output low impedance cycle is prohibited
0	0	1	i	Data B is written on CLKB ↑.
0	1	Х	ı	Data B is ignored
1	0	0	0	Data is read <sup>(1)</sup> from RAM array to output register on CLKs ↑, Data B is low impedance
1	0	1	0	Data is read <sup>(1)</sup> from RAM array to output register on CLKs ↑, Data B is high impedance
1	1	0	0	Output register does not change (2), Data B is low impedance
1	1	1	0	Output register does not change(2), Data B is high impedance

#### NOTES:

2. Regardless of the condition of A2A1A0, the data in the Port B output register does not change and the A-B read pointer does not advance.

Table 5. Port B Operation Control Signals

When A₂A₁A₀ = 000 or 1XX, the next A→B FIFO value is read out of the output register and the read pointer advances. If A₂A₁A₀ = 001, the bypass path is selected and bypass data is read from the Port B output register.




Figure 3. Reset Timing




Figure 4. Port A (A→B) Write Timing




Figure 5. Port A (B→A) Read Timing




Figure 6. Port B (B $\rightarrow$ A) Write Timing





Figure 7. Port B (A→B) Read Timing



2704 drw 11

#### NOTE:

When tskew₁ ≥ minimum specification, trRL(Max.) = tclk + tskew₁
 tskew₁ < minimum specification, trRL(Max.) = 2tclk + tskew₁ or tclk + tskew₁
 The Latency Timing applies only at the Empty Boundary (EF = Low).</li>

Figure 8. A→B First Data Word Latency after Reset for Simultaneous Read and Write






Figure 9. B→A First Data Word Latency after Reset for Simultaneous Read and Write

When tskew₁ ≥ minimum specification, tral(Max.) = tclk + tskew₁
tskew₁ < minimum specification, tral(Max.) = 2tclk + tskew₁
The Latency Timing apply only at the Empty Boundary (EF = Low).</li>




- When CSA is brought HIGH, A→B Bypass mode will switch to FIFO mode on the following CLKA low-to-high transition.
   After the bypass operation is completed, the BYPs goes from low-to-high; this will reset all bypass flags. The bypass path becomes available for the next bypass operation.
- 3. When A side changed from bypass mode into FIFO mode, B-side only has one cycle to read the bypass data. On the next cycle, B-side will be forced back to FIFO mode.

Figure 10. A→B Bypass Timing




- 1. When CSA is brought HIGH, A→B Bypass mode will switch to FIFO mode on the following CLKA going low-to-high.
- 2. After the bypass operation is completed, the BYPs goes from low-to-high; this will reset all bypass flags. The bypass path becomes available for the next bypass operation.
- When A-side changed from bypass mode into FIFO mode, B-side only has one cycle to read the bypass data. On the next cycle, B-side will be forced back to FIFO mode.

Figure 11. B→A Bypass Timing




- 1. tskew the minimum time between a rising CLKa edge and a rising CLKa edge for PAEAB to change during that clock cycle. If the time between the rising edge of CLKa and the rising edge of CLKa is less than tskew, then PAEAB may not go HIGH until the next CLKB rising edge.
- 2. If a read is performed on this rising edge of the read clock, there will be Empty + (n + 1) words in the FIFO when PAE goes low.

Figure 12. A→B Programmable Almost-Empty Flag Timing




- 1. tskewz is the minimum time between a rising CLKs edge and a rising CLKs edge for PAFas to change during that clock cycle. If the time between the rising edge of CLKs and the rising edge of CLKs is less than tskewz, then PAFas may not go HIGH until the next CLKs rising edge.
- 2. If a write is performed on this rising edge of the write clock, there will be Full (m + 1) words in the FIFO when PAF goes low.

Figure 13. A→B Programmable Almost-Full Flag Timing



- tskewz is the minimum time between a rising CLKs edge and a rising CLKs edge for PAEsa to change during that clock cycle. If the time between the
  rising edge of CLKs and the rising edge of CLKs is less than tskewz, then PAEsa may not go HIGH until the next CLKs rising edge.
- 2. If a read is performed on this rising edge of the read clock, there will be Empty + (n 1) words in the FIFO when PAE goes low.

Figure 14. B→A Programmable Almost-Empty Flag Timing



- tskewz is the minimum time between a rising CLKs edge and a rising CLKa edge for PAFs to change during that clock cycle. If the time between the
  rising edge of CLKs and the rising edge of CLKa is less than tskewz, then PAFs may not go HIGH until the next CLKa rising edge.
- 2. If a write is performed on this rising edge of the write clock, there will be Full (m + 1) words in the FIFO when PAF goes low.

Figure 15. B→A Programmable Almost-Full Flag Timing



### PARALLEL ASYNCHRONOUS SINGLE-BANK BIDIRECTIONAL FIFO 512 x 9-BIT, 1024 x 9-BIT, 2048 x 9-BIT

PRELIMINARY IDT7271 IDT7272 IDT7273

FEATURES:

- Bidirectional data transfer
- 512 x 9 organization (IDT7271)
- 1024 x 9 organization (IDT7272)
- 2048 x 9 organization (IDT7273)
- · Fast 25ns access time
- Single bank FIFO memory with data flow in one direction at a time
- Direction pin controls data flow from Port A-to-B, or Port B-to-A
- Full and Empty flags
- Fixed Almost-Full and Almost-Empty partial flags
- Bypass and Diagnostic modes
- · 32-pin DIP, PLCC, LCC and SOJ
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT7271/7272/7273 are very high speed, low power FIFO memories that enhance processor-to-processor and processor-to-peripheral communications. The 727x family use a single bank of memory; therefore, allowing one port to be accessed at any time. A direction pin (DIR) is provided to

determine data flow direction. When the DIR pin is Low, data flows from port A-to-B. Data flows in the opposite direction when the DIR pin is High.

A device reset can be initiated at any time by bringing the Reset ( $\overline{RS}$ ) pin LOW while holding the Read ( $\overline{RD}$ ), Bypass ( $\overline{BYP}$ ), Diagnostic ( $\overline{DIAG}$ ) and Write ( $\overline{WR}$ ) pins High .


There are four separate flags on these BiFIFOs. The two end-point flags are Empty (EF) and Full (FF); and the two partial flags with fixed offset size of 07H (eight bytes from the boundaries) are Almost-Empty (AE) and Almost-Full (AF). All flags are active low.

Bypass control allows data to be directly transferred from port A to port B, or vice versa, without going through the memory array. The bypass mode can be set by asserting the BYP pin (active Low).

The diagnostic mode allows written data to be read through the same port. This provides systems memory self-test upon power up or after a system failure.


The IDT7271/2/3 are fabricated using IDT's high speed submicron CEMOS™ technology. Military grade products are manufactured in compliant with the latest revision of MIL-STD-883, Class B.

#### **FUNCTIONAL BLOCK DIAGRAMS**



COMMERCIAL TEMPERATURE RANGE

#### PIN CONFIGURATIONS



#### PIN DESCRIPTION

Symbol	Name	I/O	Description
DQA0-DQA8	Data A	1/0	9-bit data pins for port A. The DIR pin controls direction of these pins (input or output)
DQB0-DQB8	Data B	1/0	9-bit data pins for port B. The DIR pin controls state of these pins (inputs or outputs)
RDA	Read A	I	This input pin controls port A read operation. In bypass mode this pin controls the A port output enables. Active Low input.
RDB	Read B	1	This input pin controls port B read operation. Active Low input.
WRA	Write A	ı	This input pin controls port A write operation. In bypass mode this pin controls the port B output enables. Active Low input.
WRB	Write B	ı	This input pin controls port B write operation. Active Low input.
DIR	Direction	ı	This input pin determines data flow direction. When it is Low, data flows from port A to port B. When it is High, data flows in the opposite direction.
DIAG	Diagnostic	1	Once the data is loaded, the DIAG pin can be asserted followed by the DIR pin's state change, the written data can then be read through the same port.
BYP	Bypass	I	This input pin sets the FIFO in the bypass mode, in which the FIFO acts as a transceiver. Active Low input.
RS	Reset	1	This pin resets all functions. Active Low input.
ĀĒ	Partial Flag	0	This output pin is asserted when the FIFO is almost empty. Active Low output.
ĀĒ	Partial Flag	0	This output pin is asserted when the FIFO is almost full. Active Low output.
FF	Full Flag	0	This output is asserted when the FIFO is completely full. Active Low output.
ĒF	Empty Flag	0	This output is asserted when the FIFO is completely empty. Active Low output.
Vcc	Power		One +5V power pins.
GND	Ground		One ground pin at 0V.

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TsTG	Storage Temperature	-55 to +125	-65 to +155	ç
lout	DC Output Current	50	50	mA

#### NOTE:

2529 tbl 02 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS

may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Votage Commercial	2.0	_	_	٧
ViH	Input High Votage Military	2.2	-	_	٧
VIL <sup>(1)</sup>	Input Low Voltage Com'l. and Mil.	_		0.8	٧

2529 tbl 04

#### DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5.0V ± 10%, Ta = 0°C to +70°C; Military: Vcc = 5.0V ± 10%, Ta = -55°C + 125°C)

			IDT7271L IDT7272L IDT7273L Commercial tA = 25, 35, 50ns			IDT7271L IDT7272L IDT7273L Millitary tA = 30, 35, 50ns			
Symbol	Parameter	Min.	Typ.	Max.	Min.	Typ.	Max.	Unit	
lıL <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	-10		10	μА	
IOL <sup>(2)</sup>	Output Leakage Current	-10		10	-10	_	10	μА	
Vон	Output Logic "1" Voltage IouT= -2mA	2.4	_	_	2.4	_	_	V	
Vol	Output Logic "0" Voltage IOUT = 8mA	_		0.4	-	_	0.4	٧	
ICC1 <sup>(3)</sup>	Average VCC Power Supply Current	-	75	120	_	100	150	mA	
ICC2 <sup>(3)</sup>	Average Standby Current (RA = WA = RB = WB = RS = VIH)	_	8	15	_	12	25	mA	
ICC3 <sup>(3)</sup>	Power Down Current (All Inputs = Vcc - 0.2V)		_	. 8		_	12	mA	

#### NOTES:

- 1. Measurements with 0.4 ≤ ViN ≤ Vcc.
- $\overline{OE} \ge V_{IH}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .
- 3. Tested at f = 20 MHz.

#### **AC TEST CONDITIONS**


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1
	2529 thi 05

### **CAPACITANCE**(1) (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter	Condition	Max.	Unit	
CIN <sup>(3)</sup>	Input Capacitance	VIN = 0V	10	pF	
Cout <sup>(2,3)</sup>	Output Capacitance	Vout = 0V	10	pF	
NOTES:				2529 tbl 06	

NOTES:

- 1. This parameter is sampled and not 100% tested.
- 2. With output deselected.
- 3. Characterized values, not currently tested.



2529 drw 04

2529 tbl 04

Figure 1. Output Load

\*Includes jig and scope capacitances.

<sup>1. 1.5</sup>V undershoots are allowed for 10ns once per cycle.

#### **AC ELECTRICAL CHARACTERISTICS**

(Commercial:  $Vcc = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $Vcc = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C + 125^{\circ}C$ )

		Comr	Commercial Military		itary	Commercial and Military				
		IDT72	IDT7271L25 IDT7272L25 IDT7273L25		IDT7271L30 IDT7272L30 IDT7273L30		IDT7271L35 IDT7272L35 IDT7273L35		IDT7271L50 IDT7272L50 IDT7273L50	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Reset Tin	ning									
trsc	Reset Cycle Time	35		40		45		65		ns
trs	Reset Pulse Width	25		30		35	_	50		ns
trss	Reset Set-up Time	25		30	=	35	_	50	_	ns .
trsr	Reset Recovery Time	10		10	_	10		15	<b>—</b> 7	ns
trfv	Reset to Flag Valid		25		30		35	_	50	ns
Read/Wri	ite Timing									
tA	Read Access Time		25		30		35		50	ns
trc	Read Cycle Time	35		40		45	_	65	_	ns
tRPW	Read Pulse Width	25		30		35		50		ns
trr	Read Recovery Time	10		10		10	_	15		ns
tov	Data valid from read pulse HIGH	3		3	_	3	_	3	_	ns
trHZ '	Read HIGH to data bus at High Z		18		20		20	_	30	ns
tRLZ	Read LOW to data bus at Low Z	3		3		3		3	_	ns
twc	Write Cycle Time	35	_	40		45		65		ns
twpw	Write Pulse Width	25	<b>—</b> ,	30		35	_	50	_	ns
twn	Write Recovery Time	10	_	10		10	1	15		ns
tDS	Data Set-up Time	15		18		18	_	30	_	ns
<b>t</b> DH	Data Hold Time	0		0		1		5		ns
Direction	Change, Diagnostic and Bypass Timing		3							
tDFWL	DIR Change to Write Low	25		30		35		50	_	ns
tDFV	DIR Change to Valid Flags	_	20		25	_	30	_	45	ns
tDRL	DIR Change to Read Low	20		25		30	_	35		ns
tDHDGL	DIR Change to DIAG High	0		0		1	_	5	-	ns
tdrsu .	DIR Setup	10		15		20		30		ns
tDGLDC	DIAG Low to DIR Change	10	_	15	_	20	_	30	-	ns
tdghwl	DIAG High to Write Low	25		30	_	35	-	50	1	ns
tDGWR	DIAG Low to Write Low (either port)	10		15		20	-	30	1	ns
tBYSU	BYP Set-up Time	10		15		20	_	30	_	ns
tBYA	Bypass Access Time		25		30		35		50	ns
tBYD	Bypass Delay Time		25		30		35		50	ns
Flag Timi	Ing									
tFEFV	Full or Empty Flag Valid		20	_	25		30	_	40	ns
tafaev	Almost-Full or Empty Flag Valid		35		40		45	_	65	ns

#### **FUNCTIONAL DESCRIPTION**

IDT's Single-Bank BiFIFO family is versatile for both multiprocessor and peripheral applications. The 727x family is a low-cost solution for bidirectional systems where data flow in only one direction at a time is needed. The Single-Bank BiFIFO implies that there is only one bank of memory shared by two ports, with a direction pin provided for altering data flow direction.

Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the writing side;  $\overline{EF}$  is monitored on the reading side). In general a write cycle cannot be allowed to begin if  $\overline{FF}$  is asserted and a read cycle cannot be allowed to begin if  $\overline{EF}$  is asserted. For additional information, refer to Tech Note 8: Operating FIFOs on Full and Empty Boundary Conditions and Tech Note 6: Designing with FIFOs.

#### Reset

A reset is initiated by bringing the Reset ( $\overline{RS}$ ) pin Low, while holding the Read ( $\overline{RD}$ ), Bypass ( $\overline{BYP}$ ), Diagnostic ( $\overline{DIAG}$ ) and Write ( $\overline{WR}$ ) pins High. After a device reset, all internal pointers are cleared and flags are adjusted accordingly. For proper device operation, all control inputs pins must be stable before the reset signal is deasserted. A recovery time is required before loading the device or altering operation mode (Bypass, Diagnostic, etc).

#### Flags

There are four separate flags on the 7271/2/3 BiFIFO, two partial flags, a full flag and an empty flag. All are active low. The two partial flags are the Almost Full (ĀF) and the Almost Empty (ĀE) flags, each with a fixed offset size of 07H (eight bytes from the empty or full conditions). These can be used as an early warning signal. The two other flags are fixed at Empty EF and Full FF. These are asserted during the last read or write operation respectively. These are used to prevent device overflow or underflow.

#### **Data Flow Direction**

Data can only flow from one port to another at any given time. The direction of data flow is determined by the state of the DIR pin. When the DIR pin is Low, data can be written only into port A. Data can be read only out of port B. Data flows in the opposite direction when the DIR pin is High. Data flow function can be changed at any time. By altering the DIR state, the two read and write pointers are reset and data flows in the opposite direction. The falling edge of the first write cycle is used to determine the end of the reset cycle. Flags outputs reflect the pointer states and thus change on the change of the DIR signal.

#### **Bypass Mode**

Asserting the  $\overline{BYP}$  pin (active Low) places the device in the bypass mode. The FIFO functions as a simple transciever in this mode. Data can be directly written into or read out of a device which is connected to the B port by a device connected to the A port.

While in this mode, both RDB and WRB must be held High.

By asserting the  $\overline{WR}A$ , data on the A port will be driven out the B port. By asserting the  $\overline{RD}A$ , data on the B port will be driven out the A port. The  $\overline{WR}A$  signal is used to enable the B port's bus drivers. The  $\overline{RD}A$  signal is used enable the A ports.  $\overline{WR}A$  and  $\overline{RD}A$  must not be low at the same time.


Entering and exiting the bypass mode does not affect the internal pointers. The state of the DIR pin is ignored in the bypass mode. If DIR changes state in Bypass mode, the pointers will not reset until leaving the Bypass mode. If DIR changes state momentarily in Bypass mode there is no effect. Bypass mode does not alter flag states.


#### **Diagnostic Mode**

Many systems require memory testing upon power up or after a system failure. The 727x family has a built-in diagnostic mode for self test. When in the diagnostic mode, written data can be read through the same port by altering the state of the DIR pin. In this case, the pointers are not reset (with direction change) allowing the retrieval of written data. The read and write pointers are reset upon exiting the diagnostic mode. The leading edge of the first write cycle experienced after leaving diagnostic mode is used to terminate the reset cycle. Flag operations are normal in diagnostic mode, reflecting only the relative states of the read and write pointers. Thus they change on the rising edge of the DIAG signal when the pointers are reset upon leaving diagnostic mode.

The state of the DIR pin is latched when  $\overline{DIAG}$  is brought low, determining which port of the FIFO is used for diagnostics. If DIR is Low at the High-to-Low transition of  $\overline{DIAG}$ , A port is used for diagnostics. If High, B port is used. Figure 12 shows diagnostics for B port, but the timing also applies to A port diagnostics if DIR is inverted.

Data can be loaded into the memory array before or after setting the part into diagnostic mode. The DIAG pin must be asserted before by the DIR pin's first state change. Once in the diagnostic mode, data that has been written can be retrieved through the same port by reading from that port. Reading and writing can continue indefinately until the diagnostic mode has been exited.








Figure 4. Read Timing (A or B)




Figure 5. Full Flag Assertion/Deassertion Timing, in either direction or in Diagnostic mode

2529 drw 08




Figure 6. Empty Flag Assertion/Deassertion Timing, in either direction or in Diagnostic mode

2529 drw 09




Figure 7. Almost Full Flag Assertion/Deassertion Timing, in either direction or in Diagnostic mode

2529 drw 10




Figure 8. Almost Empty Flag Assertion/Deassertion Timing, in either direction or in Diagnostic mode




Figure 9. Bypass mode: Data flow from A to B

2529 drw 12




Figure 10. Bypass mode: Data Flow from B to A




Figure 11. Data Flow Direction Change and Reset cycle Timing




Figure 12. Diagnostic Mode Read/Write Timing and Diagnostic Reset Cycle.

### **TABLE I — OPERATING MODES**

RS	BYP	DIAG	DIR	RDA	WRA	RDB	WRB	Operating Mode
7	1	1	X	1	1.	1	1	Device reset
1	1	0	0	1		1	1	Diagnostic mode: data is being loaded through A port
1	1	0	1	þ	1	1.	1.	Diagnostic mode: data is being retrieved through A port
1	1	0	1	1	1	1	7	Diagnostic mode: data is being loaded through B port
1	1	0	0	1	1	5	1	Diagnostic mode: data is being retrieved through B port
1	0	1	х	1	0	1	1	Bypass mode: Data flows from A port to B port
1	0	1	X	0	1	1	1	Bypass mode: Data flows from B port to A port
1	1	1	0	1		7	1	FIFO Mode: Asynchronous read/write. Data flows from port A to port B.
1	1	1	1		1	1	J	FIFO Mode: Asynchronous read/write. Data flows from port B to port A

Unspecified states are not allowed

GENERAL INFORMATION

TECHNOLOGY AND CAPABILITIES

**QUALITY AND RELIABILITY** 

PACKAGE DIAGRAM OUTLINES

FIFO PRODUCTS

**SPECIALITY MEMORY PRODUCTS** 

SUBSYSTEMS PRODUCTS















#### **MULTI-PORT RAMS**

Integrated Device Technology has emerged as the leading multi-port RAM supplier by combining CEMOS/BiCEMOS technology with innovative circuit design. With system performance advantages as a goal, we have brought system design expertise together with circuit and technology expertise in defining dual-port and four-port RAM products. Our dual-port memories are now industry standards. The synergistic relationship between advanced process technology, system expertise and unique design capability add value beyond that normally achieved. As an example, our dual-port memories provide arbitration along with a completely tested solution to the metastability problem. Various arbitration techniques are available to the designer to prevent contention and system wait states. On-chip hardware arbitration, "semaphore" token passing or software arbitration allow the

most efficient memory to be selected for each application. At IDT, innovation counts only when it provides system advantages to the user.

Both commercial and military versions of all IDT memories are available. Our military devices are manufactured and processed strictly in conformance with all the administrative processing and performance requirements of MIL-STD-883. Because we anticipated increased military radiation resistance requirements, all devices are also offered with special radiation resistant processing and guarantees. As the leading supplier of military specialty RAMs, IDT provides performance and quality levels second to none.

Our commercial dual-port and four-port memories, in fact, share most processing steps with military devices.

6.0

## **TABLE OF CONTENTS**

		PAGE
<b>SPECIALTY MEMOR</b>	Y PRODUCTS	
IDT7130SA/LA	8K (1K x 8) Dual-Port RAM (Master)	6.1
IDT7140SA/LA	8K (1K x 8) Dual-Port RAM (Slave)	6.1
IDT7030SA/LA	8K (1K x 8) Dual-Port RAM (Master)	
IDT7040SA/LA	8K (1K x 8) Dual-Port RAM (Slave)	
IDT7132SA/LA	16K (2K x 8) Dual-Port RAM (Master)	
IDT7142SA/LA	16K (2K x 8) Dual-Port RAM (Slave)	
IDT7032SA/LA	16K (2K x 8) Dual-Port RAM (Master)	
IDT7042SA/LA	16K (2K x 8) Dual-Port RAM (Slave)	
IDT71321SA/LA	16K (2K x 8) Dual-Port RAM (Master with Interrupts)	
IDT71421SA/LA	16K (2K x 8) Dual-Port RAM (Slave with Interrupts)	
IDT7012	18K (2K x 9) Dual-Port RAM	
IDT70121S/L	18K (2K x 9) Dual-Port RAM (Master with Busy and Interrupt)	6.7
IDT70125S/L	18K (2K x 9) Dual-Port RAM (Slave with Busy and Interrupt)	6.7
IDT7133SA/LA	32K (2K x 16) Dual-Port RAM (Master)	
IDT7143SA/LA	32K (2K x 16) Dual-Port RAM (Slave)	6.8
IDT7134SA/LA	32K (4K x 8) Dual-Port RAM	
IDT71342SA/LA	32K (4K x 8) Dual-Port RAM (with Semaphore)	
IDT7014S	36K (4K x 9-Bit) Dual-Port RAM	
IDT7099S	36K (4K x 9) Synchronous Dual-Port RAM	6.12
IDT7005S/L	64K (8K x 8) Dual-Port RAM	6.13
IDT7024S/L	64K (4K x 16) Dual-Port RAM	6.14
IDT7006S/L	128K (16K x 8) Dual-Port RAM	6.15
IDT7025S/L	128K (8K x 16) Dual-Port RAM	6.16
IDT7050S/L	8K (1K x 8) FourPort™ Static RAM	6.17
IDT7052S/L	16K (2K x 8) FourPort™ Static RAM	6.18
CURCYCTEMS DRODI	ICTS (Places refer to make indicated in Section 7 of this book )	
	JCTS (Please refer to pages indicated in Section 7 of this book.)	
MULTI-PORT MODULES IDT70M74	4K x 16 FourPort™ Static RAM Multichip Module	7.0
		7.2
IDT7M1002 IDT7M1014	16K x 32 Dual-Port Static RAM Module	7.3 7.4
	4K x 36 Synchronous Dual-Port Static RAM Module	
IDT7M1024	2K x 36 Dual-Port Static RAM Module	
IDT7M1012 IDT7MB6036	128K x 16 Dual-Port RAM (Shared Memory Module)	
	64K x 16 Dual-Port RAM (Shared Memory Module)	
IDT7MB6046 IDT7MB1006	64K x 16 Dual-Port Static RAM Module	
IDT7MB1006	32K x 16 Dual-Port RAM (Shared Memory Module)	
IDT7MB1008	32K x 16 Dual-Port Static RAM Module	7.8 7.8
	16K x 9 Dual-Port Static RAM Module	
IDT7M1005 IDT7M1004	8K x 9 Dual-Port Static RAM Module	
IDT7M1004	128K x 8 Dual-Port Static RAM Module	
IDT7MP1021	128K x 8 Dual-Port Static RAM Module	
IDT7MF1021	64K x 8 Dual-Port Static RAM Module	7.11
IDT7MP1023	64K x 8 Dual-Port Static RAM Module	
ID I / IVII TUZO	UTIX A U DUGITI VIL GIGIIL MAIN MIUUUIE	7.11



### CMOS DUAL-PORT RAM 8K (1K x 8-BIT)

IDT7130SA/LA IDT7140SA/LA

#### **FEATURES**

- · High-speed access
  - -Military: 25/30/35/45/55/70/90/100/120ns (max.)
- -Commercial: 20/25/30/35/45/55/70/90/100ns (max.)
- · Low-power operation
- ---IDT7130/IDT7140SA Active: 325mW (typ.) Standby: 5mW (typ.)
- —IDT7130/IDT7140LA Active: 325mW (typ.) Standby: 1mW (typ.)
- MASTER IDT7130 easily expands data bus width to 16-or-more-bits using SLAVE IDT7140
- On-chip port arbitration logic (IDT7130 Only)
- BUSY output flag on IDT7130; BUSY input on IDT7140
- INT flag for port-to-port communication
   Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible, single 5V ±10% power supply
- · Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-86875
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

#### DESCRIPTION

The IDT7130/IDT7140 are high speed 1K x 8 dual-port static RAMs. The IDT7130 is designed to be used as a stand-alone 8-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7140 "SLAVE" dual-port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address, and I/O pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by  $\overline{\text{CE}}$ , permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 325mW of power at maximum access times as fast as 20ns. Low-power (LA) versions offer battery backup data retention capability, with each dual-port typically consuming 200μW from a 2V battery.

The IDT7130/IDT7140 devices are packaged in 48-pin sidebraze or plastic DIPs, 48- or 52-pin LCCs, 52-pin PLCCs, and 48-Lead flatpacks. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

2689 drw 01

#### **FUNCTIONAL BLOCK DIAGRAM**



#### NOTES:

 IDT7130 (MASTER): BUSY is open drain output and requires pullup resistor.
 IDT7140 (SLAVE): BUSY is input.

Open drain output: requires pullup resistor.

2. Open drain output, requires pullup resistor.


CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

6.1

**APRIL 1992** 

#### PIN CONFIGURATIONS



2689 drw 02 DIP **TOP VIEW** 


ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
Та	Operating Temperature	0 to +70	-55 to +125	ů
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ů
lout	DC Output Current	50	50	mΑ
NOTE:				2689 tbl 01

#### NOTE:


1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

VTERM must not exceed Vcc + 0.5V.



48-PIN LCC/FLATPACK **TOP VIEW** 

2689 drw 03



52-PIN LCC/PLCC TOP VIEW

2689 drw 04

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧
NOTE:				- 2	2689 tbl 02

1. VIL (min.) = -3.0V for pulse width less than 20ns. 2. VTERM must not exceed Vcc + 0.5V.

#### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	ov	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%

### 6

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ±10%)

Symbol	Parameter	Test Conditions		130SA 140SA Max.	IDT7 IDT7 Max.	Unit	
lu	Input Leakage Current <sup>(9)</sup>	VCC = 5.5V, $VIN = 0V$ to $VCC$	_	10	<u> </u>	5	μА
lLO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10		5	μА
Vol	Output Low Voltage (I/O0-I/O7)	loL = 4.0mA		0.4	_	0.4	V
Vol	Open Drain Output Low Voltage (BUSY, INT)	IoL = 16mA	_	0.5		0.5	V
Vон	Output High Voltage	loн = -4mA	2.4		2.4		V

2689 tbl 04

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (1,8) ( $Vcc = 5.0V \pm 10\%$ )

Symbol	Parameter	Test Conditions	Version				x 25 <sup>(6)</sup> x 25 <sup>(6)</sup> Max.	7130 7140 Typ.	x 30 <sup>(6)</sup> x 30 <sup>(6)</sup> Max.	7140	x 35 <sup>(7)</sup> x 35 <sup>(7)</sup> Max.	7140 Typ.	x 45 x 45 Max.	Unit
lcc	Dynamic Operating Current (Both Ports	CE = VIL Outputs Open	Mil. SA LA			125 125	300 240	125 125	295 235	125 125	290 230	75 75	230 185	mA
	Active)	$f = fMAX^{(4)}$	Com'l.SA	125 125	265 215	125 125	260 210	125 125	255 205	75 75	195 155	75 75	190 145	'''^
ISB1	Standby Current (Both Ports - TTL	CEL and CER ≥ VIH  f = fMAX <sup>(4)</sup>	Mil. SA			30 30	80 60	30 30	80 60	30 30	80 60	25 25	65 55_	mA
	Level Inputs)	I - IWAA	Com'l.SA	30 30	65 45	30 30	65 45	30 30	65 45	25 25	65 45	25 25	65 45	]''''
IsB2	Standby Current (One Port - TTL	CEL or CER ≥ VIH Active Port Outputs	Mil. SA LA			80 80	195 160	80 80	190 155	80 80	185 150	40 40	135 110	mA
	Level Inputs)	Open, $f = fMAX^{(4)}$	Com'l.SA		180 145	80 80	175 140	80 80	170 135	40 40	130 95	40 40	120 85	]`
ISB3	Full Standby Current (Both Ports - All	Both Ports CEL and CER ≥ Vcc -0.2V	Mil. SA			1.0 0.2	30 10	1.0	30 10	1.0 0.2	30 10	1.0 0.2	30 10	
	CMOS Level Inputs)	$Vin \ge Vcc -0.2V \text{ or } Vin \le 0.2V, f = 0^{(5)}$	Com'l.SA	1,0 0,2	15 5	1.0 0.2	15 5	1.0 0.2	15. 5	1.0 0.2	15 4	1.0 0.2	15 4	mA
ISB4	Full Standby Current (One Port - All	One Port CEL or CER ≥ Vcc -0.2V	Mil. SA		<b>!</b> —	70	185	70	180	70	175	40	125	
	CMOS Level Inputs)	Vin ≥ Vcc -0.2V or	LA_	<u> </u>		70	150	70	145	· 70	140	35	95	
	4	VIN ≤ 0.2V Active Port Outputs Open, f = fMAX <sup>(4)</sup>	Com'l. SA LA	70 70	175 140	70 70	170 135	70 70	165 130	40 35	90	40 35	105 80	mA

#### NOTES:

- 1. "x" in part numbers indicates power rating (SA or LA).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tac, and using
  "AC TEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. Not available in DIP packages, see 7030/40 data sheet.
- 7. DIP packages for 0°C to +70°C only, see 7030/40 data sheet.
- 8. Vcc=5V, Ta=+25°C for Typ.
- 9. At Vcc≤2.0V input leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (1,6) (Continued) (Vcc = 5.0V ±10%)

Symbol	Parameter	Test Conditions	Version		) x 55 ) x 55 Max.		x 70 x 70 Max.		x 90 x 90 Max.		x 100	7130 > 7140 > Typ.		
loc	Dynamic Operating Current (Both Ports	CE = VIL Outputs Open	Mil. SA LA	65 _65	230 185	65 65	225 180	65 65	200 160	65 65	190 155	65 65	190 155	mA
	Active)	f = fMAX <sup>(4)</sup>	Com'l.SA	65 65	180 140	65 65	180 135	65 65	180 130	65 65	180 130		_	""^
ISB1	Standby Current (Both Ports - TTL	CEL and CER ≥ VIH  f = fMAX <sup>(4)</sup>	Mil. SA LA	25 25	65 55	25 25	65 55	25 25	65 45	25 25	65 45	25 25	65 45	mA
	Level Inputs)		Com'l. SA	25 25	65 45	25 25	60 40	25 25	55 35	25 25	55 35			
ISB2	Standby Current (One Port - TTL	CEL or CER ≥ VIH Active Port Outputs	Mil. SA LA	40 40	135 110	40 40	135 110	40 40	125 100	40 40	125 100	40 40	125 100	mA
	Level Inputs)	Open, f = fMAX <sup>(4)</sup>	Com'l.SA	40 40	115 85	40 40	110 85	40 40	110 75	40	110 75	_		
ISB3	Full Standby Current (Both Ports - All	Both Ports CEL and CER ≥ Vcc -0.2V	Mil. LA	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(5)}$	Com'l. SA	1.0 0.2	15 4	1.0 0.2	15 4	1.0 0.2	15 4	1.0 0.2	15 4		_	IIIA
ISB4	Full Standby Current (One Port - All	One Port CEL or CER ≥ Vcc -0.2V	Mil. SA	40	120	40	115	40	110	40	110	40	110	
	CMOS Level Inputs)	Vin ≥ Vcc -0.2V or Vin ≤ 0.2V	LA Com'l. SA	35 40	90 100	35 40	85 100	35 40	80 95	35 40	95	35	80	mA
		Active Port Outputs Open, f = fMAX <sup>(4)</sup>	COIITI. LA	35	75	. 35	75	35	70	35	70		_	

#### NOTES:

- 1. "x" in part numbers indicates power rating (SA or LA).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using
  "AC TEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. Vcc=5V, Ta=+25°C for Typ.

DATA RETENTION CHARACTERISTICS (LA Version Only)


Symbol	Parameter	Test Conditions	Test Conditions			OLA Max.	Unit
VDR	Vcc for Data Retention			2.0		0	٧
ICCDR	Data Retention Current		Mil.		100	4000	μΑ
		Vcc = 2.0V, <del>CE</del> ≥ Vcc -0.2V	Com'i.		100	1500	μА
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	Vin ≥ Vcc -0.2V or Vin ≤ 0.2V		0	_	_	ns
t <sub>R</sub> (3)	Operation Recovery Time			tRC <sup>(2)</sup>	_	<del>-</del>	ns

#### NOTES:

- 1. VCC = 2V, TA = +25°C
- 2. trc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

2689 tbl 07

#### DATA RETENTION WAVEFORM



#### **AC TEST CONDITIONS**

GND to 3.0V 5ns 1.5V 1.5V See Figures 1, 2, and 3
See Figures 1, 2, and 3

2689 tbl 08




Figure 1. Output Load




Figure 2. Output Load (for thz, tLz, twz, and tow)




Figure 3. BUSY and INT Output Load

\* Including scope and jig

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(5)</sup>

		7130 x 2 7140 x 2					x 30 <sup>(6)</sup>		x 35 <sup>(7)</sup> x 35 <sup>(7)</sup>		) x 45 ) x 45	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle											
tRC	Read Cycle Time	20	>	25		30		35	_	45		ns
taa	Address Access Time	- O	20		25		30	<b>—</b>	35	_	45	ns
tace	Chip Enable Access Time	- *	20		25	_	30	_	35	_	45	ns
tAOE	Output Enable Access Time	— <i>«</i>	10	_	12	-	15		25		30	ns
<b>t</b> OH	Output Hold From Address Change	0 💮	<u> </u>	0		0		0	_	0		ns
tLZ	Output Low Z Time (1,4)	0		0		0		5		5		ns
tHZ	Output High Z Time(1,4)	— × × × ×	8	_	10	_	12		15	_	20	ns
<b>t</b> PU	Chip Enable to Power Up Time(4)	0		0		0		0		0		ns
tPD	Chip Disable to Power Down Time <sup>(4)</sup>	-3.	50	_	50		50	_	50	_	50	ns

2689 tbl 09

2689 tbl 10

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(5)</sup> (Continued)

			x 55 x 55		x 70 x 70		x 90 x 90	ı	x 100 x 100		k 120 <sup>(3)</sup> k 120 <sup>(3)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									•		
trc	Read Cycle Time	55		70		90		100		120		ns
tAA	Address Access Time		55	_	70	_	90	_	100	T —	120	ns
<b>t</b> ACE	Chip Enable Access Time	_	55	T —	70		90	_	100	T —	120	ns
<b>t</b> AOE	Output Enable Access Time	_	35	<u> </u>	40		40		40	T —	60	ns
ton	Output Hold From Address Change	0		0		10		10		10		ns
tLZ	Output Low Z Time (1,4)	5		5		5	_	5		5		ns
tHZ	Output High Z Time(1,4)		30		35	_	40		40	_	40	ns
<b>t</b> PU	Chip Enable to Power Up Time(4)	0		0		0		0		0		ns
tPD	Chip Disable to Power Down Time <sup>(4)</sup>	_	50	_	50	_	50	_	50	<del></del>	50	ns


NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).

2. 0°C to +70°C temperature range only.

- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. "x" in part numbers indicates power rating (SA or LA).
- 6. Not available in DIP packages, see 7030/40 data sheet.
- 7. DIP packages for 0°C to +70°C only, see 7030/40 data sheet.

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1, 2, 4)



#### NOTES:


1. R/W is high for Read Cycles.

2. Device is continuously enabled,  $\overline{CE} = VIL$ .

3. Addresses valid prior to or coincident with  $\overline{CE}$  transition low.

4. OE = VIL.

### TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1, 3)



2689 drw 08

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = V_{IL}$ .
- 3. Addresses valid prior to or coincident with  $\overline{\text{CE}}$  transition low.
- 4. OE = VIL.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (7)

			20 <sup>(2,8)</sup> 20 <sup>(2,8)</sup>	7140 x 25 <sup>(8)</sup> 7			x 30 <sup>(8)</sup> x 30 <sup>(8)</sup>		x 35 <sup>(9)</sup> x 35 <sup>(9)</sup>	7140 x 45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cy	rcle	•						•		-		
twc	Write Cycle Time(5)	20	8 <sub>000</sub>	25		30		35		45		ns
tEW	Chip Enable to End of Write	15	<i>[</i>	20		25		30		35	_	ns
taw	Address Valid to End of Write			20		25		30		35		ns
tas	Address Set-up Time	0 ,	<u> </u>	0		0		0		0		ns
twp	Write Pulse Width (6)	15 🛭	—	20		25		30		35		ns
twn	Write Recovery Time	0 %	<b>—</b>	0	_	0	_	0		0	_	ns
tow	Data Valid to End of Write	10 🐇	···-	12		15		20		20		ns
tHZ	Output High Z Time (1, 4)	-:	8		10	_	12	_	15		20	ns
<b>t</b> DH	Data Hold Time	0		0		0	_	0		0	_	ns
twz	Write Enabled to Output in High Z (1, 4)		∞ 8	_	10	_	12	<del>-</del>	15		20	ns
tow	Output Active From End of Write (1, 4)	0	·· —	0		0		0		0		ns

2689 tbl 11

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(7)

		7130 x 55 7140 x 55			x 70 x 70		x 90 x 90	7130 x 100 7140 x 100		7130 x 120 <sup>(3)</sup> 7140 x 120 <sup>(3)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cy	rcle											
twc	Write Cycle Time <sup>(5)</sup>	55	_	70		90		100		120		ns
tEW	Chip Enable to End of Write	40		50		85		90		100		ns
taw	Address Valid to End of Write	40	_	50		85	-	90	_	100	_	ns
tas	Address Set-up Time	0	_	0		0	_	0	_	0	_	ns
twp	Write Pulse Width (6)	40	_	50		55		55	_	65	_	ns
twr	Write Recovery Time	0	_	0		0	_	0	_	0		ns
tow	Data Valid to End of Write	20		30		40	_	40	_	40	_	ns
tHZ	Output High Z Time (1, 4)		30	_	35	_	40		40	<b>—</b>	40	ns
tDH	Data Hold Time	0		0		0	_	0		0		ns
twz	Write Enabled to Output in High Z (1, 4)		30	_	35		40		40		50	ns
tow	Output Active From End of Write (1, 4)	0	-	0		0	_	0		0	_	ns
NOTES:												2689 tbl 12

NOTES:

- Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only
- 4. This parameter guaranteed but not tested.
- 5. For MASTER/SLAVE combination, two = tBAA + twp.
- 6. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 7)
- 7. "x" in part numbers indicates power rating (SA or LA).
- 8. Not available in DIP packages, see 7030/40 data sheet.
- 9. DIP packages for 0°C to +70°C only, see 7030/40 data sheet.

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

		,		
Symbol	Parameter (1)	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
COUT	Output Capacitance	VIN = 0V	11	pF

#### NOTE:


2689 tbl 13

6.1

This parameter is determined by device characterization but is not production tested.


### 6

### TIMING WAVEFORM OF WRITE CYCLE NO. 1, $(R/\overline{W} \text{ CONTROLLED TIMING})^{(1,2,3,7)}$



2689 drw 09

### TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING)(1,2,3,5)



2689 drw 10

- 1.  $\mbox{R/$\overline{W}$}$  must be high during all address transitions.
- A write occurs during the overlap (tew or twe) of a low CE and a low R/W.
   twn is measured from the earlier of CE or R/W going high to the end of the write cycle.
- Unring this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the RW low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig).
- 7. If OE is low during a R/W controlled write cycle, the write pulse width must be larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (8)

		7130 x 2 7140 x 2							x 35 (11) x 35 (11)		0 x 45 0 x 45	:
Symbol	Parameter		Max.		Max.		Max.	Min.		Min.		Unit
BUSY	TIMING (FOR MASTER IDT7130 ONLY)								4			
<b>t</b> BAA	BUSY Access Time to Address	_	20	· —	25	_	30	_	35	_	35	ns
<b>t</b> BDA	BUSY Disable Time to Address	— »	.20	_	20	_	25		30		35	ns
<b>t</b> BAC	BUSY Access Time to Chip Enable	- 8	20	-	20		25		30	_	30	ns
tBDC	BUSY Disable Time to Chip Enable	· — 👑	20	_	20	_	25	_	25	_	25	ns
twdd	Write Pulse to Data Delay <sup>(3)</sup>	— ×3	50	_	50		50	_	60	· —	70	ns
todd	Write Data Valid to Read Data Delay <sup>(3)</sup>	- 800	35	_	35	_	- 35	-	35		45	ns
taps	Arbitration Priority Set-up Time (4)	5 💮	»—	· 5		5		5		5	_	ns
<b>t</b> BDD	BUSY Disable to Valid Data(5)		Note 5	_	Note 5		Note 5	_	Note 5		Note 5	ns
BUSY	NPUT TIMING (FOR SLAVE IDT7140 O	VLY)			· ·							
twB	Write to BUSY Input(6)	0 💯	_	0	_=_	0	_	0	_	0		ns
twn	Write Hold After BUSY(7)	12	_	15		20		20	_	20		ns
twdd	Write Pulse to Data Delay <sup>(9)</sup>		50		50		50		60	-	70	ns
todo	Write Data Valid to Read Data Delay (9)		35	_	35		35	_	35	_	45	ns
												0000 451 4.4

2689 tbl 14

2689 tbl 15

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (8)

		7130 x 55 7140 x 55		7130 x 70 7140 x 70		7130 x 90 7140 x 90				7130 x 120 <sup>(2)</sup> 7140 x 120 <sup>(2)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIMING (FOR MASTER IDT7130 ONLY)												
tbaa	BUSY Access Time to Address	_	45	_	45	_	45	-	50	_	60	ns
tBDA	BUSY Disable Time to Address	_	40		40		45		50	<del></del>	60	ns
tBAC	BUSY Access Time to Chip Enable	_	35	_	35		45		50	T —	60	ns
tBDC	BUSY Disable Time to Chip Enable		30		30	_	45	_	50	_	60	ns
twdd	Write Pulse to Data Delay(3)	_	80	-	90	-	100	_	120		140	ns
todo	Write Data Valid to Read Data Delay(3)	_	55	_	70	_	90	l —	100	<b> </b>	120	ns
taps	Arbitration Priority Set-up Time(4)	5	_	5		5	-	5		5	-	ns
tBDD	BUSY Disable to Valid Data <sup>(5)</sup>	_	Note 5	_	Note 5		Note 5	_	Note 5	T —	Note 5	ns
BUSY INPUT TIMING (FOR SLAVE IDT7140 ONLY)												
twB	Write to BUSY Input <sup>(6)</sup>	0	_	0		0	_	0		0	_	ns
twH	Write Hold After BUSY(7)	. 20	<b>—</b> .	. 20	_	20	_	20	_	20	_	ns
twdd	Write Pulse to Data Delay <sup>(9)</sup>	_	80	_	90	_	100	_	120		140	ns
todo	Write Data Valid to Read Data Delay (9)	_	55	1	70		90	_	100	T —	120	ns

NOTES:

1. 0°C to +70°C temperature range only.

2. -55°C to +125°C temperature range only.

- 3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT7130 only)".
- 4. To ensure that the earlier of the two ports wins.
- 5. tbbb is a calculated parameter and is the greater of 0, twbb-twp (actual) or tbbb-tbw (actual).
- 6. To ensure that the write cycle is inhibited during contention.
- 7. To ensure that a write cycle is completed after contention.
- 8. "x" in part numbers indicates power rating (SA or LA).
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7140 Only)".

6.1


- 10. Not available in DIP packages, see 7030/40 data sheet.
- 11. DIP packages for 0°C to +70°C only, see 7030/40 data sheet.

10

## 6

2689 drw 11


## TIMING WAVEFORM OF READ WITH BUSY (1,2,3) (FOR MASTER IDT7130 ONLY)



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at LO for the reading port.


## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY (1,2,3) (FOR SLAVE IDT7140 ONLY)



#### NOTES:

- 1. Assume BUSY input at HI for the writing port, and OE at LO for the reading port.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.


### TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7140 ONLY)



2689 drw 13


# TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text{CE}}$ ARBITRATION (FOR MASTER IDT7130 ONLY)

#### **CEL VALID FIRST:**




#### **CER VALID FIRST:**

2689 drw 14



# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION<sup>(1)</sup> (FOR MASTER IDT7130 ONLY)

#### LEFT ADDRESS VALID FIRST:



#### **RIGHT ADDRESS VALID FIRST:**

ADDR R

ADDRESSES MATCH

ADDRESSES DO NOT MATCH

TAPS

TIBAA

TIBAA

TIBAA

NOTE: 1. CEL = CER = VIL

## 6

2689 tbl 17

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (3)

Symbol	Parameter	7130 x 20 <sup>(1,4)</sup> 7140 x 20 <sup>(1,4)</sup> Min. Max.		x 25 <sup>(4)</sup> x 25 <sup>(4)</sup> Max.		x 30 <sup>(4)</sup> x 30 <sup>(4)</sup> Max.		x 35 <sup>(5)</sup> x 35 <sup>(5)</sup> Max.	7140	x 45 x 45 Max.	Unit
Interrupt Timing											
tas	Address Set-up Time	0	0	_	0		0	_	0		ns
twn	Write Recovery Time	0 —	0		0		0	_	0		ns
tins	Interrupt Set Time	— <u> </u>		25	T —	30		35	_	40	ns
tinr	Interrupt Reset Time	— 👸 20	_	25	T —	30		35	_	40	ns
											2689 tbl 16


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

7130 x 55 7130 x 70 7130 x 90 7130 x 100 7130 x 120(2) 7140 x 55 7140 x 70 7140 x 90 7140 x 100 7140 x 120<sup>(2)</sup> Symbol Parameter Min. Max. Min. Max. Min. Max. Min. Max. Unit Min. Max. Interrupt Timing Address Set-up Time ō tas 0 0 0 0 ns twn Write Recovery Time 0 0 0 0 0 ns Interrupt Set Time 45 tins 50 55 60 70 ns Interrupt Reset Time 45 50 55 **tin**R 60 70 ns


#### NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. "x" in part numbers indicates power rating (SA or LA).
- 4. Not available in DIP packages, see 7030/40 data sheet.
- 5. DIP packages for 0°C to +70°C only, see 7030/40 data sheet.

### TIMING WAVEFORM OF INTERRUPT MODE (1, 2)



2689 drw 18




#### NOTES:


- 1.  $\overline{CE}L = \overline{CE}R = VIL$
- 2. INTL and INTR are reset (high) during power up.

## TIMING WAVEFORM OF INTERRUPT MODE(1, 2)

## RIGHT SIDE SETS INTL:



## LEFT SIDE CLEAR INTL:




2689 drw 21

#### NOTES:

1. CEL = CER = VIL

2. INTR and INTL are reset (high) during power up.

## 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



2689 drw 22

NOTE:

1. No arbitration in IDT7140 (SLAVE). BUSY-IN inhibits write in IDT7140 (SLAVE).

## **FUNCTIONAL DESCRIPTION:**

The IDT7130/IDT7140 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. The IDT7130/IDT7140 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Noncontention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag (INT) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 3FF. The message (8-bits) at 3FE or 3FF is user defined. If the interrupt function is not used, address locations 3FE or 3FF are not used as mailboxes, but as part of the random access memory. Refer to Table II for the interrupt operation.

## ARBITRATION LOGIC FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active  $\overline{\text{BUSY}}$  flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the write operation is invalid for the

port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CE}$ , on-chip control logic arbitrates between  $\overline{CE}$ L and  $\overline{CE}$ R for access; or (2) if the  $\overline{CE}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's  $\overline{BUSY}$  flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

6

## TRUTH TABLES

## TABLE I – NON-CONTENTION READ/WRITE CONTROL<sup>(4)</sup>

	_,		- 001111	
Le	ft Or	Right	Port (1)	
R/W	CE	ΟĒ	D0-7	Function
X	Н	Х	Z	Port Disabled and in Power
[]				Down Mode ISB2 or ISB4
Х	Н	Х	Z	CER = CEL = H, Power Down
				Mode, ISB1 or ISB3
L	L	Х	DATAIN	Data on Port Written into Memory (2)
Н	L	L	DATAOUT	Data in Memory Output on Port(3)
Н	L	H	Z	High Impedance Outputs

2689 tbl 18

#### NOTES:

- 1. AoL-AoL≠AoR-AoR
- 2. If BUSY = L, data is not written
- 3. If  $\overline{BUSY} = L$ , data may not be valid, see two and too timing.
- 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

## TABLE II – INTERRUPT FLAG<sup>(1, 4)</sup>

	Left Port				Right Port					
R/WL	CEL	OEL	AoL-AoL	INTL	R/WR	CER	OER	AoL-Agr	INTR	Function
L	L	X	3FF	Х	Х	Х	Х	Х	L(2)	Set Right INTR Flag
Х	Х	X	Х	· X	Х	Ľ	L	3FF	H(3)	Reset Right INTR Flag
X	X	X	Х	L(3)	L	L	Х	3FE	X	Set Left INTL Flag
X	Ĺ	L	3FE	H <sup>(2)</sup>	Х	Х	X	X	Х	Reset Left INTL Flag

NOTES:

1. Assumes BUSYL = BUSYR = H.

2. If BUSYL = L, then NC.

3. If BUSYR = L, then NC.

4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE

## TABLE III - ARBITRATION (2)

Left	Port	Righ	t Port	Flag	/s <sup>(1)</sup>	
CEL	AoL-AoL	CER	Aor-Aor	BUSYL	BUSYR	Function
Н	Х	Н	Х	Н	Н	No Contention
L	Any	Н	X	Н	Н	No Contention
Н	Х	L	Any	Н	Н	No Contention
L	≠ Aon-Aon	L	≠ AoL-A9L	Н	Н	No Contention
Address Arb	itration With CE L	ow Before Add	ress Match			
L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L.	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CE Arbitratio	n With Address I	Match Before C	E			
LL5R	= A0R-A9R	LL5R	= A0L-A9L	Н	L	L-Port Wins
RL5L	= AOR-A9R	RL5L	= AoL-A9L	L	Н	R-Port Wins
LW5R	= A0R-A9R	LW5R	= AoL-A9L	Н	L	Arbitration Resolved
LW5R	= AoR-A9R	LW5R	= AoL-AoL	L	Н	Arbitration Resolved
OTES:						268

#### NOTES:

1. INT Flags Don't Care.

2. X = DON'T CARE, L = LOW, H = HIGH

LV5R = Left Address Valid ≥ 5ns before right address. RV5L = Right Address Valid ≥ 5ns before left address. Same = Left and Right Addresses match within 5ns of each other.

LL5R = Left CE = LOW ≥ 5ns before Right CE.

RL5L = Right  $\overline{CE}$  = LOW  $\geq$  5ns before Left  $\overline{CE}$ .

LW5R = Left and Right CE = LOW within 5ns of each other.



## CMOS DUAL-PORT RAM 8K (1K x 8-BIT)

**PRELIMINARY** IDT7030SA/LA IDT7040SA/LA

#### **FEATURES:**

High-speed access

-Military: 25/35/45ns (max.) —Commercial: 20/25/35ns (max.)

· Low-power operation --IDT7030/40SA

> Active: 400mW (typ.) Standby: 7mW (typ.)

—IDT7030/40LA

Active: 400mW (typ.) Standby: 2mW (typ.)

MASTER IDT7030 easily expands data bus width to 16or-more-bits using SLAVE IDT7040

On-chip port arbitration logic (IDT7030 only)

BUSY output flag on IDT7030; BUSY input on IDT7040

INT flag for port-to-port communication

Fully asynchronous operation from either port

Battery backup operation-2V data retention

TTL-compatible, single 5V ±10% power supply

Military product compliant to MIL-STD-883, Class B

Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

### DESCRIPTION:

The IDT7030/IDT7040 are high speed 1K x 8 dual-port static RAMs. The IDT7030 is designed to be used as a stand-alone 8-bit dual-port RAM or as a "MASTER" dualport RAM together with the IDT7040 "SLAVE" dual-port in 16-bit-or-more word width systems. Using the IDT MASTER/ SLAVE dual-port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address, and I/O pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by CE, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 400mW of power at maximum access times as fast as 20ns. Lowpower (LA) versions offer battery backup data retention capability, with each dual-port typically consuming 200µW from a 2V battery.

The IDT7030/IDT7040 devices are packaged in 48-pin sidebraze or plastic DIPs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

2690 drw 01

#### FUNCTIONAL BLOCK DIAGRAM



#### NOTES:

IDT7030 (MASTER): BUSY is open drain output and requires pullup resistor. IDT7040 (SLAVE): BUSY is input.


2. Open drain output: requires pullup resistor.

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**APRIL 1992** 

## **PIN CONFIGURATIONS**



DIP **TOP VIEW**  2690 drw 02

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	. V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ô
Тѕтс	Storage Temperature_	-55 to +125	-65 to +150	°C
Іоит	DC Output Current	50	50	mΑ

#### NOTE:

2690 tbl 01

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

## CAPACITANCE (TA = $\pm 25^{\circ}$ C f = 1 0MHz)

Symbol	Parameter (1)	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	11	рF
Соит	Output Capacitance	VIN = 0V	11	рF
NOTE:		1	20	90 tbl 0

#### NOTE:

1. This parameter is determined by device characterization but is not production tested.

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
<b>V</b> IH	Input High Voltage	2.2		6.0 <sup>(2)</sup>	<
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

2. VTERM must not exceed Vcc + 0.5V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Amblent Temperature	GND	Vcc			
Military	-55°C to +125°C	٥٧	5.0V ± 10%			
Commercial	0°C to +70°C	٥٧	5.0V ± 10%			

2690 tbl 03

## 6

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ±10%)

Symbol	Parameter	Test Conditions	IDT7030SA IDT7040SA Min. Max.		IDT IDT Max.	Unit	
_ <del></del>			IVIIII.		Wax.	Max.	<del> </del>
ILI	Input Leakage Current <sup>(7)</sup>	Vcc = 5.5V, Vin = 0V to Vcc		10	_	5	μА
lto	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10		5	μΑ
Vol	Output Low Voltage (I/Oo-I/O7)	OL = 4.0mA	_	0.4	_	0.4	٧
Vol	Open Drain Output Low Voltage (BUSY, INT)	IOL = 16mA	-	0.5	_	0.5	٧
Vон	Output High Voltage	Юн = -4mA	2.4		2.4		V

2690 tbl 05

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1,6)</sup> (Vcc = $5.0V \pm 10\%$ )

			7030 x 20 <sup>(2)</sup>		1	0 x 25 0 x 25			7030 x 45 <sup>(3)</sup> 7040 x 45 <sup>(3)</sup>				
Symbol	Parameter	Test Condition	Version	on	Typ.	Max.		Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE = VIL Outputs Open f = fMAX <sup>(4)</sup>	Mil. Com'l.	SA LA SA	_ _ 125	265	125 125 125	300 240 260	125 125 125	290 230 250	125 125 —	285 225	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	CEL and CER ≥ VIH f = fMax <sup>(4)</sup>	Mil. Com'l.	SA LA SA LA		215 — — 65 45	30 30 30 30 30	80 60 65 45	30 30 30 30 30	80 60 65 45	30 30 —	80 60 —	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	CEL or CER ≥ VIH Active Port Outputs Open, f = fMAX <sup>(4)</sup>	Mil. Com'l.	SA LA SA LA	— — 80	180 145	80 80 80 80	195 160 175 140	80 80 80 80	185 150 165 130	80 80 —	180 145 —	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports CEL and CER ≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, f = 0 <sup>(5)</sup>	Mil. Com'l.	SA LA SA LA	1.0 0.2	- 15 5	1.0 0.2 1.0 0.2	30 10 15 5	1.0 0.2 1.0 0.2	30 10 15 5	1.0 0.2 —	30 10 —	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port ŒL or ŒR ≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V Active Port Outputs Open, f=fMAX <sup>(4)</sup>	Mil. Com'l.	SA LA SA LA	 70 70	175 140	70 70 70 70	185 150 170 135	70 70 70 70	175 140 160 125	70 70 — —	170 135 —	mA

NOTES:

- 1. x in part numbers indicates power rating (SA or LA).
- 2.  $0^{\circ}$ C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. Vcc=5V, Ta=+25°C for Typ.
- 7. At Vcc≤2.0V input leakages are undefined.


## DATA RETENTION CHARACTERISTICS (LA Version Only)

				IDT703	OLA/IDDT7	040LA	
Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2.0V, <del>CE</del> ≥ Vcc - 0.2V		2.0	_	0	V
ICCDR	Data Retention Current	VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V	Mil.		100	4000	μА
			Com'l.		100	1500	
tcdR <sup>(3)</sup>	Chip Deselect to Data Retention Time			0		_	ns
tR <sup>(3)</sup>	Operation Recovery Time	7		tnc <sup>(2)</sup>	_		ns

#### NOTES:

- 1. Vcc = 2V, Ta = +25°C
- 2. tRc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

## **DATA RETENTION WAVEFORM**



2690 drw 03

## **AC TEST CONDITIONS**

	Input Pulse Levels	GND to 3.0V	
ĺ	Input Rise/Fall Times	5ns	
	Input Timing Reference Levels	1.5V	
	Output Reference Levels	1.5V	
- !	Output Load	See Figures 1, 2 & 3	

2690 tbl 08




Figure 1. Output Load




Figure 3. BUSY and INT Output Load




Figure 2. Output Load (for thz, tLz, twz, and tow)

2690 drw 04

\* Including scope and jig

## 6

2690 tbl 09


# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(5)</sup>

		7030 x 20 <sup>(2)</sup> 7040 x 20 <sup>(2)</sup>		7030 x 25 7040 x 25		7030 x 35 7040 x 35		7030 x 45 <sup>(3)</sup> 7040 x 45 <sup>(3)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	ele									
trc	Read Cycle Time	20	_	25	_	35	_	45	_	ns
taa	Address Access Time		20	_	25		35		45	ns
tACE	Chip Enable Access Time		20	_	25	<u> </u>	35	_	45	ns
tAOE	Output Enable Access Time		10		12		25		30	ns
to+	Output Hold From Address Change	<b>0</b> ≪	_	0	_	0	_	0	_	ns
tLZ	Output Low Z Time <sup>(1,4)</sup>	0 🐇	_	0	_	0		0		ns
tHZ	Output High Z Time <sup>(1,4)</sup>	-::	8	_	10	_	15		20	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(4)</sup>	0	» <del>-</del>	0	_	0		0		ns
tPD	Chip Disable to Power Down Time <sup>(4)</sup>		<sup>**</sup> 50	_	50		50		50	ns

#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. "x" in part numbers indicates power rating (SA or LA).

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE<sup>(1,2,4)</sup>




2690 drw 05

## NOTES:

- R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = V_{IL}$ .
- 3. Addresses valid prior to or coincident with CE transition low.
- 4.  $\overrightarrow{OE} = VIL$ .

## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1,3)



#### NOTES:


- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled, CE = VIL.
- 2. Solution is contained using enabled, CE = VIL. 3. Addresses valid prior to or coincident with  $\overline{CE}$  transition low. 4.  $\overline{OE}$  = VIL.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(7)</sup>


Symbol	7030 x 20 <sup>(2)</sup> 7030 x 25 7030 x 35 7040 x 20 <sup>(2)</sup> 7040 x 25 7040 x 35 Parameter Min. Max. Min. Max. Min. Max.		x 35	7030 : 7040 : Min.	Unit				
Write Cyc									1
twc	Write Cycle Time <sup>(5)</sup>	20	25	_	35		45	_	ns
tew	Chip Enable to End of Write	15	20	_	30		35		ns
taw	Address Valid to End of Write	15 —	20		30	_	. 35	_	ns
tas	Address Set-up Time	0	0	_	0	_	0	_	ns
twp	Write Pulse Width <sup>(6)</sup>	15	20		30		35		ns
twn	Write Recovery Time	0 —	0		0		0		ns
tow	Data Valid to End of Write	10	12	_	20		20		ns
tHZ	Output High Z Time <sup>(1,4)</sup>	—∷ 8	_	10	_	15	_	20	ns
<b>t</b> DH	Data Hold Time	0, -	0	_	0	_	0	_	ns
twz	Write Enabled to Output in High Z <sup>(1,4)</sup>	- 8	_	10	_	15	_	20	ns
tow	Output Active From End of Write <sup>(1,4)</sup>	0 —	0	_	0		0		ns

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. For MASTER/SLAVE combination, two = tBAA + twp.
- Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).
   "x" in part numbers indicates power rating (SA or LA).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING)(1,2,3,7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING)(1,2,3,5)



#### 2690 drw 08

#### NOTES:

- 1. R/W must be high during all address transitions.
- A write occurs during the overlap (tew or twe) of a low CE and a low R/W.
   twn is measured from the earlier of CE or R/W going high to the end of the write cycle. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the RW low transition, the outputs remain in the high impedance state.
- Transition is measured ±500mV from steady state with a 5pF load (including scope and jig).
- 7. If OE is low during a R/W controlled write cycle, the write pulse width must be larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(8)</sup>

		7030 x 20 <sup>(1)</sup> 7040 x 20 <sup>(1)</sup>		0 x 25 0 x 25	-	0 x 35 0 x 35	7030		
Symbol	Parameter	Min. Max.	l l			Max.	7040 x 45 <sup>(2)</sup> Min. Max.		Unit
Busy Tim	ing (For Master IDT7030 Only)								
tBAA	BUSY Access Time to Address	— 20		25		35		35	ns
<b>t</b> BDA	BUSY Disable Time to Address	<b>–</b> 20		20	_	30		35	ns
<b>t</b> BAC	BUSY Access Time to Chip Enable	<b>—</b> 20	_	20		30	_	30	ns
tBDC	BUSY Disable Time to Chip Enable	<b>—</b> 20		20	_	25	_	25	ns
twdd	Write Pulse to Data Delay(3)	<b>—</b> 50		50	_	60	<u>_</u>	70	ns
todd	Write Data Valid to Read Data Delay <sup>(3)</sup>	<b>—</b> 35		35	-	45	_	55	ns
taps	Arbitration Priority Set-up Time <sup>(4)</sup>	5 —	5		5		5	_	ns
tBDD	BUSY Disable to Valid Data <sup>(5)</sup>	— Note 5		Note 5	-	Note 5	_	Note 5	ns
Busy In	out Timing (For Slave IDT7040 Only)	233							
twB	Write to BUSY Input <sup>(6)</sup>	0 —	. 0	_	0	_	0		ns
twн	Write Hold After BUSY <sup>(7)</sup>	12 —	15	_	20		20	_	ns
twdd	Write Pulse to Data Delay <sup>(9)</sup>	50	_	50	_	60	_	70	ns
todo	Write Data Valid to Read Data Delay <sup>(9)</sup>	— 35	_	35		45	_	55	ns


#### NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT7030 only)".
- 4. To ensure that the earlier of the two ports wins.
- 5. tedd is a calculated parameter and is the greater of 0, twod-twp (actual) or todd-tow (actual).
- 6. To ensure that the write cycle is inhibited during contention.
- 7. To ensure that a write cycle is completed after contention.
- 8. "x" in part numbers indicates power rating (SA or LA).
- 9. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (for Slave IDT7040 Only)".

## 6

2690 drw 09

## TIMING WAVEFORM OF READ WITH BUSY (1,2,3) (FOR MASTER IDT7030 ONLY)




NOTES:

1. To ensure that the earlier of the two ports wins.

- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at LO for the reading port.


## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1,2,3) (FOR SLAVE IDT7040 ONLY)



#### NOTES:

- Assume BUSY input at HI for the writing port, and OE at LO for the reading port.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.


## TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7040 ONLY)



2690 drw 11


6.2


## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text{CE}}$ ARBITRATION (FOR MASTER IDT7030 ONLY)



# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION<sup>(1)</sup> (FOR MASTER IDT7030 ONLY)

#### LEFT ADDRESS VALID FIRST:





NOTE: 1. CEL = CER = VIL

## 6

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(3)</sup>


		7030 x 20 <sup>(1)</sup> 7030 x 25 7040 x 20 <sup>(1)</sup> 7040 x 25		7030 x 35 7040 x 35		7030 x 45 <sup>(2)</sup> 7040 x 45 <sup>(2)</sup>				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Interrupt	Timing									
tas	Address Set-up Time	0	<i>-</i> -	0		0		0	,	ns
twn	Write Recovery Time	0 (	₩ —	0	_	0		0	_	ns
tins	Interrupt Set Time	] - //	20	_	25		35		40	ns
tinn	Interrupt Reset Time	-25	20	_	25		35	_	40	ns

#### NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. "x" in part numbers indicates power rating (SA or LA).

## TIMING WAVEFORM OF INTERRUPT MODE(1,2)


### LEFT SIDE SETS INTR:



2690 drw 16

2690 tbl 12

### RIGHT SIDE CLEARS INTR:




NOTES: 1.  $\overline{CE}L = \overline{CE}R = VIL$ 

2. INTL and INTR are reset (high) during power up.


## TIMING WAVEFORM OF INTERRUPT MODE(1,2)

## RIGHT SIDE SETS INTL:



2690 drw 18

## LEFT SIDE CLEARS INTL:




2690 drw 19

#### NOTES:

1.  $\overline{CEL} = \overline{CER} = VIL$ 

2. INTR and INTL are reset (high) during power up.

## 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:

1. No arbitration in IDT7040 (SLAVE). BUSY-IN inhibits write in IDT7040 (SLAVE).

### **FUNCTIONAL DESCRIPTION**

The IDT7030/IDT7040 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. The IDT7030/IDT7040 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Noncontention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag (INT) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE (HEX). Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag (INTR) the right port must read the memory location 3FF. The message (8-bits) at 3FE or 3FF is user defined. If the interrupt function is not used, address locations 3FE or 3FF are not used as mailboxes, but as part of the random access memory. Refer to Table II for the interrupt operation.

## ARBITRATION LOGIC FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the write operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{\text{CE}}$ , on-chip control logic arbitrates between  $\overline{\text{CE}}$  and  $\overline{\text{CER}}$  for access; or (2) if the  $\overline{\text{CEs}}$  are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's  $\overline{\text{BUSY}}$  flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its  $\overline{\text{BUSYL}}$  while another activates its  $\overline{\text{BUSYR}}$  signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMS in width, the writing of the SLAVE RAMS must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than on chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to  $\overline{\text{BUSY}}$  from the MASTER.

6

## **TRUTH TABLES**

## **TABLE I - NON-CONTENTION** READ/WRITE CONTROL<sup>(4)</sup>

Le	ft or	Right	Port <sup>(1)</sup>	
R/W	CE	ŌĒ	D0-7	Function
Х	Η	Х	Z	Port Disabled and in Power Down Mode ISB2 or ISB4
X	Н	Х	Z	CER = CEL = H, Power Down Mode, ISB1 or ISB3
L	L	Х	DATAIN	Data on Port Written into Memory (2
Н	L	L.	DATAOUT	Data in Memory Output on Port (3)
Щ		Н	Z	High Impedance Outputs

NOTES:

2690 tbl 13

- AoL AoL ≠ AoR AoR
   If BUSY = L, data is not written.
- 3. If BUSY = L, data may not be valid, see twop and toop timing.
- 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

## TABLE II – INTERRUPT FLAG<sup>(1,4)</sup>

	Left Port				Right Port					
R/WL	CEL	ŌĒL	AoL-A9L	INTL	R/WR	CER	<u>OE</u> R	Aor-Agr	ĪÑŦĸ	Function
L	L	X	3FF	Х	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	х	х	Х	Х	L	L	3FF	H <sup>(3)</sup>	Reset Right INTR Flag
Χ	х	х	х	L <sup>(3)</sup>	L	L	х	3FE	Х	Set Left INTL Flag
Х	L	L	3FE	H <sup>(2)</sup>	Х	Х	х	Х	X	Reset Left INTL Flag

- 1. Assume  $\overline{BUSY}_L = \overline{BUSY}_R = H$ .
- 2. If BUSYL = L, then NC.

- 3. If BUSYR = L, then NC.
- 4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE.

## TABLE II – ARBITRATION<sup>(1,2)</sup>

Lef	t Port	Rig	ht Port	Fla	ıgs <sup>(1)</sup>	
CEL	AoL-A9L	CER	Aor-Aor	BUSYL	BUSYR	Function
Н	Х	Н	Х	Н	Н	No Contention
L	Any	Н	X	Н	Н	No Contention
Н	Х	L	Any	Н	Н	No Contention
L	≠A0R-A9R	L	≠A0L-A9L	Н	Н	No Contention
Address Arbi	itration With CE L	ow Before Add	ress Match			
L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L	Same	L	Same_	<u>H</u>	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CE Arbitratio	n With Address M	latch Before Cl	<b></b>			
LL5R	=A0R-A9R	LL5R	=A0L-A9L	Н	L	L-Port Wins
RL5L	=A0R-A9R	RL5L	=A0L-A9L	Ļ	Н	R-Port Wins
LW5R	=A0R-A9R	LW5R	=A0L-A9L	Н	L	Arbitration Resolved
LW5R	=A0R-A9R	LW5R	=A0L-A9L	<u> </u>	Н	Arbitration Resolved

NOTES:

2690 tbl 15

- 1. INT Flags Don't Care.
- 2. X = DON'T CARE, L = LOW, H = HIGH. LV5R = Left Address Valid ≥ 5ns before right address. RV5L = Right Address Valid ≥ 5ns before left address. Same = Left and Right Addresses match within 5ns of each other. LL5R = Left CE = LOW ≥ 5ns before Right CE. RL5L = Right CE = LOW ≥ 5ns before Left CE. LW5R = Left and Right CE = LOW within 5ns of each other.



## **CMOS DUAL-PORT RAM** 16K (2K x 8-BIT)

IDT7132SA/LA IDT7142SA/LA

### **FEATURES:**

· High-speed access

Military: 25/30/35/45/55/70/90/100/120ns (max.)

Commercial: 20/25/30/35/45/55/70/90/100ns (max.)

Low-power operation

— IDT7132/42SA Active: 325mW (typ.) Standby: 5mW (typ.) — IDT7132/42LA

Active: 325mW (typ.) Standby: 1mW (typ.)

· Fully asynchronous operation from either port

 MASTER IDT7132 easily expands data bus width to 16-ormore bits using SLAVE IDT7142

On-chip port arbitration logic (IDT7132 only)

• BUSY output flag on IDT7132; BUSY input on IDT7142

• Battery backup operation —2V data retention

TTL-compatible, single 5V ±10% power supply

· Available in popular hermetic and plastic packages

· Military product compliant to MIL-STD, Class B

Standard Military Drawing # 5962-87002

 Industrial temperature range (-40°C to +85°C) is available. tested to miliary electrical specifications

### **DESCRIPTION:**


The IDT7132/IDT7142 are high-speed 2K x 8 dual-port static RAMs. The IDT7132 is designed to be used as a standalone 8-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7142 "SLAVE" dual-port in 16-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 325mW of power at maximum access times as fast as 20ns. Low-power (LA) versions offer battery backup data retention capability. with each dual-port typically consuming 200µW from a 2V battery.

The IDT7132/7142 devices are packaged in a 48-pin sidebraze or plastic DIPs, 48- or 52-pin LCCs, 52-pin PLCCs, and a 48-lead flatpacks. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

### **FUNCTIONAL BLOCK DIAGRAM**



2692 drw 01

#### NOTE:


1. IDT7132 (MASTER): BUSY is open drain output and requires pullup resistor. IDT7142 (SLAVE): BUSY is input.

CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**APRIL 1992** 

## PIN CONFIGURATIONS



## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Ta	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ပ္
TstG	Storage Temperature	-55 to +125	-65 to +150	ç
Іоит	DC Output Current	50	50	mA

#### NOTE:

NOTE:


- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.


## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧
NOTE.					2692 tbl 02

2. VTERM must not exceed Vcc + 0.5V.

1. VIL (min.) = -3.0V for pulse width less than 20ns.





## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	OV	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ±10%)

Symbol	Parameter	meter Test Conditions		IDT7132SA IDT7142SA Min. Max.		IDT7132LA IDT7142LA Max. Max.		
ļluļ	Input Leakage Current <sup>(9)</sup>	Vcc = 5.5V, VIN = 0V to Vcc		10		5	μА	
lLO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10		5	μА	
Vol	Output Low Voltage (VO0-VO7)	IOL = 4mA	_	0.4		0.4	V	
Vol	Open Drain Output Low Voltage (BUSY)	loL = 16mA	_	0.5	_	0.5	٧	
Vон	Output High Voltage	IOH = -4mA	2.4		2.4		V	

2692 tb! 04

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLE VOLTAGE RANGE<sup>(1,8)</sup> (Vcc = 5.0V ± 10%)

Symbol	Parameter	Test Conditions		7132 x 20 <sup>(2,6)</sup> 7142 x 20 <sup>(2,6)</sup> Typ. Max.	7142 x 25 Typ. Ma	5 <sup>(6)</sup>  7142 ax.   Typ.	x 30 <sup>(6)</sup> Max.	Typ. M	5 <sup>(7)</sup> lax.	7142 Typ.		Unit
lcc	Dynamic Operating Current (Both Ports Active)	CE = VIL Outputs Open f = fMAX <sup>(4)</sup>	Mil. SA LA Com'l.LA	 125 265	125 24 125 26	00   125 40   125 60   125	235 255	125 2 75 1	290 230 195	75 75	230 185 190	mA
ISB1	Standby Current (Both Ports - TTL	CEL and CER ≥ VIH  f = fMAX <sup>(4)</sup>	Mil. SA LA		30 8 30 6	10 125 30 30 30 30	80 60	30 30	80 60	75 25 25	145 65 55	mA
	Level Inputs)		Com'l.SA	30 65 30 45		35 30 45 30	65 45		65 45	25 25	65 45_	
ISB2	Standby Current (One Port - TTL	CEL or CER ≥ VIH Active Port Outputs	Mil. SA LA			95 80 60 80	190 155	80 80	185 150	40 40	135 110	^
	Level Inputs)	Open, f = fMAX (4)	Com'l.SA	80 130 80 145		75 80 40 80	170 135		130 95	40 40	120 85	mA
1SB3	Full Standby Current	Both Ports CEL and CER ≥ Vcc -0.2V	Mil. SA LA			0 1.0 0 0.2	30 10		30 10	1.0 0.2	30 10	
:	(Both Ports - All CMOS Level Inputs	$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$ , $f = 0^{(5)}$	Com I.SA	1.0 15 0.2 5	1.0 1 0.2 5	5 1.0 5 0.2	15 5	1.0 0.2	15 4	1.0 0.2	15 4	mA
ISB4	Full Standby Current (One Port - All	One Port CEL or CER ≥ Vcc -0.2V	Mil. SA LA			35 70 50 70	180 145		175 140	40 35	125 95	mA
	CMOS Level Inputs)	VIN ≥ VCC -0.2V or VIN ≤ 0.2V Active Port Outputs Open, f = fMAX <sup>(4)</sup>	Com I.SA LA	70 175 70 140		70 70 35 70	165 130		115 90	40 35	105 80	шА

### NOTES:

- 1. x in part numbers indicates power rating (SA or LA).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trac, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- Not available in DIP packages see 7032/7042 data sheet.
   DIP packages for 0°C to +70°C temperature range only see 7032/7042 data sheet.
- 8. Vcc=5V, Ta=+25°C for Typ.
- 9. At Vcc≤2.0V input leakages are undefined.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE $^{(1,8)}$ (Continued) (Vcc = $5.0V \pm 10\%$ )

Symbol	Parameter	Test Conditions	Version	7132 x 55 7142 x 55 Typ. Max.	7132 x 70 7142 x 70 Typ. Max.	7132 x90 7142 x 90 Typ. Max.		7132 x 120(3) 7142 x 120 Typ. Max.	Unit
lcc	Dynamic Operating Current (Both Ports	CE = V <sub>IL</sub> Outputs Open	Mil. SA LA	65 230 65 185	65 225 65 180	65 200 65 160	65 190 65 155	65 190 65 155	4
	Active	f = fMAX <sup>(4)</sup>	Com'l.SA	65 180 65 140	65 180 65 135	65 180 65 130	65 180 65 130		mA
ISB1	Standby Current (Both Ports - TTL	CEL and CER ≥ VIH  f = fMAX <sup>(4)</sup>	Mil. SA LA	25 65 25 55	25 65 25 55	25 65 25 45	25 65 25 45	25 65 25 45	mA
	Level Inputs)		Com'l.SA	25 65 25 45	25 60 25 40	25 55 25 35	25 55 25 35	==	
ISB2	Standby Current (One Port - TTL	CEL or CER ≥ VIH Active Port Outputs	Mil. SA LA	40 135 40 110	40 135 40 110	40 125 40 100	40 125 40 100	40 125 40 100	
	Level Inputs)	Open, f = fMAX <sup>(4)</sup>	Com'l.LA	40 115 40 85	40 <b>11</b> 0 40 85	40 110 40 75	40 110 40 75	==	mA
ISB3	Full Standby Current (Both Ports - All	Both Ports CEL and	Mil. SA	1.0 30 0.2 10	1.0 30 0.2 10	1.0 30 0.2 10	1.0 30 0.2 10	1.0 30 0.2 10	
	CMOS Level Inputs)	CER ≥ Vcc -0.2V Vin ≥ Vcc -0.2V or Vin ≤ 0.2V,f = 0 <sup>(5)</sup>	Com'l. LA	1.0 15 0.2 4	1.0 15 0.2 4	1.0 15 0.2 4	1.0 15 0.2 4	= =	mA
ISB4	Full Standby Current (One Port - All CMOS	One Port CEL or CER ≥ Vcc -0,2V	Mil. SA	40 120 35 90	40 115 35 85	40 110 35 80	40 110 35 80	40 110 35 80	
	Level Inputs)	VIN ≥ Vcc -0.2V or VIN ≤ 0.2V Active Port Outputs Open, f = fMAX <sup>(4)</sup>	Com'l.SA	40 100 35 75	40 100 35 75	40 95 35 70	40 95 35 70	==	mA

#### NOTES:

- 1. x in part numbers indicates power rating (SA or LA).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- Not available in DIP packages see 7032/7042 data sheet.
   DIP packages for 0°C to +70°C temperature range only see 7032/7042 data sheet.
- 8. Vcc=5V, TA=+25°C for Typ.

## DATA RETENTION CHARACTERISTICS (LA Version Only)

Symbol	Parameter	Test Conditions		IDT7132LA/IDT7142LA Min. Typ. Max.			Unit
VDR	Vcc for Data Retention			2.0	_	0	٧
ICCDR	Data Retention Current	Vcc = 2.0V, <del>CE</del> ≥ Vcc -0.2V	Mil.	_	100	4000	μΑ
		VIN ≥ VCC -0.2V or VIN ≤ 0.2V	Com'l.	<del></del>	100	1500	μА
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time			0	_	_	ns
tR(3)	Operation Recovery			fRC(2)			ns
	Time						

#### NOTES:


1. Vcc = 2V, Ta = +25°C

2. tRc = Read Cycle Time

3. This parameter is guaranteed but not tested.

2692 tbl 07

## **DATA RETENTION WAVEFORM**



2692 drw 05

## **AC TEST CONDITIONS**

Input Pulse Levels	GND TO 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, & 3

2692 tbl 08




Figure 1. Output Load




Figure 3. Busy Output Load (IDT7132 only)




Figure 2. Output Load (for thy, tLz, twz, and tow)

\* Including scope and jig

2692 drw 06

6

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(5)</sup>

			(20 <sup>(2,6)</sup> (20 <sup>(2,6)</sup>	7132 x 7142 x		7132 x 30 <sup>(6)</sup> 7142 x 30 <sup>(6)</sup>							
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	· Unit	
Read Cy	/cle								- 2			•	
trc	Read Cycle Time	20	<del>- 1</del>	25		30		35		45		ns	
taa	Address Access Time	I	20	_	25		30		35		45	ns	
tace	Chip Enable Access Time		20	ı	25		30	_	35	_	45	ns	
tace	Output Enable Access Time		10		12	_	15	_	25		30	ns	
ton_	Output Hold From Address Change	0	· —	0		0		0		0		ns	
tLZ	Output Low Z Time <sup>(1,4)</sup>	0		0		0		. 5		5	_	ns	
tHZ	Output High Z Time(1,4)		8		10		12	_	15	_	20	ns	
tPU.	Chip Enable to Power Up Time <sup>(4)</sup>	0		0		0		0		0		ns	
tPD	Chip Disable to Power Down Time <sup>(4)</sup>	4.	50	_	50	_	50		50	_	50	ns	

2692 tbl 09

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(5)</sup> (Continued)


	_	7132 x 55 7142 x 55		7142 x 55 7142 x 70		7132 x 90 7142 x 90		7132 x 100 7142 x 100		7132 x 120 <sup>(3)</sup> 7142 x 120 <sup>(3)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	/cle											
tRC	Read Cycle Time	55	-	70		90		100		120	_	ns
taa	Address Access Time	ı	55	-	70	1	90		100	_	120	ns
<b>t</b> ACE	Chip Enable Access Time	1	55	-	70	1	90	_	100	<u> </u>	120	ns
tace	Output Enable Access Time	1	35	-	40	1	40		40	_	_ 60	ns
<b>t</b> OH	Output Hold From Address Change	0		0		10		10		10		ns
tLZ	Output Low Z Time(1,4)	5	_	5		5	_	5		5		ns
tHZ	Output High Z Time(1,4)	_	30		35	_	40	_	40		40	ns
tpu	Chip Enable to Power Up Time <sup>(4)</sup>	0	-	0		0	_	0		0		ns
<b>t</b> PD	Chip Disable to Power Down Time <sup>(4)</sup>	_	50		50	_	50	_	50	-	50	ns

#### NOTES

2692 tbl 10

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. "x" in part numbers indicates power rating (SA or LA).
- 6. Not available in DIP packages see 7032/7042 data sheet.
- 7. DIP packages for 0°C to +70°C temperature range only see 7032/7042 data sheet.


## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2,4)



#### NOTES:

- 1.  $R/\overline{W}$  is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = V_{IL}$ .
- 3. Addresses valid prior to or coincident with  $\overline{\text{CE}}$  transition low.
- 4. OE = VIL.

## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1,3)



#### NOTES:

1. R/W is high for Read Cycles.

- 2. Device is continuously enabled,  $\overline{CE} = VIL$ .
- 3. Addresses valid prior to or coincident with CE transition low.

4.  $\overline{OE} = VIL$ 

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(7)</sup>

Symbol	Parameter	7132 7142 Min.	7132 x 20 <sup>(2,8)</sup> 7132 x 25 <sup>(8)</sup> 7132 x 30 <sup>(8)</sup> 7142 x 20 <sup>(2,8)</sup> 7142 x 25 <sup>(8)</sup> 7142 x 30 <sup>(8)</sup> 7142 x 30 <sup>(8)</sup> 7142 x 30 <sup>(8)</sup> 7142 x 30 <sup>(8)</sup> 7142 x 30 <sup>(8)</sup> 7142 x 30 <sup>(8)</sup>				7132 x 45 7142 x 45 Min. Max.		Unit			
Write Cycle												
twc	Write Cycle Time <sup>(5)</sup>	20		25		30		35		45	_	ns
tew	Chip Enable to End of Write	15	<del>_</del>	20		25		30		35		ns
taw	Address Valid to End of Write	15	<u> </u>	20		25		30		35		ns
tas	Address Set-up Time	0_		0		0		0	_	0		ns
twp	Write Pulse Width <sup>(6)</sup>	15_	<i></i>	20		25		30		35		ns
twn	Write Recovery Time	0		0	_	0	_	0		0		ns
tDW	Data Valid to End of Write	10 *	<u> </u>	12	_	15	_	20		20		ns
tHZ	Output High Z Time <sup>(1,4)</sup>	-6	8		10		12		15	_	20	ns
tDH	Data Hold Time	0	_	0		0		_0	_	0		ns
twz	Write Enabled to Output in High Z <sup>(1,4)</sup>	-#	8		10	_	12		15_		20	ns
tow	Output Active From End of Write <sup>(1,4)</sup>	0	_	0	_	0		0	_	0		ns

## NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. For MASTER/SLAVE combination, two = tBAA + twp.
- 6. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 7)
- 7. "x" in part numbers indicates power rating (SA or LA).
- Not available in DIP packages see 7032/7042 data sheet.

  DIP packages for 0°C to +70°C temperature range only see 7032/7042 data sheet.

2692 drw 08

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(7)</sup> (Continued)

Symbol	Parameter	7142	x 55 x 55 Max.	7142	x 70 x 70 Max.	7142	x 90 x 90 Max.	7142	x 100 x 100 Max.	7142	x 120 <sup>(3)</sup> x 120 <sup>(3)</sup> Max.	
Write Cy		1								1		
twc	Write Cycle Time (5)	55		70		90		100		120	_	ns
tew	Chip Enable to End of Write	40		50		85		90	_	100		ns
taw	Address Valid to End of Write	40		50	_	85	_	90		100		ns
tas	Address Set-up Time	0		0		0		0		0	_	ns
twp	Write Pulse Width (6)	40		50		55		55		65		ns
twn	Write Recovery Time	0		0		0		0		0		ns
tow	Data Valid to End of Write	20	_	30		40		40		40		ns
tHZ	Output High Z Time (1,4)	_	30		35		40	-	40	T —	40	ns
tDH	Data Hold Time	0		0		0		0		0		ns
twz	Write Enabled to Output in High Z(1,4)		30		35	l —	40	_	40		50	ns
tow	Output Active From End of Write(1,4)	0		0		0		0		0	_	ns
NOTES:		•				•						2692 tbl 1

#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. For MASTER/SLAVE combination, two = tban + twp.
  6. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 7)
- 7. "x" in part numbers indicates power rating (SA or LA).


### CAPACITANCE (TA = +25°C.f = 1.0MHz)

Symbol	Parameter (1)	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	11	рF
Cout	Output Capacitance	VIN = 0V	11	рF

#### NOTE:


<sup>1.</sup> This parameter is sampled and not 100% tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING)(1,2,3,7)



#### 2692 drw 09

## TIMING WAVEFORM OF WRITE CYCLE NO. 2, (CE CONTROLLED TIMING) (1,2,3,5)



- 1. R/W must be high during all address transitions.
- A write occurs during the overlap (tew or twr) of a low CE and a low R/W.
   twn is measured from the earlier of CE or R/W going high to the end of the write cycle.

- Unring this period, the I/O pins are in the output state and input signals must not be applied.
   If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig).
  7. If OE is low during a R/W controlled write cycle, the write pulse width must be larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (8)

			x 20 (1,10)		x 25 (10) x 25 <sup>(10)</sup>		x 30 (10)				2 x 45	
Symbol	Parameter	Min.	x 20 <sup>(1,10)</sup> Max.	Min.	Max.		Max.		Max.		2 x 45 Max.	Unit
Busy Ti	ming (For Master IDT7132 Only)											
tBAA	BUSY Access Time to Address	_	20		25	_	30		35	_	35	ns
tBDA	BUSY Disable Time to Address	-	20	· —	20	_	25	_	30	_	35	ns
tBAC	BUSY Access Time to Chip Enable	_	20		20	-	25		30		30	ns
tBDC	BUSY Disable Time to Chip Enable	<b>—</b>	20		20	_	25	_	25	_	25	ns
twdd	Write Pulse to Data Delay (3)	_	50	_	50	_	50	_	60	_	70	ns
tDDD	Write Data Valid to Read Data Delay (3)	_	35		35	_	35	_	35		45	ns
taps	Arbitration Priority Set-up Time (4)	5	<b>&gt;</b> –	5	_	5	_	5		5	_	ns
tBDD	BUSY Disable to Valid Data (5)	- 2	Note 5		Note 5		Note 5		Note 5	_	Note 5	ns
Busy In	put Timing (For Slave IDT7142 Only)	, 1										
twB	Write to BUSY Input (6)	0		0		0		0		0		ns
twH	Write Hold After BUSY (7)	12		15		20	_	20	_	20		ns
twdd	Write Pulse to Data Delay (9)	44	50		50		50		60		70	ns
tDDD	Write Data Valid to Read Data Delay (9)	_	35	_	35	_	35	_	35	_	45	ns

2692 tbl 14

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(8)</sup>

Symbol	Parameter		2 x 55 2 x 55 Max.		2 x 70 2 x 70 Max.	7142	2 x 90 2 x 90 Max.	7142	x 100 x 100 Max.	7142	x 120 <sup>(2)</sup> x 120 <sup>(2)</sup> Max.	Unit
Busy Timing (For Master IDT7132 Only)												
tBAA	BUSY Access Time to Address		45	_	45	_	45		50		60	ns
<b>t</b> BDA	BUSY Disable Time to Address	_	40	_	40	_	45	_	50	-	60	ns
tBAC	BUSY Access Time to Chip Enable	_	35		35	_	45	_	50		60	ns
tBDC .	BUSY Disable Time to Chip Enable	_	30		30	_	45		50		60	ns
twdd	Write Pulse to Data Delay (3)		80		90	_	100	_	120	_	140	ns
topo	Write Data Valid to Read Data Delay(3)	_	55	_	70	_	90		100		120	ns
taps	Arbitration Priority Set-up Time(4)	5		5		5		5		5		ns
tBDD	BUSY Disable to Valid Data (5)	_	Note 5		Note 5	_	Note 5	_	Note 5	_	Note 5	ns
Busy In	put Timing (For Slave IDT7142 Only)											
twB	Write to BUSY Input(6)	0		0		0	_	0		0	_	ns
twн	Write Hold After BUSY(7)	20	_	20		20	_	20		20		ns
twod	Write Pulse to Data Delay (9)	_	80	_	90		100	_	120	_	140	ns
tDDD	Write Data Valid to Read Data Delay (9)		55	_	70	_	90	_	100	_	120	ns
OTES:				_								2692 tbl 1


#### NOTES:

- 0°C to +70°C temperature range only.
- -55°C to +125°C temperature range only.
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT7132 only)".
- To ensure that the earlier of the two ports wins.
- ted is a calculated parameter and is the greater of 0, twod-twp (actual) or todo tow (actual)
- To ensure that the write cycle is inhibited during contention.
- 7. To ensure that a write cycle is completed after contention.
- "x" in part numbers indicates power rating (SA or LA).
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7142 Only)".
- 10. Not available in DIP packages see 7032/7042 data sheet.
- 11. DIP packages for 0°C to +70°C temperature range only see 7032/7042 data sheet.

2692 drw 11

2692 drw 12


## TIMING WAVEFORM OF READ WITH BUSY (1,2,3) (FOR MASTER IDT7132 ONLY)



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continously enabled for both ports.
- 4. OE at LO for the reading port.


## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY (1,2,3) (FOR SLAVE IDT7142 ONLY)



#### NOTES:

- 1. Assume BUSY input at HI for the writing port, and OE at LO for the reading port.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.


## TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7142 ONLY)



6.3


## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION (FOR MASTER IDT7132 ONLY)

#### **CEL VALID FIRST:**




#### **CER VALID FIRST:**


2692 drw 14




## TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION(1) (FOR MASTER IDT7132 ONLY)



## **RIGHT ADDRESS VALID FIRST:**



### 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



#### NOTE:

1. No arbitration in IDT7142 (SLAVE). BUSY-IN inhibits write in IDT7142 (SLAVE).

## **FUNCTIONAL DESCRIPTION:**

The IDT7132/42 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

## ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the write operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CE}$ , on-chip control logic arbitrates between  $\overline{CE}$ L

and  $\overline{\text{CE}}$ n for access; or (2) if the  $\overline{\text{CE}}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's  $\overline{\text{BUSY}}$  flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another acitivates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than on chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

## **TRUTH TABLES**

## **TABLE I - NON-CONTENTION** READ/WRITE CONTROL<sup>(4)</sup>

Le	ft Or	Right	Port (1)	
R/W	CE	ŌĒ	D0-7	Function
X	H	Х	Z	Port Disabled and in Power
				Down Mode ISB2 or ISB4
x	Н	Х	Z	CER = CEL = H, Power Down
				Mode, ISB1 or ISB3
L	L,	Х	DATAIN	Data on Port Written into Memory (2)
Н	L	L	DATAOUT	Data in Memory Output on Port(3)
Н	L	Н	Z	High Impedance

#### NOTES:

2692 tbl 16

- 1. AOL A1OL  $\neq$  AOR A1OR
- 2. If  $\overline{\text{BUSY}} = L$ , data is not written
- 3. If  $\overline{\text{BUSY}} = L$ , data may not be valid, see two and too timing.
- 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

## TABLE II - ARBITRATION(1,2)

Left	Port	Righ	t Port	Flag	\$	Function
CEL	AOL - A1OL	CER	AOR - A1OR	BUSYL	BUSYR	Tunction
Н	X	Н	X	Ĥ	H	No Contention
L	Any	Н	X	Н	Н	No Contention
Н	Х	L	Any	Н	Н	No Contention
Ļ	≠ <b>A</b> 0R - <b>A</b> 10R	L	≠ A0L -A10L	Н	Н	No Contention
Address Arb	itration With CE L	ow Before Add	iress Match			
L	LV5R	L	LV5R	Н	L	L-Port Wins
. L	RV5L	L	RV5L	L	Н	R-Port Wins
L	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	н	Arbitration Resolved
CE Arbitratio	n With Address N	latch Before C	E '			
LL5R	= A0R -A10R	LL5R	= A0L -A10L	Н	L	L-Port Wins
RL5L	= A0R -A10R	RL5L	= A0L -A10L	L	Н	R-Port Wins
LW5R	= AOR -A10R	LW5R	= A0L -A10L	Н	L	Arbitration Resolved
LW5R	= AOR -A10R	LW5R	= A0L -A10L	L'	Н	Arbitration Resolved

#### NOTES:

1. X = DON'T CARE, L = LOW, H = HIGH

2. LV5R = Left Address Valid ≥ 5ns before right address.

RV5L = Right Address Valid ≥ 5ns before left address.

Same = Left and Right Addresses match within 5ns of each other.

LL5R = Left  $\overline{CE}$  = LOW ≥ 5ns before Right  $\overline{CE}$ . RL5L = Right  $\overline{CE}$  = LOW ≥ 5ns before Left  $\overline{CE}$ .

LW5R = Left and Right CE = LOW within 5ns of each other.



## CMOS DUAL-PORT RAM 16K (2K x 8-BIT)

PRELIMINARY IDT7032SA/LA IDT7042SA/LA

#### **FEATURES**

· High-speed access

—Military: 25/35/45ns (max.)—Commercial: 20/25/35ns (max.)

Low-power operation

 IDT7032/42SA
 Active: 400mW (typ.)
 Standby: 7mW (typ.)
 IDT7032/42LA
 Active: 400mW (typ.)
 Standby: 2mW (typ.)

· Fully asynchronous operation from either port

 MASTER IDT7032 easily expands data bus width to 16or-more-bits using SLAVE IDT7042

On-chip port arbitration logic (IDT7032 only)

BUSY output flag on IDT7032; BUSY input on IDT7042

· Battery backup operation -2V data retention

• TTL-compatible, single 5V  $\pm 10\%$  power supply

Available in popular hermetic and plastic packages

Military product compliant to MIL-STD-883, Class B
 Industrial temperature range (-40°C to +85°C) is avail-

able, tested to military electrical specifications

#### **DESCRIPTION:**


The IDT7032/IDT7042 are high speed 2K x 8 dual-port static RAMs. The IDT7032 is designed to be used as a stand-alone 8-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7042 "SLAVE" dual-port in 16-bit-or-more word width systems. Using the IDT MASTER/ SLAVE dual-port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independant ports with separate control, address, and I/O pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by  $\overline{\text{CE}}$ , permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 400mW of power at maximum access times as fast as 20ns. Low-power (LA) versions offer battery backup data retention capability, with each dual-port typically consuming 200μW from a 2V battery.

The IDT7032/7042 devices are packaged in 48-pin sidebraze or plastic DIPs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## **FUNCTIONAL BLOCK DIAGRAM**



6.4

2693 drw 01

#### NOTE:


 IDT7032 (MASTER): BUSY is open drain output and requires pullup resistor. IDT7042 (SLAVE): BUSY is input.

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**APRIL 1992** 

### PIN CONFIGURATIONS



2693 drw 02

DIP **Top View** 

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	<b>V</b>
TA	Operating Temperature	0 to +70	-55 to +125	ô
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Amblent Temperature	GND	Vcc
Military	-55°C to +125°C	٥٧	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%

2693 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5(1)	_	0.8	V
IOTE					2693 tbl 0

2. VTERM must not exceed Vcc + 0.5V.

1. VIL (min.) = -3.0V for pulse width less than 20ns.

NOTE:

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ±10%)

Symbol	Parameter	Test Conditions	IDT7032SA IDT7042SA Min. Max.		IDT7 IDT7 Max.	Unit	
lu	Input Leakage Current <sup>(7)</sup>	VCC = 5.5V, VIN = 0V to VCC		10	_	5	μА
lLO	Output Leakage Current	CE = VIH, VOUT = 0V to Vcc	-	10	_	5	μА
Vol	Output Low Voltage (I/Oo-I/O7)	IOL = 4mA	_	0.4	_	0.4	٧
Vol	Open Drain Output Low Voltage (BUSY)	loL = 16mA		0.5		0.5	٧
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	٧

2693 tbl 04

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (1,6) ( $Vec = 5.0V \pm 10\%$ )

				7032 x 20 <sup>(2)</sup> 7042 x 20 <sup>(2)</sup>	7032 x 25 7042 x 25	7032 x 35 7042 x 35	7032 x 45 <sup>(3)</sup> 7042 x 45 <sup>(3)</sup>	
Symbol	Parameter	Test Conditions	Version	Typ. Max.	Тур. Мах.	Тур. Мах.	Typ. Max.	Unit
lcc	Dynamic Operating Current (Both Ports	CE = VIL Outputs Open	MIL. SA	— — — — — —	125 300 125 240	125 290 125 230	125 285 125 225	mA
	Active)	f = fmax <sup>(4)</sup>	COM'L. SA	125 265 125 215	125 260 125 210	125 250 125 200	= =	mA
ISB1	Standby Current (Both Ports - TTL	CEL and CER ≥ VIH f = fMAX <sup>(4)</sup>	MIL. SA LA		30 80 30 60	30 80 30 60	30 80 30 60	mA
	Level Inputs)		COM'L. SA	30 <b>6</b> 5 30 45	30 65 30 45	30 65 30 45		mA
ISB2	Standby Current (One Port - TTL	CEL or CER ≥ VIH Active Port Outputs	MIL. LA		80 195 80 160	80 185 80 150	80 180 80 145	mA
	Level Inputs)	Open, f = fMAX <sup>(4)</sup>	COM'L. SA	80 180 80 145	80 175 80 140	80 165 80 130		mA
ISB3	(Both Ports - All	Both Ports CEL and CE <sub>R</sub> ≥ Vcc -0.2V	MIL. LA		1.0 30 0.2 10	1.0 30 0.2 10	1.0 30 0.2 10	mA
	CMOS Level Inputs)	$V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V, f = 0^{(5)}$	COM'L. SA	1.0 15 0.2 5	1.0 15 0.2 5	1.0 15 0.2 5	= =	mA
ISB4	Full Standby Current (One Port - All	One Port CEL or CEn ≥ Vcc -0.2V	MIL. SA LA	<b>2</b> =	70 185 70 150	70 175 70 140	70 170 70 135	mA
ļ	CMOS Level Inputs)	$V_{IN} \ge V_{CC}$ -0.2V or $V_{IN} \le 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(4)}$	COM'L. SA LA	70 175 70 140	70 170 70 135	70 160 70 125	= =	mA

2693 tbl 05

#### NOTES:

- 1. x in part numbers indicates power rating (SA or LA).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. Vcc=5V, Ta=+25°C for Typ.
- 7. At Vcc≤2.0V input leakages are undefined.


## DATA RETENTION CHARACTERISTICS (LA Version Only)

Symbol	Parameter	Test Conditions		IDT703: Min.	LA/IDT704 Typ. <sup>(1)</sup>	2LA Max.	Unit
VdR	Vcc for Data Retention			2.0		0	٧
ICCDR	Data Retention Current		MIL.		100	4000	μΑ
		Vcc = 2.0V, CE ≥ Vcc -0.2V	COM'L.	_	100	1500	μА
tcdR <sup>(3)</sup>	Chip Deselect to Data	Vin ≥ Vcc -0.2V or Vin ≤ 0.2V		0	_	-	ns
	Retention Time	VIII 2 100 0.24 01 111 20.24					
t <sub>R</sub> (3)	Operation Recovery			tRC <sup>(2)</sup>	_		ns
	Time					_	

#### NOTES:


- 1. Vcc = 2V, TA = +25°C
- 2. tRc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM



#### Output Load

2693 drw 03



2693 thi 07

2693 tbl 06




Figure 1. Output Load




Figure 3. BUSY Output Load (IDT7032 only)




Figure 2. Output Load (for thz, tLz, twz, and tow)

2693 drw 04

\* Including scope and jig

## 6


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(5)</sup>

		7032 x 20 <sup>(2)</sup> 7042 x 20 <sup>(2)</sup>			7032 x 35 7042 x 35		7032 x 45 <sup>(3)</sup> 7042 x 45 <sup>(3)</sup>			
Symbol	Parameter	Min. Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Read Cy	cle	Jun .								
tRC	Read Cycle Time	20 —	25		35		45		ns	
taa	Address Access Time	— × 20	T	25		35		45	ns	
tace	Chip Enable Access Time	<del>- 20</del>		25		35		45	ns	
taoe	Output Enable Access Time	— <u> </u>	T-	12	_	25		30	ns	
ton	Output Hold From Address Change	0 ::::: —	0		0		0		ns	
tLZ	Output Low Z Time (1,4)	0	0		0		0		ns	
tHZ	Output High Z Time(1,4)	8		10	_	15		20	ns	
tPU	Chip Enable to Power Up Time(4)	0 —	0		0		0		ns -	
tPD	Chip Disable to Power Down Time <sup>(4)</sup>	50		50	_	50	_	50	ns	

#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. "x" in part numbers indicates power rating (SA or LA).


## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE $^{(1,2,4)}$



2693 drw 05

2693 tbl 08

## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1,3)



#### NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = V_{IL}$ .
- 3. Addresses valid prior to or coincident with CE transition low.
- 4. OE = VIL.

#### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (7)

		7032 x 20 <sup>(2)</sup> 7042 x 20 <sup>(2)</sup>					x 45 <sup>(3)</sup> x 45 <sup>(3)</sup>		
Symbol	Parameter	Min. Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cy	cle								
twc	Write Cycle Time(5)	20 🔪 —	25		35		45		ns
tEW	Chip Enable to End of Write	15 // —	20		30		35	_	ns
taw	Address Valid to End of Write	15 —	20	_	30	_	35	_	ns
tas	Address Set-up Time	0 —	0	_	0	_	0	_	ns
twp	Write Pulse Width <sup>(6)</sup>	15 —	20		30		35		ns
twr	Write Recovery Time	0 —	0		0		0	_	ns
tDW	Data Valid to End of Write	10	12		20		20		ns
tHZ	Output High Z Time(1,4)	8		10	_	15	_	20	ns
tDH	Data Hold Time	Q —	0		0		0		ns
twz	Write Enabled to Output in High Z <sup>(1,4)</sup>	8	l —	10	_	15	=	20	ns
tow	Output Active From End of Write (1,4)	0 -	0		0		0		ns
IOTES.		•	•		-				2693 tbl (

#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 4. This parameter you are eased out in tested.
  5. For MASTER/SLAVE combination, two = IBAA + twp.
  6. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 7)
  7. "x" in part numbers indicates power rating (SA or LA).


#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter(1)	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	11	рF
Cour	Output Capacitance	Vin = 0V	11	pF
NOTE:			26	93 tbl 10

#### NOTE:


1. This parameter is sampled and not 100% tested.

#### TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING) (1,2,3,7)



2693 drw 07

## TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{\text{CE}}$ CONTROLLED TIMING) (1,2,3,5)



2693 drw 08

#### NOTES:

- 1. R/W must be high during all address transitions.
- A write occurs during the overlap (tew or twe) of a low CE and a low R/W.
   twn is measured from the earlier of CE or R/W going high to the end of the write cycle.
- During this period, the I/O pins are in the output state and input signals must not be applied.
   If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- Transition is measured ±500mV from steady state with a 5pF load (including scope and jig).
- If OE is low during a R/W controlled write cycle, the write pulse width must be larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(8)</sup>

		7032 x 20 <sup>(1)</sup> 7042 x 20 <sup>(1)</sup>		2 x 25 2 x 25		2 x 35 2 x 35		2 x 45 <sup>(2)</sup> 2 x 45 <sup>(2)</sup>	
Symbol	Parameter	Min. Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Busy Ti	ming (For Master IDT7032 Only)								
tBAA	BUSY Access Time to Address	— <sub>8</sub> 20	1	25	-	35	_	35	ns
tBDA	BUSY Disable Time to Address	— <u>20</u>	_	20	_	30		35	ns
tBAC	BUSY Access Time to Chip Enable	<b>—</b> 20	_	20	_	30	_	30	ns
tBDC	BUSY Disable Time to Chip Enable	— © 20	_	20		25	_	25	ns
twdd	Write Pulse to Data Delay (3)	<b>—</b> 50	_	50	_	. 60	_	70	ns
todo	Write Data Valid to Read Data Delay (3)	— 35	_	35	· —	45	-	55	ns
tAPS	Arbitration Priority Set-up Time (4)	5 —	. 5		5		5		ns
tBDD	BUSY Disable to Valid Data (5)	-Note 5	-	Note 5		Note 5		Note 5	ns
Busy In	put Timing (For Slave IDT7042 Only)	2000000 2 A A							
twB	Write to BUSY Input (6)	0 -	0		0		. 0		ns
twn	Write Hold After BUSY (7)	12 —	15		20	_	20	_	ns
twdd	Write Pulse to Data Delay (9)	<del></del>		50	_	60	-	70	ns
tDDD	Write Data Valid to Read Data Delay (9)	— 35	_	35	_	45		55	ns


#### NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT7032 only)".
- 4. To ensure that the earlier of the two ports wins.
- 5. tbdb is a calculated parameter and is the greater of 0, twod-twp (actual) or todb tow (actual).
- 6. To ensure that the write cycle is inhibited during contention.
- 7. To ensure that a write cycle is completed after contention.
- 8. "x" in part numbers indicates power rating (SA or LA).
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7042 Only)".

## 6

2693 drw 09


#### TIMING WAVEFORM OF READ WITH BUSY (1,2,3)(FOR MASTER IDT7032 ONLY)



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at LO for the reading port.


#### TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1,2,3) (FOR SLAVE IDT7042 ONLY)



#### NOTES:

- 1. Assume  $\overline{\text{BUSY}}$  input at HI for the writing port, and  $\overline{\text{OE}}$  at LO for the reading port.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.

#### TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7042 ONLY)




6.4


2693 drw 10

## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text{CE}}$ ARBITRATION (FOR MASTER IDT7032 ONLY)

#### **CEL VALID FIRST:**




#### **CER VALID FIRST:**




## TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (1) (FOR MASTER IDT7032 ONLY)

#### **LEFT ADDRESS VALID FIRST:**




#### **RIGHT ADDRESS VALID FIRST:**



NOTE: 1. CEL = CER = VIL

#### 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:

1. No arbitration in IDT7042 (SLAVE). BUSY-IN inhibits write in IDT7042 (SLAVE).

#### **FUNCTIONAL DESCRIPTION**

The IDT7032/42 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. These devices have an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{OE}$ ). In the read mode, the pont's  $\overline{OE}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

## ARBITRATION LOGIC FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CE}$ , on-chip control logic arbitrates between  $\overline{CE}$ L

and CER for access; or (2) if the CEs are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's BUSY flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another acitivates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMS in width, the writing of the SLAVE RAMS must be delayed, until after the  $\overline{\text{BUSY}}$  input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past  $\overline{\text{BUSY}}$  to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than on chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

#### **TRUTH TABLES**

#### **TABLE I - NON-CONTENTION READ/WRITE CONTROL (4)**

Le	ft Or	Right	Port <sup>(1)</sup>	Function
R/W	CE	ŌĒ	D0-7	
X	Н	Х	Z	Port Disabled and in Power
				Down Mode ISB2 or ISB4
X	н	Х	Z	CER = CEL = H, Power Down
				Mode, ISB1 or ISB3
L	L	Х	DATAIN	Data on Port Written into Memory(2)
Н	L	L	DATAout	Data in Memory Output on Port(3)
Н	L	Н	Z	High Impedance Outputs

#### NOTES:

- 1. AOL A10L ≠ AOR A10R
- 2. If BUSY = L, data is not written
- 3. If BUSY = L, data may not be valid, see twop and toop timing.
- 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

#### TABLE II – ARBITRATION (1,2)

Left	Port	Right	Port	Flags	S (2)	Function
CEL	AOL - A1OL	CER	A0R - A10R	BUSYL	BUSYR	] Function
Н	Х	Н .	X	Н	Н	No Contention
L	Any	Н	X	, H	Н	No Contention
н	Х	L	Any	Н	Н .	No Contention
L	≠ AoR - A10R	L	≠ A0L - A10L	Н	Н	No Contention
Address Arbi	tration With CE L	ow Before Add	ess Match	and the second		
L.	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L	Same	L	Same	Н	L ·	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CE Arbitratio	n With Address N	Match Before CE				
LL5R	= AOR - A10R	LL5R	= AOL - A1OL	H	L	L-Port Wins
RL5L	= A0R - A10R	RL5L	= A0L - A10L	L	Н	R-Port Wins
LW5R	= A0R - A10R	LW5R	= A0L - A10L	Н	L	Arbitration Resolved
LW5R	= AOR - A1OR	LW5R	= A0L - A10L	Ĺ	Н	Arbitration Resolved

1. X = DON'T CARE, L = LOW, H = HIGH

2. LV5R = Left Address Valid ≥ 5ns before right address.

RV5L = Right Address Valid ≥ 5ns before left address.

Same = Left and Right Addresses match within 5ns of each other.

LL5R = Left  $\overline{CE}$  = LOW  $\geq$  5ns before Right  $\overline{CE}$ . RL5L = Right  $\overline{CE}$  = LOW  $\geq$  5ns before Left  $\overline{CE}$ .

LW5R = Left and Right CE = LOW within 5ns of each other.

#### CMOS DUAL-PORT RAM 16K (2K x 8-BIT) WITH INTERRUPTS

IDT71321SA/LA IDT71421SA/LA

#### **FEATURES:**

High-speed access

-Military: 25/30/35/45/55/70ns (max.) -Commercial: 20/25/30/35/45/55ns (max.)

· Low-power operation

-- IDT71321/IDT71421SA

Active: 325mW (typ.) Standby: 5mW (typ.)

-IDT71321/421LA

Active: 325mW (typ.) Standby: 1mW (typ.)

Two INT flags for port-to-port communications

· MASTER IDT71321 easily expands data bus width to 16or-more-bits using SLAVE IDT71421

On-chip port arbitration logic (IDT71321 only)

 BUSY output flag on IDT71321; BUSY input on IDT71421

Fully asynchronous operation from either port

Battery backup operation -2V data retention

TTL-compatible, single 5V ±10% power supply

Available in popular hermetic and plastic packages

Military product compliant to MIL-STD-883, Class B

 Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

#### DESCRIPTION:


The IDT71321/IDT71421 are high-speed 2K x 8 dualport static RAMs with internal interrupt logic for interprocessor communications. The IDT71321 is designed to be used as a stand-alone 8-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT71421 "SLAVE" dualport in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16-or-morebit memory system applications results in full speed, errorfree operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent. asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by CE, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 325mW of power at maximum access times as fast as 20ns. Lowpower (LA) versions offer battery backup data retention capability, with each dual-port typically consuming 200µW from a 2V battery.

The IDT71321/IDT71421 devices are packaged in 52-pin LCCs and PLCCs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class В.

#### FUNCTIONAL BLOCK DIAGRAM



6.5

NOTES:


IDT71321 (MASTER): BUSY is open output and requires pullup resistor. IDT71421 (SLAVE): BUSY is input.

2. Open drain output; requires pullup resistor.

CEMOS is a trademark of Integrated Device Technology, Inc.

2691 drw 01

## PIN CONFIGURATIONS



#### **ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTE:

2691 1010

2. VTERM must not exceed Vcc + 0.5V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	OV	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%

2691 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	V

NOTE:

\_\_\_\_\_

2691 tbl 03

1. VIL (min.) = -3.0V for pulse width less than 20ns.

2. VTERM must not exceed Vcc + 0.5V.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	IDT71: IDT71: Min.	321SA 421SA Max.		321LA 421LA Max.	Unit
lu	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, Vin = 0V to Vcc	_	10	<del>-</del>	5	μА
lto	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10	1	5	μА
Vol	Output Low Voltage (I/O <sub>0</sub> -I/O <sub>7</sub> )	IOL = 4mA	-	0.4	_	0.4	V
Vol	Open Drain Output Low Voltage (BUSY/INT)	IoL = 16mA	<del>-</del>	0.5		0.5	. V
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4		V

At Vcc≤2.0V input leakages are undefined.

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### 6

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1, 6)</sup> (Vcc = 5.0V ± 10%)

		-			71321x2 71421x2			x25/30 x25/30		21x35 21x35	
Symbol	Parameter	Test Conditions	Versi	on	Typ. N	lax.	Тур.	Max.	Тур.	Max.	Unit
lcc	Dynamic Operating Current (Both Ports	CE = VIL Outputs Open	Mil.	SA LA				300/295 240/235	125 125	290 230	mA
	Active)	f = fMAX(4)	Com'ł.	SA LA		265 215		260/255 210/205	75 75	195 155	
ISB1	Standby Current (Both Ports - TTL	CEL and CER ≥ VIH f = fMAX(4)	Mil.	SA LA		_	30/30 30/30	80/80 60/60	30 30	.80 60	mA
	Level Inputs)		Com'l.	SA LA	30 30	65 45	30/30 30/30	65/65 45/45	25 25	65 45	
ISB2	Standby Current (One Port - TTL	CEL or CER ≥ VIH Active Port Outputs	Mil.	SA LA		_	80/80 80/80	195/190 160/155	80 80	185 150	mA
	Level Inputs)		Com'l.	SA LA		180 145	80/80 80/80	175/170 140/135	40 40	130 95	I IIIA
ISB3	Full Standby Current (Both Ports - All	Both Ports CEL and CER ≥ Vcc -0.2V	Mil.	SA LA	_		1.0/1.0 0.2/0.2	30/30 10/10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	$VIN \ge VCC -0.2V \text{ or } VIN \le 0.2V, f = 0^{(5)}$	Com'l.	SA LA	1.0 0.2	5	1.0/1.0 0.2/0.2	15/15 5/5	1.0 0.2	15 4.0	111/5
ISB4	Full Standby Current (One Port - All	One Port CEL or CER ≥ Vcc -0.2V	Mil.	SA LA	_		70/70 70/70	185/180 150/145	70 70	175 140	
	CMOS Level Inputs) V <sub>IN</sub> ≥ Vcc -0.2V or V <sub>IN</sub> ≤ 0.2V	Com'l.	SA LA	70 70	1/5	70/70 70/70	170/165 135/130	40 35	115 90	mA	
		Active Port Outputs Open, f = fMAX <sup>(4)</sup>									

2691 tbl 05

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1, 6)</sup> (Vcc = $5.0V \pm 10\%$ )

					1x45 1x45		21x55 21x55		1x70 <sup>(3)</sup> 1x70 <sup>(3)</sup>	
Parameter	Test Conditions	Versi	on	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Dynamic Operating Current (Both Ports	CE = VIL Outputs Open	Mil.	SA LA	75 75	230 185	65 65	230 185	65 65	225 180	mA
Active)	f = fmax <sup>(4)</sup>	Com'l.	SA LA	75 75	190 145	65 65	180 140	=	_	
Standby Current (Both Ports - TTL	CEL and CER ≥ VIH f = fMAX(4)	Mil.	SA LA	25 25	65 55	25 25	65 55	25 25	65 55	mA
Level Inputs)	Com'l.	SA LA	25 25	65 45	25 25	65 45	=	-	100	
Standby Current (One Port - TTL	CEL or CER ≥ VIH Active Port Outputs	Mil.	SA LA	40 40	135 110	40 40	135 110	40 40	135 110	mA
Level Inputs)	Open, $f = fMAX^{(4)}$	Com'l.	SA LA	40 40	120 85	40 40	115 85	_		IIIA
Full Standby Current (Both Ports - All	Both Ports CEL and CER ≥ Vcc -0.2V	Mil.	SA LA	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
CMOS Level Inputs)	$Vin \ge Vcc -0.2V$ or $Vin \le 0.2V$ , $f = 0^{(5)}$	Com'l.	SA LA	1.0 0.2	15 4.0	1.0 0.2	15 4.0	=	_	IIIA
Full Standby Current (One Port - All	One Port CEL or CER ≥ Vcc -0.2V	Mil.	SA LA	40 35	125 95	40 35	120 90	40 35	110 80	
ČMOS Level Inputs) V N ≥ Vcc -0 V N ≤ 0.2V Active Port 0	V <sub>IN</sub> ≥ VCC -0.2V or V <sub>IN</sub> ≤ 0.2V Active Port Outputs	Com'l.	SA LA	40 35	115 80	40 35	100 75	=	_	mA
	Current (Both Ports Active)  Standby Current (Both Ports - TTL Level Inputs)  Standby Current (One Port - TTL Level Inputs)  Full Standby Current (Both Ports - All CMOS Level Inputs)  Full Standby Current (One Port - All	Current (Both Ports Active)  Standby Current (Both Ports - TTL Level Inputs)  Standby Current (One Port - TTL Level Inputs)  Full Standby Current (Both Ports - All CMOS Level Inputs)  Full Standby Current (Both Ports - All CMOS Level Inputs)  Full Standby Current (One Port - All CMOS Level Inputs)  Full Standby Current (One Port CEL or CER $\geq$ Vih Active Port Outputs Open, $f = f Max^{(4)}$ Both Ports CEL and CER $\geq$ Vih Active Port Outputs Open, $f = f Max^{(4)}$ Standby Current (Both Ports CEL and CER $\geq$ Vcc -0.2V or VIN $\leq$ 0.2V, $f = 0^{(5)}$ One Port CEL or CER $\geq$ Vcc -0.2V or VIN $\leq$ Vcc -0.2V or VIN $\leq$ Vcc -0.2V or VIN $\leq$ 0.2V	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	$ \begin{array}{c} \text{Current (Both Ports Active)} & \text{Outputs Open } \\ \text{f} = \text{fmax}(^4) & \text{Com'l.} & \text{LA} \\ \text{Standby Current } & \text{CEL and CER} \geq \text{ViH} \\ \text{(Both Ports - TTL Level Inputs)} & \text{CEL or CER} \geq \text{ViH} \\ \text{Standby Current } & \text{CEL or CER} \geq \text{ViH} \\ \text{Com'l.} & \text{SA} \\ \text{LA} \\ \text{Standby Current } & \text{CEL or CER} \geq \text{ViH} \\ \text{Come Port - TTL Level Inputs)} & \text{Com'l.} & \text{SA} \\ \text{La} \\ \text{Standby Current } & \text{Com'l.} & \text{SA} \\ \text{La} \\ \text{Com'l.} & \text{SA} \\ \text{Com'l.} & \text{SA} \\ \text{La} \\ \text{Com'l.} & \text{SA} \\ \text{Com'l.} & $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c} \text{Current (Both Ports Active)} & \text{Outputs Open } \\ \text{f} = \text{fmAx}(^4) \\ \text{Standby Current} \\ \text{(Both Ports - TTL Level Inputs)} \\ \text{Com'l.} & \text{CEL and CER} \geq \text{VIH} \\ \text{f} = \text{fmAx}(^4) \\ \text{Com'l.} & \text{Com'l.} \\ \text{Com'l.} \\ \text{Com'l.} & \text{Com'l.} \\ $

#### NOTES:

- 1. "x" in part numbers indicates power rating (SA or LA).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency of read cycle of 1/tnc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. Vcc = 5V, Ta = +25°C for Typ.

6.5


#### DATA RETENTION CHARACTERISTICS (LA Version Only)

Symbol	Parameter	Test Condition		IDT713 Min.	21LA/IDT71 Typ. <sup>(1)</sup>	1421LA Max.	Unit
VDR	Vcc for Data Retention			2.0		0	V
ICCDR	Data Retention Current	* *	MIL.	_	100	4000	μΑ
		Vcc = 2.0V, <del>CE</del> ≥ Vcc -0.2V	COM'L.		100	1500	μА
tcDR <sup>(3)</sup>	Chip Deselect to Data	Vin ≥ Vcc -0.2V or Vin ≤ 0.2V		0.	_		ns
	Retention Time	VIIVE VOC 0.24 OF VIIVE 0.24			·		
tR <sup>(3)</sup>	Operation Recovery			tRC <sup>(2)</sup>	_	_	ns
	Time						

#### NOTES:

- Vcc = 2V, Ta = +25°C
   trc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

#### **DATA RETENTION WAVEFORM**



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, and 3

· 2691 tbl 08

2691 tbl 07




Figure 1. Output Load




Figure 3. BUSY and INT Output Load




Figure 2. Output Load (for tHz, tLz, twz, and tow)

\* Including scope and jig.

2691 drw 04

## 6

2691 thl 09


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE®

				71321 71421		7132 7142			1x45 1x45	7132 7142		71321 71421		ı
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	rcle													
trc	Read Cycle Time	20 💸	. —	25/30		35	_	45	-	55	_	70		ns
taa	Address Access Time	— <b></b>	20	_	25/30		35	_	45		55	_	70	ns
tace	Chip Enable Access Time	_ = :	20		25/30	_	35		45	_	55	_	70	ns
tAOE	Output Enable Access Time	— :::	10	_	12/15	_	25	<u> </u>	30		35	_	40	ns
tон	Output Hold From Address Change	0 🛞		0/0		0		0		0		0		ns
tlz	Output Low Z Time <sup>(1,4)</sup>	0 88	_	0/0		5	_	5		5		5	_	ns
tHZ	Output High Z Time (1,4)	88			10/12	-	15	-	20	_	30	_	35	ns
<b>t</b> PU	Chip Enable to Power Up Time(4)	0	_	0/0		0		0	_	0	_	0		ns
tPD	Chip Disable to Power Down Time <sup>(4)</sup>	<b>-</b> \&	50	_	50/50		50	_	50		50		50	ns


#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. "x" in part numbers indicates power rating (SA or LA).

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE $^{(1,2,4)}$



## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1,3)



#### NOTES:

- R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{\text{CE}} = \text{Vil.}$
- B. Addresses valid prior to or coincident with  $\overline{CE}$  transition low.
- 4.  $\overline{OE} = VIL$

6.5 5

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE®

		71321x20 <sup>(2)</sup> 71421x20 <sup>(2)</sup>	71321: 71421:	x25/30 x25/30		1x35 1x35	
Symbol	Parameter	Min. Max.	Min.	Max.	Min.	Max.	Unit
Write Cy	cle						
twc	Write Cycle Time <sup>(5)</sup>	20 🦠 —	25/30		35		ns
tew	Chip Enable to End of Write	15 🥟 —	20/25		30		ns
taw	Address Valid to End of Write	15 —	20/25		30	_	ns
tas	Address Set-up Time	0 *** —	0/0	_	0	1	ns
twp	Write Pulse Width (6)	15	20/25		30		ns
twn	Write Recovery Time	0 🧠 —	0/0	_	0		ns
tow	Data Valid to End of Write	10 **** —	12/15		20		ns
tHZ	Output High Z Time <sup>(1,4)</sup>	— · 8	_	10/12	_	15	ns
tDH	Data Hold Time	0 —	0/0		0	_	ns
twz	Write Enabled to Output in High Z <sup>(1,4)</sup>	— · · · 8		10/12	-	15	ns
tow	Output Active From End of Write <sup>(1,4)</sup>	0 🦣 —	0/0	_	0		ns

2691 tbl 10


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(7)</sup> (CONTINUED)

			1x45 1x45		21x55 21x55		x70 <sup>(3)</sup> x70 <sup>(3)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cy	cle							
twc	Write Cycle Time <sup>(5)</sup>	45	_	55		70		ns
tEW	Chip Enable to End of Write	35	-	40		50		ns
taw	Address Valid to End of Write	35	_	40		50	_	ns
tas	Address Set-up Time	0		0		0	-	ns
twp	Write Pulse Width <sup>(6)</sup>	35		40		50		ns
twn	Write Recovery Time	0	1	0		0		ns
tow	Data Valid to End of Write	20	_	20	_	30	_	ns
tHZ	Output High Z Time <sup>(1,4)</sup>	_	20	_	30	_	35	ns
tDH	Data Hold Time	0	_	0	_	0	_	ns
twz	Write Enabled to Output in High Z <sup>(1,4)</sup>	$\top$	20	_	30	<b>—</b>	35	ns
tow	Output Active From End of Write(1,4)	0		.0		0	_	ns


#### NOTES:

- Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. For MASTER/SLAVE combination, two = tBAA + twp.
- 6. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 7).
- 7. "x" in part numbers indicates power rating (SA or LA).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, $R/\overline{W}$ CONTROLLED TIMING $^{(1,2,3,7)}$



#### TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING (1,2,3,5)



- 1. R/W must be high during all address transitions.
- A write occurs during the overlap (tew or twr) of a low CE and a low R/W.
   twn is measured from the earlier of CE or R/W going high to the end of the write cycle.

- During this period, the I/O pins are in the output state and input signals must not be applied.
   If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 7. If  $\overline{OE}$  is low during a  $\overline{R/W}$  controlled write cycle, the write pulse width must be larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE®

	***	71321x20 (1) 71421x20 <sup>(1)</sup>	71321x25/30 71421x25/30	71321x35 71421x35	
Symbol	Parameter	Min. Max.	Min. Max.	Min. Max.	Unit
_Busy T	iming (For Master IDT71321 Only)				
<b>t</b> BAA	BUSY Access Time to Address	<b>—</b> 20	— 25/30	— 35	ns
tBDA	BUSY Disable Time to Address	<u> </u>	<b>—</b> 20/25	<b>—</b> 30	ns
tBAC	BUSY Access Time to Chip Enable	<b>—</b> 20	<b>—</b> 20/25	— 30	ns
tBDC	BUSY Disable Time to Chip Enable	<b>—</b> 20	— 20/25	25	ns
twoo	Write Pulse to Data Delay (3)	<b>—</b> 50	<b>—</b> 50/50	60	ns
tDDD	Write Data Valid to Read Data Delay (3)	<b>—</b> 35	<b>—</b> 35/35	<b>—</b> 35	ns
taps	Arbitration Priority Set-up Time <sup>(4)</sup>	5 —	5/5 —	5 —	ns
tBDD	BUSY Disable to Valid Data <sup>(5)</sup>	:Note 5	— Note 5	— Note 5	ns
Busy T	iming (For Slave IDT71421 Only)				,
twB	Write to BUSY Input (6)	0 —	0/0 —	0 —	ns
twH	Write Hold After BUSY (7)	12 —	15/20 —	20 —	ns
twod	Write Pulse to Data Delay (9)	<b>—</b> 50	<b>—</b> 50/50	60	ns
todo	Write Data Valid to Read Data Delay (9)	<b>—</b> 35	— 35/35	<b>—</b> 35	ns

2691 tbl 12

2691 tbl 13

8

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(8)</sup> (CONTINUED)

		7142	21x45 21x45	7142	1x55 1x55	7142	1x70 <sup>(2)</sup> 1x70 <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Busy 7	iming (For Master IDT71321 Only)							
tbaa	BUSY Access Time to Address		35	_	45	_	45	ns
tBDA	BUSY Disable Time to Address	_	35		40	_	40	ns
tBAC	BUSY Access Time to Chip Enable	_	30		35	_	35	ns
tBDC	BUSY Disable Time to Chip Enable	_	25	_	30	١	30	ns
twod	Write Pulse to Data Delay (3)		70	_	80		90	ns
todo	Write Data Valid to Read Data Delay (3)	_	45		55	_	70	ns
taps	Arbitration Priority Set-up Time <sup>(4)</sup>	5	_	5	_	5		ns
tBDD	BUSY Disable to Valid Data <sup>(5)</sup>	-	Note 5	1	Note 5	_	Note 5	ns
Busy T	iming (For Slave IDT71421 Only)							
twB	Write to BUSY Input <sup>(6)</sup>	0		0		0		ns
twn	Write Hold After BUSY (7)	20	-	20	_	20	_	ns
twdd	Write Pulse to Data Delay <sup>(9)</sup>	_	70		80		90	ns
todo	Write Data Valid to Read Data Delay <sup>(9)</sup>	-	45	_	55		70	ns


#### NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT71321 only)".
- 4. To ensure that the earlier of the two ports wins.
- 5. tbdd is a calculated parameter and is the greater of 0, twod-twp (actual) or tbdd tbw (actual).
- 6. To ensure that the write cycle is inhibited during contention.
- 7. To ensure that a write cycle is completed after contention.
- 8. "x" in part numbers indicates power rating (SA or LA).
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT71421 Only)".

6.5

## 6


#### TIMING WAVEFORM OF READ WITH BUSY (1,2,3) (FOR MASTER IDT71321)



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at LO for the reading port.


## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1,2,3) (FOR SLAVE IDT71421 ONLY)




#### NOTES:

- 1. Assume BUSY input at HI for the writing port, and  $\overline{\text{OE}}$  at LO for the reading port.
- 2. Write Cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.

#### TIMING WAVEFORM OF WRITE WITH BUSY (FOR SLAVE IDT71421)




## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{CE}$ ARBITRATION (FOR MASTER IDT71321 ONLY)




# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (FOR MASTER IDT71321 ONLY)(1)

#### LEFT ADDRESS VALID FIRST:



#### RIGHT ADDRESS VALID FIRST:



NOTE: 1. CEL = CER = VIL

# 6

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

Symbol	Parameter	71321SA/LA20 <sup>(1)</sup> 71421SA/LA20 <sup>(1)</sup> Min. Max.				A/LA35 A/LA35 Max.	Unit
Interrup	t Timing	22					
tas	Address Set-up Time	0 —	0		0		ns
twn	Write Recovery Time	0 🐃 —	0	-	0		ns
tins	Interrupt Set Time	<b>—</b> 20	_	25/30		35	ns
tinn	Interrupt Reset Time	<u> </u>		25/30		35	ns

2691 tbl 14

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (CONTINUED)

Symbol	Parameter		SA/LA45 SA/LA45 Max.		A/LA55 A/LA55 Max.		A/LA70 <sup>(2)</sup> A/LA70 <sup>(2)</sup> Max.	Unit
Interrup	t Timing	1.2						
tAS	Address Set-up Time	0		0		0		ns
twn	Write Recovery Time	0		0		0		ns
tins	Interrupt Set Time		40		45	_	50 -	ns
tinn	Interrupt Reset Time	T	40		45		50	ns


2691 tbl 15

#### MOIES


- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.

#### TIMING WAVEFORM OF INTERRUPT MODE (1, 2)

#### LEFT SIDE SETS INTR:



RIGHT SIDE CLEARS INTR:




#### NOTES:


- 1. CEL = CER = VIL
- 2. INTL and INTR are reset (HIGH) during power up.

#### TIMING WAVEFORM OF INTERRUPT MODE (1, 2)

#### RIGHT SIDE SETS INTL:



#### LEFT SIDE CLEARS INTL:




#### NOTES:

1. CEL = CER = VIL

2. INTR and INTL are reset (HIGH) during power up.

#### 16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:

1. No arbitration in IDT71421 (SLAVE). BUSY-IN inhibits write in IDT71421 (SLAVE).

## 6

#### FUNCTIONAL DESCRIPTION

The IDT71321/IDT71421 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag (\$\overline{\text{INT}}\$) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\$\overline{\text{INTL}}\$) is set when the right port writes to memory location 7FE (HEX). The left port clears the interrupt by reading address location 7FE. Likewise, the right port interrupt flag (\$\overline{\text{INTR}}\$) is set when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (\$\overline{\text{INTR}}\$), the right port must read the memory location 7FF. The message (8 bits) at 7FE or 7FF is user-defined. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

## ARBITRATION LOGIC FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The  $\overline{\text{BUSY}}$  flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's  $\overline{\text{BUSY}}$  flag.  $\overline{\text{BUSY}}$  is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has  $\overline{\text{BUSY}}$  set LOW. The delayed port will have access when  $\overline{\text{BUSY}}$  goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CE}$ , on-chip control logic arbitrates between  $\overline{CEL}$  and  $\overline{CER}$  for access; or (2) if the  $\overline{CES}$  are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's  $\overline{BUSY}$  flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMS in width, the writing of the SLAVE RAMs must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

#### TRUTH TABLES

#### **TABLE I - NON-CONTENTION** READ/WRITE CONTROL(4)

Le	ft Or	Right	Port(1)	,
R/W	CE	ŌĒ	D0-7	Function
Х	Н	X	Z	Port Disabled and in Power Down Mode ISB2 or ISB4
X	Н	X	Z	CER = CEL = H, Power Down Mode, ISB1 or ISB3
L	L	X	DATAIN	Data on Port Written into Memory (2)
Н	Г	L	DATAout	Data in Memory Output on Port(3)
Н	L	Н	Z	High Impedance Outputs

#### NOTES:

1. AOL-A10L ≠ AOR-A10R

- 2. If BUSY = L, data is not written.
- If BUSY = L, data may not be valid, see two and ten timing.
- 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter (1)	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	VIN = 0V	11	pF

#### NOTE:

2691 tbl 17

1. This parameter is determined by device characterization but is not 100% tested.

#### TABLE II - INTERRUPT FLAG(1, 4)

		Left Port				ı	Right Por	t .	·	
R/WL	CEL	OEL	A0L-A10L	INTL	R/WR	CER	OER	A0L-A10R	INTR	Function
L	L	Х	7FF	X	Х	Χ	X	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	X	Х	L	L	7FF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	X	Х	Х	L <sup>(3)</sup>	L	L	X	7FE	Х	Set Left INTL Flag
Х	L	L	7FE	H <sup>(2)</sup>	Х	Х	X	Х	Х	Reset Left INTL Flag

2691 tbl 16

#### NOTES:

- 1. Assumes BUSYL = BUSYR = H.
- 2. If BUSYL = L, then NC.
- If BUSYR = L, then NC.
- 4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE.

#### TABLE III - ARBITRATION (1, 2)

Lef	t Port	Rig	ht Port	Fla	gs .	
CEL	A0L-A10L	CER	AOR-A10R	BUSYL	BUSYR	Function
Н	X	Н	Х	Н	Н	No Contention
L	Any	Н	X	Н	Н	No Contention
Н	X	L	Any	Н	Н	No Contention
L	≠ AoR-A1oR	L	≠ AoL-A1oL	Н	Н	No Contention
ddress Arb	itration With CE I	ow Before Ad	dress Match	**	*	
L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L	Same	L	Same	Н	٦	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
E Arbitratio	n With Address	Match Before C	E			
LL5R	= A0R-A10R	LL5R	= A0L-A10L	Н	L	L-Port Wins
RL5L	= A0R-A10R	RL5L	= A0L-A10L	L	Н	R-Port Wins
LW5R	= A0R-A10R	LW5R	= A0L-A10L	H	L	Arbitration Resolved
LIVOIT					н	Arbitration Resolved

#### NOTES:

1. INT Flags Don't Care.

2. X = DON'T CARE, L = LOW, H = HIGH

LV5R = Left Address Valid ≥ 5ns before right address.

RV5L = Right Address Valid ≥ 5ns before left address.

Same = Left and Right Addresses match within 5ns of each other.

LL5R = Left  $\overline{CE}$  = LOW  $\geq$  5ns before Right  $\overline{CE}$ . RL5L = Right  $\overline{CE}$  = LOW  $\geq$  5ns before Left  $\overline{CE}$ .

LW5R = Left and Right  $\overline{CE}$  = LOW within 5ns of each other.



#### HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM

PRELIMINARY IDT7012

#### **FEATURES:**

- · High-speed access
  - Military: 35/45/55/70ns (max.)
  - Commercial: 25/35/45/55ns (max.)
- · Low-power operation
  - IDT7012S
    - Active: 400mW (typ.)
    - Standby: 7mW (typ.)
  - IDT7012L
    - Active: 400mW (typ.) Standby: 2mW (typ.)
- · Fully asychronous operation from either port
- Each port has a 9-bit wide data path. The 9th bit could be used as the parity bit
- Battery backup operation 2V data retention
- TTL compatible, single 5V (±10%) power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

#### **DESCRIPTION:**

The IDT7012 is a high-speed 2K x 9 dual-port static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same dual-port location.


The IDT7012 provides two independent ports with separate control, address, and I/O pins that permit independent, asychronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power-down feature, controlled by  $\overline{\text{CE}}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT7012 utilizes a 9-bit wide data path to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 400mW of power at maximum access times as fast as 25ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 200μW from a 2V battery.

The IDT7012 is packaged in 48-pin sidebrazed or plastic DIPs, 48-pin LCCs and 48-pin flatpacks. The military devices are processed 100% in compliance to the test methods of MIL-STD-883, Method 5004.


#### **FUNCTIONAL BLOCK DIAGRAM**




MILITARY AND COMMERCIAL TEMPERATURE RANGES

**APRIL 1992** 

#### **PIN CONFIGURATIONS**





DIP TOP VIEW 2653 drw 02

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ပွ
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ô
lout	DC Output Current	50	50	mA

#### NOTE:

2653 tbl 01

2653 tbl 13

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.

2. VTERM must not exceed Vcc + 0.5V.

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Cout	Output Capacitance	Vout = 0V	11	pF

#### NOTE

1. This parameter is sampled and not 100% tested.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	OV	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%
			2653 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0.0	٧
Vін	Input High Votage	2.2	_	6.0 <sup>(2)</sup>	V
ViL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	V

#### NOTE:

1.  $V_{IL} = -3.0V$  for pulse width less than 20ns.

2. VTERM must not exceed Vcc + 0.5V.

#### DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)**

						7012S		7012L		
Symbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Unit			
[Li]	Input Leakage Current <sup>(7)</sup>	Vcc = 5.5V, Vin = 0V to Vcc		10	-	5	μА			
lLO	Output Leakage Current	CE = ViH, Vout = 0V to Vcc	7 -	10		5	μΑ			
Vol	Output Low Voltage	IOL = 4mA		0.4		0.4	٧			
Vон	Output High Voltage	loн = -4mA	2.4	_	2.4	_	٧			

2653 tbl 04

#### DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $^{(1,6)}$ (Vcc = $5.0V \pm 10\%$ )

		Test	7012 x 25 <sup>(2)</sup> 70		x 25 <sup>(2)</sup>	7012	x 35	7012 x 35   7012 x 45		7012 x 55		7012	x 70 <sup>(3)</sup>		
Symbol	Parameter	Condition	Versi	on	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating	CE ≤ VIL Outputs Open	Mil.	S L	_		125 125	290 230	125 125	285 225	125 125	280 220	125 125	275 215	mA
	Current (Both Ports Active)	f = fmax <sup>(4)</sup>	Com'l.	S L	125 125	260 220	125 125	250 210	125 125	245 205	125 125	240 200	_	_	
ISB1	Standby Current (Both	CEL and CER ≥ VIH	Mil.	S L	1 1		30 30	80 60	30 30	80 60	30 30	80 60	30 30	80 60	mA
	Ports—TTL Level Inputs)	f = fMAX <sup>(4)</sup>	Com'l.	S	30 30	65 45	30 30	65 45	30 30	65 45	30 30	65 45			
ISB2	Standby Current (One	CEL or CER ≥ VIH	Mil.	S L	=	=	80 80	185 150	80 80	180 145	80 80	175 140	80 80	170 135	mA
	Port—TTL Level Inputs)	Active Port Outputs Open, f = fMAX <sup>(4)</sup>	Com'l.	S L	80 80	175 145	80 80	165 135	80 80	160 130	80 80	155 125	_	_	
ISB3	Full Standby Current	Both Ports CEL and CER ≥ Vcc - 0.2V	Mil.	S L	1 1	1	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	(Both Ports—All CMOS Level Inputs)	$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$ , $f = 0^{(5)}$	Com'l.	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 .5		_	
ISB4	Full Standby Current	One Port CEL or CER ≥ Vcc – 0.2V,	Mil.	S L	=	_	70 70	175 140	70 70	170 135	70 70	165 130	70 70	160 125	mA
	(One Port—All CMOS Level Inputs)	VIN ≥ VCC − 0.2V or VIN ≤ 0.2V Active Port Outputs Open, f = fMAX <sup>(4)</sup>	Com'l.	S L	70 70	170 140	70 70	160 130	70 70	155 125	70 70	150 120	_	_	

#### NOTES:

1. "x" in part numbers indicates power rating (S or L).

2. 0°C to +70°C temperature range only.

6.6

<sup>3. -55°</sup>C to +125°C temperature range only.

<sup>4.</sup> At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tac, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

<sup>5.</sup> f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

<sup>6.</sup> Vcc=5V, Ta=+25°C for Typ.

<sup>7.</sup> At Vcc≤2.0V input leakages are undefined.

2653 tbl 06


#### DATA RETENTION CHARACTERISTICS (L Version Only)

[					7012L			
Symbol	Parameter	Test Condition		Min.	Typ. <sup>(1)</sup>	Max.	Unit	
VDR	Vcc for Data Retention			2			V	
ICCDR	Data Retention Current	Vcc = 2.0V, CE ≥ Vcc - 0.2V	Mil.	_	100	4000	μА	
) [			Com'l.	_	100	1500	μА	
tCDR(3)	Chip Deselect to Data Retention Time	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V		0	_		ns	
tR <sup>(3)</sup>	Operation Recovery Time	7		trc(2)		_	ns	

#### NOTES:

- 1. Vcc = 2V, Ta = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed but not tested.

#### **DATA RETENTION WAVEFORM**



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2653 tbl 07




Figure 1. Equivalent Output Load




Figure 2. Output Load (for thz, tLz, twz and tow)

6.6

2653 drw 06


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(5)</sup>

		7012	x 25 <sup>(2)</sup>	7012	x 35	7012	x 45	7012	x 55	7012	x 70 <sup>(3)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max	Unit
Read Cyc	le											
trc	Read Cycle Time	25		35	_	45		55	_	70	<u> </u>	ns
taa	Address Access Time	Γ=	25		35		45		55	_	70	ns
tACE	Chip Enable Access Time	$\Gamma =$	25	_	35	_	45	_	55	_	70	ns
taoe	Output Enable Access Time	_	12	_	25	_	30	_	35	_	40	ns
tон	Output Hold From Address Change	0	_	0		0		0		0	_	ns
tLZ	Output Low Z Time <sup>(1,4)</sup>	0	_	0	_	0	_	0	_	0	<u> </u>	ns
tHZ	Output High Z Time <sup>((1,4)</sup>	_	10	_	15	_	20		30	_	35	ns
tPU	Chip Enable to Power-Up Time <sup>(4)</sup>	0	_	0	_	0	_	0		0	_	ns
tPD	Chip Disable to Power-Down Time <sup>(4)</sup>		50	-	50		50	_	50		50	ns

NOTES:

- 1. Transition is measured  $\pm 500 mV$  from low or high impedance voltage with load (Figures 1 and 2).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. "x" in part numbers indicates power rating (S or L).


## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE<sup>(1, 2, 4)</sup>



2653 drw 09

2653 thl 08

## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3)



2653 drw 10

#### NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{\text{CE}} = V_{\text{IL}}$
- 3. Addresses valid prior to coincident with CE transition low.
- 4.  $\overrightarrow{OE} = VIL.$


# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>

		7012	x 25 <sup>(2)</sup>	7012	x 35	7012	x 45	7012	x 55	7012	x 70 <sup>(3)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cyc	ele											
twc	Write Cycle Time	25	_	35		45		55		70	-	ns
tew	Chip Enable to End of Write	20		30	_	35		40	_	50	-	ns
taw	Address Valid to End of Write	20	_	30		35	_	40		50	_	ns
tas	Address Set-up Time	0		0		0	_	0	_	0	_	ns
twp	Write Pulse Width <sup>(5)</sup>	20	_	30		35	_	40	_	50	_	ns
twn	Write Recovery Time	0	_	0	_	0	_	0	_	0	_	ns
tow	Data Valid to End of Write	12		20	_	20	_	20		30	_	ns
tHZ	Output High Z Time <sup>(1,4)</sup>	<b> </b> -	10	_	15	_	20		30	_	35	ns
tDH	Data Hold Time	0		0	_	0		0		0	_	ns
twz	Write Enabled to Output in High Z <sup>(1,4)</sup>	T-	10		15	_	20	_	30	_	35	ns
tow	Output Active From End of Write <sup>(1,4)</sup>	0		0	_	0	_	0	_	0	_	ns
twdd	Write Pulse to Data Delay	<b>—</b>	50	_	60	_	70	_	80	_	95	ns
tDDD	Write Data Valid to Read Data Delay	<u> </u>	35	_	45		55		65	_	80	ns

#### NOTES:

- 1.Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. Specified for  $\overline{OE}$  at high (refer to "Timing Waveform of Write Cycle", Note 7).
- 6. "x" in part numbers indicates power rating (S or L).

#### TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1)




6.6


#### NOTE:

1. Write cycle parameters should be adhered to in order to ensure proper writing.

#### TIMING WAVEFORM OF WRITE CYCLE NO. 1, (R/W CONTROLLED TIMING)(1, 2, 3, 7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, ( $\overline{\text{CE}}$ CONTROLLED TIMING)(1, 2, 3, 5)



2653 drw 12

#### NOTES:

- 1. R/W must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low CE and a low R/W.
- twn is measured from the earlier of  $\overline{\text{CE}}$  or  $R/\overline{W}$  going high to the end of the write cycle. 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ± 500mV from steady state with a 5pF load (including scope and jig).
  7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### **FUNCTIONAL DESCRIPTION**

The IDT7012 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in the truth table below.

# TRUTH TABLE NON-CONTENTION READ/WRITE CONTROL

L	eft or	Right I	Port <sup>(1)</sup>	
R/W	CE	OE	D0-8	Function
Х	Н	X		Port Disabled and in Power- Down Mode, ISB2 or ISB4
X	Н	X	. Z	CER = CEL = H, Power-Down Mode, IsB1 or IsB3
L	L	X		Data on Port Written Into Memory <sup>(2)</sup>
H	L	L	DATAOUT	Data in Memory Output on Port
X	X	H	Z	High Impedance Outputs

NOTES:

2653 tbl 11

6.6

<sup>1.</sup> A0L - A10L ≠ A0R - A10R

<sup>2.</sup> H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE



#### HIGH-SPEED 2K x 9 **DUAL-PORT STATIC RAM** WITH BUSY & INTERRUPT

**PRELIMINARY** IDT70121S/L IDT70125S/L

#### **FEATURES:**

High-speed access

- Military: 35/45/55/70ns (max.)

Commercial: 25/35/45/55ns (max.)

· Low-power operation - IDT70121/70125S

Active: 400mW (tvp.) Standby: 7mW (typ.) - IDT70121/70125L

Active: 400mW (typ.) Standby: 2mW (typ.)

· Fully asychronous operation from either port

 MASTER IDT70121 easily expands data bus width to 18 bits or more using SLAVE IDT70125 chip

On-chip port arbitration logic (IDT70121 only)

BUSY output flag on Master; BUSY input on Slave

INT flag for port-to-port communication

Battery backup operation—2V data retention

TTL compatible, signal 5V (±10%) power supply

Available in popular hermetic and plastic packages Military product compliant to MIL-STD-883, Class B **DESCRIPTION:** 


The IDT70121/IDT70125 are high-speed 2K x 9 dual-port static RAMs. The IDT70121 is designed to be used as a standalone 9-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT70125 "SLAVE" dual-port in 18-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 18-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

• Industrial temperature range (-40°C to +85°C) is available.

tested to military electrical specifications

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70121/IDT70125 utilizes a 9-bit wide data path to allow for Data/Control and parity bits at the user's option. This feature is especially useful in data communications



**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**APRIL 1992** 

#### **DESCRIPTION (Continued):**


applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 400mW of power at maximum access times as fast as 25ns. Low-power

(L) versions offer battery backup data retention capability with each port typically consuming 200μW from a 2V battery.

The IDT70121/IDT70125 devices are packaged in 52-pin LCCs and 52-pin PLCCs. The military devices are processed 100% in compliance to the test methods of MIL-STD-883, Method 5004.

#### PIN CONFIGURATIONS



#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	ပ္
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ပ္
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

# NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.

2. VTERM must not exceed Vcc + 0.5V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	ΟV	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2654 tbl 02

2654 drw 02

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0.0	٧
ViH	Input High Votage	2.2	_	6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	· V

**NOTE:**1.  $V_{IL} = -3.0V$  for pulse width less than 20ns.

2. VTERM must not exceed Vcc + 0.5V.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

		Parameter Test Condition		21S 25S		21L 25L	
Symbol	Parameter			Max.	Min.	Max.	Unit
LI	Input Leakage Current <sup>(7)</sup>	Vcc = 5.5V, ViN = 0V to Vcc	T -	10	_	5	μА
[LO]	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10	_	5	μΑ
Vol	Output Low Voltage	IOL = 4mA		0.4		0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	<u> </u>	2.4	_	V

2654 tbl 04

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE $^{(1,6)}$ (Vcc = $5V \pm 10\%$ )

									70121 x 45 70121 x 55 70121 x 70 <sup>(3)</sup>						
						x 25 <sup>(2)</sup>		1 x 35		1 x 45					
		Test			70125	x 25 <sup>(2)</sup>	7012	5 x 35	7012	5 x 45	7012	5 x 55	70125	x 70 <sup>(3)</sup>	ĺ
Symbol	Parameter	Condition	Versio	n	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating	CE ≤ VIL Outputs Open	Mil.	S L	_	1 1	125 125	290 230	125 125	285 225	125 125	280 220	125 125	275 215	mA
	Current (Both Ports Active)	f = fMAX <sup>(4)</sup>	Com'l.	S L	125 125	260 220	125 125	250 210	125 125	245 205	125 125	240 200	_		
ISB1	Standby Current (Both	CEL and CER ≥ VIH	Mil.	S L	=	1 1	30 30	80 60	30 30	80 60	30 30	80 60	30 30	80 60	mA
	Ports—TTL Level Inputs)	$f = fMAX^{(4)}$	Com'l.	S L	30 30	65 45	30 30	65 45	30 30	65 45	30 30	65 45	_		
ISB2	Standby Current (One	CEL or CER ≥ VIH Active Port	Mil.	S L	=		80 80	185 150	80 80	180 145	80 80	175 140	80 80	170 135	mΑ
	Port—TTL Level Inputs)	Outputs Open, f = fMAX <sup>(4)</sup>	Com'l.	S L	80 80	175 145	80 80	165 135	80 80	160 130	40 40	155 125		1	
ISB3	Full Standby Current (Both	Both Ports CER and CEL ≥ Vcc – 0.2V	Mil.	S L	_	_	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	Ports—CMOS Level Inputs)	$VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$ , $f = 0^{(5)}$	Com'l.	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5			<u></u>
ISB4	Full Standby Current (One	One Port $\overline{CEL}$ or $\overline{CER} \ge VCC - 0.2V$ , $\overline{VIN} \ge VCC - 0.2V$ or	Mil.	S	_		70 70	175 140	70 70	170 135	70 70	165 130	70 70	160 125	mA
	Port—CMOS Level Inputs)	VIN $\leq$ 0.2V, Active Port Outputs Open, f = fMAX <sup>(4)</sup>	Com'l.	S L	70 70	170 140	70 70	160 130	70 70	155 125	70 70	150 120	_ _		i

#### NOTES:

1. "x" in part numbers indicates power rating (S or L).

- 2. 0°C to +70°C temperature range only.
- 3, -55°C to +125°C temperature range only.
- 4. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. Vcc=5V, Ta=+25°C for Typ.
- 7. At Vcc≤2.0V input leakages are undefined.

▮■

2654 tbl 06


#### DATA RETENTION CHARACTERISTICS (L Version Only)

			701	70121L/70125L				
Symbol	Parameter	Test Condition	Test Condition					
VDR	Vcc for Data Retention			2		_	V	
ICCDR	Data Retention Current	Vcc = 2.0V, CE ≥ Vcc - 0.2V	Mil.	_	100	4000	μА	
			Com'l.		100	1500	μА	
tcon(3)	Chip Deselect to Data Retention Time	VIN ≥ VCC - 0.2V or VIN ≤ 0.2V		0	T =		ns	
tR <sup>(3)</sup>	Operation Recovery Time	<b>–</b>		tRC <sup>(2)</sup>	T —		ns	

#### NOTES:

- 1. Vcc = 2V, TA = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed but not tested.

#### **DATA RETENTION WAVEFORM**



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 & 3

2654 tbl 07




Figure 1. Equivalent Output Load




Figure 2. Output Load (for thz, thz, twz, and tow)




Figure 3. Equivalent BUSY and INT Output Load

\* Including scope and jig.

2654 drw 05

#### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(5)</sup>


		70121 70125			x 35 x 35		1 x 45 5 x 45				x 70 <sup>(3)</sup> x 70 <sup>(3)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	le											
trc	Read Cycle Time	25	_	35	-	45		55		70	$\Gamma = 1$	ns
taa	Address Access Time	T =	25	_	35	_	45	_	55		70	ns
tACE	Chip Enable Access Time	1-	25	_	35	_	45		55		70	ns
taoe	Output Enable Access Time	1 -	12	_	25		30	_	35	_	40	ns
<b>t</b> OH	Output Hold from Address Change	0	_	0	_	0	_	0	_	0	_	ns
tLZ	Output Low Z Time <sup>(1,4)</sup>	0	-	0		0		0	-	0		ns
tHZ	Output High Z Time <sup>(1,4)</sup>	-	10	_	15	_	20		30		35	ns
tpu .	Chip Enable to Power-Up Time <sup>(4)</sup>	0		0		0		0		0	_	ns
tPD	Chip Disable to Power-Down Time <sup>(4)</sup>	-	50		50		50	_	50	-	50	ns

NOTES:


2654 tbl 08

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C range only.
- 4. This parameter guaranteed but not tested.
- 5. "x" in part numbers indicates power rating (S or L).

#### TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2,4)



## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1,3)



#### NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = VIL$ .
- Addresses valid prior to, or coincident with, CE transition low.
   OE = V<sub>II</sub>.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>

				x 25 <sup>(2)</sup> 70121 x 35 x 25 <sup>(2)</sup> 70125 x 35						55 70121 x 70 <sup>(5</sup> 55 70125 x 70 <sup>(5</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cyc	le											
twc	Write Cycle Time <sup>(5)</sup>	25	_	35	-	45	-	55	_	70		ns
tEW	Chip Enable to End of Write	20	_	30		35		40		50		ns
taw	Address Valid to End of Write	20		30	_	35	_	40	_	50		ns
tas	Address Set-up Time	0	_	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width <sup>(7)</sup>	20	_	30	_	35	_	40		50	_	ns
twn	Write Recovery Time	0		0		0		0	I —	_ 0		ns
tow	Data Valid to End of Write	12	_	20	_	20	_	20		30		ns
tHZ	Output High Z Time <sup>(1,4)</sup>	_	10	_	15	_	20	ΓΞ	30	_	35	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	<u> </u>	0		ns
twz	Write Enabled to Output in High Z <sup>(1,4)</sup>	_	10	_	15	_	20	_	30	_	35	ns
tow	Output Active from End of Write <sup>(1,4)</sup>	0	_	0	_	0	_	0	-	0 -		ns

#### NOTES:

1.Transition is measured ±500mV from low or high voltage with load (Figures 1, 2 and 3).


2. 0°C to +70°C temperature range only.

3. -55°C to +125°C temperature range only.


4. This parameter guaranteed but not tested.

- 5. For MASTER/SLAVE combination, two = tBAA + twp.
- 6. "x" in part numbers indicates power rating (S or L).
- 7. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 7).

#### TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,2,3,7)



#### TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING<sup>(1,2,3,5)</sup>



#### NOTES:

- R/W must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low CE and a low R/W.

  3. twn is measured from the earlier of CE or R/W going high to the end of the write cycle.
- During this period, the I/O pins are in the output state and input signals must not be applied.
   If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- Transition is measured ± 500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(8)</sup>

			x 25 <sup>(1)</sup> x 25 <sup>(1)</sup>		1 x 35 5 x 35		1 x 45 5 x 45		1 x 55			
Symbol	Parameter						Max.					
Busy Tim	ing (For Master IDT70121 Only)	-										
tBAA	BUSY Access Time to Address	I —	25	_	35	_	35	_	45	_	45	ns
tBDA	BUSY Disable Time to Address	_	20	_	30	_	35	_	40	_	40	ns
tBAC	BUSY Access Time to Chip Enable	_	20	_	30		30		35	_	35	ns
tBDC	BUSY Disable Time to Chip Enable	Ī —	20	_	25	_	25	-	30	_	30	ns
two	Write Pulse to Data Delay <sup>(3)</sup>	_	50	_	60	_	70	_	80	_	95	ns
tDDD	Write Data Valid to Read Data Delay <sup>(3)</sup>	_	35	_	45		55		65	_	80	ns
taps	Arbitration Priority Set-up Time <sup>(4)</sup>	- 5	_	- 5	_	5	_	5		5		ns
<b>t</b> BDD	BUSY Disable to Valid Data <sup>(5)</sup>	_	Note 5	_	Note 5		Note 5		Note 5	_	Note 5	ns
Busy Tim	ing (For Slave IDT70125 Only)											
twB	Write to BUSY Input <sup>(6)</sup>	0	_	0	<u> </u>	0	_	0	_	0	I —	ns
twn	Write Hold After BUSY <sup>(7)</sup>	15		20	_	20	_	20	_	20		ns
twdd	Write Pulse to Data Delay <sup>(9)</sup>	_	50	_	60		70		80	_	95	ns
todo	Write Data Valid to Read Data Delay <sup>(9)</sup>	_	35	_	45	_	55	_	65	_	80	ns

#### NOTES:


1. 0°C to +70°C temperature range only.

2. -55°C to +125°C temperature range only.

- 3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT70121 Only)."
- 4. To ensure that the earlier of the two ports wins.
- 5. tbdd is a calculated parameter and is the greater of 0, twdd twp (actual) or tddd tdw (actual).
- 6. To ensure that a write cycle is inhibited during contention.
- 7. To ensure that a write cycle is completed after contention.
- 8. "x" in part numbers indicates power rating (S or L).
- 9. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY Port-to-Port Delay (For SLAVE IDT70125 Only)."

6.7


## TIMING WAVEFORM OF READ WITH BUSY (1,2,3) (FOR MASTER IDT70121)



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. Write Cycle parameters should be adhered to, to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at LOW for the reading port.

# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY<sup>(1,2,3)</sup> (FOR SLAVE IDT70125 ONLY)




#### NOTES:

- 1. Assume BUSY input at HIGH for the writing port, and OE at LOW for the reading port.
- 2. Write Cycle parameters should be adhered to, to ensure proper writing.
- 3. Device is continuously enabled for both ports.

6


### TIMING WAVEFORM OF WRITE WITH BUSY (FOR SLAVE IDT70125 ONLY)




2654 drw 14

## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text{CE}}$ ARBITRATION (FOR MASTER IDT70121 ONLY)

#### **CEL VALID FIRST:**




#### **CER VALID FIRST:**




TIMING WAVEFORM OF CONTENTION CYCLE NO. 2,

## ADDRESS VALID ARBITRATION (FOR MASTER IDT70121 ONLY)(1)

#### LEFT ADDRESS VALID FIRST:



#### **RIGHT ADDRESS VALID FIRST:**



NOTE:
1.  $\overline{CE}L = \overline{CE}R = VIL$ 

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(3)</sup>

	70121 x 25 <sup>(1)</sup> 70121 x 35 70121 x 45 70121 x 55 70125 x 25 <sup>(1)</sup> 70125 x 35 70125 x 45 70125 x 55 7										70125	x 70 <sup>(2)</sup>	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Interrupt	Timing												
tas	Address Set-up Time	0	-	0	_	0	_	0	_	0	_	ns	
twn	Write Recovery Time	0	_	0	-	0		0	_	0		ns	
tins	Interrupt Set Time	T-	25	Γ <del>-</del>	35		40	_	45	_	50	ns	
tinn	Interrupt Reset Time	_	25	$\overline{}$	35		40	_	45	_	50	ns	


NOTES:

also.


- 1. 0°C to +70°C temperature range only. 2. -55°C to +125°C temperature range only.
- 3. "X" in part numbers indicates power rating (S or L).

## TIMING WAVEFORM OF INTERRUPT MODE<sup>(1,2)</sup>

#### LEFT SIDE SETS INTR:



#### RIGHT SIDE CLEARS INTR:




#### NOTES:


- 1. CEL = CER = VIL.
  2. INTL and INTR are reset (high) during power-up.

## TIMING WAVEFORM OF INTERRUPT MODE<sup>(1,2)</sup>

#### RIGHT SIDE SETS INTL:




#### LEFT SIDE CLEARS INTL:



#### NOTES:

- CEL = CER = VIL.
   INTL and INTR are reset to Von during power-up.

#### 18-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



1. No arbitration in IDT70125 (SLAVE). BUSYIN inhibits write in IDT70125 (SLAVE).

#### **FUNCTIONAL DESCRIPTION**

The IDT70121/IDT70125 provide two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I.

The interrupt flag (INT) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is set when the right port writes to memory location 7FE (HEX). The left port clears the interrupt by reading address location 7FE. Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 7FF. The message (9 bits) at 7FE or 7FF is user-defined. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

### ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active  $B\overline{USY}$  flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the write operation is invalid for the port

that has  $\overline{\text{BUSY}}$  set LOW. The delayed port will have access when  $\overline{\text{BUSY}}$  goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{\text{CE}}$ , on-chip logic arbitrates between  $\overline{\text{CE}}$  Land  $\overline{\text{CE}}$  for access; or (2) if the  $\overline{\text{CE}}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's BUSY flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION

Expanding the data bus width to eighteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

14

### **TRUTH TABLES** TABLE I. NON-CONTENTION READ/WRITE CONTROL<sup>(4)</sup>

L	eft or	Right	Port <sup>(1)</sup>	
R/W	CE	OE	D0-8	Function
X	Н	Х	Z	Port Disabled and in Power- Down Mode, ISB2 or ISB4
X	Н	Х	Z	CER = CEL = H, Power-Down Mode, ISB1 or ISB3
L	L	Х	DATAIN	Data on Port Written Into Memory <sup>(2)</sup>
Н	L	L	DATAOUT	Data in Memory Output on Port <sup>(3)</sup>
H	L	Н	Z	High Impedance Outputs

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
Cin	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	pF

2654 tbl 13 1. This parameter is determined by device characterization but is not production tested.

#### NOTES:

- 1. A0L A10L ≠ A0R A10R.
- 2. If  $\overline{BUSY} = L$ , data is not written.
- 3. If BUSY = L, data may not be valid, see two and tood timing.
- 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

### TABLE II. INTERRUPT FLAG(1,4)

	L	eft Port				Ri	ght Por			
R/WL	CEL	OEL	AOL - A1OL	INTL	R/WR	CER	OER	AOL - A10R	INTR	Function
L	L	X	7FF	X	Х	Х	X	X	L <sup>(2)</sup>	Set Right INTR Flag
_X	X	X	X	X	Х	J	١	7FF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L		Х	7FE	X	Set Left INTL Flag
Х	L	L	7FE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left INTL Flag

2654 tbl 12

#### NOTES:

- 1. Assumes BUSYL = BUSYR = H.
- 2. If BUSYL = L, then NC.
- 3. If BUSYR = L, then NC.
- 4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE

### TABLE III. ARBITRATION(2)

Left	Port	Right	Port	Fla	gs <sup>(1)</sup>	
CEL	A0L - A10L	CER	A0r - A10r	BUSYL	BUSYR	Function
Н	Х	Н	Х	Н	Н	No Contention
L	Any	Н	X	Н	H	No Contention
Н	X	L	Any	Н	Н	No Contention
L	≠ A0R - A10R	L	≠ A0L - A10L	Н	H	No Contention
Address Arbitra	tion With CE Lov	v Before Address	Match			
L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L	Same	L	Same	Н	L	Arbitration Resolved
L	Same	L	Same	L	Н	Arbitration Resolved
CE Arbitration \	With Address Mat	ch Before CE				
LL5R	= A0R - A10R	LL5R	= A0L - A10L	Н	L	L-Port Wins
RL5L	= A0R - A10R	RL5L	= A0L A10L	L	Н	R-Port Wins
LW5R	= A0R - A10R	LW5R	= A0L - A10L	Н	L	Arbitration Resolved
LW5R	= A0R - A10R	LW5R	= A0L - A10L	L	Н	Arbitration Resolved

#### NOTES:

- 1. INT Flags Don't Care.
- 2. X = DON'T CARE, L = LOW, H = HIGH
- LV5R = Left Address Valid ≥ 5ns before right address.
- RV5L = Right Address Valid ≥ 5ns before left address.

Same = Left and Right Addresses match within 5ns of each other.

LL5R = Left CE = LOW ≥ 5ns before Right CE.

RL5L = Right CE = LOW ≥ 5ns before Left CE.

LW5R = Left and right CE = LOW within 5ns of each other.

2654 tbl 14



Integrated Device Technology, Inc.

# CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

PRELIMINARY IDT7133SA/LA IDT7143SA/LA

#### **FEATURES:**

High-speed access

Military: 35/45/55/70/90ns (max.)Commercial: 25/35/45/55/70/90ns (max.)

Low-power operation
 IDT7133/43SA
 Active: 500 mW (typ.)
 Standby: 5mW (typ.)
 IDT7133/43LA
 Active: 500mW (typ.)

Active: 500mW (typ.) Standby: 1mW (typ.)

 Versatile control for write: separate write control for lower and upper byte of each port

 MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143

On-chip port arbitration logic (IDT7133 only)

BUSY output flag on IDT7133; BUSY input on IDT7143

Fully asynchronous operation from either port

Battery backup operation–2V data retention

TTL-compatible; single 5V (±10%) power supply

Available in 68-pin ceramic PGA, Flatpack, and PLCC

Military product compliant to MIL-STD-883, Class B

Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications


#### **DESCRIPTION:**

The IDT7133/7143 are high-speed 2K x 16 dual-port static RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7143 "SLAVE" dual-port in 32-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by  $\overline{CE}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 500mW of power at maximum access times as fast as 25ns. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200μW for a 2V battery.

The IDT7133/7143 devices have identical pinouts. Each is packed in a 68-pin ceramic PGA, 68-pin flatpack, and 68-pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



#### **PIN CONFIGURATIONS**



#### PLCC/FLATPACK TOP VIEW

#### NOTES:

- Both Vcc pins must be connected to the supply to assure reliable operation.
   Both GND pins must be connected to the supply to assure reliable operation.
- 3. UB = Upper Byte, LB = Lower Byte

6

		51	50	48	46	44	42	40	38	36		
11		A6L	A5L	A3L	A1L	BUSYL	CER	Aor	A <sub>2</sub> R	A <sub>4</sub> R		
	53	52	49	47	45	43	41	39	37	35	34	
10	AsL	A7L	A4L	A2L	AoL	CEL	BUSYR	A1R	АзR	A <sub>5</sub> R	A <sub>6</sub> R	
	55	54		<u> </u>	L	l			<u> </u>	32	33	
09	A10L	A9L								A <sub>8R</sub>	A7R	
	57	56								30	31	
08	R/WLLB	ŌĒL								A10R	A9R	
	59	58	1							28	29	
07	Vcc <sup>(1)</sup>	R/WLUB								R/WRLB	ŌĒR	
	61	60	1			G68-1				26	27	
06	I/O1L	I/OoL								GND <sup>(2)</sup>	R/WRUB	
	63	62	1							24	25	
05	I/O3L	I/O2L								I/O 14R	I/O 15R	
	65	64	1							22	23	
04	I/O5L	I/O4L								I/O 12R	I/O 13R	
	67	66								20	21	
03	I/O7L	I/O6L								I/O 10R	I/O 11R	
	68	1	3	5	7	9	11	13	15	18	19	
02	I/O8L	I/O9L	I/O 11L	I/O 13L	I/O 15L	GND <sup>(2)</sup>	I/O1R	I/O3R	I/O5R	I/O 8R	I/O9R	
		2	4	6	8	10	12	14	16	17		l
01	<b>*</b>	I/O 10L	I/O <sub>12L</sub>	I/O <sub>14L</sub>	Vcc <sup>(1)</sup>	I/Oor	I/O2R	I/O4R	I/O6R	I/O7R		
Pin 1 <sup>2</sup> Designat	or A	В	С	D	!	F	G G	H	J	К	l L	2746 drw 03
2						PGA TOP VIE	w					

- Both Vcc pins must be connected to the supply to assure reliable operation.
   Both GND pins must be connected to the supply to assure reliable operation.
   UB = Upper Byte, LB = Lower Byte

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	<b>V</b>
Та	Operating Temperature	0 to +70	-55 to +125	ပွ
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ç
Рт	Power Dissipation	2.0	2.0	W
lout	DC Output Current	50	50	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V.

#### **CAPACITANCE** (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = OV	11	рF
Соит	Input/Output Capacitance	V1/0 = 0V	11	pF

#### NOTE:

2746 tbl 01

2746 (6) 02

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

	Ambient		
Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	VO	5.0V ± 10%

2746 tbl 03

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	. 0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	. V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

2746 tbl 04

2. VTERM must not exceed Vcc + 0.5V.

This parameter is determined by device characterization but is not production tested.

### DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, Vcc = 5.0V ± 10%)

			IDT71 IDT71	33SA 43SA	IDT71 IDT71		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Li	Input Leakage Current <sup>(6)</sup>	Vcc = 5.5V, Vin = 0V to Vcc		10		5	μА
[ILO]	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10		5	μΑ
Vol	Output Low Voltage (I/Oo-I/O15)	IOL = 4mA		0.4		0.4	V
VoL	Open Drain Output Low Voltage (BUSY)	IOL = 16mA		0.5		0.5	٧
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	-	V

2746 tbl 05

### DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(3)</sup> (Vcc = 5.0V ± 10%)

		Test			7133 7143	3x25 <sup>(1)</sup> 3x25 <sup>(1)</sup>	713: 714:	3x35 3x35		3x45 3x45	713: 714:	3x55 3x55		x70/90 x70/90	
Symbol	Parameter	Condition	Version	1	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current	CE ≤ VIL Outputs Open	MIL.	S	_		1 1	325 295		320 290	-	315 285	_	310 280	mΑ
	(Both Ports Active)	$f = fMAX^{(4)}$	COM'L.	S	_	300 270		295 265	1 1	290 260		285 255	=	280 250	
ISB1	Standby Current (Both Ports — TTL	CEL and CER≥ VIH  f = fMAX <sup>(4)</sup>	MIL.	S	_	_	25 25	85 75	25 25	80 70	25 25	80 70	25 25	75 65	mA
	Level Inputs)	· .	COM'L.	S L	25 25	80 70	25 25	75 65	25 25	75 65	25 25	70 60	25 25	70 60	
ISB2	Standby Current (One Port — TTL	CEL or CER≥ VIH f = fMAX <sup>(4)</sup>	MIL.	s⊥		1	<b>-</b>	220 200		210 190		210 190	<del>-</del>	200 180	mA
	Level Inputs)	Active Port Outputs Open	COM'L.	S L	  -	200 180	_	190 170	_	190 170	_	180 160	<u>-</u>	180 160	
ISB3	Full Standby Current (Both Ports —	Both Ports CEL & CER ≥ Vcc - 0.2V	MIL.	S	=		1 0.2	30 10	1 0.2	30 <b>1</b> 0	1 0.2	30 10	1 0.2	30 10	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(5)}$	COM'L.	S	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	
ISB4	Full Standby Current (One Port — All	One Port CEL or CER ≥ Vcc - 0.2V	MIL.	s	_	_	1	210	-	200	-	200	-	190	mA
	CMOS Level Inputs)	VIN ≥ VCC - 0.2V or VIN ≤ 0.2V	COM'L.	S	-	190	_	190 180	_	180	-	180 170	=	170 170	
		Active Port Outputs Open, f = fMAX <sup>(4)</sup>	_	L		170	_	160	_	160	_	150		150	

#### NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. Vcc = 5V, TA = +25°C.
- 3. "x" in part number indicates power rating (SA or LA).
- 4. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- 6. At Vcc≤2.0V input leakages are undefined.

2746 tbl 07

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES<sup>(1)</sup>


(LA Version Only) VLC = 0.2V, VHC = VCC - 0.2V

				IDT7133L		
Symbol Parameter		Test Condi	tion	Min.	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0		· V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.	_	4000	μА
		Vin ≥ VHC or ≤ VLC	COM'L.	_	1500	
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time			0		ns
tn <sup>(3)</sup>	Operation Recovery Time	7		tRC <sup>(2)</sup>		ns

NOTES:

- 1. Vcc = 2V, Ta = +25°C
- 2. tRc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

#### LOW Vcc DATA RETENTION WAVEFORM



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 & 3

2746 tbl 08




Figure 1. Output Load

Figure 2. Output Load (for tLz, tHz, twz, tow)

\*Including scope and jig

7/7 2746 drw 06

Figure 3. BUSY Output Load
(IDT7133 only)

270Ω

30pF\*

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(4)</sup>


		IDT713 IDT714	3x25 <sup>(2)</sup> 3x25 <sup>(2)</sup>	IDT71	33x35 43x35		33x45 43x45				3x70/90 3x70/90	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE											
trc	Read Cycle Time	25	_	35	_	45	_	55	Γ — <sup>-</sup>	70/90	_	ns
taa	Address Access Time	_	25	_	35	_	45	_	55		70/90	ns
tace	Chip Enable Access Time		25		35	_	45		55		70/90	ns
taoe	Output Enable Access Time	-	15		20	_	25	_	30	_	40/40	ns
tон	Output Hold from Address Change	0	_	0	_	0	-	0	_	0/0		ns
tLZ	Output Low Z Time <sup>(1, 3)</sup>	0	_	0	-	0	_	5		5/5	_	ns
tHZ	Output High Z Time <sup>(1, 3)</sup>	_	15	_	20		20	_	20		25/25	ns
tpu	Chip Enable to Power Up Time <sup>(3)</sup>	0	_	0	_	0		0	_	0/0		ns
tPD	Chip Disable to Power Down Time <sup>(3)</sup>	_	50		50	_	50	_	50	-	50/50	ns

#### NOTES:


2746 tbl 09

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).
- 2. 0°C to +70°C temperature range only.
- 3. This parameter is guaranteed but not tested.
- 4. "x" in part number indicates power rating (SA or LA).

### TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE<sup>(1, 2, 4)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE<sup>(1, 3)</sup>



#### NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = VIL$ .
- 3. Addresses valid prior to or coincident with CE transition low.
- 4. OE = VIL.

6.8

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(7)</sup>

		(2)			33x45 43x45				3x70/90 3x70/90	1		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CY	/CLE											
twc	Write Cycle Time <sup>(4)</sup>	25	-	35	_	45	_	55	_	70/90	_	ns
tew	Chip Enable to End of Write	20	_	25	_	30	_	40	_	50/50	_	ns
taw	Address Valid to End of Write	20	_	25	_	30	_	40		50/50	- 1	ns
tas	Address Set-up Time	0		0	_	0		0	_	0/0	_	ns
twp	Write Pulse Width <sup>(6)</sup>	20		25		30	_	40	_	50/50	_	ns
twr	Write Recovery Time	0	-	0	_	0	_	0	_	0/0	- 1	ns
tow	Data Valid to End of Write	15	_	20	_	20	_	25		30/30	_	ns
tHZ	Output High Z Time <sup>(1,3)</sup>		15		20	_	20		20	_	25/25	ns
tDH :	Data Hold Time <sup>(5)</sup>	0	_	0		5	_	5		5/5		ns
twz	Write Enable to Output in High $Z^{(1,3)}$	_	15		20	_	20	_	20	_	25/25	ns
tow	Output Active from End of Write <sup>(1, 3, 5)</sup>	0	_	0	_	- 5	_	5		5/5	_	ns

NOTES:

2746 tbl 10

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).
- 2. 0°C to +70°C temperature range only.
- 3. This parameter is guaranteed but not tested.
- 4. For MASTER/SLAVE combination, tWC = tBAA + tWR + tWP.
- 5. The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
- 6. Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).
- 7. "x" in part number indicates power rating (SA or LA).

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(8)</sup>


	1			33x35 43x35		33x45 43x45				3x70/90 3x70/90	1 1	
Symbol Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIN	MING (For MASTER IDT7133)											
tBAA	BUSY Access Time from Address	_	25		35		45	_	50		55/55	ns
tBDA	BUSY Disable Time from Address		20		30		40		40		45/45	ns
tBAC	BUSY Access Time from Chip Enable		20		25		30	_	35		35/35	ns
tBDC	BUSY Disable Time from Chip Enable		20	_	20	_	25	_	30		30/30	ns
twdd	Write Pulse to Data Delay <sup>(2)</sup>		50	_	60	-	80	1	80		90/90	ns
todo	Write Data Valid to Read Data Delay <sup>(2)</sup>		35		45	-	55	_	55		70/70	ns
tBDD	BUSY Disable to Valid Data(3)	_	Note 3	_	Note 3		Note 3		Note 3	_	Note 3	ns
taps	Arbitration Priority Set Up Time <sup>(4)</sup>	5	_	5	_	5	_	5		5/5		ns
BUSY INF	PUT TIMING (For SLAVE IDT7143)											
twB	Write to BUSY <sup>(5)</sup>	0	_	0		0		_		0/0	_	ns
twn	Write Hold After BUSY <sup>(6)</sup>	20	_	25	1	30	_	30	_	30/30	-	ns
twdd	Write Pulse to Data Delay <sup>(7)</sup>	_	50	-	60		80		80		90/90	ns
todo	Write Data Valid to Read Data Delay <sup>(7)</sup>	_	35		45	_	55	_	55		70/70	ns

#### NOTES:


1. 0°C to +70°C temperature range only.

- Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH BUSY (For Master IDT7133)"
- 3. tBDD is calculated parameter and is greater of 0, twpp twp (actual) or tppp tpw (actual).
- 4 To ensure that the earlier of the two ports wins.
- 5. To ensure that the write cycle is inhibited during contention.
- 6. To ensure that a write cycle is completed after contention.
- Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORMOF READ WITH PORT-TO-PORT DELAY (For Slave IDT7143)"
- 8. "x" in part number indicates power rating (SA or LA).

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/ $\overline{W}$ CONTROLLED TIMING)<sup>(1, 2, 3, 7)</sup>




### WRITE CYCLE NO. 2 (CE CONTROLLED TIMING)(1, 2, 3, 5)



- 1. R/W or CE must be high during all address transitions
- 2. A write occurs during the overlap (tew or twp) of a low CE and a low R/W.
- 3. two is measured from the earlier of  $\overline{\text{CE}}$  or  $\overline{\text{R/W}}$  going high to the end of write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied.
   If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 8. R/W for either upper or lower byte.

2746 drw 11


### TIMING WAVEFORM OF READ WITH BUSY<sup>(1, 2, 3)</sup> (For MASTER IDT7133)



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. Write cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.
- 4. OE at LO for the reading port.


### TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY<sup>(1, 2, 3)</sup> (For SLAVE IDT7143)



#### NOTES:

- 1. Assume BUSY input at HI for the writing port, and OE at LO for the reading port.
- 2. Write cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.


### TIMING WAVEFORM OF WRITE WITH BUSY INPUT (For SLAVE IDT7143)



2746 drw 12


## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION (For MASTER IDT7133)

#### **CEL VALID FIRST:**




# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION<sup>(1)</sup> (For MASTER IDT7133)

#### **LEFT ADDRESS VALID FIRST:**



#### **RIGHT ADDRESS VALID FIRST:**



NOTE: 1. CEL = CER = VIL

#### **FUNCTIONAL DESCRIPTION:**

The IDT7133/43 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. The devices have an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is pemitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

## ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that a write operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CE}$ , on-chip control logic arbitrates between  $\overline{CE}$ L and  $\overline{CE}$ R for

access; or (2) if the  $\overline{\text{CE}}$ s are low before an address match, onchip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's  $\overline{\text{BUSY}}$  flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to 32 bits or more in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will await indefinately for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

TABLE I – NON-CONTENTION READ/WRITE CONTROL<sup>(4)</sup>

	LEF	T OR RIC	HT PO	RT <sup>(1)</sup>		
R/WLB	R/Wub	CE	OE	I/O0-7	I/O8-15	Function
Х	Х	Н	Х	Z	Z	Port Disabled and in Power Down Mode, ISB2, ISB4
Х	Х	Н	Х	Z	Z	CER = CEL = H, Power Down Mode, ISB1 or ISB3
L	L	L	Х	DATAIN	DATAIN	Data on Lower Byte and Upper Byte Written into Memory <sup>(2)</sup>
L	Н	L	L	DATAIN	DATAOUT	Data on Lower Byte Written into Memory $^{(2)}$ , Data in Memory Output on Upper Byte $^{(3)}$
Н	L	L	L	DATAOUT	DATAIN	Data in Memory Output on Lower Byte <sup>(3)</sup> , Data on Upper Byte Written into Memory <sup>(2)</sup>
L	Н	L	Н	DATAIN	Z	Data on Lower Byte Written into Memory <sup>(2)</sup>
Н	L	L	Н	Z	DATAIN	Data on Upper Byte Written into Memory <sup>(2)</sup>
Н	Н	L	L	DATAOUT	DATAOUT	Data in Memory Output on Lower Byte and Upper Byte
Н	Н	L	Н	Z	Z	High Impedance Outputs

#### NOTES:

1. AoL - A10L ≠ A0R - A10R

2. If BUSY = LOW, data is not written.

3. If BUSY = LOW, data may not be valid, see twop and topp timing.

4. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance, LB = Lower Byte, UB = Upper Bytle

### TABLE II — ARBITRATION(1)

LEFT	PORT	RIGHT	PORT	FL	AGS	
CEL	AoL - A10L	CER	A0R - A10R	BUSYL	BUSYR	Function
Н	Х	X	Х	Н	Н	No Contention
X	Х	Н	Х	Н	Н	No Contention
L	≠ A0R - A10R	L	≠ A0L - A10L	Н	Н	No Contention
ADDRESS A	RBITRATION W	TH CE LOW E	SEFORE ADDR	ESS MATCH		
L	LV5R	L	LV5R	Н	L	L-Port Wins
L	RV5L	L	RV5L	L	Н	R-Port Wins
L	Same	L	Same	Н	L	Arbitration Resolved
Ļ	Same	L	Same	L	Н	Arbitration Resolved
CE ARBITRA	ATION WITH ADD	RESS MATCH	BEFORE CE			
LL5R	= A0R - A10R	LL5R	= A0L - A10L	Н	L	L-Port Wins
RL5L	= A0R - A10R	RL5L	= A0L - A10L	L	Н	R-Port Wins
LW5R	= AOR - A10R	LW5R	= A0L - A10L	Н	L	Arbitration Resolved
LW5R	= AOR - A1OR	LW5R	= A0L - A10L	L	Н	Arbitration Resolved

#### NOTES:


1. H = HIGH, L = LOW, X = Don't Care

LV5R = Left Address Valid ≥ 5ns before right address RV5L = Right Address Valid ≥ 5ns before left address

Same = Left and Right Address match within 5ns of each other

LL5R = Left  $\overline{CE}$  = LOW ≥ 5ns before Right  $\overline{CE}$ RL5L = Right  $\overline{CE}$  = LOW ≥ 5ns before Left  $\overline{CE}$ LW5R = Left and Right  $\overline{CE}$  = LOW within 5ns of each other

#### 32-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



#### NOTES:

1. No arbitration in IDT7143 (SLAVE). BUSY-IN inhibits write in IDT7143 (SLAVE).



# CMOS DUAL-PORT RAM 32K (4K x 8-BIT)

PRELIMINARY IDT7134SA IDT7134LA

#### **FEATURES:**

- High-speed access
  - Military: 35/45/55/70ns (max.)
  - Commercial: 25/35/45/55/70ns (max.)
- Low-power operation
  - IDT7134SA

Active: 500mW (typ.)

Standby: 5mW (typ.)

— IDT7134LA

Active: 500mW (typ.) Standby: 1mW (typ.)

- · Fully asynchronous operation from either port
- · Battery backup operation—2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in several popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

#### **DESCRIPTION:**


The IDT7134 is an extremely high-speed 4K x 8 dual-port static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same dual-port RAM location.

The IDT7134 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature, controlled by  $\overline{\text{CE}}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these dual-port typically on only 500mW of power at maximum access times as fast as 25ns. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200µW from a 2V battery.


The IDT7134 is packaged on either a sidebraze or plastic 48-pin DIP, 48-pin LCC, and 52-pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

#### **FUNCTIONAL BLOCK DIAGRAM**



CEMOS is a trademark of Integrated Device Technology, Inc

#### PIN CONFIGURATIONS



2720 drw 02

2720 tbl 01

6.9

DIP TOP VIEW

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	>
TA	Operating Temperature	0 to +70	-55 to +125	ô
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Tstg	Storage Temperature	-55 to +125	-65 to +150	ů
Рт	Power Dissipation	1.5	1.5	w
Іоит	DC Output Current	50	50	mA

#### NOTE:


- Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS
  may cause permanent damage to the device. This is a stress rating only
  and functional operation of the device at these or any other conditions
  above those indicated in the operational sections of this specification is not
  implied. Exposure to absolute maximum rating conditions for extended
  periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

## **CAPACITANCE<sup>(1)</sup>** (Ta = +25°C, f = 1.0MHz)


Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	рF
	-		2	720 tbl 02

#### NOTE:

 This parameter is determined by device characterization but is not production tested.



PLCC TOP VIEW



2720 drw 04

LCC TOP VIEW

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

2720 tbl 03 NOTES:

2720 tbl 04

1. VIL (min.) = -3.0V for pulse width less than 20ns. 2. VTERM must not exceed Vcc + 0.5V.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = 5V ± 10%)

			IDT7134SA		IDT7	134LA	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
{ LI}	Input Leakage Current <sup>(5)</sup>	VCC = 5.5V, VIN = 0V to VCC		10	_	5	μΑ
lLO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10		5	μА
Vol	Output Low Voltage	IOL = 6mA		0.4		0.4	V
		IOL = 8mA		0.5		0.5	V
Vон	Output High Voltage	Юн = -4mA	2.4		2.4		V

2720 tbl 05

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = 5.0V ± 10%)

				7134	X25 <sup>(4)</sup>	7134	X35	7134	X45	7134	1X55	7134	X70	
Symbol	Parameter	Test Conditions	Version	Typ.(2	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current	CE ≤ VIL Outputs Open	MIL.	S — L —		=	300 260	_	280 240	=	270 220	=	270 220	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	S — L —	280 240	_	260 220		240 200	_	240 200		240 200	
ISB1	Standby Current (Both Ports—TTL	CEL and CER ≥ VIH f = fMAX <sup>(3)</sup>	MIL.	S — L —	=	25 25	75 55	25 25	70 50	25 25	70 50	25 25	70 50	mA
	Level Inputs)		COM'L.	S 25 L 25	80 50	25 25	75 45	25 25	70 40	25 25	70 40	25 25	70 40	
ISB2	Standby Current (One Port—TTL	CEL or CEn ≥ VIH Active Port Outputs		s — L —	=	-	200 170	-	190 160	_	180 150	_	180 150	mA
	Level Inputs)	Open, f = fmax <sup>(3)</sup>	COM'L.	S — L —	180 150	=	170 140	=	160 130	=	160 130	_	160 130	i
ISB3	Full Standby Current (Both Ports—All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S — L —		1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(3)}$	COM'L.	S 1.0 L 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	
ISB4	Full Standby Current (One Port—All	One Port CEL or CER ≥ Vcc - 0.2V	MIL.	s — L —	=	_	190 160	_	180 150	_	170 140	_	170 140	mA
	CMOS Level Inputs)	VIN $\geq$ Vcc - 0.2V or VIN $\leq$ 0.2V Active Port Outputs Open, f = fMAX <sup>(3)</sup>		S — L —	170 140		160 130	=	150 120		150 120	_	150 120	

#### NOTES:

- 1. "X" in part number indicates power rating (SA or LA).
- 2. Vcc = 5V, TA = +25°C.
- 3. fmax = 1/tnc = All inputs cycling at f = 1/tnc (except Output Enable). f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby ISB3.
- 4. 0°C to +70°C temperature range.
- At Vcc≤2.0V input leakages are undefined.

2720 tbl 07

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(LA Version Only) VLc = 0.2V, VHc = Vcc - 0.2V

Symbol	Parameter	Test Conditi	on	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR .	VCC for Data Retention	Vcc = 2V		2.0	_		·V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.	_	100	4000	μА
		Vin ≥ VHC or VLC	COM'L.	_	100	1500	
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time			0			ns
tR <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>	I —		ns

#### NOTES:

- Vcc = 2V, Ta = +25°C.
   trc = Read Cycle Time.
- 3. This parameter is guaranteed but not tested.

#### LOW VCC DATA RETENTION WAVEFORM



#### **AC TEST CONDITIONS**

	***
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2720 tbl 08




Figure 1. Output Load

 $1250\Omega$ **DATA**OUT 5pF \* 2720 drw 06b

Figure 2. Output Load (for tLz, tHz, twz, tow)

\*Including scope and jig


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(4)</sup>

		7134	X25 <sup>(3)</sup>	713	4X35	713	4X45	713	4X55	713	4X70	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
REAL	CYCLE											
trc	Read Cycle Time	25	_	35	_	45	_	55	_	70		ns
taa	Address Access Time	_	25	_	35	_	45	_	55	-	70	ns
tACE	Chip Enable Access Time	_	25	-	35	-	45	_	55	_	70	ns
taoe	Output Enable Access Time		15	_	20		25	-	30		40	ns
tон	Output Hold from Address Change	0	_	0_	_	0		0		0		ns
tLZ	Output Low Z Time <sup>(1, 2)</sup>	0		0	_	5	_	5	_	5	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>	-	15	_	20	_	20	-	25	-	30	ns
tpu	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0		0		0		0	_	ns
<b>t</b> PD	Chip Disable to Power Down Time <sup>(2)</sup>		50	_	50	_	50	_	50		50	ns

#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- This parameter is guaranteed but not tested.
- 3. 0°C to +70°C temperature range only.
- 4. "X" in part number indicates power rating (SA or LA).


## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE $^{(1, 2, 4)}$



2720 drw 07

2720 tbl 09

## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE<sup>(1, 3)</sup>



2720 drw 08

#### NOTES:

- 1.  $R/\overline{W}$  is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{\text{CE}} = \text{Vil.}$
- 3. Addresses valid prior to or coincident with CE transition low.
- OE = VIL.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(6)</sup>


		7134	X25 <sup>(5)</sup>	713	4X35	7134	1X45	7134	4X55	7134	1X70	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WF	RITE CYCLE											
twc	Write Cycle Time	25		35		45		55	-	70		ns
tew	Chip Enable to End of Write	20		30		40	1	50		60	_	ns
taw	Address Valid to End of Write	20	-	30		40	-	50		60	-	ns
tas	Address Set-up Time	0	_	0	_	0		0	_	0	1	ns
twp	Write Pulse Width	20	_	30	_	40	_	50		60	-	ns
twn	Write RecoveryTime	0		0		0		0		0	_	ns
tow	Data Valid to End of Write	15	_	20	_	20	_	25	_	30	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>	-	15	-	20	-	20	_	25	_	30	ns
tDH	Data Hold Time <sup>(3)</sup>	0		3 .	_	3	_	3	_	3	_	ns
twz	Write Enabled to Output in High Z <sup>(1, 2)</sup>		15	_	20	_	20	_	25	_	30	ns
tow	Output Active from End of Write <sup>(1, 2, 3)</sup>	3		3	_	3	_	3	_	3	_	ns
twdd	Write Pulse to Data Delay <sup>(4)</sup>		50	_	70	_	80		80	_	90	ns
tDDD	Write Data Valid to Read Data Delay(4)	_	35		55	_	55	_	65	_	70	ns

#### NOTES:

2720 tbl 10

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual tow.
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
- 5. 0°C to +70°C temperature range only.
- 6. "X" in part number indicates power rating (SA or LA).


## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1)




#### NOTE:

1. Write cycle parameters should be adhered to, in order to ensure proper writing.

### TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1, 2, 3, 4, 6, 7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 1, $\overline{\text{CE}}$ CONTROLLED TIMING $^{(1,\,2,\,3,\,5)}$



2720 drw 11

#### NOTES:

- 1.  $R/\overline{W}$  must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low CE and a R/W.
- 3. twn is measured from the earlier of CE or R/W going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
  6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twr or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twr.

#### **FUNCTIONAL DESCRIPTION**

The IDT7134 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{\text{OE}}$ ). In the read mode, the port's  $\overline{\text{OE}}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in the table below.

### TABLE I - READ/WRITE CONTROL

Le	ft or F	light F	Port <sup>(1)</sup>	
R/W	CE	Œ	D0-7	Function
Х	Н	Х	Z	Port Disabled and in Power Down Mode, ISB2 or ISB4
Х	Н	Х	Z	CER = CEL = H, Power Down Mode, IsB1 or IsB3
L	L	Х	DATAIN	Data on port written into memory
Н	L	L	DATAOUT	Data in memory output on port
Х	Х	Н	Z	High impedance outputs

2720 tbl 11

NOTE:

1. AoL - A11L ≠ AoR - A11R
 H = HIGH, L = LOW, X = Don't Care, Z = High Impedance



### CMOS DUAL-PORT RAM 32K (4K x 8-BIT) WITH SEMAPHORE

**PRELIMINARY** IDT71342SA IDT71342LA

#### **FEATURES:**

- High-speed access
  - Military: 35/45/55/70ns (max.)
  - Commercial: 25/35/45/55/70ns (max.)
- Low-power operation
  - IDT71342SA
    - Active: 500mW (typ.)
    - Standby: 5mW (typ.)
  - IDT71342LA
    - Active: 500mW (typ.)
    - Standby: 1mW (typ.)
- Fully asynchronous operation from either port
- Full on-chip hardware support of semaphore signalling between ports
- Battery backup operation—2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature raange (-40°C to +85°C) is available, tested to military electrical specifications

#### DESCRIPTION:


The IDT71342 is an extremely high-speed 4K x 8 dual-port static RAM with full on-chip hardware support of semaphore signalling between the two ports.

The IDT71342 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. To assist in arbitrating between ports, a fully independent semaphore logic block is provided. This block contains unassigned flags which can be accessed by either side; however, only one side can control the flag at any time. An automatic power down feature, controlled by CE and SEM, permits the on-chip circuitry of each port to enter a very low standby power mode (both CE and SEM high).

Fabricated using IDT's CEMOS™ high-performance technology, this device typically operates on only 500mW of power at maximum access times as fast as 25ns. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200µW from a 2V battery. The device is packaged in either a hermetic 52-pin leadless chip carrier or a 52-pin PLCC.

The IDT71342 military devices are manufactured in compliance with the latest revision of MIL-STD-883, Class B.


#### **FUNCTIONAL BLOCK DIAGRAM**



2721 drw 01

CEMOS is a trademark of Integrated Device Technology, Inc.

#### PIN CONFIGURATION



### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	>
Та	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TsTG	Storage Temperature	-55 to +125	-65 to +150	ŷ
Рт	Power Dissipation	1.5	1.5	W
lout	DC Output Current	50	50	mA

#### NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V.

### **CAPACITANCE**<sup>(1)</sup> (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Cout	Output Capacitance	Vout = 0V	11	pF
				721 tbl 02

#### NOTE:

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	–55°C to +125°C	οV	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%

2721 tbl 03

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	bol Parameter		Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
ViH	Input High Voltage	2.2		6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	V

2721 tbl 04

NOTE:

1.  $V_{IL}$  (min.) = -3.0V for pulse width less than 20ns.

2. VTERM must not exceed Vcc + 0.5V.

This parameter is determined by device characterization but is not production tested.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = 5V ± 10%)

			IDT71342SA		IDT71	342LA	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(5)</sup>	Vcc = 5.5V, Vin = 0V to Vcc		10		5	μΑ
llo	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	-	10	_	5	μΑ
Vol	Output Low Voltage	lol = 6mA	_	0.4	_	0.4	٧
		10L = 8mA		0.5	_	0.5	٧
Vон	Output High Voltage	Юн = -4mA	2.4	_	2.4		٧

2721 tbl 05

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = 5.0V ± 10%)

					71342X25 <sup>(4)</sup>		7134	2X35	7134	2X45	71342X55		7134	2X70	
Symbol	Parameter	Test Conditions	Version	n	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
lcc	Dynamic Operating Current	CE ≤ VIL Outputs Open	MIL.	S L				300 260	_	280 240	_	270 220	_	270 220	mA
	(Both Ports Active)	SEM = Don't Care f = fMAX <sup>(3)</sup>	COM'L.	S L	_	280 240	_	260 220		240 200	_	240 200	_	240 200	
Icc1	Dynamic Operating Current	CE ≥ Vн Outputs Open	MIL.	S L			_	190 170	_	170 150		170 150		170 150	mA
	(Semaphores Both Sides)	SEM ≤ VL f = fMAX <sup>(3)</sup>	COM'L.	S L		200 170		185 155		170 140	_	170 140		170 140	
ISB1	Standby Current (Both Ports—TTL	CEL and CER ≥ VIH SEML = SEMR ≥ VIH	MIL.	s L	_		25 25	75 55	25 25	70 50_	25 25	70 50	25 25	70 50	mA
	Level Inputs)	f = fmax <sup>(3)</sup>	COM'L.	S L	25 25	80 50	25 25	75 45	25 25	70 40	25 25	70 40	25 25	70 40	
ISB2	Standby Current (One Port—TTL	CEL or CER ≥ VIH Active Port Outputs	MIL.	S L	_			200 170	_	190 160	<u>-</u>	180 150	_	180 150	mA
	Level Inputs)	Open, f = fmax <sup>(3)</sup> SEML =SEMR ≥ VIH	COM'L.	S L		180 150	_	170 140	_	160 130	_	160 130	<u> </u>	160 130	
ISB3	Full Standby Current (Both Ports—All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L			1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	$\begin{array}{l} \text{Vin} \geq \text{Vcc} - 0.2 \text{V or} \\ \frac{\text{Vin} \leq 0.2 \text{V}}{\text{SEML} = \text{SEMR}} \geq \\ \text{Vcc} - 0.2 \text{V}, \ f = 0^{(3)} \end{array}$	COM'L.	S L	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	
İSB4	Full Standby Current (One Port—All	One Port CEL or CER ≥ Vcc - 0.2V	MIL.	S L			_ _	190 160	_	180 150	_	170 140	_	170 140	mA
	CMOS Level Inputs)	$V_{\text{IN}} \ge V_{\text{CC}} - 0.2V \text{ or}$ $V_{\text{IN}} \le 0.2V$ $\overline{\text{SEML}} = \overline{\text{SEMR}} \ge 1$ $V_{\text{CC}} = 0.2V$ Active Port Outputs $V_{\text{Open}} = V_{\text{Open}} = V_{\text{CO}} = V_{\text{CO}}$	COM'L.	S L	_	170 140	1 1	150 130	11	150 120	1 1	150 120	=	150 120	

2721 tbl 06

#### NOTES:

- 1. "X" in part number indicates power rating (SA or LA).
- 2. Vcc = 5V, TA = +25°C.
- MAX = 1/thc = All inputs cycling at f = 1/thc (except Output Enable). f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby Isas.
- 4. 0°C to +70°C temperature range.
- 5. At Vcc≤2.0V input leakages are undefined.

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(LA Version Only) VLC = 0.2V, VHC = VCC - 0.2V


Symbol	Parameter	Test Condition	n	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	VCC for Data Retention	_	2.0	_		٧	
ICCDR	Data Retention Current	Vcc = 2V	MIL.	_	100	4000	μА
		CE ≥ VHC	COM'L.	_	100	1500	
tcdn <sup>(3)</sup>	Chip Deselect to Data Retention Time	Vin ≥ VHc or ≤ VLc		0	_	1	ns
tR <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>	_	_	ns

2721 tbl 07

#### NOTES:

- 1. Vcc = 2V, TA = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed but not tested.

#### LOW VCC DATA RETENTION WAVEFORM



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2721 tbl 08




Figure 1. Output Load

+5V 1250Ω 775Ω 5pF \*

Figure 2. Output Load (for tLz, tHz, twz, tow)

\*Including scope and jig

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(6)</sup>


		71342	2X25 <sup>(5)</sup>	71342X35		71342X45		71342X55		71342X70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ	CYCLE											
trc	Read Cycle Time	25		35	_	45	_	55		70	_	ns
taa	Address Access Time	-	25	1	35	_	45	-	55	-	70	ns
tace	Chip Enable Access Time <sup>(3)</sup>	ı	25	-	35	_	45	1	55	_	70	ns
taoe	Output Enable Access Time	_	15	_	20	1	25	-	30	_	40	ns
<b>t</b> OH	Output Hold from Address Change	0	_	0	_	0	-	0	-	0	_	ns
tLZ	Output Low Z Time <sup>(1, 2)</sup>	0		0.	-	5	_	5	-	5	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>	_	15	-	20	_	20	_	25	_	30	ns
tpu	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0	_	0	-	0	-	0	-	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	_	50	_	50	1	50	_	50	-	50	ns
tsop	SEM Flag Update Pulse (OE or SEM)	10	_	15	_	15	_	20	_	20	_	ns
twdd	Write Pulse to Data Delay <sup>(4)</sup>	_	50	ı	70		80	-	80	1	90	ns
todo	Write Data Valid to Read Data Delay <sup>(4)</sup>	ı	35	1	55	_	55	_	65	_	70	ns

2721 tbl 09

#### NOTES:


- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. To access RAM,  $\overline{CE} = VIL$ ,  $\overline{SEM} = VIH$ . To access semaphore,  $\overline{CE} = VIH$ ,  $\overline{SEM} = VIL$ .
- 4. Port to Port delay through RAM cells from writing port to a reading port.
- 5. 0°C to +70°C temperature range only.
- 6. "X" in part number indicates power rating (SA or LA).

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE<sup>(1, 2, 4)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE<sup>(1, 3)</sup>

2721 drw 05



#### NOTES:


1. R/W is high for Read Cycles.

- 2. Device is continuously enabled,  $\overline{CE} = V_{IL}$ . This waveform cannot be used for semaphore reads.
- 3. Addresses valid prior to or coincident with CE transition low.
- 4. OE = VIL.
- 5. To access RAM,  $\overline{CE} = VIL$ ,  $\overline{SEM} = VIH$ . To access semaphore,  $\overline{CE} = VIH$ ,  $\overline{SEM} = VIL$ .

6.10

2721 drw 06

### TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1, 2)



#### NOTES

- 1. Write cycle parameters should be adhered to, in order to ensure proper writing.
- 2. Device is continuously enabled for both ports.

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(6)</sup>

		7134	X25 <sup>(5)</sup>	7134X35		7134X45		7134X55		7134X70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	·Min.	Max.	Unit
WRITE CYCLE												
twc	Write Cycle Time	25	_	35	_	45	_	55	_	70	_	ns
tew	Chip Enable to End of Write <sup>(3)</sup>	20	_	30	_	40	_	50	_	60	_	ns
taw	Address Valid to End of Write	20	_	30		40		50	-	60		ns
tas	Address Set-up Time	0		0	_	0		0		0	_	ns
twp	Write Pulse Width	20	<u> </u>	30		40	_	50		60	-	ns
twn	Write RecoveryTime	0		0		0		0	_	0		ns
tow	Data Valid to End of Write	15		20		20		25		30		ns
tHZ	Output High Z Time <sup>(1, 2)</sup>	_	15	_	20	_	20		25	_	30	ns
tDH	Data Hold Time <sup>(4)</sup>	0	-	3		3	_	3	_	3	_	ns
twz	Write Enabled to Output in High Z <sup>(1, 2)</sup>		15	_	20	_	20	_	25	_	30	ns
tow	Output Active from End of Write <sup>(1, 2, 4)</sup>	3	_	3	_	3		3	_	3		ns
tswn	SEM Flag Write to Read Time	10	—	10	<b>—</b> .	10	-	10		10	_	ns
tsps	SEM Flag Contention Window	10	_	10		10		10		10	_	ns

#### NOTES:


- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. To access RAM,  $\overrightarrow{CE} = V_{IL}$ ,  $\overrightarrow{SEM} = V_{IH}$ . To access semaphore,  $\overrightarrow{CE} = V_{IH}$ ,  $\overrightarrow{SEM} = V_{IL}$ . This condition must be valid for the entire tew time.
- 4. The specification for toh must be met by the device supplying write data to the RAM under all operating conditions. Although toh and tow values will vary over voltage and temperature, the actual toh will always be smaller than the actual tow.
- 5. 0°C to +70°C temperature range only.
- 6. "X" in part number indicates power rating (SA or LA).

6.10


2721 tbl 10

6

### TIMING WAVEFORM OF WRITE CYCLE NO. 1, $R/\overline{W}$ CONTROLLED TIMING<sup>(1, 2, 3, 7)</sup>



## TIMING WAVEFORM OF WRITE CYCLE NO. 1, $\overline{\text{CE}}$ CONTROLLED TIMING<sup>(1, 2, 3, 5)</sup>




2721 drw 09

#### NOTES:

- R/W must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twe) of a low  $\overline{CE}$  or  $\overline{SEM}$  and a low  $R/\overline{W}$ .

  3. twn is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  (or  $\overline{SEM}$  or  $R/\overline{W}$ ) going high to the end of write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 8. To access RAM, CE = VIL, SEM = VIH. To access semaphore, CE = VIH, SEM = VIL. Either condition must be valid for the entire tew time.


# TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE<sup>(1)</sup>



2721 drw 10

1. CE = VIH for the duration of the above timing (both write and read cycle).

# TIMING WAVEFORM OF SEMAPHORE CONTENTION<sup>(1, 3, 4)</sup>



#### 2721 drw 11

#### NOTES:

- 1. DOR = DOL = VIL, CER = CEL = VIH, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. Either side "A" = left and side "B" = right, or side "A" = right and side "B" = left.

  3. This parameter is measured from the point where RWA or SEMA goes high until RWB or SEMB goes high.
- 4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

# 6

#### **FUNCTIONAL DESCRIPTION**

The IDT71342 is an extremely fast dual-port 4K x 8 CMOS static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource.

The dual-port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS static RAMs and can be read from or written to at the same time, with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the dual-port RAM. These devices have an automatic power-down feature controlled by  $\overline{CE}$ , the dual-port RAM enable, and  $\overline{SEM}$ , the semaphore enable. The  $\overline{CE}$  and  $\overline{SEM}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Table 1 where  $\overline{CE}$  and SEM are both high.

Systems which can best use the IDT71342 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT71342's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT71342 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the dual-port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it

was not successful in setting the latch, it determines that the right side processor had set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT71342 in a separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and R/W) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through the address pins Ao–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other (see Table II). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{SEM}$ ) and output enable ( $\overline{OE}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{SEM}$  or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence of WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as a one, a fact which the processor will verify by the subsequent read (see Table II). As an example, assume a processor writes a zero in the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume

control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during a subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 3. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the

other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

TABLE I — NON-CONTENTION READ/WRITE CONTROL

Let	ft or Right I	Port <sup>(1)</sup>			
R/W	CE	SEM	ŌĒ	D0-7	Function
Х	Н	Н	X	Z	Port Disabled and in Power Down Mode
Н	Н	L	L	DATAOUT	Data in Semaphore Flag Output on Port
Х	Х	X	Н	Z	Output Disabled
	н	L	Х	DATAIN	Port Data Bit D0 Written Into Semaphore Flag
Н	L	Н	L	DATAOUT	Data in Memory Output on Port
L	L	Н	Х	DATAIN	Data on Port Written Into Memory
X	L	L	Х		Not Allowed

NOTE:

# TABLE II — EXAMPLE SEMAPHORE PROCUREMENT SEQUENCE(1)

Function	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left side has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

2721 tbl 1:

2721 tbl 11

6.10

<sup>1.</sup> AOL = A10L ≠ A0R - A10R

H = HIGH, L = LOW, X = Don't Care, Z = High Impedance

<sup>√ =</sup> Low-to-High transition.

<sup>1.</sup> This table denotes a sequence of events for only one of the eight semaphores on the IDT71342.

6

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen. Code integrity is of the utmost importance when semaphores are used instead of slower, more restrictive hardware intensive schemes.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### **USING SEMAPHORES-Some examples**

Perhaps the simplest application of semaphores is their application as resource markers for the IDT71342's dual-port RAM. Say the 4K x 8 RAM was to be divided into two 2K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of the memory.

To take a resource, in this example the lower 2K of dual-port RAM, the processor on the left port could write and then read a zero into Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile, the right processor would attempt to perform the same function. Since this processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2K blocks of dual-port RAM with each other.

The blocks do not have to by any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices had determined which memory area was "off limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.




Figure 3. IDT71342 Semaphore Logic

6.10

## HIGH-SPEED 36K (4K x 9-BIT) DUAL-PORT RAM

#### **FEATURES:**

- True dual-ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
  - Military: 20/25/35ns (max.)
  - Commercial: 15/20/25ns (max.)
- · Low-power operation
  - IDT7014S
  - Active: 900mW (typ.)
- IDT'S BiCEMOS™ process
- · Fully asynchronous operation from either port
- TTL-compatible; single 5V (±10%) power supply
- · Available in 52-pin plastic leaded chip carrier
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT7014 is an extremely high-speed 4K x 9 dual-port static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same dual-port RAM location.


The IDT7014 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

The IDT7014 utilitizes a 9-bit wide data path to allow for parity at the user's option. This feature is especially useful in data communication applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's BiCEMOS™ high-performance technology, these dual-ports typically operate on only 900mW of power at maximum access times as fast as 15ns.

The IDT7014 is packaged in a 52-pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.


### **FUNCTIONAL BLOCK DIAGRAM**



2528 drw 01

BiCEMOS™ is a trademark of Integrated Device Technology, Inc.

#### PIN CONFIGURATION



#### 52-Pin PLCC Top View

#### NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.

### ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Commercial	Military	Unit
VTERM (2)	VTERM (2) Terminal Voltage with Respect to GND		-0.5 to +7.0	٧
VTERM <sub>(3)</sub>	Terminal Voltage	-0.5 to Vcc	-0.5 to Vcc	٧
TA	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ပဲ့
lout	DC Output Current	50	50	mA

#### NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

  2. Inputs and Vcc terminals only.
- 3. I/O terminals only.

#### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	ΟV	5.0V ± 10%

2528 tbl 02

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

NOTE:

1. VIL = -3.0V for pulse width less than 20ns.

2528 tht 03

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

			ID		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
[ILI]	Input Leakage Current	Vcc = 5.5V, ViN = 0V to Vcc	_	10	μА
[lto]	Output Leakage Current	Vout = 0V to Vcc	_	10	μА
Vol	Output Low Voltage	IOL = 4mA	_	0.4	V
<b>V</b> он	Output High Voltage	lон = <b>−4mA</b>	2.4	T -	V

2528 tbl 04

2528 tbl 05

3

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5V ± 10%)

		Test		IDT701	4S15 <sup>(1)</sup>	IDT70	14520	IDT70	14S25	IDT701	4S35 <sup>(2)</sup>	
Symbol	Parameter	Condition	Version	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
lcc	Dynamic	Outputs Open f = fMAX <sup>(3)</sup>	Mil.	_		_	260	_	255	_	250	mA
	Operating Current (Both Ports Active)	I = IMAX	Com'l.		250	_	245	_	240	_	_	

#### NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 and 3


2528 tbl 06

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	рF
Соит	Output Capacitance	Vout = 0V	11	рF

2528 tbl 07

6.11



\* Including scope and jig.

Figure 2. Output Load (for thz, twz, and tow)




Figure 1. Output load.




Figure 3. Lumped Capacitive Load, Typical Derating.


### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(4)</sup>

		7014	X15 <sup>(3)</sup>	701	4X20	701	1X25	7014	X35 <sup>(4)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE										
trc	Read Cycle Time	15		20	_	25	_	35	_	ns
taa	Address Access Time		15	_	20		25	_	35	ns
tAOE	Output Enable Access Time	T —	8	=	10	_	12		20	ns
<b>t</b> OH	Output Hold from Address Change	3	_	3	_	3	_	3	_	ns
tLZ	Output Low Z Time <sup>(1, 2)</sup>	0	_	0		0	_	3	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>		7	_	9	_	11	_	15	ns

#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figure 1).
- 2. This parameter is guaranteed but not tested.
- 3. 0°C to +70°C temperature range only.
- 4. -55°C to +125°C temperature range only.


# TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1,2)



2528 drw 06

2528 tbl 08

# TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE<sup>(1, 3)</sup>



#### NOTES:

- 1. R/W is high for Read Cycles.
- 2. OE = VIL.
- 3. Addresses valid prior to OE transition low.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

		7014	IS15 <sup>(5)</sup>	701	4520	701	4S25	7014	S35 <sup>(6)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE	WRITE CYCLE									
twc	Write Cycle Time	15		20	_	25	_	35	_	ns
taw	Address Valid to End of Write	14	_	15		20	_	30	_	ns
tas	Address Set-up Time	0		0		0		0	_	ns
twp	Write Pulse Width	12		15		20		30	<u> </u>	ns
twR	Write RecoveryTime	1		2	_	2	_	2		ns
tow	Data Valid to End of Write	10		12	_	15		25	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>		7	-	. 9	-	11	-	15	ns
tDH	Data Hold Time <sup>(3)</sup>	0		0		0		0		ns
twz	Write Enabled to Output in High Z <sup>(1, 2)</sup>		7		9	_	11	-	15	ns
tow	Output Active from End of Write <sup>(1, 2, 3)</sup>	0		0		0		0		ns
twdd	Write Pulse to Data Delay <sup>(4)</sup>	_	30	_	40	_	45		55	ns
todo	Write Data Valid to Read Data Delay <sup>(4)</sup>		25	-	30	_	35	_	45	ns


#### NOTES:

2528 tbl 09

5

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figure 1).
- 2. This parameter is guaranteed but not tested.
- 3. The specification for the must be met by the device supplying write data to the RAM under all operating conditions. Although the and tow values will vary over voltage and temperature, the actual the will always be smaller than the actual tow.
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
- 5. 0°C to +70°C temperature range only.
- 6. -55°C to +125°C temperature range only.

#### TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY




6.11

\_\_\_\_\_\_

# 6

# TIMING WAVEFORM OF WRITE CYCLE<sup>(1, 2, 3, 4, 5)</sup>



2528 drw 09

#### NOTES:

- 1. R/W must be high during all address transitions.
- twn is measured from RW going high to the end of write cycle.
   During this period, the I/O pins are in the output state, and input signals must not be applied.
- 4. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 5. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tww) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.

#### **FUNCTIONAL DESCRIPTION**

The IDT7014 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. It lacks the chip enable feature of CEMOS™ Dual Ports, thus it operates in active mode as soon as power is applied. Each port has its own Output Enable control (OE). In the read mode, the port's OE turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in the table below.

TABLE I - READ/WRITE CONTROL

I	Left	or Right	Port <sup>(1)</sup>	
I	R/W	ŌĒ	Do-8	Function
	L	Х	DATAIN	Data on port written into memory
I	Н	L	DATAOUT	Data in memory output on port
	Х	Н	Z	High impedance outputs

2528 tbl 10

NOTE:

AOL - A11L ≠ AOR - A11R
 H = HIGH, L = LOW, X = Don't Care, Z = High Impedance



### HIGH-SPEED 36K (4K x 9-BIT) SYNCHRONOUS DUAL-PORT RAM

PRELIMINARY IDT7099S

#### **FEATURES:**

- · High-speed clock-to-data output times
  - Military: 20/25/30ns (max.)
  - Commercial: 15/20/25ns (max.)
- Low-power operation
  - -- IDT7099S

Active: 900 mW (typ.) Standby: 50 mW (typ.)


- 4K X 9 bits
- · Architecture based on dual-port RAM cells
  - Allows full simultaneous access from both ports
  - Independent bit/byte read and write inputs for control functions
- IDT's BiCEMOS™ process technology
- Synchronous operation
  - 4ns setup to clock, 1ns hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 15ns clock to data out
  - Self-timed write allows fast write cycle
  - 20ns cycle times, 50MHz operation
- Clock enable feature
- · Guaranteed data output hold times
- Available in 68-pin PGA and PLCC
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT7099 is a high-speed 4K x 9 bit synchronous dual-port RAM. The memory array is based on dual-port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low set-up and hold times. The timing latitude provided by this approach allow systems to be designed with very short realized cycle times. With an input data register, this device has been optimized for applications having unidirectional data flow or bi-directional data flow in bursts. Changing data direction from reading to writing normally requires one dead cycle.

Fabricated using IDT's BiCEMOS™ high-performance technology, these dual-ports typically operate on only 900mW of power at maximum high-speed clock-to-data output times as fast as 15ns. An automatic power down feature, controlled by  $\overline{CE}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT7099 is packaged in a 68-pin PGA or 68-pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Method 5004.



1. Self-timed write generator.

BiCEMOS is a trademark of Integrated Device Technology, Inc.

### **PIN CONFIGURATIONS**


		51	50	48	46	44	42	40	38	36	1
		<b>A</b> 5L	A4L	A2L	Aol	CLKL	CLKENR	A1R	Азя	A <sub>5</sub> R	
	53	52	49	47	45	43	41	39	37	35	34
	<b>A</b> 7L	<b>A</b> 6L	AзL	A1L	CLKENL	CLKR	Aor	A2R	A4R	A6R	A7R
	55	54			1	·				32	33
	<b>A</b> 9L	ABL								A9R	Asr
	57	56	1							30	31
	A11L	A10L								A11R	A10R
	59 BIT ÖEL	58 BYTE OEL								28 BIT OER	29 BYTE ŌER
	61 BYTE R/WL	60 Vcc				GU68-	1			26 GND	27 GND
	63 NC	62 BIT R/WL								BIT R/WR	25 BYTE R/WR
Ì	65	64	ĺ							22	23
	GND	CEL								CER	NC
	67	66	1							20	21
	I/O7L	I/O <sub>8</sub> L								I/O8R	GND
	68	1	3	5	7	9	11	13	15	18	19
	I/O <sub>6</sub> L	NC	Vcc	I/O3L	I/O1L	GND	I/Oor	I/O2R	Vcc	I/O6R	I/O7R
L		2	4	6	8	10	12	14	16	17	
	<b>,</b>	1/O5L	1/O4L	I/O2L	I/OoL	GND	I/O1R	I/O3R	I/O4R	I/O <sub>5</sub> R	
Pin 1/ esignato	or A	В	С	D	E	F	G	Н	J	. K	L
											3007 drw

68-Pin PGA **Top View** 

#### NOTES:

- All VCC pins must be connected to power supply.
   All ground pins must be connected to ground supply.

### PIN CONFIGURATIONS (CONTINUED)



#### 68-Pin PLCC Top View

#### NOTES:

- 1. All VCC pins must be connected to power supply.
- 2. All ground pins must be connected to ground supply.

#### ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
VTERM <sup>(3)</sup>	Terminal Voltage	-0.5 to VCC	-0.5 to VCC	٧
Ta	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ŷ
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 2. Inputs and Vcc terminals only.
- 3. I/O terminals only.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	vcc
Military	-55°C to +125°C	OV	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

3007 tbl 02

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTE:

1. VIL = -3.0V for pulse width less than 20ns.

3007 tbl 03

### DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

			IDT7	099S	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
ILI	Input Leakage Current	VCC = 5.5V, VIN = 0V to VCC	— —	10	μА
lLO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10	μА
Vol	Output Low Voltage	IOL = 4mA		0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	_	V

3007 tbl 04

### DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5V ± 10%)

		Test		IDT709	99S15 <sup>(1)</sup>	IDT70	99520	IDT70	99825	IDT709	99S30 <sup>(2)</sup>	
Symbol	Parameter	Condition	Version	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating	CE ≤ VIL Outputs Open	Mil.	_	_	_	390	_	370	_	360	mA
	Current (Both Ports Active)	f = fMAX <sup>(3)</sup>	Com'l.	_	390	_	360	_	340	_	_	
ISB1	Standby Current (Both	CEL and CER ≥ VIH	Mil.	_	_	_	190		170	-	140	mA
	Ports—TTL Level Inputs)	$f = fMax^{(3)}$	Com'l.	_	220	_	180	_	160	_	-	
ISB2	Standby Current (One	CEL or CER ≥ VIH Active Port	Mil.	_	_	_	290	_	270	_	250	mA
	Port—TTL Level Inputs)	Outputs Open, f = fMax <sup>(3)</sup>	Com'l.	_	300	_	270	_	250		_	,
ISB3	Full Standby Current (Both	Both Ports CER and CEL ≥ Vcc – 0.2V	Mil.	_	_	_	20	_	20	_	20	mA
	Ports—CMOS Level Inputs)	Vin ≥ Vcc − 0.2V or Vin ≤ 0.2V, $f = 0^{(4)}$	Com'l.	_	10	<del>-</del>	10	_	10			
ISB4	Full Standby Current (One	One Port CEL or CER ≥ Vcc - 0.2V, ViN ≥ Vcc - 0.2V or	Mil.	_	_	_	280	-	260	_	240	mA
	Port—CMOS Level Inputs)	Vin $\leq$ 0.2V, Active Port Outputs Open, f = fMax <sup>(3)</sup>	Com'l.	_	290		260	_	240	· <del>-</del> "	_	
NOTES:							<u> </u>	-			3	007 tbl 05

#### NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. At f = fMax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tCLK, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 4. f = 0 means no address, clock, or control lines change. Applies only to inputs at CMOS level standby.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 and 3





Figure 1. Output load.





\*Including scope and jig.





Figure 3. Lumped Capacitive Load, Typical Derating.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGE — (READ AND WRITE CYCLE TIMING)


(Commercial: VCC =  $5V \pm 10\%$ , TA =  $0^{\circ}$ C to  $+70^{\circ}$ C; Military: VCC =  $5V \pm 10\%$ , TA =  $-55^{\circ}$ C to  $+125^{\circ}$ C)

				Comr	nercial					Mili	ary			
		709	9S15	709	9520	7099	S25	709	9S20	7099	S25	709	99530	]
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tclk	Clock Cycle Time	20	_	20	_	25	_	20		25		30		ns
tclkh	Clock High Time	6	_	8	_	10	_	8	_	10		12		ns
tclkl	Clock Low Time	6	_	8	_	10	_	8		10		12		ns
tcqv	Clock High to Output Valid		15		20	1	25	_	20	1	25	_	30	ns
tRSU	Registered Signal Set-up Time	4	_	5	_	6	_	5	_	6	_	7	_	ns
tRHD	Registered Signal Hold Time	1	_	1	_	1	_	2	_	2		2	_	ns
tcon	Data Output Hold After Clock High	3	_	3	_	3	_	3		3		3	_	ns
tclz	Clock High to Output Low Z	2	_	2		2		2	_	2	_	2	_	ns
tcHZ	Clock High to Output High Z	2	7	2	9	2	12	2	9	2	12	2	15	ns
toe	Output Enable to Output Valid		8	J —	10		12	_	10	_	12	-	15	ns
toLZ	Output Enable to Output Low Z	0		0		0		0		0	_	0		ns
tonz	Output Disable to Output High Z	_	7	_	9		11	_	9	_	11	_	14	ns
tcsu	Clock Enable, Disable Set-up Time	4	_	5	_	6		5	_	6	_	7	_	ns
tCHD	Clock Enable, Disable Hold Time	2	_	2		2	_	3	_	3		3		ns
Port-to	-Port Delay													
tcwdd	Write Port Clock High to Read Data Delay		30	-	35		45	_	35	_	45	-	55	ns

# TIMING WAVEFORM OF READ CYCLE, EITHER $\mathrm{SIDE}^{(1,2)}$




### TIMING WAVEFORM OF READ CYCLE WITH PORT-TO-PORT DELAY




1.  $\overline{\text{CEL}} = \overline{\text{CER}} = L$ ,  $\overline{\text{CLKENL}} = \overline{\text{CLKENR}} = L$ 

2.  $\overline{OE} = L$  for the reading port.

# TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. 1, CE HIGH(1)



# TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. 1, $\overline{\text{CE}}$ LOW<sup>(1,2)</sup>



#### NOTES:

- 1. During dead cycle, if  $\overline{\text{CE}}$  is low, data will be written into array.
- 2. OE low throughout.

## ß

#### **FUNCTIONAL DESCRIPTION**

The IDT7099 provides a true synchronous dual-port static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is independent of the high and low periods of the clock. This allows the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without introducing clock skew for very fast interleaved memory applications.

The data inputs are gated to control on-chip noise in bussed applications. The user must guarantee that the BYTE R/W and BIT R/W pins are low for at least one clock cycle before any write is attempted. A high on the  $\overline{CE}$  input for one clock cycle will power down the internal circuitry to reduce static power consumption.

The device has separate bit write, byte write, bit enable, and byte enable pins to allow for independent control.

**CAPACITANCE** (TA =  $+25^{\circ}$ C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
Cin	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	рF

3007 tbl 07

#### **TRUTH TABLES**

## TRUTH TABLE I: READ/WRITE CONTROL(1)

		In	puts					
	S	ynchronous	3	Asynch	ronous	Out	puts	
Clk	CE	Byte R/W	Bit R/W	Byte OE	Bit OE	1/00-7	1/08	Mode
<i>f</i>	h	h	h	Х	Х	Hi-Z	Hi-Z	Deselected, Power Down, Data I/O Disabled
<i>f</i>	h	1	h	Х	Х	DATAIN	Hi-Z	Deselected, Power Down, Byte Data Input Enabled
ſ	h	h	ı	Х	Х	Hi-Z	DATAIN	Deselected, Power Down, Bit Data Input Enabled
£	h		i	Х	Х	DATAIN	DATAIN	Deselected, Power Down, Data Input Enabled
£	1	l l	h	Х	L	DATAIN	DATAOUT	Write Byte, Read Bit
£	1	ı	h	Х	Н	DATAIN	Hi-Z	Write Byte Only
ſ	.1	h	l	L	Х	DATAOUT	DATAIN	Read Byte, Write Bit
<i>f</i>	- 1	h	ı	Н	Х	Hi-Z	DATAIN	Write Bit Only
ſ	ı	ı	1	Х	Х	DATAIN	DATAIN	Write Byte, Write Bit
£	1	h	h	L	L	DATAOUT	DATAOUT	Read Byte, Read Bit
£	ı	h	h	Н	L	Hi-Z	DATAOUT	Read Bit Only
ſ	1	h	h	L	Н	DATAOUT	Hi-Z	Read Byte Only
ſ	ı	h	h	Н	Н	Hi-Z	Hi-Z	Data I/O Disabled

3007 tbl 08

# TRUTH TABLE II: CLOCK ENABLE FUNCTION TABLE<sup>(1)</sup>

	In	puts	Regist	er Inputs	Registe	r Outputs
Operating Mode	Clk	CLKEN	ADDR	DATAIN	ADDR	DATAOUT
Load "1"	· £	1	h	h	Н	Н
Load "0"	. <i>f</i>	1	1	1	L	L
Hold (do nothing)	ſ	h	X	Х	N/C	N/C
	X	Н	Х	X	N/C	N/C

NOTE

3007 tbl 09

1. H = High voltage level steady state, h = High voltage level one set-up time prior to the low-to-high clock transition, L = Low voltage level steady state I = Low voltage level one set-up time prior to the low-to-high clock transition, X = Don't care, N/C = No change

6.12



### HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM

IDT7005S/L

#### **FEATURES:**


- True dual-ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
  - Military: 45/55/70ns (max.)
  - Commercial: 35/45/55ns (max.)
- · Low-power operation
  - IDT7005S
    - Active: 750mW (typ.)
    - Standby: 5mW (typ.)
  - IDT7005L
    - Active: 750mW (typ.)
    - Standby: 1mW (typ.)
- IDT7005 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave

- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- · Battery backup operation—2V data retention
- TTL compatible, single 5V (±10%) power supply
- Available in 68-pin PGA, quad flatpack, LCC and PLCC
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

### **DESCRIPTION:**

The IDT7005 is a high-speed 8K x 8 dual-port static RAM. The IDT7005 is designed to be used as a stand-alone 64K-bit dual-port RAM or as a combination MASTER/SLAVE dual-port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 16-bit or wider

#### **FUNCTIONAL BLOCK DIAGRAM**



CEMOS is a trademark of Integrated Device Technology, Inc.

6


memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 750mW of power at maximum access times as fast as 35ns. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500µW from a 2V battery.

The IDT7005 is packaged in a ceramic 68-pin PGA, an 68-pin quad flatpack, a LCC, and a PLCC. The military devices are processed 100% in compliance to the test methods of MIL-STD-883, Method 5004.

#### **PIN CONFIGURATIONS**



2738 drw 02

#### LCC/PLCC/FLATPACK TOP VIEW

#### NOTES:

- All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.

## **PIN CONFIGURATIONS (Continued)**

NC 3 6EM L 5 0EL 7 1/OoL 3	58 A12L 60 NC 62 CEL 64 R/WL 66 NC 1 I/O2L 2 I/O3L B	3  /O4L 4  /O5L	5 GND 6 I/O <sub>6</sub> L		9 GND 10 I/Oor	R	13 Vcc 14 I/O3R	15 I/O4R 16 I/O5R	28 A11R 26 GND 24 NC 22 SEM R 20 OER 18 I/O7R 17 I/O6R	29 A10R 27 A12R 25 NC 23 CER 21 R/WR 19 NC
Vcc I NC 3 SEM L 5 OEL 7 I/OoL 3	A12L 60 NC 62 CEL 64 R/WL 66 NC 1 I/O2L 2	1/O4L	GND 6	7 1/O7L 8	9 GND	R GA 11 I/O1R	Vcc	I/O4R 16	A11R  26  GND  24  NC  22  SEM R  20  OER  18  I/O7R	A10R  27  A12R  25  NC  23  CER  21  R/WR
Vcc I NC 3 SEM L 5 OEL 7 I/OoL 3	60 NC 62 CEL 64 R/WL 66 NC	I/O4L	GND	7 7 I/O7L	9 GND	R GA 11 I/O1R	Vcc	I/O4R	A11R  26  GND  24  NC  22  SEM R  20  OER  18  I/O7R	A10R  27  A12R  25  NC  23  CER  21  R/WR
Vcc INC SEM L OEL 7	A12L 60 NC 62 CEL 64 R/WL 66 NC	l -		IN 7	8K x 8 DP 68-PIN P G68-1	R GA			A11R 26 GND 24 NC 22 SEM R 20 OER	A10R  27  A12R  25  NC  23  CER  21  R/WR
Vcc I NC BEM L OEL	A12L 60 NC 62 CEL 64 R/WL				3K x 8 DP 68-PIN P	R			A11R 26 GND 24 NC 22 SEMR	A10R  27  A12R  25  NC  23  CER  21
Vcc I NC BEM L	60 NC 62 CEL 64 R/WL				3K x 8 DP 68-PIN P	R			A11R  26  GND  24  NC  22  SEMR	A10R 27 A12R 25 NC 23 CER
Vcc I NC BEML	A12L 60 NC 62 CEL				3K x 8 DP 68-PIN P	R			A11R 26 GND 24 NC	A10R 27 A12R 25 NC
Vcc I NC BEML	A12L 60 NC 62 CEL				3K x 8 DP 68-PIN P	R			A11R 26 GND 24 NC	A10R 27 A12R 25 NC
Vcc I NC	A12L 60 NC				3K x 8 DP 68-PIN P	R			A11R 26 GND	A10R 27 A12R 25
Vcc I NC	A12L 60 NC				Kx8DP	R			A11R 26 GND	A10R 27 A12R
Vcc	<b>A</b> 12L	i.			IDT7005				A11R	A10R
Vcc	A12L								A11R	A10R
I		l								
A11L	A10L	ĺ							<b>A</b> 9R	ABR
7	56								30	31
A9L	ABL								A7R	A6R
5	54				l				32	33
A7L	AGL	<b>A</b> 3L	A1L	INTL	GND	BUSYR	Aor	<b>A</b> 2R	A4R	A <sub>5</sub> R
3	52	49	47	45	43	41	39	37	35	34
	A 5L	A4L	A2L	AoL	BUSYL	м/ <del>s</del>	INTR	A <sub>1R</sub>	АзR	
5	\9L	52 A6L 54 A8L 56	A 5L A 4L  52 49  A 5L A 3L  54 A 8L  56	A5L A4L A2L  52 49 47  A6L A3L A1L  54  A8L  56	A 5L A 4L A 2L A 0L  52 49 47 45 INTL  54 A 8L 56	A 5L A 4L A 2L A 0L BUSY L  52 49 47 45 1NT L GND  54 A 8L 56 56	A 5L A 4L A 2L A 0L BUSYL M/S  52 49 47 45 43 41  A 6L A 3L A 1L INTL GND BUSYR  54 A 8L 56	A 5L A 4L A 2L A 0L BUSYL M/S INTR  52 49 47 45 43 41 39 A7L A 6L A 3L A 1L INTL GND BUSYR A 0R  54 A 8L 56	A5L A4L A2L A0L BUSYL M/S INTR A1R  52 49 47 45 43 41 39 37  A7L A6L A3L A1L INTL GND BUSYR A0R A2R  54 A8L 56 56	A 5L A 4L A 2L A 0L BUSY L M/S INT A A 1R A 3R  52 49 47 45 43 GND BUSY R A 0R A 2R A 4R  A 5L A 6L A 3L A 1L INT L GND BUSY R A 0R A 2R A 4R  A 5L A 6L A 6L A 6L A 6L A 6L A 6L A 6L

Pin Designator

68-PIN PGA **TOP VIEW** 

#### NOTES:

- All Vcc pins must be connected to power supply.
   All GND pins must be connected to ground supply.

#### **PIN NAMES**

Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
<u>OE</u> L	ŌĒR	Output Enable
A0L - A12L	A0R - A12R	Address
I/O0L - I/O7L	I/O0R — I/O7R	Data Input/Output
SEML	SEMR	Semaphore Enable
INTL	ĪNTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
	/S	Master or Slave Select
Vcc		Power
G	ND	Ground

# 6

#### TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	inp	uts <sup>(1)</sup>		Outputs	
CE	R/W	ŌĒ	SEM	1/00-7	Mode
H·	×	X	. Н	Hi-Z	Deselected: Power Down
L <sub>.</sub>	L	Х	Н	DATAIN	Write to Memory
Ļ	Н	L	Н	DATAOUT	Read Memory
Х	X	Н	X	Hi-Z	Outputs Disabled

NOTE:

1. AoL - A12L ≠ AOR - A12R

2738 tbl 01

#### TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	Inp	uts		Outputs	
CE	· R/W	ŌĒ	SEM	1/00-7	Mode
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag
Н	_5_	X	L	DATAIN	Write Dเทง into Semaphore Flag
L	Х	Х	L	-	Not Allowed

2738 tbl 02

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Rating Commercial			
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	<b>V</b>	
Та	Operating Temperature	0 to +70	-55 to +125	ç	
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç	
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ů	
Іоит	DC Output Current	50	50	mA	

#### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	٥V	5.0V ± 10%

2738 tbl 05

2738 thl 06

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
<b>V</b> IH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	>

#### NOTES:

- 1. VIL≥ -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	pF -

NOTE:

2738 tbl 03

6.13

 This parameter is determined by device characterization but is not production tested.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

			IDT7005S		IDT7005L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(5)</sup>	Vcc = 5.5V, Vin = 0V to Vcc	_	10		5	μА
]llo	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10	_	5	μА
Vol	Output Low Voltage	IOL = 4mA	_	0.4	_	0.4	V
Vон	Output High Voltage	lон = -4mA	2.4	_	2.4		٧

2738 tbl 07

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = $5.0V \pm 10\%$ )

	B	Test			COM'L		
Symbol	Parameter	Condition	Version		1yp.\-/	Max.	Unit
lcc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL.	S L	_	_	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	S L	160 160	340 290	
ISB1	Standby Current (Both Ports — TTL	CER = CEL≥ VIH SEMR = SEML≥ VIH	MIL.	S L			mΑ
	Level Inputs)	$f = f_{MAX}^{(3)}$	COM'L.	S L	20 20	70 50	
ISB2	Standby Current	CEL or CER≥ VIH	MIL.	S	_	_	mΑ
	(One Port — TTL	Active Port Outputs Open		L	_		
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	s	95	240	1
		SEMR = SEML≥ VIH		L	95	210	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	_	 10	mΑ
	CMOS Level Inputs)	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, f = 0 <sup>(4)</sup> SEMR = SEML≥ Vcc - 0.2V	COM'L.	S L	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All	One Port CEL or CER ≥ Vcc - 0.2V	MIL.	S L		11	mA
	CMOS Level Inputs)	SEMR = SEML≥ Vcc - 0.2V	001411				
		VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V Active Port Outputs Open, f = fmax <sup>(3)</sup>	COM'L.	S L	90 90	220 180	

#### NOTES:

- 1. X in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C.
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- At Vcc≤2.0V input leakages are undefined.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>(Continued) (Vcc = $5.0V \pm 10\%$ )

		Test			ł	5X45		X55	7005 MIL C	NLY	
Symbol	Parameter	Condition	Versio	n	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
lcc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL.	S L	155 155	400 340	150 150	395 335	140 140	390 330	mA
	(Both Ports Active)	f = fMAX <sup>(3)</sup>	COM'L.	S L	155 155	340 290	150 150	335 285	_		
ISB1	Standby Current (Both Ports — TTL	CEL = CER≥ VIH SEMR = SEML≥ VIH	MIL.	S L	16 16	85 65	13 13	85 65	10 10	85 65	mA
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S L	16 16	70 50	13 13	70 50	_	1 1	
ISB2	Standby Current	CER or CEL≥ VIH	MIL.	S	90	290	85	290	80	290	mΑ
	(One Port — TTL	Active Port Outputs Open		L	90	250	85	250	80	250	
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	90	240	85	240			1
		SEMR = SEML≥ VIH		L	90	210	85	210			
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)	$Vin \ge Vcc - 0.2V \text{ or} Vin \le 0.2V, f = 0^{(4)} SEMR = SEML≥ Vcc - 0.2V$	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	_	_	
ISB4	Full Standby Current (One Port — All	One Port CEL or CER ≥ Vcc - 0.2V	MIL.	S	85	260	80	260	75	260	mΑ
į	CMOS Level Inputs)	SEMR = SEML≥ Vcc - 0.2V		L	85	215	80	215	75	215	╛
		Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V	COM'L.	S	85	220	80	220		_	
		Active Port Outputs Open, f = fMAX <sup>(3)</sup>		,L	85	180	80	180	_	_	

#### NOTES:

X in part numbers indicates power rating (S or L)
 Vcc = 5V, TA = +25°C.

4. f = 0 means no address or control lines change.

<sup>3.</sup> At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.

2738 tbl 09


# **DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)** (VLc = 0.2V, VHc = Vcc - 0.2V)

Symbol	Parameter	Test Condition		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0	_	_	V .
ICCDR	Data Retention Current	CE ≥ VHC	MIL.	_	100 ·	4000	μА
		Vin ≥ VHC or ≤ VLC	COM'L.	_	100	1500	1
tcdr <sup>(3)</sup>	Chip Deselect to Data Retention Time			- 0	,	-	ns
tn <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>	_	_	ns

#### NOTES:

- 1. TA = +25°C, Vcc = 2V
- 2. tRc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

#### **DATA RETENTION WAVEFORM**



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2




Figure 1. Equivalent Output Load




Figure 2. Output Load (for tLz, tHz, twz, tow)

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

			005X35 L ONLY	
Symbol	Parameter	Min.	Max.	Unit
READ CY	CLE			
trc	Read Cycle Time	35		ns
taa	Address Access Time	<del>-</del>	35	ns
tace	Chip Enable Access Time <sup>(3)</sup>	_	35	ns
taoe	Output Enable Access Time		20	ns
<b>t</b> oH	Output Hold from Address Change	3	_	ns
tLZ	Output Low Z Time <sup>(1, 2)</sup>	3		ns
tHZ	Output High Z Time <sup>(1, 2)</sup>	<b>–</b> .	15	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(2)</sup>	0 0	_	ns
<b>t</b> PD	Chip Disable to Power Down Time <sup>(2)</sup>		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15		ns


		IDT70	IDT7005X45			IDT7005X70 MIL ONLY			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
READ CY	CLE								
trc	Read Cycle Time	45		55	i —	70	l –	ns	
taa	Address Access Time	_	45	-	55	_	70	ns	
tace	Chip Enable Access Time <sup>(3)</sup>		45	-	55	_	70	ns	
taoe	Output Enable Access Time		25		30	— T	35	ns	
tон	Output Hold from Address Change	3	_	3	_	3	_	ns	
tLZ	Output Low Z Time <sup>(1, 2)</sup>	5	_	5	[ <u> </u>	5	-	ns	
tHZ	Output High Z Time <sup>(1, 2)</sup>		20	— — — — — — — — — — — — — — — — — — —	25	l –	30	ns	
<b>t</b> PU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0	_	0	-	ns	
<b>t</b> PD	Chip Disable to Power Down Time <sup>(2)</sup>	_	50	-	50	-	50	ns	
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	15	_	ns	

#### NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).

- This parameter is guaranteed but not tested.
   To access RAM, CE = L, SEM = H.
- 4. X in part numbers indicates power rating (S or L).


## WAVEFORM OF READ CYCLES<sup>(5)</sup>



#### NOTES:

- 1. Timing depends on which signal is asserted last, OE or CE.
- 2. Timing depends on which signal is de-asserted first  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ .
- 3. tabb delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.
- 5. SEM = H.

### **TIMING OF POWER-UP POWER-DOWN**



# 6

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)


		IDT7005X35 COM'L ONLY				
Symbol	Parameter	Min.	Max.	Unit		
WRITE C	YCLE					
twc	Write Cycle Time	35	_	ns		
tew	Chip Enable to End of Write <sup>(3)</sup>	30	<del>-</del>	ns		
taw	Address Valid to End of Write	30	. —	ns		
tas	Address Set-up Time <sup>(3)</sup>	0		ns		
twp	Write Pulse Width	30	_	ns		
twn	Write Recovery Time	0		ns		
tow	Data Valid to End of Write	25	_	ns		
tHZ	Output High Z Time <sup>(1, 2)</sup>	<u> </u>	15	ns		
tDH	Data Hold Time <sup>(4)</sup>	0		ns		
twz	Write Enable to Output in High Z <sup>(1, 2)</sup>	<del>_</del> .	15	ns		
tow	Output Active from End of Write <sup>(1, 2, 4)</sup>	0	_	ns		
tswrd	SEM Flag Write to Read Time	10	_	ns		
tsps	SEM Flag Contention Window	10	_	ns		

<u>-</u>		IDT70	05X45	IDT7005X55		IDT7005X70 MIL. ONLY			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
WRITE C	YCLE								
twc	Write Cycle Time	45	_	55	_	70		ns	
tEW	Chip Enable to End of Write <sup>(3)</sup>	40		45		50		ns	
taw	Address Valid to End of Write	40	_	45	_	50		ns	
tas	Address Set-up Time <sup>(3)</sup>	0	l —	0	-	0	T -	ns	
twp	Write Pulse Width	35		40		50		ns	
twn	Write Recovery Time	0		0		0		ns	
tow	Data Valid to End of Write	25		30	_	40		ns	
tHZ	Output High Z Time <sup>(1, 2)</sup>		20	T —	25	_	30	ns	
tDH	Data Hold Time <sup>(4)</sup>	0	_	0	_	0		ns	
twz	Write Enable to Output in High Z <sup>(1, 2)</sup>		20		25	_	30	ns	
tow	Output Active from End of Write <sup>(1, 2, 4)</sup>	0		0	_	0	-	ns	
tswrd	SEM Flag Write to Read Time	10	_	10	_	10		ns	
tsps	SEM Flag Contention Window	10		10		10		ns	


#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- To access RAM, ○E = L, SEM = H. To access semaphore, ○E = H and ○EM = L. Either condition must be valid for the entire tew time.
- 4. The specification for the must be met by the device supplying write data to the RAM under all operating conditions. Although the and tow values will vary over voltage and temperature, the actual the will always be smaller than the actual tow.
- X in part numbers indicates power rating (S or L).

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING<sup>(1,3,5,8)</sup>




#### NOTES:

- 1.  $R/\overline{W}$  must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{\text{CE}}$  and a low R/W for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  (or  $\overline{SEM}$  or  $R/\overline{W}$ ) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the ČE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{\text{CE}}$ ,  $\overline{\text{R/W}}$ , or byte control.
- 7. Timing depends on which enable signal is de-asserted first, CE, R/W, or byte control.
- 8. If OE is low during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE<sup>(1)</sup>



# TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



#### NOTES:

- 1. Don = Dol = L, CEn = CEL = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".

  3. This parameter is measured from R/WA or SEMA going high to R/We or SEME going high.
- 4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

6.13

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>

			005X35 L ONLY	
Symbol	Parameter	Min.	Max.	Unit
BUSY TIM	/ING (M/S = H)			
tbaa	BUSY Access Time from Address Match	_	35	ns
tBDA	BUSY Disable Time from Address Not Matched		30	ns
tBAC	BUSY Access Time from Chip Enable Low	T -	30	ns
tBDC	BUSY Disable Time from Chip Enable High	_	25	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3	ns
BUSY TIM	//ING (M/S = L)			
twB	BUSY Input to Write <sup>(4)</sup>	0		ns
twн	Write Hold After BUSY <sup>(5)</sup>	25	_	ns
PORT-TO	-PORT DELAY TIMING			
twdd	Write Pulse to Data Delay <sup>(1)</sup>		60	ns
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	45	ns

		IDT70	05X45	IDT7005X55		IDT7005X70 MIL, ONLY			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
BUSY TIM	MING (M/S = H)								
<b>t</b> BAA	BUSY Access Time from Address Match		35	_	45	_	45	rıs	
<b>t</b> BDA	BUSY Disable Time from Address Not Matched		30		40		40	ns	
<b>t</b> BAC	BUSY Access Time from Chip Enable		30		40		40	ns	
<b>t</b> BDC	BUSY Disable Time from Chip Enable		25		35	_	35	ns	
<b>t</b> aps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	_	5	_	5		ns	
tBDD :	BUSY Disable to Valid Data <sup>(3)</sup>	T -	Note 3	_	Note 3	_	Note 3	ns	
BUSY TIN	MING (M/S = L)								
twB	BUSY Input to Write <sup>(4)</sup>	0	I -	0	_	0	T -	ns	
twn	Write Hold After BUSY <sup>(5)</sup>	25	Γ –	25	_	25	_	ns	
PORT-TO	-PORT DELAY TIMING								
twdd	Write Pulse to Data Delay <sup>(1)</sup>		70	_	80	_	95	ns	
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>		55	_	65	_	80	ns	

#### NOTES

<sup>1.</sup> Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (MS = H) or "Timing Waveform of Write With Port-To-Port Delay (MS=L)"".

<sup>2.</sup> To ensure that the earlier of the two ports wins.


<sup>3.</sup> tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).

<sup>4.</sup> To ensure that the write cycle is inhibited during contention.

<sup>5.</sup> To ensure that a write cycle is completed after contention.

<sup>6. &</sup>quot;x" is part numbers indicates power rating (S or L).


# TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$ )



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. CEL = CER = L
- 3.  $\overline{OE} = L$  for the reading port.


# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2)(M/ $\overline{S}$ = L)




#### NOTES:

- BUSY input equals H for the writing port.
   CEL = CER = L


## TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$



## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{CE}$ TIMING<sup>(1)</sup> (M/ $\overline{S}$ = H)



# WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $TIMING^{(1)}(M/\overline{S}=H)$



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If tars is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>

				rai Coi		
Symbol		Parameter		Min.	Max.	Unit
INTERRU	PT TIMING			 	<del></del>	
tas	Address Set-up Time			0		ns
twn	Write Recovery Time	٠.		0		ns
tins	Interrupt Set Time		<del>-</del>		30	ns
tinr	Interrupt Reset Time			,	- 30	ns


		IDT7005X45		IDT7005X55		IDT7005X70 MIL. ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	. Max. L	
INTERRU	PT TIMING			200				
tas	Address Set-up Time	0	_	0	l –	0		ns
twn	Write Recovery Time	0		0	_	0	_	ns
tins	Interrupt Set Time	T -	35		40		50	ns
tinn	Interrupt Reset Time		35		40		50	ns


NOTE:

1. "x" in part numbers indicates power rating (S or L).

2738 tbl 15

# WAVEFORM OF INTERRUPT TIMING(1)





#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

### **TRUTH TABLES**

# TRUTH TABLE I — INTERRUPT FLAG<sup>(1)</sup>

	Left Port					Right Port				
R/WL	CEL	<u>OE</u> L	A0L-A12L	ĪNTL	R/WR	CER	ŌĒR	Aor-A12R	ĪNTR	Function
L	L	Х	1FFF	Х	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	1FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	1FFE	Χ	Set Left INTL Flag
X	L	L	1FFE	H <sup>(2)</sup>	Х	Х	X	Х	Х	Reset Left INTL Flag

NOTES: 1. Assumes  $\overline{BUSY}L = \overline{BUSY}R = H$ .

- If BUSY<sub>L</sub> = L, then no change.
   If BUSY<sub>R</sub> = L, then no change.

6.13 16

# TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	outs	Out	puts	
CEL	CER	A0L-A12L A0R-A12R	BUSYL <sup>(1)</sup>	BUSYR <sup>(1)</sup>	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	матсн	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7005 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If the sis not met, either BUSYL or BUSYL and BUSYL and BUSYR outputs cannot be low simultaneoutly.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0,	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTE

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7005.

#### **FUNCTIONAL DESCRIPTION**

The IDT7005 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7005 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

#### **INTERRUPTS**

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 1FFF.

The message (8 bits) at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

2738 tbl 17

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical






Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7005 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7005 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

# WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7005 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7005 RAM the busy pin is an output if the part is used as a master (M/ $\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave (M/ $\overline{S}$  pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

#### **SEMAPHORES**

The IDT7005 is an extremely fast dual-port 8K x 8 CMOS static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource.

The dual-port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the dual-port RAM. These devices have an automatic power-down feature controlled by CE, the dual-port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7005 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7005's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7005 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the dual-port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7005 in a separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and R/W) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM) and output enable (OE) signals go

active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or OE) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource. the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be

reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### **USING SEMAPHORES—SOME EXAMPLES**

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7005's dual-port RAM. Say the 8K  $\times$  8 RAM was to be divided into two 4K  $\times$  8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of dual-port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of dual-port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads an interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.




Figure 4. IDT7005 Semaphore Logic



### HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM

IDT7024S/L

#### **FEATURES:**

- True dual-ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
  - Military: 35/45/55/70ns (max.)
  - Commercial: 25/30/35/45/55ns (max.)
- Low-power operation
  - IDT7024S

Active: 750mW (typ.) Standby: 5mW (typ.)

- IDT7024L

Active: 750mW (typ.) Standby: 1mW (typ.)


- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7024 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading

more than one device

- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave
- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- · Battery backup operation—2V data retention
- TTL compatible, single 5V (±10%) power supply
- · Available in 84-pin PGA, quad flatpack and PLCC
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

#### **DESCRIPTION:**

The IDT7024 is a high-speed 4K x 16 dual-port static RAM. The IDT7024 is designed to be used as a stand-alone 64K-bit



6

dual-port RAM or as a combination MASTER/SLAVE dualport RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE

permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 750mW of power at maximum access times as fast as 25ns. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500µW from a 2V battery.

The IDT7024 is packaged in a ceramic 84-pin PGA, an 84-pin quad flatpack, and a PLCC. The military devices are processed 100% in compliance to the test methods of MIL-STD-883, Method 5004.

#### PIN CONFIGURATIONS



#### PLCC/FLATPACK TOP VIEW

#### NOTES:

- 1. All Vcc pins must be connected to power supply.
- All GND pins must be connected to ground supply.

## PIN CONFIGURATIONS (Continued)

				+ 5	٠.			· ·			100	
	63	61	60	58	55	54	51	48	46	45	42	
	I/O7L	I/O5L	I/O4L	I/O2L	I/OoL	OE L	SEML	LB L	A11L	A 10L	A7L	11
	66	64	65	59	56	49	50	47	44	43	40 .	•
	I/O10L	I/O <sub>8</sub> L	I/O6L	I/O3L	I/O1L	ÜBL	CEL	NC	<b>A</b> 9L	<b>A</b> 8L	A5L	10
	67	65	1.		57	53	52			41	39	
	I/O11L	I/O9L			GND	Vcc	R∕W <sub>L</sub>			A6L	A4L	09
	69	68	ĺ					•		38	37	
	I/O13L	I/O12L								Азь	A2L	08
	72	71	73						33	35	34	
	I/O15L	I/O14L	Vcc			146		1 .	BUSYL	AoL	ĪNTL	07
	75	70	74						32	31	36	
	I/Oor	GND	GND			IDT7024 G84-3			GND	M/S	A1L	06
	76	77	78						28	29	30	
	I/O1R	. I/O2R	Vcc						Aor	ĪNTR	BUSYR	05
	79	80								26 .	27	
	I/O3R	I/O4R				,				A2R	A1R	04
	81	83			7	11	12			23	25	
	I/O5R	I/O7R			GND	GND	SEM R			A5R	Asr	03
	82	1	2	5	8	10	14	17	20	22	24	
	I/O6R	I/O9R	I/O10R	I/O13R	I/O15R	R/WR	ŪBR	A11R	ABR	<b>A</b> 6R	A4R	02
	84	3	4	6	9	15	13	16	18	19	21	
	I/O8R	I/O11R	I/O12R	I/O14R	ŌĒR	LBR	CER	N/C	A 10R	<b>A</b> 9R	A7R	01
	Α	В	С	D	Е	F	G	Н	J	K	L	d 02
Pin 1 Designato	or					PIN PGA P VIEW					2/40	drw 03

#### NOTES:

All Vcc pins must be connected to power supply.
 All GND pins must be connected to ground supply.

#### PIN NAMES

Right Port	Names
CER	Chip Enable
R/WR	Read/Write Enable
<del>OE</del> r	Output Enable
A0R - A11R	Address
I/OoR - I/O15R	Data Input/Output
SEMR	Semaphore Enable
UBR	Upper Byte Select
LBR	Lower Byte Select
ĪNĪR	Interrupt Flag
BUSYR	Busy Flag
/S	Master or Slave Select
CC	Power
ND	Ground
	CER R/WR OER AOR - A11R I/OOR - I/O15R SEMR UBR LBR INTR BUSYR /S

## 6

#### TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts <sup>(1)</sup>			Out	puts	
CE	R/W	OE	UB	LB	SEM	I/O8-15	I/O0-7	Mode
Н	Х	Х	Χ	Х	Н	Hi-Z	Hi-Z	Deselected: Power Down
X	Х	Х	Н	Н	Н	Hi-Z	Hi-Z	Both Bytes Deselected: Power Down
L	L	Х	L	Н	Н	DATAIN	Hi-Z	Write to Upper Byte Only
L	L	Х	H.	L	Н	Hi-Z	DATAIN	Write to Lower Byte Only
L	L	X	L	L	н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	Hi-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	Hi-Z	DATAOUT	Read Lower Byte Only
L	Н	L	١	L	Н	DATAOUT	DATAOUT	Read Both Bytes
Х	Х	Н	Х	Х	X	Hi-Z	Hi-Z	Outputs Disabled

NOTE:

1. AoL - A11L ≠ AOR - A11R

2740 tbl 01

### TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

		lnp	uts			Outp	outs	
CE	R/W	ŌĒ	UB	LB	SEM	I/O8-15	I/O0-7	Mode
Н	Н	L	Х	Х	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
H		Х	Х	Х	L	DATAIN	DATAIN	Write DIN0 into Semaphore Flag
X	_5-	Х	Н	Н	L	DATAIN	DATAIN	Write DINO into Semaphore Flag
L	Х	Х	L	Х	L	_	-	Not Allowed
L	Х	Х	Х	L	L		_	Not Allowed

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	· V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTE:

2740 tbl 04

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed Vcc + 0.5V.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2740 tbl 05

2740 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	>
ViH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

#### NOTE:

- 1. VIL≥ -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	рF
Соит	Output Capacitance	Vout = 0V	11	pF

#### NOTE:

2740 thi 03

2740 tbl 06

 This parameter is determined by device characterization but is not production tested.

### DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V \pm 10\%)**

			IDT7	<b>024</b> S	IDT70	024L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(5)</sup>	Vcc = 5.5V, Vin = 0V to Vcc		10		5	μΑ
[Iro]	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10	-	5	μА
<b>V</b> OL	Output Low Voltage	IoL = 4mA	· —	0.4	_	0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	٧

2740 tbl 07

### DC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>** (Vcc = 5.0V ± 10%)

		Test			COM'L	X25 ONLY		X30 ONLY	7024	X35	
Symbol	Parameter	Condition	Version		Тур. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
icc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL.	S L	-	-		_	160 160	400 340	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	S L	170 170	360 310	165 165	350 300	160 160	340 290	
ISB1	Standby Current (Both Ports — TTL	CER = CEL≥ VIH SEMR = SEML≥ VIH	MIL.	S L		-	_	_	20 20	85 65	mA
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S L	25 25	70 50	22 22	70 50	20 20	70 50	
ISB2	Standby Current	CEL or CER≥ VIH	MIL.	S	_		_	_	95	290	mΑ
	(One Port — TTL	Active Port Outputs Open		Ĺ	l — 🖇	***	-	_	95	250	
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	s	105	250	100	250	95	240	1
		SEMR = SEML≥ VIH		L_	105	220	100	215	95	210	<u> </u>
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S			_	_	1.0 0.2	30 10	mΑ
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or}  VIN \le 0.2V, f = 0^{(4)}  $EMR = $EML \ge VCC - 0.2V$	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port CEL or CER ≥ Vcc - 0.2V SEMR = SEML≥ Vcc - 0.2V	MIL.	S L			_		90 90	260 215	mA
		Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V	COM'L.	S	100	230	95	230	90	220	
		Active Port Outputs Open, f = fMAX <sup>(3)</sup>		L	100	190	95	190	90	180	
NOTES:										27	40 tbl 0

#### NOTES:

- 1. X in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C.

- 4. f = 0 means no address or control lines change.
- At Vcc ≤ 2.0V input leakages are undefined.

<sup>3.</sup> At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>(Continued) (Vcc = $5.0V \pm 10\%$ )

		Test			ł	4X45	]	4X55	MILC		
Symbol	Parameter	Condition	Versio	n	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
lcc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL.	S L	155 155	400 340	150 150	395 335	140 140	390 330	mA
	(Both Ports Active)	f = fMAX <sup>(3)</sup>	COM'L.	S L	155 155	340 290	150 150	335 285	-		
ISB1	Standby Current (Both Ports — TTL	CEL = CER≥ VIH SEMR = SEML≥ VIH	MIL.	S L	16 16	85 65	13 13	85 65	10 10	85 65	mA
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S L	16 16	70 50	13 13	70 50	_	1 1	]
ISB2	Standby Current	CER or CEL≥ VIH	MIL.	S	90	290	85	290	80	290	mΑ
	(One Port — TTL	Active Port Outputs Open	ì	L	90	250	85	250	80	250	
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	s	90	240	85	240	_	_	1
		SEMR = SEML≥ VIH	}	L	90	210	85	210	l —	_	<b>i</b> '
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mA
	CMOS Level Inputs)		COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	-	_	
ISB4	Full Standby Current (One Port — All	One Port CEL or CER ≥ Vcc - 0.2V	MIL.	S	85	260	80	260	75	260	mA
	CMOS Level Inputs)	SEMR = SEML≥ Vcc - 0.2V	ì	L	85	215	80	215	75	215	İ ,
	,	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V	COM'L.	s	85	220	80	220	_	_	
		Active Port Outputs Open, f = fMAX <sup>(3)</sup>		L	85	180	80	180	_		

#### NOTES:

1. X in part numbers indicates power rating (S or L)

- 2. Vcc = 5V, TA = +25°C.
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.

6.14

4. f = 0 means no address or control lines change.

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)


(VLC = 0.2V, VHC = VCC - 0.2V)

Symbol	Parameter	Test Condi	tion	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V	2.0			V	
ICCDR	Data Retention Current	CE ≥ VHC	MIL.		100	4000	μА
		Vin ≥ VHC or ≤ VLC	COM'L.		100	1500	1
tcdR <sup>(3)</sup>	Chip Deselect to Data Retention Time	1		0		_	ns
tn <sup>(3)</sup>	Operation Recovery Time	7		trc <sup>(2)</sup>			ns

#### NOTES:

- 1.  $T_A = +25^{\circ}C$ , Vcc = 2V
- 2. tRc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

### **DATA RETENTION WAVEFORM**



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2740 tbl 10




Figure 1. Equivalent Output Load




Figure 2. Output Load (for tLz, tHz, twz, tow)

2740 tbl 11

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>

		IDT7024 COM'L O			24X30 ONLY	IDT70	24X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
tRC	Read Cycle Time	25		30	_	35		ns
tAA	Address Access Time		25		30	_	35	ns
tACE	Chip Enable Access Time <sup>(3)</sup>	_	-25	_	30		35	ns
tabe	Byte Enable Access Time <sup>(3)</sup>	- :	25	<b>—</b>	30		35	ns
tAOE	Output Enable Access Time	- :	13		15		20	ns
tон	Output Hold from Address Change	3 🤏	::	3		3	_	ns
tLZ	Output Low Z Time <sup>(1, 2)</sup>	3 👯	÷ —	3		3	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>	_2000	15		15		15	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0	_	0	_	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	2000	50	_	50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	12		15	_	15	_	ns


		IDT7024X45		IDT70	24X55	IDT7024X70 MIL ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
tRC	Read Cycle Time	45	<b>—</b>	55	T -	70		ns
taa	Address Access Time	<u></u>	45		55	_	70	ns
tACE	Chip Enable Access Time <sup>(3)</sup>	_	45		.55	_	70	ns
tabe	Byte Enable Access Time <sup>(3)</sup>		45	<b> </b>	55	-	70	ns
tAOE	Output Enable Access Time	_	25		30		35	ns
ton	Output Hold from Address Change	3		3		3		ns
tLZ	Output Low Z Time <sup>(1, 2)</sup>	5		5	_	5	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>		20		25	Γ-	30	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0	<del>-</del>	0	_	0	_	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>		50		50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15		15	_	ns

#### NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (figures 1 and 2).

- This parameter is guaranteed but not tested.
   To access RAM, CE = L, UB or LB = L, SEM = H.
- 4. X in part numbers indicates power rating (S or L).


## WAVEFORM OF READ CYCLES<sup>(5)</sup>



#### NOTES:

- 1. Timing depends on which signal is asserted last, OE, CE, LB, or UB.
- 2. Timing depends on which signal is de-asserted firs CE, OE, LB, or UB.
- 3. tepp delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.
- 5. SEM = H.

#### TIMING OF POWER-UP POWER-DOWN



## 6

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)

			24X25 . ONLY		24X30 . ONLY	IDT70	24X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time	25	-	30	<del>-</del>	35	_	ns
tew	Chip Enable to End of Write <sup>(3)</sup>	20	<u></u>	25	_	30	_	ns
taw	Address Valid to End of Write	20	2=	25		30	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0		0	_	0	_	ns
twp	Write Pulse Width	20	<u> </u>	25	_	30		ns
twn	Write Recovery Time	0	****** *******	0	_	0		ns
tow	Data Valid to End of Write	15	<u> </u>	20	_	25	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>		15		15		15	ns
tDH	Data Hold Time <sup>(4)</sup>	0	<b>:</b> —	0	_	0	_	ns
twz	Write Enable to Output in High Z <sup>(1, 2)</sup>	7	15		15		15	ns
tow	Output Active from End of Write <sup>(1, 2, 4)</sup>	0		0		0	_	ns
tswrd	SEM Flag Write to Read Time	10	-	10		10	<del>              _     _     _  </del>	ns
tsps	SEM Flag Contention Window	10		10	<b>-</b>	10	l —	ns

		IDT70	24X45	IDT70	24X55		24X70 ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time	45		55		70	_	ns
tew	Chip Enable to End of Write <sup>(3)</sup>	40	_	45	_	50	_	ns
taw	Address Valid to End of Write	40	_	45	_	50	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	0	_	0		ns
twp	Write Pulse Width	35	<u> </u>	40		50		ns
twn	Write Recovery Time	0		0	_	0		ns
tow	Data Valid to End of Write	25	_	30	<b>—</b>	40		ns
tHZ	Output High Z Time <sup>(1, 2)</sup>	_	20	_	25		30	ns
tDH	Data Hold Time <sup>(4)</sup>	0		0	l —	0		ns
twz	Write Enable to Output in High Z <sup>(1, 2)</sup>		20	_	25	_	30	ns
tow	Output Active from End of Write <sup>(1, 2, 4)</sup>	0	_	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	10	l –	10	_	10	_	ns
tsps	SEM Flag Contention Window	10		10	_	10	_	ns

#### NOTES

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).


2. This parameter is guaranteed but not tested.

3. To access RAM, CE = L, UB or LB = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire tew time.


4. The specification for the must be met by the device supplying write data to the RAM under all operating conditions. Although the and tow values will vary over voltage and temperature, the actual the will always be smaller than the actual tow.

5. X in part numbers indicates power rating (S or L).

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ , $\overline{\text{UB}}$ , $\overline{\text{LB}}$ CONTROLLED TIMING<sup>(1,3,5,8)</sup>



#### NOTES:

- 1.  $R/\overline{W}$  must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low UB or LB and a low CE and a low R/W for memory array writing cycle.
- 3. twn is measured from the earlier of CE or R/W (or SEM or R/W) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last, CE, R/W or byte control.
- 7. Timing depends on which enable signal is de-asserted first, CE, R/W or byte control.
- 8. If OE is low during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE<sup>(1)</sup>



#### NOTE:

1.  $\overline{CE}$  = H for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



#### NOTES:

- 1. Don = Dol = L, CEn = CEL = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- "A" may be either left or right port. "B" is the opposite port from "A".
   This parameter is measured from R/WA or SEMA going high to R/WB or SEMB going high.
- 4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>

			24X25 ONLY		24X30 ONLY	IDT70	24X35	
Symbol	Parameter	Min	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	IING (M/S = H)							
<b>t</b> BAA	BUSY Access Time from Address Match	<u> </u>	25		30	_	35	ns
tBDA	BUSY Disable Time from Address Not Matched		20	_	25		30	ns
<b>t</b> BAC	BUSY Access Time from Chip Low	_	.20	_	25	_	30	ns
tBDC	BUSY Disable Time from Chip High	T - :	17		20	_	25	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5 %		5		5		ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3	_	Note 3		Note 3	ns
BUSYTIM	IING (M/S = L)	900 900	988 Voc Voc					
twB	BUSY Input to Write <sup>(4)</sup>	0		0	_	0	<u> </u>	ns
tw <sub>H</sub>	Write Hold After BUSY <sup>(5)</sup>	17		20	_	25	_	ns
PORT-TO	-PORT DELAY TIMING							
twdd	Write Pulse to Data Delay <sup>(1)</sup>		50		55		60	ns
tono	Write Data Valid to Read Data Delay <sup>(1)</sup>		35		40		45	ns

•		IDT70	24X45	IDT70	24X55		24X70 ONLY	
Symbol	Parameter	Min,	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	IING (M/S = H)							
tbaa	BUSY Access Time from Address Match		_35		45	_	45	ns
tBDA	BUSY Disable Time from Address Not Matched	_	30		40		40	ns
tBAC	BUSY Access Time from Chip Enable Low	_	30	_	40	-	40	ns
tBDC	BUSY Disable Time from Chip Enable High	_	25	_	35		35	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5	l —	5	-	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3		Note 3		Note 3	ns
BUSY TIM	MING $(M/\overline{S} = L)$							
twB	BUSY Input to Write <sup>(4)</sup>	0		0	_	0		ns
twн	Write Hold After BUSY <sup>(5)</sup>	25	_	25	_	25	_	ns
PORT-TO	-PORT DELAY TIMING							
twdd	Write Pulse to Data Delay <sup>(1)</sup>	<del>-</del>	70		80	_	95	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>		55		65	_	80	ns

#### NOTES:

<sup>1.</sup> Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (MS = H)" or "Timing Waveform of Write With Port-To-Port Delay (MS=L)".

<sup>2.</sup> To ensure that the earlier of the two ports wins.


<sup>3.</sup> tBDD is a calculated parameter and is the greater of 0, tWDD - tWP (actual) or tDDD - tDW (actual).

<sup>4.</sup> To ensure that the write cycle is inhibited during contention.

<sup>5.</sup> To ensure that a write cycle is completed after contention.

<sup>6. &</sup>quot;x" is part numbers indicates power rating (S or L).


## TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$ )



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2.  $\overline{CE}L = \overline{CE}R = L$
- 3. OE = L for the reading port.


## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY<sup>(1,2)</sup> (M/S = L)




#### NOTES:

- 1. BUSY input equals H for the writing port.
- 2. CEL = CER = L


## TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$



## WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{CE}$ TIMING<sup>(1)</sup> (M/ $\overline{S}$ = H)



## WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $TIMING^{(1)}(M/\overline{S} = H)$



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If tAPS is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>


		IDT7024X25 COM'L ONLY		IDT7024X30 COM'L ONLY		IDT7024X35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING				-		-	
tas	Address Set-up Time	0		0	l —	0	_	ns
twn	Write Recovery Time	0	188 <sup>2</sup> —	0		0	_	ns
tins	Interrupt Set Time		20		25	_	30	ns
tinn	Interrupt Reset Time	- (A)	20	-	25		30	ns

		IDT7024X45		IDT7024X55		IDT7024X70 MIL. ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	PT TIMING							
tas	Address Set-up Time	0		0	_	0	_	ns
twr	Write Recovery Time	0	- I	0		0		ns
tins	Interrupt Set Time		35		40	_	50	ns
tinn	Interrupt Reset Time		35		40	_	50	ns

NOTE:

1. "x" in part numbers indicates power rating (S or L).

## WAVEFORM OF INTERRUPT TIMING(1)



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- Timing depends on which enable signal is asserted last.
   Timing depends on which enable signal is de-asserted first.

#### **TRUTH TABLES**

## TRUTH TABLE I — INTERRUPT FLAG<sup>(1)</sup>

	Let	ft Port				R	ight Po	rt		
R/WL	CEL	ŌĔL	A0L-A11L	INTL	R/WR	CER	OER	Aor-A11R	ĪNTR	Function
L	L	X	FFF	X	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	X	Х	L	L	FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	X	Х	L(3)	L	L	Х	FFE	X	Set Left INTL Flag
Х	L	L	FFE	H <sup>(2)</sup>	Х	X	Х	Х	Х	Reset Left INTL Flag

#### NOTES:

- 1. Assumes BUSYL = BUSYR = H.
- 2. If BUSYL = L, then no change.
- 3. If BUSYR = L, then no change.

## TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inputs			puts	
CEL	CER	A0L-A11L A0R-A11R	BUSYL <sup>(1)</sup>	BUSYR <sup>(1)</sup>	Function
X	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2740 tbl 16

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7024 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- Lif the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
  the address and enable inputs of this port. If the sis not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneoutly.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

## TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0 -	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTE:

2740 tbi 17

#### **FUNCTIONAL DESCRIPTION**

The IDT7024 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7024 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

#### INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location FFE (HEX). The left port clears the interrupt by reading address location FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location FFF. The

message (16 bits) at FFE or FFF is user-defined. If the interrupt function is not used, address locations FFE and FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical

<sup>1.</sup> This table denotes a sequence of events for only one of the eight semaphores on the IDT7024.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7024 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7024 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7024 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7024 RAM the busy pin is an output if the part is used as a master (M/ $\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave (M/ $\overline{S}$  pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

#### **SEMAPHORES**

The IDT7024 is an extremely fast dual-port 4K x 16 CMOS static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource.

The dual-port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the dual-port RAM. These devices have an automatic power-down feature controlled by CE, the dual-port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where  $\overline{\text{CE}}$ and SEM are both high.

Systems which can best use the IDT7024 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7024's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7024 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the dual-port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7024 in a separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and  $\overline{\text{R/W}}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM) and output enable (OE) signals go

active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{SEM}$  or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be

6

reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### **USING SEMAPHORES—SOME EXAMPLES**

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7024's dual-port RAM. Say the 4K x 16 RAM was to be divided into two 2K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 2K of dual-port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2K blocks of dual-port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.




Figure 4. IDT7024 Semaphore Logic



## HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM

IDT7006S/L

#### **FEATURES:**

- True dual-ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
  - Military: 45/55/70ns (max.)Commercial: 35/45/55ns (max.)
- Low-power operation
  - IDT7006S

Active: 750mW (typ.) Standby: 5mW (typ.)

— IDT7006L

Active: 750mW (typ.) Standby: 1mW (typ.)

- IDT7006 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master


M/S = L for BUSY input on Slave

- · Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL compatible, single 5V (±10%) power supply
- Available in 68-pin PGA, quad flatpack, LCC and PLCC
  - Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

#### **DESCRIPTION:**

The IDT7006 is a high-speed 16K x 8 dual-port static RAM. The IDT7006 is designed to be used as a stand-alone 128K-bit dual-port RAM or as a combination MASTER/SLAVE dual-port RAM for 16-bit-or-more word systems. Using the IDT

#### **FUNCTIONAL BLOCK DIAGRAM**



CEMOS is a trademark of Integrated Device Technology, Inc.

**APRIL 1992** 

6


MASTER/SLAVE dual-port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by  $\overline{\text{CE}}$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 750mW of power at maximum access times as fast as 35ns. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500μW from a 2V battery.

The IDT7006 is packaged in a ceramic 68-pin PGA, an 68-pin quad flatpack, a LCC, and a PLCC. The military devices are processed 100% in compliance to the test methods of MIL-STD-883, Method 5004.

#### PIN CONFIGURATIONS



2739 drw 02

#### LCC/PLCC/FLATPACK TOP VIEW

#### NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.

## PIN CONFIGURATIONS (Continued)

44		51	50	48	46	44	42	40	38	36	
11		A 5L	A4L	A2L	AoL	BUSYL	M/S	ĪNTR	A1R	Asr	
	53	52	49	47	45	43	41	39	37	35	34
10	A7L	A6L	A3L	A1L	ĪNTL	GND	BUSYR	Aon	A2R	A4R	A5R
	55	54		L	1	1	Щ	L	1	32	33
09	A9L	AsL								A7R	A6R
	57	56	1							30	31
08	A11L	A10L								A9R	A8R
	59	58								28	29
07	Vcc	A12L		IDT7006 16K x 8 DPR							A10R
	61	60	1 .								27
06	NC	A13L									A12R
	63	62			IN	68-PIN P G68-1	PGA			24	25
05	SEML	CEL				G00-1				NC	A13R
	65	64	i							22	23
04	ŌĒL	R∕W̃L								SEM R	CER
	67	66								20	21
03	1/O0L	NC								ŌĒR	R/W <sub>R</sub>
	68	1	3	5	7	9	11	13	15	18	19
02	I/O1L	I/O2L	I/O4L	GND	I/O7L	GND	I/O1R	Vcc	I/O4R	I/O7R	NC
		2	4	6	8	10	12	14	16	17	
01	<b>,•</b>	!/O3L	I/O5L	I/O <sub>6L</sub>	Vcc	I/Oor	1/O2R	I/O3R	I/O5R	I/O6R	
	A	В	С	D	E	F	G	Н	J	K	l L
Pin 1 Designator						N PGA VIEW					2739 d

#### NOTES:

- All Vcc pins must be connected to power supply.
   All GND pins must be connected to ground supply.

#### **PIN NAMES**

I IN NAMES		_
Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
A0L - A13L	A0R - A13R	Address
I/O0L - I/O7L	I/Oor – I/O7R	Data Input/Output
SEML	SEMR	Semaphore Enable
₹NT∟	INTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
N	I/S	Master or Slave Select
V	cc	Power
G	ND	Ground

### TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

	Inputs <sup>(1)</sup>			Outputs				-	
CE	R/W	OE	SEM	I/O0-7					
Н	X	Х	Н	Hi-Z	Deselected: Power Down				
L	L	Х	Н	DATAIN	Write to Memory			-	
L	Н	L	Н	DATAout	Read Memory				
X	Х	Н	X	Hi-Z	Outputs Disabled				

NOTE:

1. AOL — A13L ≠ AOR — A13R

2739 thl 01

#### TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

	qni	uts		Outputs	
CE	R/W	OE	SEM	I/O0-7	Mode
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag
Н		X	L	DATAIN	Write DING into Semaphore Flag
L	Х	Х	L	- 1	Not Allowed

2739 tbl 02

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
Іоит	DC Output Current	50	50	mA

### NOTE:

2739 tbl 04

2. VTERM must not exceed Vcc + 0.5V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Amblent Temperature	GND	Vcc
Military	-55°C to +125°C	OV	5.0V ± 10%
Commercial	0°C to +70°C	٥V	5.0V ± 10%

2739 tbl 05

# RECOMMENDED DC OPERATING CONDITIONS

Į	Symbol	Parameter	Min.	Тур.	Max.	Unit
	Vcc	Supply Voltage	4.5	5.0	5.5	٧
	GND	Supply Voltage	0	0	. 0	V
٠	ViH	Input High Voltage	2.2		6.0 <sup>(2)</sup>	V
	VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	٧

#### NOTE:

1. VIL≥ -3.0V for pulse width less than 20ns.

2. VTERM must not exceed Vcc + 0.5V.

### 2739 tbl 06

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 0V	- 11	pF	
Соит	Output Capacitance	Vout = 0V	11	pF	

#### NOTE:

2739 tbl 03

 This parameter is determined by device characterization but is not production tested.

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

			IDT7	006S	IDT7	IDT7006L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current <sup>(5)</sup>	Vcc = 5.5V, Vin = 0V to Vcc	_	10		5	μА
lL0	Output Leakage Current	CE = VIH, VOUT = 0V to Vcc		10	_	5	μА
Vol	Output Low Voltage	IOL = 4mA	_	0.4	_	0.4	٧
Vон	Output High Voltage	ЮН = -4mA	2.4		2.4		٧

2739 tbl 07

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> ( $Vcc = 5.0V \pm 10\%$ )

Symbol	Parameter	Test Condition	Version	COMI	SX35 . ONLY Max.	
Icc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL. S	<u> </u>	=	mA
	(Both Ports Active)	f = fMAX <sup>(3)</sup>	COM'L. S	160 160	340 290	
ISB1	Standby Current (Both Ports — TTL	CER = CEL≥ VIH SEMR = SEML≥ VIH	MIL. S		_	mA
	Level Inputs)	$f = fMAX^{(3)}$	COM'L. S	20 20	70 50	
ISB2	Standby Current	CEL or CER≥ VIH	MIL. S			mΑ
i	(One Port — TTL	Active Port Outputs Open	L			{
	Level Inputs)	f = fmax <sup>(3)</sup>	COM'L. S	95	240	1
		SEMR = SEML≥ VIH	ļ <u>.</u> L	95	210	l l
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL. S			mA
	CMOS Level Inputs)	Vin $\geq$ Vcc - 0.2V or Vin $\leq$ 0.2V, f = 0 <sup>(4)</sup> SEMR = SEML $\geq$ Vcc - 0.2V	COM'L. S	1.0	15 5	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port CEL or CER ≥ Vcc - 0.2V SEMR = SEML≥ Vcc - 0.2V	MIL. S	-	_	mA
	, ,	VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V	COM'L. S	90	220	
		Active Port Outputs Open, f = fMAX <sup>(3)</sup>	L	90	180	

#### NOTES:

- 1. X in part numbers indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C.
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- f = 0 means no address or control lines change.
- At Vcc≤2.0V input leakages are undefined.

### DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>(Continued) (Vcc = 5.0V ± 10%)

		Test				6X45		X55	MIL	NLY	
Symbol	Parameter	Condition	Versio	n	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Тур. <sup>(2)</sup>	Max.	Unit
lcc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL.	S L	155 155	400 340	150 150	395 335	140 140	390 330	mA
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	S L	155 155	340 290	150 150	335 285		_	1
ISB1	Standby Current (Both Ports — TTL	CEL = CER≥ VIH SEMR = SEML≥ VIH	MIL.	S L	16 16	85 65	13 13	85 65	10 10	85 65	mA
	Level inputs)	$f = fMAX^{(3)}$	COM'L.	S L	_	70 50	13 13	70 50	_	390 330 — — 85	
ISB2	Standby Current	CER or CEL≥ VIH	MIL.	S	90	290	85	290	80	290	mΑ
	(One Port — TTL	Active Port Outputs Open		L	90	250	85	250	80	250	1
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	90	240	85	240			1
		SEMR = SEML≥ VIH		· L	90	210	85	210	_	_	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CEn ≥ Vcc - 0.2V	MIL.	S L	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2		mA
	CMOS Level Inputs)	VIN $\geq$ VCC - 0.2V or VIN $\leq$ 0.2V, f = 0 <sup>(4)</sup> SEMR = SEML $\geq$ VCC - 0.2V	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	_	_	
ISB4	Full Standby Current (One Port — All	One Port CEL or CER ≥ Vcc - 0.2V	MIL.	S	85	260	80	260	75	260	mA
	CMOS Level Inputs)	SEMR = SEML≥ Vcc - 0.2V		L	-85	215	80	215	75	215	
		VIN ≥ VCC - 0.2V or VIN ≤ 0.2V	COM'L.	S	85	220	80	220	_	_	ļ ·
		Active Port Outputs Open, $f = f_{MAX}^{(3)}$		L	85	180	80	180			

#### NOTES:

1. X in part numbers indicates power rating (S or L)

2. Vcc = 5V, Ta = +25°C.

3. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.

4. f = 0 means no address or control lines change.

2739 tbl 09

7

## DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)


(VLC = 0.2V, VHC = VCC - 0.2V)

Symbol	Parameter	Test Cond	ltion	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0			V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.	_	100	4000	μА
		VIN ≥ VHC or ≤ VLC	COM'L.		100	1500	1
tcda <sup>(3)</sup>	Chip Deselect to Data Retention Time			. 0	_	. —	ns
tR <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>		_	ns

#### NOTES:

- 1. Ta = +25°C, Vcc = 2V 2. thc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

### **DATA RETENTION WAVEFORM**



#### **AC TEST CONDITIONS**

AO ILOI GOMBINGMO	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2739 tbl 10




Figure 1. Equivalent Output Load




Figure 2. Output Load (for tLz, tHz, twz, tow)

\* Including scope and jig.

6.15

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>


			06X35 . ONLY	
Symbol	Parameter	Min.	Max.	Unit
READ CY	CLE			
trc	Read Cycle Time	35	_	ns
taa	Address Access Time	_	35	ns
tace	Chip Enable Access Time <sup>(3)</sup>	_	35	ns
tage	Output Enable Access Time	_	20	ns
tон	Output Hold from Address Change	3		ns
tLZ	Output Low Z Time <sup>(1, 2)</sup>	3		ns
tHZ	Output High Z Time <sup>(1, 2)</sup>	_	15	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	ns

		IDT70	IDT7006X45		IDT7006X55		IDT7006X70 MIL ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							-
trc	Read Cycle Time	45	_	55		70	_	ns
taa	Address Access Time		45	_	55		70	ns
tace	Chip Enable Access Time <sup>(3)</sup>	_	45	_	55		70	ns
taoe	Output Enable Access Time		25	I —	30	-	35	ns
tон	Output Hold from Address Change	3	<u> </u>	3	_	3	_	ns
tLZ	Output Low Z Time <sup>(1, 2)</sup>	5		5		5	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>		20		25	_	30	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0	-	0		ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	_	50	_	50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15		15	_	15	_	ns

#### NOTES:

Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
 This parameter is guaranteed but not tested.
 To access RAM, CE = L, SEM = H.
 X in part numbers indicates power rating (S or L).

## WAVEFORM OF READ CYCLES<sup>(5)</sup>




#### NOTES:

- 1. Timing depends on which signal is asserted last, OE or CE.
- 2. Timing depends on which signal is de-asserted first CE or OE.

  3. tapp delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tabe, tace, tace, tace, tace or ted.
- 5. SEM = H.

#### TIMING OF POWER-UP POWER-DOWN



# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)

		IDT70	06X35	
Symbol	Parameter	Min.	Max.	Unit
WRITE C	YCLE			
twc	Write Cycle Time	35	_	ns
tew	Chip Enable to End of Write <sup>(3)</sup>	30	_	ns
taw	Address Valid to End of Write	30		ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	ns
twp	Write Pulse Width	30	_	ns
twr	Write Recovery Time	0	_	ns
tow	Data Valid to End of Write	25	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>	_	15	ns
ton	Data Hold Time <sup>(4)</sup>	0		ns
twz	Write Enable to Output in High Z <sup>(1, 2)</sup>	_	15	ns
tow	Output Active from End of Write <sup>(1, 2, 4)</sup>	0	<del></del>	ns
tswrd	SEM Flag Write to Read Time	10	_	ns
tsps	SEM Flag Contention Window	10		ns

		IDT7006X45		45 IDT7006)		IDT7006X70 MIL. ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	/CLE							
twc	Write Cycle Time	45		55	_	70		ns
tew	Chip Enable to End of Write <sup>(3)</sup>	40	_	45		50	_	ns
taw	Address Valid to End of Write	40	_	45	_	50		ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	0	l –	0	_	ns
twp	Write Pulse Width	35	_	40		50		ns
twn	Write Recovery Time	0	_	0		0	_	ns
tow	Data Valid to End of Write	25	_	30		40	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>	T	20	<u> </u>	25		30	ns
tDH	Data Hold Time <sup>(4)</sup>	0	I -	0	_	0	_	ns
twz	Write Enable to Output in High Z <sup>(1, 2)</sup>	_	20	T T	25		30	ns
tow	Output Active from End of Write <sup>(1, 2, 4)</sup>	0		0		0	_	ns
tswrd	SEM Flag Write to Read Time	10	_	10	-	10	_	ns
tsps	SEM Flag Contention Window	10		10		10		ns

#### NOTES:


- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. To access RAM, ČE = L, SEM = H. To access semaphore, ČE = H and SEM = L. Either condition must be valid for the entire tew time.
- 4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
- 5. X in part numbers indicates power rating (S or L).

6


2739 tbl 12

6.15

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, $R/\overline{W}$ CONTROLLED TIMING $^{(1,3,5,8)}$



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING<sup>(1,3,5,8)</sup>




#### NOTES:

- 1. R/W must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{\text{CE}}$  and a low  $\overline{\text{R/W}}$  for memory array writing cycle.

  3. twR is measured from the earlier of  $\overline{\text{CE}}$  or  $\overline{\text{R/W}}$  (or  $\overline{\text{SEM}}$  or  $\overline{\text{R/W}}$ ) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last, CE, R/W, or byte control.
- Timing depends on which enable signal is de-asserted first,  $\overline{\text{CE}}$ ,  $\overline{\text{R/W}}$ , or byte control.
- 8. If  $\overrightarrow{DE}$  is low during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

6.15


## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE<sup>(1)</sup>



#### NOTE:

1.  $\overline{\text{CE}}$  = H for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



#### NOTES:

- 1. Don = Dol = L, CEn = CEL = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- "A" may be either left or right port. "B" is the opposite port from "A".
   This parameter is measured from R/WA or SEMA going high to R/Wa or SEMB going high.
- 4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>


		IDT7			
Symbol	Parameter	Min.	Max.	Unit	
BUSY TIM	/ING (M/S = H)				
tBAA	BUSY Access Time from Address Match		35	ns	
tBDA	BUSY Disable Time from Address Not Matched	_	30	ns	
<b>TBAC</b>	BUSY Access Time from Chip Enable Low	_	30	ns	
tBDC	BUSY Disable Time from Chip Enable High	_	25	ns	
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	_	ns	
<b>t</b> BDD	BUSY Disable to Valid Data <sup>(3)</sup>	_	Note 3	ns	
BUSY TIM	MING (M/S = L)				
twB	BUSY Input to Write <sup>(4)</sup>	0		ns	
twn	Write Hold After BUSY <sup>(5)</sup>	25	_	ns	
PORT-TO	-PORT DELAY TIMING				
twdd	Write Pulse to Data Delay <sup>(1)</sup>	_	60	ns	
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	45	ns	

		IDT7006X45		IDT7006X55		IDT7006X70 MIL. ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	//ING (M/S = H)							
<b>t</b> BAA	BUSY Access Time from Address Match	_	35	_	45		45	ns
tBDA	BUSY Disable Time from Address Not Matched	_	30	_	40		40	ns
<b>t</b> BAC	BUSY Access Time from Chip Enable Low	_	30	_	40		40	ns
tBDC	BUSY Disable Time from Chip Enable High		25	-	35		35	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	_	5	_	5	-	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	Γ-	Note 3		Note 3	_	Note 3	ns
BUSY TIM	IING (M/S = L)							
tws	BUSY Input to Write <sup>(4)</sup>	0	I —	0	—	0	T —	ns
twn	Write Hold After BUSY <sup>(5)</sup>	25	_	25	_	25	_	ns
PORT-TO	PORT-TO-PORT DELAY TIMING							
twdd	Write Pulse to Data Delay <sup>(1)</sup>	_	70	_	80	_	95	ns
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>		55	-	65		80	ns

#### NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (MS = H)" or "Timing Waveform of Write With Port-To-Port Delay (MS=L)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- 4. To ensure that the write cycle is inhibited during contention.
- 5. To ensure that a write cycle is completed after contention.
- 6. "x" is part numbers indicates power rating (S or L).


## TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$ )



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2. CEL = CER = L
- 3.  $\overline{OE} = L$  for the reading port.


## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2)(M/S=L)




#### NOTES:

- BUSY input equals H for the writing port.
   CEL = CER = L


## TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$



### WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1) (M/S = H)



### WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH $TIMING^{(1)}(M/\overline{S} = H)$



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".

  2. If thes is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>


		IDT70 COM'I		
Symbol	Parameter	Min.	Max.	Unit
INTERRU	IPT TIMING			
tas	Address Set-up Time	0		ns
twn	Write Recovery Time	0	_	ns
tins	Interrupt Set Time	_	30	ns
tinn	Interrupt Reset Time		30	ns

		IDT70	IDT7006X45			IDT70 MIL.		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	IPT TIMING			-				
tas	Address Set-up Time	0	-	0	_	0		ns
twR	Write Recovery Time	0	_	0		0		ns
tins	Interrupt Set Time		35		40	-	50	ns
tinn	Interrupt Reset Time		35	_	40		50	ns

NOTE:

1. "x" in part numbers indicates power rating (S or L).

### WAVEFORM OF INTERRUPT TIMING(1)



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

### **TRUTH TABLES**

### TRUTH TABLE I — INTERRUPT FLAG<sup>(1)</sup>

	Le	ft Port	-			Right Port						
R/WL	CEL	ŌĒL	A0L-A13L	ĪNTL	R/WR	CER	OER	Aon-A13R	ĪNTR	Function		
L	L	Х	3FFF	Х	X	X	Х	X	L <sup>(2)</sup>	Set Right INTR Flag		
Х	Х	Х	Х	Х	Х	L	L	3FFF	H <sup>(3)</sup>	Reset Right INTR Flag		
Х	Х	Х	X	L <sup>(3)</sup>	L	L	Х	3FFE	Х	Set Left INTL Flag		
Х	L	Ĺ	3FFE	H <sup>(2)</sup>	Х	X	Х	X	Х	Reset Left INTL Flag		

**NOTES:**1. Assumes  $\overline{BUSY}L = \overline{BUSY}R = H$ .

- 2. If  $\overline{BUSY}_L = L$ , then no change.
- 3. If BUSYR = L, then no change.

## TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	Inp	uts	Out	puts	
CEL	CER	A0L-A13L A0R-A13R	BUSYL <sup>(1)</sup>	BUSYR <sup>(1)</sup>	Function
X	Χ	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
X	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2739 tbl 16

- Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7006 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- Lif the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
  the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low
  simultaneoutly.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

### TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTE:

2739 tbl 17

#### FUNCTIONAL DESCRIPTION

The IDT7006 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7006 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

#### INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INTL}$ ) is set when the right port writes to memory location 3FFE (HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag ( $\overline{INTR}$ ) is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag ( $\overline{INTR}$ ), the right port must read the memory location 3FFF.

The message (8 bits) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table 1 for the interrupt operation.

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical

<sup>1.</sup> This table denotes a sequence of events for only one of the eight semaphores on the IDT7006.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7006 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7006 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7006 RAM array in width while using busy logic, one master part is used to decide which side of the RAMs array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7006 RAM the busy pin is an output if the part is used as a master ( $M/\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave ( $M/\overline{S}$  pin = H) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

### **SEMAPHORES**

The IDT7006 is an extremely fast dual-port 16K x 8 CMOS static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource.

The dual-port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the dual-port RAM. These devices have an automatic power-down feature controlled by CE, the dual-port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7006 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7006s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7006 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the dual-port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7006 in a separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{OE}}$ , and  $\overline{\text{R/W}}$ ) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flagwill be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select  $(\overline{SEM})$  and output enable  $(\overline{OE})$  signals go

active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or OE) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be

20

reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

#### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7006's dual-port RAM. Say the 16K x 8 RAM was to be divided into two 8K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of dual-port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of dual-port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.




Figure 4. IDT7006 Semaphore Logic



### HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM

IDT7025S/L

### **FEATURES:**


- True dual-ported memory cells which allow simultaneous reads of the same memory location
- · High-speed access
  - Military: 35/45/55/70ns (max.)
  - Commercial: 25/30/35/45/55ns (max.)
- · Low-power operation
  - IDT7025S
    - Active: 750mW (typ.) Standby: 5mW (typ.)
  - IDT7025L
    - Active: 750mW (typ.) Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7025 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading

more than one device

- M/S = H for BUSY output flag on Master M/S = L for BUSY input on Slave
- Interrupt Flag
- · On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- · Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL compatible, single 5V (±10%) power supply
- · Available in 84-pin PGA, quad flatpack and PLCC
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

### **DESCRIPTION:**

The IDT7025 is a high-speed 8K  $\times$  16 dual-port static RAM. The IDT7025 is designed to be used as a stand-alone 128K-



bit dual-port RAM or as a combination MASTER/SLAVE dualport RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE

permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 750mW of power at maximum access times as fast as 25ns. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500μW from a 2V battery.

The IDT7025 is packaged in a ceramic 84-pin PGA, an 84-pin quad flatpack, and a PLCC. The military devices are processed 100% in compliance to the test methods of MIL-STD-883. Method 5004.

### PIN CONFIGURATIONS



### PLCC/FLATPACK TOP VIEW

### NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.

### PIN CONFIGURATIONS (Continued)

	63	61	60	58	55	54	51	48	46	45	42	
	I/O7L	I/O5L	I/O4L	I/O2L	I/OoL	ŌĒ L ·	SEML	LBL	A11L	A 10L	A7L	11
	66	64	62	59	56	49	50	47	44	43	40	
	I/O10L	· I/OBL	I/O6L	I/O3L	I/O1L	ŪBL	CEL	A 12L	Asr	A8L	A5L	10
	67	65			57	53	52			41	39	
	I/O11L	I/O9L			GND	Vcc	R/WL			Aer	A4L	09
	69	68								38	37	
	I/O13L	I/O12L								<b>A</b> 3L	A2L	- 08
	72	71	73						33	35	34	
	I/O15L	I/O14L	Vcc			Aol	INTL	07				
	75	70	74			31	36					
	I/OoR	GND	GND			M/S	A1L	06				
	76	77	78						28	29	30	
	I/O1R	I/O2R	Vcc						Aor	ÎNTR	BUSYR	05
	79	80								26	27	
	I/O3R	I/O4R						_		A2R	A1R	04
	81	83			7	11	12			23	25	
	I/O5R	I/O7R			GND	GND	SEMR			A <sub>5</sub> R	<b>A</b> 3R	03
	82	1	2	5	8	10	14	17	20	22	24	
	I/O6R	I/O9R	I/O10R	I/O13R	I/O15R	R/WR	ŪBR	A11R	Asr	A6R	A4R	02
	84	3	4	6	9	15	13	16	18	19	21	
	I/O8R	I/O11R	I/O12R	I/O <sub>14R</sub>	OER	LBR	CER	A12R	A 10R	A9R	A7R	01
. /	A	В	С	D	Е	F	G	Н	J	К	L	
/											2683	drw 03
	Pin 1 84-PIN PGA Designator TOP VIEW											

### NOTES:

All Vcc pins must be connected to power supply.
 All GND pins must be connected to ground supply.

### **PIN NAMES**

Left Port	Right Port	Names		
CEL	CER	Chip Enable		
R/WL	R/WR	Read/Write Enable		
OEL	ŌĒR	Output Enable		
A0L - A12L	A0R - A12R	Address		
I/O0L - I/O15L	I/OoR - I/O15R	Data Input/Output		
SEML	SEMR	Semaphore Enable		
UBL	ÜBR	Upper Byte Select		
<u>LB</u> L	LBR	Lower Byte Select		
ĪNTL	ĪNTR	Interrupt Flag		
BUSYL	BUSYR	Busy Flag		
N	1/S	Master or Slave Select		
V	'cc	Power		
G	ND	Ground		
		2683 thi 1		

### TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

		Inpu	ıts <sup>(1)</sup>			Out	puts	
CE	R/W	OE	UB	LB	SEM	I/O8-15	I/O <sub>0-7</sub>	Mode
Н	Х	Х	X	Х	Н	Hi-Z	Hi-Z	Deselected: Power Down
X	Х	X	Н	Н	Н	Hi-Z	Hi-Z	Both Bytes Deselected: Power Down
L	L	Х	L	Н	Н	DATAIN	Hi-Z	Write to Upper Byte Only
L	L	Х	Η	L	Н	Hi-Z	DATAIN	Write to Lower Byte Only
L	L	X	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAOUT	Hi-Z	Read Upper Byte Only
L	Н	Г	н	L	Н	Hi-Z	DATAOUT	Read Lower Byte Only
L	Н	٦	L	L	Н	DATAout	DATAOUT	Read Both Bytes
Х	Х	Н	X	X	Х	Hi-Z	Hi-Z	Outputs Disabled

NOTE:

1. AOL - A12L ≠ AOR - A12R

2683 tbl 01

### TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

		lnp	uts			Outputs		
CE	R/W	ŌĒ	ŪB	LB	SEM	I/O8-15	I/O <sub>0-7</sub>	Mode
Н	Н	L	Х	Х	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
Н		Х	Х	Х	L	DATAIN	DATAIN	Write DING into Semaphore Flag
X	-5	Х	Н	Н	L	DATAIN	DATAIN	Write Dเทอ into Semaphore Flag
L	Х	Х	L	Х	L		_	Not Allowed
L	Х	Х	Х	L	L		_	Not Allowed

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ů
Іоит	DC Output Current	50	50	mA

### NOTE:

2683 tbl 04

2. VTERM must not exceed Vcc + 0.5V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	οV	5.0V ± 10%
Commercial	0°C to +70°C	ΟV	5.0V ± 10%

2683 tbl 05

2683 tbl 02

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0 <sup>(2)</sup>	>
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	<u> </u>	0.8	٧

#### NOTE:

- 1. V<sub>IL≥</sub> -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.

### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	pF

### NOTE:

2682 tbl 03

2683 tbl 06

 This parameter is determined by device characterization but is not production tested.

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ( $Vcc = 5.0V \pm 10\%$ )

			IDT7	025S	IDT70	025L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[lu]	Input Leakage Current <sup>(5)</sup>	Vcc = 5.5V, ViN = 0V to Vcc		10	_	5	μΑ
Ito	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10	_	5	μА
Vol	Output Low Voltage	IoL = 4mA		0.4	_	0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4	<u> </u>	2.4		٧

2683 tbl 07

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> ( $Vcc = 5.0V \pm 10\%$ )

		Test			COM'L	X25 ONLY	COM'L	X30 ONLY	7025		
Symbol	Parameter	Condition	Version		Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
lcc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL.	S		_		1 1	160 160	400 340	mΑ
	(Both Ports Active)	$f = fMAX^{(3)}$	COM'L.	S L	170 170	360 310	165 165	350 300	160 160	340 290	
IsB1	Standby Current (Both Ports — TTL	CER = CEL≥ VIH SEMR = SEML≥ VIH	MIL.	S L	_ _		_	1 1	20 20	85 65	mA
	Level Inputs)	$f = fMAX^{(3)}$	COM'L.	S	25 25	70 50	22 22	70 50	20 20	70 50	
ISB2	Standby Current (One Port — TTL	CEL or CER≥ VIH Active Port Outputs Open	MIL.	S	_			_ _	95 95	290 250	mA
	Level Inputs)	$\frac{f = f_{MAX}^{(3)}}{SEMR = SEML \ge V_{IH}}$	COM'L.	S L	105 105	250 220	100 100	250 215	95 95	240 210	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	_		_		1.0 0.2	30 10	mA
	CMOS Level Inputs)	$\begin{aligned} &V\text{IN} \geq \text{VCC} - 0.2\text{V or} \\ &\frac{\text{VIN} \leq 0.2\text{V, f}}{\text{SEMR}} = \frac{0^{(4)}}{\text{SEML}} &\text{VCC} - 0.2\text{V} \end{aligned}$	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port CEL or CER ≥ Vcc - 0.2V SEMR = SEML≥ Vcc - 0.2V	MIL.	S L	_	— —	_		90 90	260 215	mA
	Olyloo Level inputs)	Vin ≥ Vcc - 0.2V or	COM'L.	s	100	230	95	230	90	220	
	·	Vin $\leq$ 0.2V Active Port Outputs Open, $f = fMAX^{(3)}$		L	100	190	95	190	90	180	

### NOTES:

1. X in part numbers indicates power rating (S or L)

2. Vcc = 5V, TA = +25°C.

At Vcc≤2.0V input leakages are undefined.

<sup>3.</sup> At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.

f = 0 means no address or control lines change.

2683 tbl 08

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>(Continued) (Vcc = 5.0V ± 10%)

		Test			702	5X45	7025	X55	7025 MIL 0		
Symbol	Parameter	Condition	Versio	n	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>		Unit
lcc	Dynamic Operating Current	CE ≤ VIL, Outputs Open SEM ≥ VIH	MIL.	S L	155 155	400 340	150 150	395 335	140 140	390 330	mA
	(Both Ports Active)	f = fMAX <sup>(3)</sup>	COM'L.	S L	155 155	340 290	150 150	335 285		_	
ISB1	Standby Current (Both Ports — TTL	CEL = CER≥ VIH SEMR = SEML≥ VIH	MIL.	S L	16 16	85 65	13 13	85 65	10 10	85 65	mA
	Level Inputs)	f = fMAX <sup>(3)</sup>	COM'L.	S L	16 16	70 50	13 13	70 50	-	_	
ISB2	Standby Current (One Port — TTL	CEn or CEL≥ VIH Active Port Outputs Open	MIL.	S L	90 90	290 250	85 85	290 250	80 80	290 250	mA
	Level Inputs)	<u>f = f</u> MAX <sup>(3)</sup> SEMR = SEML≥ VIH	COM'L.	S L	90 90	240 210	85 85	240 210		_	
ISB3	Full Standby Current (Bcth Ports — All	Both Ports CEL and CER ≥ Vcc - 0.2V	MIL.	S L	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mΑ
	CMOS Level Inputs)	VIN $\geq$ VCC - 0.2V or VIN $\leq$ 0.2V, f = 0 <sup>(4)</sup> SEMR = SEML $\geq$ VCC - 0.2V	COM'L.	S L	1.0 0.2	15 5	1.0 0.2	15 5	_	_	
ISB4	Full Standby Current (One Port — All	One Port CEL or CER ≥ Vcc - 0.2V	MIL.	S	85	260	80	260	75	260	mA
	CMOS Level Inputs)	SEMR = SEML≥ Vcc - 0.2V		<u> </u>	85	215	80	215	75	215	1 1
		VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V Active Port Outputs Open, $f = f_{MAX}^{(3)}$	COM'L.	S L	85 85	180	80 80	220 180	_	_	

#### NOTES:

1. X in part numbers indicates power rating (S or L)

2. VCC = 5V, TA = +25°C.

f = 0 means no address or control lines change.

<sup>3.</sup> At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.

2683 tbl 09

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)


(VLC = 0.2V, VHC = VCC - 0.2V)

Symbol	Parameter	Test Cond	ition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
, VDR	Vcc for Data Retention	Vcc = 2V		2.0			V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.	_	100	4000	μА
		Vin ≥ VHC or ≤ VLC	COM'L.	_	100	1500	
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time		,	0	_		ns
tR <sup>(3)</sup>	Operation Recovery Time			trc <sup>(2)</sup>	-		ns

#### NOTES:

- 1. Ta = +25°C, Vcc = 2V
- 2. tnc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

### **DATA RETENTION WAVEFORM**



### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2683 tbl 10




Figure 1. Equivalent Output Load




Figure 2. Output Load (for tLz, tHz, twz, tow)

\* Including scope and jig.

2683 tbl 11

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(4)</sup>


			25X25 - ONLY		25X30 - ONLY	IDT70	25X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
trc	Read Cycle Time	25	<del>-</del>	30	_	35		ns
taa	Address Access Time	[ <del></del>	25		30		35	ns
tace	Chip Enable Access Time <sup>(3)</sup>	_	25	_	30		35	ns
tabe	Byte Enable Access Time <sup>(3)</sup>		25	_	30		35	ns
taoe	Output Enable Access Time		13		15	_	20	ns
tон	Output Hold from Address Change	3	* —	3	_	3	_	ns
tLZ	Output Low Z Time <sup>(1, 2)</sup>	3	_	3		3	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>		15	_	15	_	15	ns
<b>t</b> PU	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0	_	0		ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	_	50	_	50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	12	_	15	_	15	_	ns

-		IDT70	25X45	IDT70	25X55		25X70 ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
tRC	Read Cycle Time	45	_	55	_	70		ns
taa	Address Access Time		45	<b>—</b>	55	_	70	ns
tace	Chip Enable Access Time <sup>(3)</sup>		45		55	_	70	ns
tabe	Byte Enable Access Time <sup>(3)</sup>		45		55	_	70	ns
taoe	Output Enable Access Time		25	_	30	_	35	ns
tон	Output Hold from Address Change	3	_	3		3	-	ns
tLZ	Output Low Z Time <sup>(1, 2)</sup>	5	i —	5	I -	5	-	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>		20	_	25	_	30	ns
tpu	Chip Enable to Power Up Time <sup>(2)</sup>	0		0		0	I —	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>		50		50		50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15		15		ns

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).

- This parameter is guaranteed but not tested.
   To access RAM, CE = L, UB or LB = L, SEM = H.
- 4. X in part numbers indicates power rating (S or L).


### WAVEFORM OF READ CYCLES<sup>(5)</sup>



### NOTES:

- 1. Timing depends on which signal is asserted last, OE, CE, LB, or UB.
  2. Timing depends on which signal is de-asserted first CE, OE, LB, or UB.
  3. tspb delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tabe, tace, ta
- SEM = H.

### TIMING OF POWER-UP POWER-DOWN



### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (5)


			25X25 . ONLY	IDT70 COM'L		IDT70	25X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	/CLE							
twc	Write Cycle Time	25		30	<u> </u>	35		ns
tew	Chip Enable to End of Write <sup>(3)</sup>	20	_	25		30	_	ns
taw	Address Valid to End of Write	20	-	25		30	<u> </u>	ns
tas	Address Set-up Time <sup>(3)</sup>	0	#	0		0		ns
twp	Write Pulse Width	20	8 <u>99</u> 2	25		30		ns
twr	Write Recovery Time	0		0		0		ns
tow	Data Valid to End of Write	15	» —	20		25		ns
tHZ	Output High Z Time <sup>(1, 2)</sup>	<b> </b>	15	_	15	_	15	ns
tDH	Data Hold Time <sup>(4)</sup>	0	_	0		0		ns
twz	Write Enable to Output in High Z <sup>(1, 2)</sup>	(A)-1-	15	_	15	_	15	ns
tow	Output Active from End of Write (1, 2, 4)	0		0	<u> </u>	0		ns
tswrd	SEM Flag Write to Read Time	10	_	10		10		ns
tsps	SEM Flag Contention Window	10		10	_	10	-	ns

		IDT70	25X45	IDT70	25X55		25X70 ONLY	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE							
twc	Write Cycle Time	45		55		70		ns
tew	Chip Enable to End of Write <sup>(3)</sup>	40		45		50	<u> </u>	ns
taw	Address Valid to End of Write	40		45		50	<u> </u>	ns
tas	Address Set-up Time <sup>(3)</sup>	0		0	<u></u>	0		ns
twp	Write Pulse Width	35		40		50		ns
twn	Write Recovery Time	0		.0_		0		ns
tow	Data Valid to End of Write	25		30		40		ns
tHZ	Output High Z Time <sup>(1, 2)</sup>		20		25		30	ns
tDH	Data Hold Time <sup>(4)</sup>	0	_	0		0		ns
twz	Write Enable to Output in High Z <sup>(1, 2)</sup>		20	<u> </u>	25	<u> </u>	30	ns
tow	Output Active from End of Write <sup>(1, 2, 4)</sup>	0		0		o		ns
tswrd	SEM Flag Write to Read Time	10		10		10		ns
tsps	SEM Flag Contention Window	10		10		10	<u> </u>	ns
IOTES:	•							2683 tbl 1:


### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
  3. To access RAM,  $\overline{CE} = L$ ,  $\overline{UB}$  or  $\overline{LB} = L$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CE} = H$  and  $\overline{SEM} = L$ . Either condition must be valid for the entire text time.
- 4. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual ton will always be smaller than the actual tow.
- 5. X in part numbers indicates power rating (S or L).

### TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,3,5,8)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ , $\overline{\text{UB}}$ , $\overline{\text{LB}}$ CONTROLLED TIMING<sup>(1,3,5,8)</sup>



- 1. R/W must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twr) of a low <u>UB</u> or <u>LB</u> and a low <u>CE</u> and a low <u>RW</u> for memory array writing cycle.

  3. twn is measured from the earlier of <u>CE</u> or <u>RW</u> (or <u>SEM</u> or <u>RW</u>) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM low transition occurs simultaneously with or after the RW low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last, CE, R/W or byte control.
  7. Timing depends on which enable signal is de-asserted first, CE, R/W or byte control.
- 8. If  $\overline{OE}$  is low during  $R\overline{W}$  controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


### TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE(1)



### NOTE:

1.  $\overline{CE}$  = H for the duration of the above timing (both write and read cycle).

### TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION(1,3,4)



#### NOTES:

- 1. DOR = DOL = L,  $\overline{CER}$  =  $\overline{CEL}$  = H, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".

  3. This parameter is measured from RVWA or SEMA going high to R/WB or SEMB going high.
- 4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

### AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(6)</sup>


			25X25 . ONLY		25X30 . ONLY	IDT70	25X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	IING (M/S = H)							
tbaa	BUSY Access Time from Address Match	l −>>	25		30	_	35	ns
tBDA	BUSY Disable Time from Address Not Matched	<b> −</b> 88	20	_	25		30	ns
TBAC	BUSY Access Time from Chip Enable Low	l –	20	_	25	_	30	ns
tBDC	BUSY Disable Time from Chip Enable High	l – 🐃	17	_	20	_	25	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5 🦃	§ —	5		5	-	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	-	Note 3	_	Note 3	—	Note 3	ns
BUSY TIN	IING (M/S = L)	Ø.	88 88					
twB	BUSY Input to Write <sup>(4)</sup>	0	<u> </u>	0		0	_	ns
twn	Write Hold After BUSY <sup>(5)</sup>	17	· —	20	1	25	_	ns
PORT-TO	-PORT DELAY TIMING	800 600	800					
twdd	Write Pulse to Data Delay <sup>(1)</sup>	l –	50	-	55	-	60	ns
tDDD	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	35	_	40	_	45	ns

		IDT70	25X45	IDT70	25X55		25X70 ONLY	
Symbol	Parameter	Min.	Max.	_Min	Max.	_Min	Max.	Unit
BUSY TIM	IING (M/S = H)							
<b>t</b> BAA	BUSY Access Time from Address Match	_	35		45		45	ns
tBDA	BUSY Disable Time from Address Not Matched	_	30	_	40	_	40	ns
<b>t</b> BAC	BUSY Access Time from Chip Enable Low		30	_	40	_	40	ns
tBDC	BUSY Disable Time from Chip Enable High		25	—	35	_	35	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	l –	5	l –	5	-	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		Note 3	_	Note 3	_	Note 3	ns
BUSY TIN	IING (M/S = L)							
twB	BUSY Input to Write <sup>(4)</sup>	0	_	0		0	_	ns
twн	Write Hold After BUSY <sup>(5)</sup>	25		25	_	25		ns
PORT-TO	-PORT DELAY TIMING							
twdd	Write Pulse to Data Delay <sup>(1)</sup>		70		80		95	ns
todo	Write Data Valid to Read Data Delay <sup>(1)</sup>		55	_	65	_	80	ns

NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (M/S = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual) or tDDD tDW (actual).
- To ensure that the write cycle is inhibited during contention.
   To ensure that a write cycle is completed after contention.
- 6. "x" is part numbers indicates power rating (S or L).


### TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ (M/ $\overline{S} = H$ )



### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- 2.  $\overline{CE}L = \overline{CE}R = L$
- 3.  $\overline{OE}$  = L for the reading port.


### TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2) (M/S = L)



### NOTES:


- BUSY input equals H for the writing port.
   CEL = CER = L

### TIMING WAVEFORM OF SLAVE WRITE $(M/\overline{S} = L)$




2683 drw 14

### WAVEFORM OF BUSY ARBITRATION CONTROLLED BY $\overline{CE}$ TIMING<sup>(1)</sup> (M/ $\overline{S}$ = H)



# WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING<sup>(1)</sup>( $M/\overline{S} = H$ )



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup>

			25X25 . ONLY		25X30 . ONLY	IDT70	IDT7025X35	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	IPT TIMING							
tas	Address Set-up Time	0		0	_	0	-	ns
twn	Write Recovery Time	0 ,	N —	0	_	0		ns
tins	Interrupt Set Time		20	l —	25	_	30	ns
tina	Interrupt Reset Time		20	_	25	_	30	ns


		IDT70	25X45	IDT70	25X55	IDT7025X70 MIL. ONLY		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRU	IPT TIMING							
tas	Address Set-up Time	0	I —	0	_	0	_	ns
twn	Write Recovery Time	0		0	_	0	I —	ns
tins	Interrupt Set Time		35	_	40		50	ns
tinr	Interrupt Reset Time		35		40	I —	50	ns

NOTE:

1. "x" in part numbers indicates power rating (S or L).

## **(**

### WAVEFORM OF INTERRUPT TIMING(1)



### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

### **TRUTH TABLES**

### TRUTH TABLE I — INTERRUPT FLAG<sup>(1)</sup>

	Le	ft Port				R	ight Po	rt		
R/WL	CEL	ŌĒL	A0L-A12L	ĪNTL	R/WR	CER	OER	A0R-A12R	ĪNTR	Function
L	L	X	1FFF	Χ	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	X	Х	Х	Х	Х	L	L	1FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	X	Х	Х	L <sup>(3)</sup>	L	L	Х	1FFE	Х	Set Left INTL Flag
Х	L	L	1FFE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

1. Assumes BUSYL = BUSYR = H.

- 2. If  $\overline{BUSY}L = L$ , then no change.
- 3. If BUSYR = L, then no change.

## TRUTH TABLE II — ADDRESS BUSY ARBITRATION

	lnp	outs	Out	puts	- 1
CEL	CER	A0L-A12L A0R-A12R	BUSYL <sup>(1)</sup>	BUSYR <sup>(1)</sup>	Function
Х	Х	NO MATCH	H	Н	Normal
Ι	X	MATCH	Н	Н	Normal
Х	Н	матсн	Н	Н	Normal
L	L	матсн	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

2683 tbl 16

- Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7025 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after
  the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYL and BUSY
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYn outputs are driving low regardless of actual logic level on the pin.

### TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	11	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

#### NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7025.

2683 tbl 17

### FUNCTIONAL DESCRIPTION

The IDT7025 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7025 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  high). When a port is enabled, access to the entire memory array is permitted.

### **INTERRUPTS**

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\text{INTL}}$ ) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag ( $\overline{\text{INTR}}$ ) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag ( $\overline{\text{INTR}}$ ), the right port must read the memory location 1FFF.

The message (16 bits) at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

#### **BUSY LOGIC**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7025 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7025 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

## WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7025 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7025 RAM the busy pin is an output if the part is used as a master ( $M/\overline{S}$  pin = H), and the busy pin is an input if the part used as a slave ( $M/\overline{S}$  pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

### **SEMAPHORES**

The IDT7025 is an extremely fast dual-port 8K x 16 CMOS static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the dual-port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource.

The dual-port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical infunction to standard CMOS static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the dual-port RAM. These devices have an automatic power-down feature controlled by CE, the dual-port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where CE and SEM are both high.

Systems which can best use the IDT7025 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7025's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7025 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more

common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

#### HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the dual-port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7025 in a separate memory space from the dual-port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and R/W) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select  $(\overline{SEM})$  and output enable  $(\overline{OE})$  signals go active. This serves to disallow the semaphore from changing

state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a

one written into them at initialization from both sides to assure that they will be free when needed.

### USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7025's dual-port RAM. Say the 8K x 16 RAM was to be divided into two 4K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of dual-port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of dual-port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.




Figure 4. IDT7025 Semaphore Logic

# HIGH-SPEED 1K x 8 FourPort<sup>TM</sup> STATIC RAM

IDT7050S IDT7050L

### **FEATURES:**

· High-speed access

Military: 30/35/45ns (max.)Commercial: 25/30/35/45ns (max.)

Low-power operation
 IDT7050S

Active: 750mW (typ.) Standby: 10mW (typ.)

— IDT7050L

Active: 750mW (typ.) Standby: 1.5mW (typ.)

- Fully asynchronous operation from each of the four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate BUSY input to control write-inhibit for each of the four ports
- · Battery backup operation—2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in several popular hermetic and plastic packages for both through-hole and surface mount
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical sspecification

### **DESCRIPTION:**

The IDT7050 is a high-speed 1K x 8 FourPort static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort static RAM offers increased system performance in multiprocessor systems

that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.


The IDT7050 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.

The IDT7050 provides four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by  $\overline{\text{CE}}$ , permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using IDT's CEMOS<sup>TM</sup> high-performance technology, this four port RAM typically operates on only 750mW of power at maximum access times as fast as 25ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 50μW from a 2V battery.

The IDT7050 is packaged in a ceramic 108-pin PGA and a plastic 132-pin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883. Class B.

### FUNCTIONAL BLOCK DIAGRAM




MILITARY AND COMMERCIAL TEMPERATURE RANGES

**APRIL 1992** 

A0 P3 P3 67 64 A1 P3 P3 66 62 A2 A6 P3 P3	P3 64 61 A4 P3 62 58	NC AB P3  8 55 CE P3  52 A0 P4  48 A4 P4  44 GNI	56 OE P3 51 A1 P4 49 A3 P4 46 A6 P4 47 P4 40 NC	8/W P3 53 BUSY P3 50 A2 P4 47 A5 P4 45 NC 42 A8 P4 41 A9 P4	
A1	A4 P3 62 58	NC AB P3  8 55 CE P3  52 A0 P4  48 A4 P4  44 GNI	OE P3 51 A1 P4 49 A3 P4 46 A6 P4 D 43 A7 P4 40 NC	BUSY P3 50 A2 P4 47 A5 P4 45 NC 42 A8 P4 41 A9	10 09 08
A2 A6 P3 P3	. 1	A9 P3 P3 P3 P4 P4 P4 P4 P4 P4 P9 P3 P9 P9 P9 P9 P9 P9 P9 P9 P9 P9 P9 P9 P9	A1 P4 A3 P4 A6 P4 A7 P4 A7 P4 A0 NC	A2 P4 47 A5 P4 45 NC 42 A8 P4 41 A9	09 08 07
050 8-1 <sup>(1,2,3)</sup>		48 48 A4 P4 44 GNI	A3 P4  46 A6 P4  D A7 P4  40 NC	A5 P4 45 NC 42 A8 P4 41 A9	08 07
050 8-1 <sup>(1,2,3)</sup>		A4 P4 44 GNI	A6 P4 A7 P4 NC	42 A8 P4	07
050 8-1 <sup>(1,2,3)</sup>		GNI 39	D A7 P4	A8 P4 41 A9	
0-1		NC	A <sub>9</sub>		
/IEW		CE P4			06
		35 GN	D 0E P4	38 R/W P4	05
		31 GNI	34 D I/O7 P4	BUSY P4	04
17 21 GNE		5 28 Vcc I/O2 P4		33 I/O6 P4	03
1	I/O3	1/05 1/07		30 I/O4 P4	02
16 19 I/O1 I/O3 P3 P3	P3	0 100	26	27	
I/O1 I/O3 P3 P3 15 18	18 20 I/O2 I	I/O4 I/O6 P3 P3		I/O <sub>1</sub> P4	01
1		P3 P3	P3 P3 P3 P3	P3 P3 P3 P4	

Designator

- NOTES:
  1. All Vcc pins must be connected to the power supply.
  2. All GND pins must be connected to the ground supply.
  3. NC denotes no connect pin.



### NOTES:

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. NC denotes no connect pin.

### PIN CONFIGURATIONS

Symbol	Pin Name
Ao P1 - Ao P1	Address Lines – Port 1
Ao P2 – Ao P2	Address Lines – Port 2
Ao P3 – Ao P3	Address Lines - Port 3
Ao P4 – A9 P4	Address Lines - Port 4
I/Oo P1 - I/O7 P1	Data I/O - Port 1
I/Oo P2 - I/O7 P2	Data I/O - Port 2
I/Oo P3 - I/O7 P3	Data I/O - Port 3
I/Oo P4 - I/O7 P4	Data I/O - Port 4
R/W P1	Read/Write - Port 1
R/W P2	Read/Write - Port 2
R/W P3	Read/Write - Port 3
R/W P4	Read/Write - Port 4
GND	Ground
CE P1	Chip Enable - Port 1
CE P2	Chip Enable – Port 2
CE P3	Chip Enable – Port 3
CE P4	Chip Enable – Port 4
OE P1	Output Enable - Port 1
OE P2	Output Enable - Port 2
OE P3	Output Enable - Port 3
OE P4	Output Enable - Port 4
BUSY P1	Write Disable – Port 1
BUSY P2	Write Disable - Port 2
BUSY P3	Write Disable - Port 3
BUSY P4	Write Disable – Port 4
Vcc	Power

2698 tbl 01

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	ပဲ
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ô
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ç
lout	DC Output Current	50	50	mA

#### NOTE:

2698 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	pF

### NOTE:

2698 tbl 03

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥٧	5.0V ± 10%
Commercial	0°C to +70°C	OV	5.0V ± 10%

2698 tbl 04

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

### NOTE:

- 1. VIL (min.) = -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.

This parameter is determined by device characterization but is not production tested.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ( $Vcc = 5.0V \pm 10\%$ )

			IDT7	050S	IDT7050L			
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit	
lu	Input Leakage Current <sup>(7)</sup>	Vcc = 5.5V, Vin = 0V to Vcc		10		5	μА	
ILO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10	_	5	μА	
<b>V</b> OL	Output Low Voltage	IOL = 4mA	_	0.4	_	0.4	٧	
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	-	٧	

2698 tbl 06

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1, 2, 6)</sup> (Vcc = 5.0V ± 10%)

		Test	Version		Version		Version		IDT70	50x25 <sup>(3)</sup>	IDT70	050x30	IDT7	D50x35	IDT70	050x45	
Symbol	Parameter	Condition							Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
ICC1	Operating Power Supply Current	CE ≤ VIL Outputs Open	MIL.	S L	_	_	150 150	360 300	150 150	360 300	150 150	360 300	mA				
	(All Ports Active)	f = 0 <sup>(4)</sup>	COM'L.	S L	150 150	300 250	150 150	300 250	150 150	300 250	150 150	300 250					
ICC2	Dynamic Operating Current	CE ≤ VIL Outputs Open	MIL.	S L	_	_	220 190	400 335	210 180	395 330	195 170	390 325	mA				
!	(All Ports Active)	f = fMAX <sup>(5)</sup>	COM'L.	S L	225 195	350 305	220 190	340 295	210 180	335 290	195 170	330 285					
IsB	Standby Current (All Ports — TTL	CE ≥ VIH f = fMAX <sup>(5)</sup>	MIL.	S L	=	_	45 40	115 85	40 35	110 80	35 30	105 75	mA				
	Level Inputs)		COM'L.	S L	60 50	85 70	45 40	80 65	40 35	75 60	35 30	70 55					
ISB1	Full Standby Current (All Ports — All	All Ports CE ≥ Vcc - 0.2V	MIL.	S L		_	1.5 .3	30 4.5	1.5 .3	30 4.5	1.5 .3	30 4.5	mA				
	CMOS Level Inputs)	$Vin \ge Vcc - 0.2V \text{ or } Vin \le 0.2V, f = 0^{(4)}$	COM'L.	S L	1.5 .3	15 1.5	1.5 .3	15 1.5	1.5 .3	15 1.5	1.5 .3	15 1.5					

### NOTES:

- 1. "x" in part number indicates power rating (S or L).
- 2. Vcc = 5V, TA = +25°C for Typ.
- 3. 0°C to +70°C temperature range only.
- 4. f = 0 means no address or control lines change.
- 5. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 6. For the case of one port, divide the appropriate current by four.
- 7. At Vcc≤2.0V input leakages are undefined.

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

Symbol	Parameter	Test Cond	Min.	Typ. <sup>(1)</sup>	Max.	Unit V	
VDR Vcc for Data Retention		Vcc = 2V		2.0	-		_
ICCDR Data Retention Current		CE ≥ VHC MIL.		_	25	1800	μА
		Vin ≥ VHC or ≤ VLC	COM'L.	_	25	600	
tcdR <sup>(3)</sup> Chip Deselect to Data Retention Time		]	<u> </u>	0	_	_	ns
tn <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>		_	ns

6.17


#### NOTES:

- 1. Vcc = 2V, Ta = +25°C
- 2. tRc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

2698 tbl 08

2698 thi 07

### LOW Vcc DATA RETENTION WAVEFORM



### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V				
Input Rise/Fall Times	5ns				
Input Timing Reference Levels	1.5V				
Output Reference Levels	1.5V				
Output Load	See Figures 1 & 2				

2698 tbl 09




Figure 1. Equivalent Output Load




Figure 2. Output Load (for tLz, tHz, twz, tow)

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE


		IDT7050S25 <sup>(1,3)</sup> IDT7050L25 <sup>(1,3)</sup>		IDT7050S30 IDT7050L30		IDT7050S35 IDT7050L35		IDT7050S45 IDT7050L45		
Symbol	Parameter	Min. Max.		Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	READ CYCLE									
trc	Read Cycle Time	25		30	_	35		45	_	ns
taa	Address Access Time	_	25	_	30		35		45	ns
tACE	Chip Enable Access Time		25		30		35		45	ns
taoe	Output Enable Access Time	_	15	_	20	_	25	_	30	ns
tон	Output Hold from Address Change	0	_	0		0		0		ns
tLZ	Output Low Z Time <sup>(1, 2)</sup>	3	_	3	_	5	-	5		ns
tHZ	Output High Z Time <sup>(1, 2)</sup>	_	15	_	15		15	_	20	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0	_	0		0		0		ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>	_	20	_	30	_	50		50	ns

\*Including scope and jig


#### NOTES:

- 1. Transition is measured  $\pm 500 \text{mV}$  from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. 0°C to +70°C temperature range only.

## TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT<sup>(1, 2, 4)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT<sup>(1, 3)</sup>



### NOTES:

- R/W is high for Read Cycles.
   Device is continuously enabled, CE = VIL.
- Addresses valid prior to or coincident with CE transition low.
   OE = VII.


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

		IDT70	50S25 <sup>(7)</sup> 50L25 <sup>(7)</sup>	IDT7050S30 IDT7050L30		IDT7050S35 IDT7050L35		IDT7050S45 IDT7050L45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE	, ,								
twc	Write Cycle Time	25		30	_	35	_	45		ns
tew	Chip Enable to End of Write	20		25	_	30		35		ns
taw	Address Valid to End of Write	20		25		30	_	35	_	ns
tas	Address Set-up Time	0	_	0		0		0		ns
twp	Write Pulse Width <sup>(3)</sup>	20		25		30		35	_	ns
twr	Write Recovery Time		_	5	_	5	_	5		ns
tow	Data Valid to End of Write			15		20		20		ns
tHZ	Output High Z Time <sup>(1, 2)</sup>		15	_	15	_	15		20	ns
<b>t</b> DH	Data Hold Time	0	T <del>-</del> -	0	_	0		0		ns
twz	Write Enabled to Output in High Z <sup>(1, 2)</sup>		15	_	15	_	15	_	20	ns
tow	Output Active from End of Write <sup>(1, 2)</sup>	0	_	0	_	0	_	0	_	ns
twdd	Write Pulse to Data Delay <sup>(4)</sup>		45	-	50	_	55		65	ns
todo	Write Data Valid to Read Data Delay <sup>(4)</sup>		35		40		45	_	55	ns
BUSY IN	PUT TIMING		-							
twB	Write to BUSY <sup>(5)</sup>	0		0		0		0	_	ns
twн	Write Hold After BUSY <sup>(6)</sup>	15		20		20		20		ns


#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. Specified for  $\overline{OE}$  at high (refer to "Timing Waveform of Write Cycle", Note 7).
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
- 5. To ensure that the write cycle is inhibited during contention.
- 6. To ensure that a write cycle is completed after contention.
- 7. 0°C to +70°C temperature range only.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, $R/\overline{W}$ CONTROLLED TIMING<sup>(1, 2, 3, 7)</sup>




## TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING<sup>(1, 2, 3, 5)</sup>



#### NOTES:

- 1. R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{\text{CE}}$  and a low  $R/\overline{W}$ .
- 3. twn is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the ČE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
  6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- If  $\overline{OE}$  is low during a R/ $\overline{W}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during an R/ $\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY<sup>(1, 2, 3)</sup>



### NOTES:

- 1. Assume BUSY input at HI and CE at LO for the writing port.
- 2. Write cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for any of the reading ports which has its OE at LO.

### TIMING WAVEFORM OF WRITE WITH BUSY INPUT



### **FUNCTIONAL DESCRIPTION**

The IDT7050 provides four ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by  $\overline{CE}$ . The CE controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected (CE high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control  $(\overline{OE})$ . In the read mode, the port's  $\overline{OE}$  turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.

### TABLE I - READ/WRITE CONTROL

	Any	Port <sup>(1</sup>	)	
R/W	CE	ŌĒ	D0-7	Function
Х	Н	Х	Z	Port Disabled and in Power Down Mode
Х	Н	Х	Z	CEP1 = CEP2 = CEP3 = CEP4 = H Power Down Mode, ISB1 or ISB
L	L	X	DATAIN	Data on port written into memory <sup>(2, 3)</sup>
Н	L	L	DATAOUT	Data in memory output on port
X	Х	Н	Z	High impedance outputs

### NOTES:

- 2698 tbl 12
- 1. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance
- 2. If BUSY = LOW, data is not written.
- 3. For valid write operation, no more than one port can write to the same address location at the same time.



### **HIGH-SPEED** 2K x 8 FourPort<sup>TM</sup> STATIC RAM

IDT7052S IDT7052L

#### **FEATURES:**

· High-speed access

Military: 30/35/45ns (max.)

Commercial: 25/30/35/45ns (max.)

· Low-power operation

— IDT7052S

Active: 750mW (typ.) Standby: 10mW (typ.)

IDT7052L

Active: 750mW (typ.) Standby: 1.5mW (typ.)

 Fully asynchronous operation from each of the four ports: P1, P2, P3, P4

 Versatile control for write-inhibit: separate BUSY input to control write-inhibit for each of the four ports

· Battery backup operation—2V data retention

TTL-compatible; single 5V (±10%) power supply

 Available in several popular hermetic and plastic packages for both through-hole and surface mount

Military product compliant to MIL-STD-883. Class B

 Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

#### DESCRIPTION:

The IDT7052 is a high-speed 2K x 8 FourPort static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort static RAM offers increased system performance in multiprocessor systems

that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.


The IDT7052 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.

The IDT7052 provides four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, this four port RAM typically operates on only 750mW of power at maximum access times as fast as 25ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 50µW from a 2V battery.

The IDT7052 is packaged in a ceramic 108-pin PGA and a plastic 132-pin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

#### FUNCTIONAL BLOCK DIAGRAM



MILITARY AND COMMERCIAL TEMPERATURE RANGES


**APRIL 1992** 

		r			·			T		1	r		1
	81 R/W P2	NC NC	77 A7 P2	74 A5 P2	72 A3 P2	69 A0 P2	68 Ao P3	65 A3 P3	63 A <sub>5</sub> P3	60 A <sub>7</sub> P3	NC	R/W P3	12
	BUSY P2	83 OE P2	78 A8 P2	76 A10 P2	73 A4 P2	70 A1 P2	67 A1 P3	64 A4 P3	61 A <sub>10</sub> P3	59 A <sub>8</sub> P3	56 OE P3	BUSY P3	11
	87 A <sub>2</sub> P1	86 A1 P1	82 CE P2	79 A9 P2	75 A6 P2	71 A2 P2	CE P3	51 A1 P4	50 A2 P4	10			
	90 A5 P1	88 A3 P1	85 Ao P1			<u> </u>	52 A <sub>0</sub> P4	49 A3 P4	47 As P4	09			
	92 A 10 P1	91 A6 P1	89 A4 P1				48 A <sub>4</sub> P4	46 A 6 P 4	45 A <sub>10</sub> P4	08			
	95 A 8 P 1	94 A7 P1	93 VCC			IDT G10	44 GND	43 A <sub>7</sub> P4	42 A <sub>8</sub> P4	07			
	96 A9 P1	97 NC	98 CE P1			TOP		39 CE P4	40 NC	41 A9 P4	06		
	99 R/W P1	100 OE P1	102 I/O0 P1							35 GND	37 OE P4	38 R/W P4	05
	BUSY P1	103 I/O1 P1	106 GND							31 GND	34 I/O7 P4	BUSY P4	04
	104 I/O2 P1	105 I/O3 P1	1 I/O <sub>6</sub> P1	4 Vcc	8 GND	12 Vcc	17 Vcc	21 GND	VCC	28 I/O2 P4	32 I/O5 P4	33 1/O <sub>6</sub> P4	03
	107 I/O4 P1	2 I/O7 P1	5 I/O <sub>0</sub> P2	7 I/O2 P2	10 I/O4 P2	13 I/O6 P2	22 I/O5 P3	24 I/O7 P3	29 I/O3 P4	30 I/O4 P4	02		
	108 I/O5 P1	3 NC	6 I/O1 P2	9 I/O3 P2	11 I/O5 P2	14 I/O7 P2	15 I/Oo P3	18 I/O2 P3	20 I/O4 P3	23 I/O6 P3	26 I/Oo P4	27 I/O1 P4	01
/	A	В	С	D	E	F	G	Н	J	К	L	M 2674 drw 02	

#### NOTES:

- 1. All Vcc pins must be connected to the power supply.
  2. All GND pins must be connected to the ground supply.
  3. NC denotes no-connect pin.

Pin 1 Designator



- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. NC denotes no-connect pin.

## 6

#### PIN CONFIGURATIONS

Symbol	Pin Name
Ao P1 - A10 P1	Address Lines – Port 1
Ao P2 - A10 P2	Address Lines - Port 2
Ao P3 - A10 P3	Address Lines – Port 3
Ao P4 - A10 P4	Address Lines – Port 4
VOo P1 - VO7 P1	Data I/O – Port 1
I/Oo P2 - I/O7 P2	Data I/O – Port 2
I/Oo P3 I/O7 P3	Data I/O - Port 3
I/Oo P4 - I/O7 P4	Data I/O – Port 4
R/₩ P1	Read/Write – Port 1
R/₩ P2	Read/Write – Port 2
R/W P3	Read/Write Port 3
R/W P4	Read/Write – Port 4
GND	Ground
CE P1	Chip Enable Port 1
CE P2	Chip Enable – Port 2
CE P3	Chip Enable – Port 3
CE P4	Chip Enable – Port 4
OE P1	Output Enable – Port 1
ŌĒ P2	Output Enable – Port 2
OE P3	Output Enable - Port 3
OE P4	Output Enable – Port 4
BUSY P1	Write Disable Port 1
BUSY P2	Write Disable – Port 2
BUSY P3	Write Disable Port 3
BUSY P4	Write Disable – Port 4
Vcc	Power

### **ABSOLUTE MAXIMUM RATINGS**(1)

[	Symbol	Rating	Commercial	Military	Unit
	VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
	Та	Operating Temperature	0 to +70	-55 to +125	ô
	TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
	Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
	lout	DC Output Current	50	50	mA

#### NOTE:

2674 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

#### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	рF
Cout	Output Capacitance	Vour = 0V	11	pΕ

#### NOTE:

2674 tbl 03

 This parameter is determined by device characterization but is not production tested.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	VO	5.0V ± 10%
Commercial	0°C to +70°C	VO	5.0V ± 10%

2674 tbl 04

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0 <sup>(2)</sup>	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

- 1. VIL (min.) = -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = 5.0V ± 10%)

			IDT7	052S	IDT7			
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit	
[fu]	Input Leakage Current <sup>(7)</sup>	Vcc = 5.5V, ViN = 0V to Vcc		10		5	μА	
[lto]	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10		5	μА	
<b>V</b> OL	Output Low Voltage	IOL = 4mA		0.4	_	0.4	V	
Vон	Output High Voltage	lон = -4mA	2.4	_	2.4	<del>-</del>	V	

2674 tbl 06

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE $^{(1, 2, 6)}$ (Vcc = $5.0V \pm 10\%$ )

		Test			IDT70	52x25 <sup>(3)</sup>	IDT70	)52x30	IDT70	052x35	IDT70	52x45	
Symbol	Parameter	Condition	Version	Version Ty		Max.	Typ.	Max.	Тур.	Max.	Тур.	Max.	Unit
ICC1	Operating Power Supply Current	CE ≤ VIL Outputs Open	MIL.	ωI	11		150 150	360 300	150 150	360 300	150 150	360 300	mA
	(All Ports Active)	$f = O^{(4)}$	COM'L.	S L	150 150	300 250	150 150	300 250	150 150	300 250	150 150	300 250	
lcc2	Dynamic Operating Current	CE ≤ VIL Outputs Open	MIL.	S L	_	=	220 190	400 335	210 180	395 330	195 170	390 325	mA
	(All Ports Active)	f = fMAX <sup>(5)</sup>	COM'L.	S L	225 195	350 305	220 190	340 295	210 180	335 290	195 170	330 285	
ISB	Standby Current (All Ports — TTL	CE ≥ VIH f = fMAX <sup>(5)</sup>	MIL.	S L	_	=	45 40	115 85	40 35	110 80	35 30	105 75	mA
	Level Inputs)		COM'L.	S	60 50	85 70	45 40	80 65	40 35	75 60	35 30	70 55	
ISB1	Full Standby Current (All Ports — All	All Ports CE ≥ Vcc - 0.2V	MIL.	S L	=	=	1.5 .3	30 4.5	1.5 .3	30 4.5	1.5 .3	30 4.5	mA
	CMOS Level Inputs)	$Vin \ge Vcc - 0.2V \text{ or } Vin \le 0.2V, f = 0^{(4)}$	COM'L.	S	1.5 .3	15 1.5	1.5 .3	15 1.5	1.5 .3	15 1.5	1.5 .3	15 1.5	]_

#### NOTES:

- 1. "x" in part number indicates power rating (S or L).
- 2. Vcc = 5V, TA = +25°C for Typ.
- 3. 0°C to +70°C temperature range only.
- 4. f = 0 means no address or control lines change.
- 5. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 6. For the case of one port, divide the above appropriate current by four.
- 7. At Vcc≤2.0V input leakages are undefined.

#### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

Symbol	Parameter	Test Cond	Test Condition			Max.	Unit
VDR .	Vcc for Data Retention	Vcc = 2V	2.0	_	_	V	
ICCDR	Data Retention Current	CE ≥ VHC	MIL.		25	1800	μΑ
4.5		Vin ≥ VHC or ≤ VLC	COM'L.		25	600	Ì
tcor <sup>(3)</sup>	Chip Deselect to Data Retention Time		<del></del>	0		_	ns
tR <sup>(3)</sup>	Operation Recovery Time	1		tRC <sup>(2)</sup>		_	ns

6.18

#### NOTES:


- 1. Vcc = 2V, TA = +25°C
- 2. tRc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

2674 tbl 08

2674 thl 07

## 6

#### LOW Vcc DATA RETENTION WAVEFORM



### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2674 tbl 09




Figure 1. Equivalent Output Load




Figure 2. Output Load (for tLz, tHz, twz, tow)


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

			IDT7052S25 <sup>(1)</sup> IDT7052L25 <sup>(1)</sup>		IDT7052S30 IDT7052L30		IDT7052S35 IDT7052L35		IDT7052S45 IDT7052L45			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit		
READ CYCLE												
tRC	Read Cycle Time	25		30		35	l –	45	I —	ns		
taa	Address Access Time		25		30		35	_	45	ns		
tace	Chip Enable Access Time		25	_	30	_	35		45	ns		
taoe	Output Enable Access Time	i –	15		20	_	25	_	30	ns		
tон	Output Hold from Address Change	0	_	0		0		0		ns		
tLZ	Output Low Z Time <sup>(1, 2)</sup>	3	_	3	_	5	_	5		ns		
tHZ	Output High Z Time <sup>(1, 2)</sup>	_	15	_	15	_	15	_	20	ns		
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0		0		. 0		0		ns		
tPD	Chip Disable to Power Down Time <sup>(2)</sup>		20		30	_	50		50	ns		


#### NOTES:

- 1. Transition is measured  $\pm 500 mV$  from low or high impedance voltage with load (Figures 1 and 2).
- . This parameter is guaranteed but not tested.
- 3. 0°C to +70°C temperature range only.

## TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT<sup>(1, 2, 4)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT<sup>(1, 3)</sup>



- 1.  $R/\overline{W}$  is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = V_{IL}$ .
- Addresses valid prior to or coincident with  $\overline{CE}$  transition low.
    $\overline{CE} = VIL$ .


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

			IDT7052S25 <sup>(7)</sup> IDT7052L25 <sup>(7)</sup>		52S30 52L30		)52S35 )52L35		052S45 052L45	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE									
twc	Write Cycle Time	25		30	_	35	_	45	_	ns
tEW	Chip Enable to End of Write	20		25	_	30		35		ns
taw	Address Valid to End of Write	20		25		30		35		ns
tas	Address Set-up Time	0		0	_	0	_	0		ns
twp	Write Pulse Width <sup>(3)</sup>	20	_	25	_	30		35		ns
twn	Write Recovery Time	5	_	5		5	_	5	_	ns
tDW	Data Valid to End of Write	15		15	_	20	_	20	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>	-	15		15		15		20	ns
tDH	Data Hold Time	0	_	0		0		0		ns
twz	Write Enabled to Output in High Z <sup>(1, 2)</sup>	[ <del>-</del>	15	_	15		15		20	ns
tow	Output Active from End of Write <sup>(1, 2)</sup>	0		0		0	_	0		ns
twdd	Write Pulse to Data Delay <sup>(4)</sup>	Γ	45		50		55		65	ns
tDDD	Write Data Valid to Read Data Delay(4)	T —	35	_	40		45	_	55	ns
BUSY INF	PUT TIMING									
twB	Write to BUSY <sup>(5)</sup>	0	_	0	_	0	_	0	[	ns
twн	Write Hold After BUSY <sup>(6)</sup>	15	_	20		20	_	20	_	ns


#### NOTES

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
- 5. To ensure that the write cycle is inhibited during contention.
- 6. To ensure that a write cycle is completed after contention.
- 7. 0°C to +70°C temperature range only.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, $R/\overline{W}$ CONTROLLED TIMING<sup>(1, 2, 3, 7)</sup>



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING<sup>(1, 2, 3, 5)</sup>




- 1. R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{\text{CE}}$  and a low  $\overline{\text{RW}}$ .
- 3. twn is measured from the earlier of CE or R/W going high to the end of write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied.
  If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during an RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## 6

2698 tbl 12


## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY<sup>(1, 2, 3)</sup>



#### NOTES:

- 1. Assume BUSY input at HI and CE at LO for the writing port.
- 2. Write cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for any of the reading ports which has its OE at LO.

#### TIMING WAVEFORM OF WRITE WITH BUSY INPUT



#### **FUNCTIONAL DESCRIPTION**

The IDT7052 provides four ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ( $\overline{CE}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{OE}$ ). In the read mode, the port's  $\overline{OE}$  turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.

TABLE I - READ/WRITE CONTROL

ſ		Any	Port <sup>(1</sup>	)	
	R/W	CE	ŌĒ	D0-7	Function
	Х	Ξ	Х	Z	Port Disabled and in Power Down Mode
	Х	Н	Х	Z	CEP1 = CEP2 = CEP3 = CEP4 = H Power Down Mode, ISB or ISB1
	L	Ĺ	Х	DATAIN	Data on port written into memory <sup>(2, 3)</sup>
Γ	Н	L	L	DATAOUT	Data in memory output on port
	Х	Х	Н	Z	High impedance outputs

#### NOTES:

6.18

- 1. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance
- 2. If BUSY = LOW, data is not written.
- For valid write operation, no more than one port can write to the same address location at the same time.

10

GENERAL INFORMATION

TECHNOLOGY AND CAPABILITIES

QUALITY AND RELIABILITY

PACKAGE DIAGRAM OUTLINES

FIFO PRODUCTS

SPECIALITY MEMORY PRODUCTS

**SUBSYSTEMS PRODUCTS** 

1

2

3

(6)

7

#### SUBSYSTEMS PRODUCTS

IDT Subsystems Division has the resources and experience to deliver the highest quality RAM module products. IDT's combination of advanced design, assembly, and test capabilities give customers the highest levels of quality, service and performance. Product offerings include a number JEDEC standards as well as specialized and application specific RAM modules, including the world's highest performance and densest SRAMs, Dual-Port RAMs, and FIFOs. Custom capabilities allow our customers to enjoy the benefits of parametically tested complete memory-based subsystems including extremely high performance caches for a wide range of processors and complete memory subsystems including multi-megabyte microprocessor main memories.

IDT modules products provide a number of benefits to the high performance system designer:

For system designers of high performance systems, modules solve a number of major problems through the benefits they provide. The biggest benefit of modules is that they save significant amounts of space for designers packing ever more performance in less space by utilizing double sided surface mount technology (SMT). Modules allow designers to take advantage of SMT for performance critical memory paths without the investments or the volume necessary to justify employing SMT for an entire system. Since systems at the high performance end of the spectrum tend to be lower volume, it makes sense to take advantage of module technology to enjoy the space savings and performance advantages of SMT without the cost. In addition, decoupling capacitors are mounted next to or underneath the active memory components on the module, thus eliminating the need to consider them or the real estate they consume.

Numerous module packaging options are available which allow designers to tradeoff board area, height and mechanical stability. Vertical mount module options (modules in which mounted components are oriented in a vertical fashion) such as single in-line packages (SIPs), dual-row SIPs (DSIPs), zigzag in-line packages (ZIPs) and single-in-line memory modules (SIMMs) are ideal packages for applications requiring the highest density. Many of these vertical mount modules are maximum 0.5 inch tall, which is well within the board space requirements for card rack type systems. Horizontal mount module options include dual in-line packages (DIPs), quad inline packages (QIPs), and hex in-line packages (HIPs). These

modules are ideal for those applications requiring the most in mechanical stability and those with many I/O pins.

Design, manufacturing, and marketing often disagree on the size of memory that their high performance system will offer. By allowing the decision to made at manufacturing time by having module solutions with different memory sizes and common pinouts, the module user lets the market dictate memory requirements. JEDEC has defined standards for memory pinouts including 16K x 32, 64K x 32 and 256K x 32 SRAM in the same 64 lead SIMM/ZIP which are among the most common industry standard SRAM modules.

Testing is both a design and manufacturing problem that is often an afterthought. By providing a pretested higher level block, modules simplify the test issue for both design and manufacturing. Since the module is tested using full parametric AC/DC guardbanded test patterns over the specified operating temperature range, designers are guaranteed a level of performance for a larger block of their system versus a spec for an individual component. System board test is simplified because a major block of memory has been fully tested at the module level, thus simplifying the test method and debug cycle at the board level.

Time to market is always a very important issue. Studies have shown that a major portion of profits are made in the early part of the product life cycle before competition drives down prices to a level based on manufacturing costs rather than a unique level of value. Integrating the high performance memory into an module shortens the design cycle by simplifying board design by leveraging off the module manufacturer's design expertise. System board layout and the design cycle are simplified because the number of input/outputs (I/Os) are reduced by combining common component address, data, control, and power pins.

Module solutions help reduce hidden costs that are not often taken into account. Since active and passive components necessary to realize an module solution are combined onto a single substrate, the module user reduces inventory and handling costs by combining a number of diverse components into one single component.

IDT Subsystems products provide an ideal solution for system designers to integrate high performance RAM in order to maximize density, performance and cost-effectiveness for both commercial and military applications.

## **TABLE OF CONTENTS**

		PAGE
SUBSYSTEMS PRO	DUCTS	
CUSTOM MODULES		
	le Capabilities	7.1
outs, stom outstom mode		
<b>MULTI-PORT MODULES</b>		
IDT70M74	4K x 16 FourPort™ Static RAM Multichip Module	7.2
IDT7M1002	16K x 32 Dual-Port Static RAM Module	7.3
IDT7M1014	4K x 36 BiCMOS Dual-Port Static RAM Module	7.4
IDT7M1024	4K x 36 Synchronous Dual-Port Static RAM Module	7.5
IDT7M1012	2K x 36 Dual-Port Static RAM Module	7.6
IDT7MB6036	128K x 16 Dual-Port RAM (Shared Memory Module)	7.7
IDT7MB6046	64K x 16 Dual-Port RAM (Shared Memory Module)	7.7
IDT7MB1006	64K x 16 Dual-Port Static RAM Module	7.8
IDT7MB6056	32K x 16 Dual-Port RAM (Shared Memory Module)	7.8
IDT7MB1008	32K x 16 Dual-Port Static RAM Module	7.8
IDT7M1005	16K x 9 Dual-Port Static RAM Module	7.9
IDT7M1004	8K x 9 Dual-Port Static RAM Module	7.9
IDT7M1001	128K x 8 Dual-Port Static RAM Module	7.10
IDT7MP1021	128K x 8 Dual-Port Static RAM Module	7.11
IDT7M1003	64K x 8 Dual-Port Static RAM Module	7.10
IDT7MP1023	64K x 8 Dual-Port Static RAM Module	7.11
FIFO MODULES		
IDT7MP2009	32K x 18 CMOS Parallel In-Out FIFO Module	7.12
IDT7MP2010	16K x 18 CMOS Parallel In-Out FIFO Module	7.12
IDT7M208	64K x 9 Parallel In-Out FIFO Module	7.13
IDT7M207	32K x 9 Parallel In-Out FIFO Module	7.13
SRAM MODULES		
IDT7MP4104	1M x 32 BiCMOS/CMOS Static RAM Module	7.14
IDT7M4077	256K x 32 BiCMOS/CMOS Static RAM Module	7.15
IDT7MB4067	256K x 32 Static RAM Module	7.16
IDT7MP4045	256K x 32 BiCMOS/CMOS Static RAM Module	7.17
IDT7M4013	128K x 32 Static RAM Module	7.18
IDT7MP4036	64K x 32 BiCMOS/CMOS Static RAM Module	7.19
IDT7M4003	32K x 32 Static RAM Module	7.18
IDT7MP4031	16K x 32 BiCMOS/CMOS Static RAM Module	7.20
IDT7MB4065	256K x 20 BiCMOS/CMOS Static RAM Module	7.21
IDT7MP4047	512K x 16 Static RAM Module	7.22
IDT7MB4066	256K x 16 BiCMOS/CMOS Static RAM Module	7.21
IDT7MP4046	256K x 16 Static RAM Module	7.22
IDT7MP4027	64K x 16 BiCMOS/CMOS Static RAM Module	7.23
IDT7MB4040	256K x 9 Static RAM Module	7.24
IDT7MB4084	2M x 8 Static RAM Module	7.25
IDT7MP4059	2M x 8 Static RAM Module	7.26
IDT7M4048	512K x 8 Commercial BiCMOS/CMOS Static RAM Module	7.27
IDT7MB4048	512K x 8 Commercial BiCMOS/CMOS Static RAM Module	7.27
IDT7M4048	512K x 8 Military Static RAM Module	7.28
IDT7MP4058	512K x 8 Static RAM Module	
IDT7M4068	256K x 8 Commercial BiCMOS/CMOS Static RAM Module	7.30
IDT7MB4068	256K x 8 Commercial BiCMOS/CMOS Static RAM Module	7.30
IDT7M4068	256K x 8 Military Static RAM Module	
IDT7MP4034	256K x 8 Static RAM Module	7.32

-	į
	- 4
	_

1992 SUBSYSTEMS	TABLE OF CONTENTS (CONTINUED)	PAGE
SRAM MONOLITHICS		
IDT71M024	128K x 8 Static RAM Monolithic	7.33
IDT71M025	128K x 8 Static RAM Monolithic	
CACHE MODULES		
IDT7MP6094	4MB IDT79R4000 Secondary Cache Module Block Family	7.34
IDT7MP6084	1MB IDT79R4000 Secondary Cache Module Block Family	7.34
IDT7MP6074	256KB IDT79R4000 Secondary Cache Module Block Family	7.34
IDT7MP6087	256K Byte Secondary Cache Module for the Intel™ i486™	7.35
IDT7MP6085	128K Byte Secondary Cache Module for the Intel™ i486™	7.35
IDT7MB6089	128K Byte Secondary Cache Module for the Intel™ i486™	7.36
IDT7MB6091	128K Byte Secondary Cache Module for the Intel™ i486™	7.37
IDT7MP6086	128K Byte Secondary Cache Module for the Intel™ i486™	7.38
IDT7MP6048	IDT79R4000 FLEXI-CACHE™ Development Tool	7.39
IDT7MP6068	IDT79R4000 FLEXI-CACHE™ Development Tool	7.39
OTHER MODULES		
Flexi-Pak Family	Modules with Various Combinations of SRAMs, EPROMs and EEPROMs	7.40
IDT7M7004	32K x 32 EEPROM Module	7.41
IDT7M7005	32K x 16 Static RAM/EEPROM Module	7.42
IDT7MP9244T/AT/CTZ	Fast CMOS 32-Bit Buffer/Line Driver Module	7.43
IDT7MP9245T/AT/CTZ	Fast CMOS 32-Bit Bidirectional Transceiver Module	7.43



# IDT SUBSYSTEMS CUSTOM MODULE CAPABILITIES

#### INTRODUCTION

IDT Subsystems is available for design and manufacturing of a wide range of custom products. From dense memory modules to sophisticated multi-processor subsystems, we are the leading supplier of custom modules to commercial and military customers. This experience provides the basis of our professional approach to meet your needs. Custom module solutions can provide significant benefits to you:

#### Application Specific

Encompassing all of your design criteria (electrical, mechanical, environmental), a custom solution is specially tailored to perform in your application.

#### · Faster Time to Market

Acting as an extension of your design team, we can provide the additional resources you need to bring your product out in time to meet your window of opportunity.

#### Manufacturing Ease/Guaranteed Performance

100% of IDT Subsystem products are tested over guardbanded temperature and supply voltage to ensure datasheet conformance. This guaranteed performance reduces time-consuming debugging and provides you with confidence that your system will perform well at your customer's installation.

#### Density

More capability into smaller space is what it takes to stay competitive. IDT Subsystems can help you using the packaging technology appropriate for your needs. Double-sided surface mounted components on FR-4 substrates offer quick-turn solutions. TAB mounted die and other approaches on a wide variety of substrates can offer substantial density advantages, especially for high pincount devices such as processors and ASICs. We can help you evaluate and compare alternatives to make the best selection for your application.

#### **CUSTOM MODULE DEVELOPMENT FLOW**

Figure 1 illustrates our custom module development flow, from initial concept through manufacturing and delivery. The initial concept is the starting point for discussions with the customer and Subsystems Engineering. Specifications, mechanical requirements, and other needs are reviewed and discussed to select the best components and assembly technology for the application.

All specifications are reviewed with you prior to substrate fabrication to ensure adherence to your requirements.

#### PACKAGING FLEXIBILITY

Packaging options provide you with the flexibility to fit your function within the available space. Military and hostile environments typically require the use of ceramic substrates while FR-4 is most often used in commercial and industrial temperature applications. Newer die packaging technologies such as TAB, flip-chip and others offer density and performance advantages not attainable by conventional through-hole or surface mount assemblies.

IDT Subsystems can provide you with the technology to fit your needs through prototype/beta testing, pilot production, and volume manufacturing. Contact the factory for more details.

CEMOS is a trademark of Integrated Device Technology, Incorporated

## CUSTOM PRODUCT DEVELOPMENT OVERVIEW

Customer requirements gathered and understood to prepare proposal which fits electrical, mechanical, and business needs.


Custom development proposal written and presented to customer for evaluation and feedback. Changes are made as required to ensure customer will receive desired end product.

Subsystems' Engineering begins design. This process often involves communication with customer engineering group.

Subsystems' Engineering finshes design, and obtains approval within Subsystems' Marketing, Production, Assembly, and Test groups.

Complete custom specification delivered to customer for review and approval prior to ordering motherboard fabrication.

Custom module approval received; motherboard and other parts ordered for assembly kitting.



#### **COMMERCIAL TEMPERATURE RANGE**

### 4K x 16 FourPort™ STATIC RAM MULTICHIP MODULE

#### **FEATURES:**

- High density 64K-bit FourPort<sup>™</sup> static RAM multichip module
- · High-speed access
  - Commercial: 25, 30, 35, 45ns (max.)
- Military: 30, 35, 45ns (max.)
- Low-power CEMOS™ operation
- Fully asynchronous read/write operation from each of the four ports: Ports A, B, C, D
- Versatile control for write-inhibit: separate BUSY input to control write-inhibit for each of the four ports
- · Battery backup operation—2V data retention
- TTL-compatible inputs/outputs
- Single 5V (±10%) power supply
- · Available in 180-pin hermetic PGA
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT70M74 is a high-speed 4K x 16 FourPort static RAM multichip module designed to be used in systems where multiple access in a common RAM is required. This FourPort


static RAM module offers increased system performance in multiprocesser systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.

The IDT70M74 provides four independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. Arbitratation is not provided on the module; therefore, it is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by  $\overline{\text{CE}}$ , permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, this four port RAM module typically operates on only 3W of power at maximum access times as fast as 25ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 0.5mW from a 2V battery.

The IDT70M74 is packaged in a ceramic, hermetically sealed 180-pin PGA. Military grade product is manufactured in compliance with the latest revision of Mil-Std-883, Class B.

#### **FUNCTIONAL BLOCK DIAGRAM**



2817 drw 01

FourPort and CEMOS are trademarks of Integrated Device Technology, Inc.

Ļ

#### PIN CONFIGURATION

L.	1_1_	2	3	4	5	- 6	7	- 8	9	10	11	12	13	14	15	16
A	GND	BSY_B	P/W_B(1)	R/W_B(0)	GND	A_B(7)	A_B(3)	A_B(0)	Vcc	A_C(3)	A_C(7)	GND	R/ <b>W_</b> C(0)	R/W_C(1)	BSY_C	GND
В	OE_B(0)	OE_B(1)	R/W_B(2)	CE_B(2)	CE_B(0)	A_B(8)	A_B(4)	A_B(1)	A_C(0)	A_C(4)	A_C(8)	CE_C(0)	CE_C(2)	P/ <b>W_</b> C(2)	OE_C(1)	OE_C(0)
С	OE_B(2)	OE_B(3)	R/W_B(3)	CE_B(3)	CE_B(1)	A_B(9)	A_B(5)	A_B(2)	A_C(1)	A_C(5)	A_C(9)	CE_C(1)	CE_C(3)	R/ <b>W</b> _C(3)	OE_C(3)	OE_C(2)
D	A_A(0)	A_A(1)	A_A(2)			A_B(10)	A_B(6)	GND	A_C(2)	A_C(6)	A_C(10)			A_D(2)	A_D(1)	A_D(0)
Ε	GND	A_A(3)	A_A(4)											A_D(4)	A_D(3)	GND
F	A_A(5)	A_A(6)	A_A(7)	A_A(8)			-						A_D(8)	A_D(7)	A_D(6)	A_D(5)
G	A_A(9)	CE_A(0)	CE_A(1)	A_A(10)			1						A_D(10)	CE_D(1)	CE_D(0)	A_D(9)
Н	vcc	CE_A(2)	CE_A(3)	GND			٦	TOP V	IEW				GND	CE_D(3)	CE_D(2)	Vcc
J	Pv <b>W_</b> A(0)	P/W_A(1)	R/W_A(2)	R/W_A(3)	,			15 P					R/W_D(3	P/W_D(2)	R/ <b>W</b> _D(1)	R/W_D(0)
к	OE_A(0)	OE_A(1)	OE_A(2)	ŌE_A(3)									OE_D(3)	OE_D(2)	OE_D(1)	OE_D(0)
L	I/O_A(0)	I/O_A(1)	I/O_A(2)	BSY_A	1.0	i.							BSY_D	I/O_D(2)	I/O_D(1)	I/O_D(0)
М	GND	I/O_A(3)	I/O_A(4)									_		I/O_D(4)	VO_D(3)	GND
N	I/O_A(5)	I/O_A(6)	I/O_A(7)	GND		I/O_B(8)	I/O_B(12)	I/O_B(15)	GND	I/O_C(12)	I/O_C(8)			I/O_D(7)	VO_D(6)	I/O_D(5)
P	I/O_A(8)	I/O_A(9)	ľO_A(10)	I/O_B(2)	I/O_B(4)	I/O_B(7)	VO_B(11)	VO_B(14)	VO_C(15)	VO_C(11)	VO_C(7)	I/O_C(4)	I/O_C(2)	I/O_D(10)	I/O_D(9)	I/O_D(8)
Q	I/O_A(11)	I/O_A(12)	I/O_A(13)	I/O_B(1)	I/O_B(3)	1/O_B(6)	VO_B(10)	I/O_B(13)	I/O_C(14)	VO_C(10)	I/O_C(6)	I/O_C(3)	I/O_C(1)	VO_D(13)	VO_D(12)	VO_D(11)
R		1/O_A(14)	I/O_A(15)	I/O_B(0)	GND	I/O_B(5)	VO_B(9)	Vcc	VO_C(13)	I/O_C(9)	I/O_C(5)	GND	1/O_C(0)	I/O_D(15)	I/O_D(14)	GND

2817 drw 02

#### PIN NAMES

Symbol	Pin Name
A A(0-11)	Address Inputs – Port A
A_B(0-11)	Address Inputs – Port B
A_C(0-11)	Address Inputs - Port C
A_D(0-11)	Address Inputs - Port D
VO_A(0-15)	Data I/O - Port A
I/O_B(0-15)	Data I/O - Port B
I/O_C(0-15)	Data I/O - Port C
I/O_D(0-15)	Data I/O Port D
R/W_A(0-3)	Read/Write - Port A
R/W_B(0-3)	Read/Write - Port B
R/W_C(0-3)	Read/Write - Port C
R/ <b>W</b> _D(0-3)	Read/Write - Port D
CE_A(0-3)	Chip Enable – Port A
CE_B(0-3)	Chip Enable – Port B
CE_C(0-3)	Chip Enable – Port C
CE_D(0-3)	Chip Enable – Port D
OE_A(0-3)	Output Enable - Port A
OE_B(0-3)	Output Enable - Port B
OE_C(0-3)	Output Enable - Port C
OE_D(0-3)	Output Enable – Port D
BUSY_A	Write Disable - Port A
BUSY_B	Write Disable - Port B
BUSY_C	Write Disable - Port C
BUSY_D	Write Disable – Port D
Vcc	Power
GND	Ground

2817 tbl 01

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	ŷ
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ô
lout	DC Output Current	50	50	mA

NOTE:

2817 thl 02

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 0V	50	pF
Соит	Output Capacitance	Vout = 0V	50	рF

NOTE:

2817 tbl 03

1. This parameter is guaranteed by design, but not tested

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	٥V	5.0V ± 10%

2817 tbl 04

#### **TRUTH TABLE**

	Any	Port <sup>(1</sup>	)	
R/W	CE	ᅊ	D0-15	Function
X	I	Х	Z	Port Disabled and in Power Down Mode
X	Н	X	Z	CEP1 = CEP2 = CEP3 = CEP4 = H Power Down Mode, ISB or ISB1
L	L	Х	DATAIN	Data on port written into memory <sup>(2, 3)</sup>
Н	L	L	DATAOUT	Data in memory output on port
Х	X	Н	Z	High impedance outputs

2817 tbl 06

1. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance

- 2. If BUSY = LOW, data is not written.
- For valid write operation, no more than one port can write to the same address location at the same time.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH .	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

NOTE:

2817 tbl 05

1. VIL (min.) = -3.0V for pulse width less than 20ns.

 $(Vcc = 5.0V \pm 10\%, Ta=-55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			IDT70			
Symbol	Parameter	Test Conditions		Min.	Max.	Unit
LL	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc			40	μА
ILO	Output Leakage Current	CE = ViH, VOUT = 0V to Vcc			40	μА
VOL	Output Low Voltage	IOL = 4mA		_	0.4	
Vон	Output High Voltage	Юн = -4mA		2.4	_	V
	·	<del></del>				2817 tbl 0

## DC ELECTRICAL CHARACTERISTICS(1, 5, 6)

 $(Vcc = 5.0V \pm 10\%, Ta=-55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		Test		-25	ins <sup>(2)</sup>	-3	Ons_	-3	5ns	-4	5ns	
Symbol	Parameter	Condition	Version	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
ICC1	Operating Power Supply Current	CE ≤ ViL Outputs Open	Military	1	_	600	1440	600	1440	600	1440	mA
	(All Ports Active)	f = 0 <sup>(3)</sup>	Commercial	600	1200	600	1200	600	1200	600	1200	
ICC2	Dynamic Operating Current	CE ≤ VIL Outputs Open	Military		_	880	1600	840	1580	780	1560	mA
	(All Ports Active)	f = fMAX <sup>(4)</sup>	Commercial	900	1400	880	1360	840	1340	780	1320	
IsB	Standby Current (All Ports — TTL	CE ≥ VIH f = fMAX <sup>(4)</sup>	Military		_	180	460	160	440	140	420	mA
	Level Inputs)		Commercial	240	340	180	320	160	300	140	280	
ISB1	Full Standby Current (All Ports — All	All Ports CE ≥ Vcc - 0.2V	Military	_	<del>-</del>	6	120	6	120	6	120	mA
	CMOS Level Inputs)	$Vin \ge Vcc - 0.2V \text{ or } Vin \le 0.2V, f = 0^{(3)}$	Commercial	6	60	6	60	6	60	6	60	

#### NOTES:

- 1. Vcc = 5V, TA = +25°C for Typ.
- 2. 0°C to +70°C temperature range only.
- 3. f = 0 means no address or control lines change.
- At f = fMAX, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 5. For the case of one port, divide the above appropriate current by four.
- 6. Typical values are guaranteed by design but not tested.

## DATA RETENTION CHARACTERISTICS<sup>(1)</sup>(L VERSION ONLY)

 $(Vcc = 5.0V \pm 10\%, TA=-55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 


Symbol	Parameter	Test Cond	Min.	Typ. <sup>(1)</sup>	Max.	Unit	
VDR	Vcc for Data Retention	Vcc = 2V		2.0		_	٧
ICCDR ·	Data Retention Current	CE≥ VHC	Military	_	100	7200	μА
		Vin ≥ VHC or ≤ VLC	Commercial	-	100	2400	1
tcdr <sup>(3)</sup>	Chip Deselect to Data Retention Time	1		0		_	ns
tR <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>	_	-	ns

#### NOTES:

- 1. Vcc = 2V, Ta = +25°C
- 2. tRc = Read Cycle Time
- 3. This parameter is guaranteed by design, but not tested.

2817 tbl 09

#### **LOW Vcc DATA RETENTION WAVEFORM**



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2
	2017#5

DATAOUT \_\_\_\_\_\_ 30 pF\*

Figure 1. Output Load
\*Including scope and jig




Figure 2. Output Load (for tolz, tohz, twhz, tow)

#### AC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 10\%, Ta=-55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		-25	ns <sup>(3)</sup>	-30	Ons	-35	ins	-45	ins	]
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE									
trc	Read Cycle Time	25		30		35		45	<u> </u>	ns
taa	Address Access Time	<u>L-</u> _	25	<u> </u>	30		35	L	45	ns
tACE	Chip Enable Access Time	L	25	<u>L –                                   </u>	30	<u> </u>	35	<u> </u>	45	ns
toE	Output Enable Access Time	<u> </u>	15	l –	20		25		30	ns
tон	Output Hold from Address Change	0	_	0		0		0_	L	ns
toLZ <sup>(1, 2)</sup>	OE Enable to Output in Low Z	3		3		5		5	_	ns
toHZ <sup>(1, 2)</sup>	OE Disable to Output in High Z	-	15	_	15	I —	15	I	20	ns
tcLZ <sup>(1, 2)</sup>	CE Enable to Output in Low Z	3		3	_	5		5		ns
tcHZ <sup>(1, 2)</sup>	CE Disable to Output in High Z		15		15	_	15		20_	ns
tPU <sup>(2)</sup>	Chip Enable to Power Up Time	0	_	0		0		0		ns
tPD <sup>(2)</sup>	Chip Disable to Power Down Time		20	_	30	]	50		50	ns

#### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed by design, but not tested.
- 3. 0°C to +70°C temperature range only.

(Vcc =  $5.0V \pm 10\%$ , TA=- $55^{\circ}$ C to +125 $^{\circ}$ C and 0 $^{\circ}$ C to +70 $^{\circ}$ C)


		-25	າຮ <sup>(7)</sup>	-30	ns	-35	ins	-45	ins	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE									
twc	Write Cycle Time	25		30		35		45		ns
tce	Chip Enable to End of Write	20	_	25		30		35		ns
taw	Address Valid to End of Write	20		25		30		35		ns
tas	Address Set-up Time	0		0		0	<u>L-</u>	0		ns
twp <sup>(3)</sup>	Write Pulse Width	20		25		30		35		ns
twr	Write Recovery Time	5		5		5		5		ns
tow	Data Valid to End of Write	15	_	15		20		20		ns
tOHZ <sup>(1, 2)</sup>	OE to Output in High Z		15		15		15	_	20	ns
tDH	Data Hold Time	0		0		0		0		ns
twHZ <sup>(1, 2)</sup>	Write Enabled to Output in High Z		15	_	_ 15 _	_	_ 15		20	ns
tow <sup>(1, 2)</sup>	Output Active from End of Write	0	_	0	_	0		0		ns
twdd <sup>(4)</sup>	Write Pulse to Data Delay	T -	45	_	50	_	55	_	65	ns
tDDD <sup>(4)</sup>	Write Data Valid to Read Data Delay	T-	35	Ι –	40	_	45	I —	55	ns
BUSY CY	CLE									
tw <sub>B</sub> <sup>(5)</sup>	Write to BUSY	0		0		0		0		ns
twH <sup>(6)</sup>	Write Hold After BUSY	15		20	I	20		20		ns

#### NOTES:

2817 tbl 12


- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed by design, but not tested.
- Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).
   Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
- 5. To ensure that the write cycle is inhibited during contention.
- 6. To ensure that a write cycle is completed after contention.
- 7. 0°C to +70°C temperature range only.

## TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT<sup>(1, 3)</sup>




- 1.  $R/\overline{W}$  is high for Read Cycles.
- Device is continuously enabled,  $\overline{CE} = VIL$ .
- 3. Addresses valid prior to or coincident with  $\overline{CE}$  transition low.
- OE = VIL.


## TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT<sup>(1, 2, 4)</sup>



## TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1, 2, 3, 7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING<sup>(1, 2, 3, 5)</sup>




#### NOTES:

- 1. R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low  $\overline{CE}$  and a low  $R\overline{W}$ .
- 3. two is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE low transition occurs simultaneously with or after the RW low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- The slow during a R/W controlled write cycle, the write pulse width must be tine larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.

7

2817 drw 09


## TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY<sup>(1, 2, 3)</sup>




#### NOTES:


- 1. Assume BUSY input at HIGH and CE at LOW for the writing port.
- 2. Write cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for any of the reading ports which has its  $\overline{\sf OE}$  at LOW.


### TIMING WAVEFORM OF WRITE WITH BUSY INPUT



#### **PACKAGE DIMENSIONS**







2817 drw 12

### 16K x 32 CMOS DUAL-PORT STATIC RAM MODULE

IDT7M1002

#### **FEATURES**

- High density 512K CMOS dual-port RAM module
- · Fast access times
  - Commercial: 25, 30, 35, 40, 45, 55, 65ns
  - Military: 30, 40, 45, 55, 65ns
- Fully asynchronous read/write operation from either port
- Easy to expand data bus width to 64 bits or more using the Master/Slave function
- · Separate byte read/write signals for byte control
- On-chip port arbitration logic
- INT flag for port-to-port communication
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted fine pitch (25 mil) LCC packages allow through-hole module to fit into 121 pin PGA footprint
- Single 5V (±10%) power supply
- Inputs/outputs directly TTL compatible

#### DESCRIPTION

The IDT7M1002 is a 16K x 32 high speed CMOS Dual-Port static RAM Module constructed on a co-fired ceramic substrate using four 16K x 8 (IDT7006) Dual-Port static RAMs in surface-mounted LCC packages. The IDT7M1002 module is designed to be used as stand-alone 512K dual-port RAM or as a combination Master/Slave dual-port RAM for 64-bit or more word width systems. Using the IDT Master/Slave approach in such system applications results in full-speed, error-free operation without the need for additional discrete logic.

The module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via additional control signals SEM & INT.

The IDT7M1002 module is packaged in a ceramic 121 pin PGA (Pin Grid Array)1.35 inches on a side. Maximum access times as fast as 25ns are available over the commercial temperature range and 30ns over the military temperature range.


All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

#### PIN CONFIGURATION

	1	2	3	4	5	6	7	8	9	10	11	12	13
A	L_I/O(24)	L_I/O(26)	L_I/O(28)	L_I/O(30)	L_CS	L_OE	L_R/W(3)	R_ŌĒ	R_CS	R_I/O(30)	R_I/O(28)	R_I/O(26)	R_I/O(24)
В	L_I/O(23)	L_I/O(25)	L_I/O(27)	L_I/O(29)	L_I/O(31)	L_A(0)	L_R/W(4)	R_A(0)	R_I/O(31)	R_I/O(29)	R_I/O(27)	R_I/O(25)	R_I/O(23)
С	L_I/O(21)	L_I/O(22)	vcc	L_A(3)	L_A(2)	L_A(1)	GND	R_A(1)	Fl_A(2)	R_A(3)	GND	R_I/O(22)	R_I/O(21)
D	L_I/O(19)	L_I/O(20)	L_A(4)	GND				-			R_A(4)	R_I/O(20)	R_I/O(19)
Е	L_I/O(17)	L_I/O(18)	L_A(5)		PGA							R_I/O(18)	R_I/O(17)
F	L_SEM	L_I/O(16)	L_A(6)									R_I/O(16)	R_SEM
G	L_BUSY	L_ <del>INT</del>	GND				TOP VIE	W			GND	R_INT	R_BUSY
н	L_R/W(1)	L_R/W(2)	L_A(7)						R_A(7)	R_R/W (2)	R_R/W (1)		
1	L_I/O(15)	L_I/O(14)	L_A(8)								R_A(8)	R_I/O(14)	R_I/O(15)
J	L_I/O(13)	L_I/O(12)	L_A(9)								R_A(9)	R_I/O(12)	R_I/O(13)
ĸ	L_I/O(11)	M/S	GND	L_A(10)	L_A(11)	L_A(12)	GND	R_A(12)	R_A(11)	R_A(10)	vcc	GND	R_I/O(11)
L	L_I/O(10)	L_I/O(8)	L_I/O(6)	L_I/O(4)	L_I/O(2)	L_A(13)	R_R/W (4)	R_A(13)	R_I/O(2)	R_I/O(4)	R_I/O(6)	R_I/O(8)	R_I/O(10)
м	L_I/O(9)	L_I/O(7)	L_I/O(5)	L_I/O(3)	L_I/O(1)	L_I/O(0)	R_R/W (3)	R_I/O(0)	R_I/O(1)	R_I/O(3)	R_I/O(5)	R_I/O(7)	R_I/O(9)

2795 drw 01

## **FUNCTIONAL BLOCK DIAGRAM**



2795 drw 02

#### **PIN NAMES**

LIM MAINES		
Left Port	Right Port	Description
L_A (0-13)	R_A (0-13)	Address Inputs
L_I/O (0-31)	R_I/O (0-31)	Data Inputs/Outputs
L_R/W (1-4)	R_R/W (1-4)	Read/Write Enables
L_CS	R_CS	Chip Select
L_OE	R_OE	Output Enable
L_BUSY	R_BUSY	Busy Flag
L_INT	R_INT	Interrupt Flag
L_SEM	R_SEM	Semaphore Control
M/	Š	Master/Slave Control
Vo	C	Power
GI	ND	Ground

2795 tbl 01

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commerical	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTE:

2795 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2795 tbl 03

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	.0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5(1)	_	0.8	٧

#### NOTE:

2795 tbl 04

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Units
[[נון	Input Leakage (Address & Control)	Vcc = Max. Vin = GND to Vcc	_	40	μА
Jul	Input Leakage (Data)	Vcc = Max. Vin = GND to Vcc	· <del>-</del>	. 10	μА
lto	Output Leakage (Data)	Vcc = Max. CS ≥ VIH, Vout = GND to Vcc	_	10	μА
Vol	Output Low	Vcc = Min. IoL = 4mA Voltage		0.4	V
Vон	Output High Voltage	Vcc = Min, loн = -4mA	2.4	_	٧

2795 tbl 05

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

				Commercial		Military	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
lcc2	Dynamic Operating Current (Both Ports Active)	Vcc = Max., <del>CS</del> ≤ VIL, <del>SEM</del> = Don't Care Outputs Open, f = fMax	:=-1	1360	-	1600	mA
ISB	Standby Supply Current (Both Ports Inactive)	Vcc = Max., L_CS and R_CS ≥ ViH Outputs Open, f = fMAX	_	.280	_	340	mA .
ISB1	Standby Suppy Current (One Port Inactive)	Vcc = Max., L_ <del>CS</del> or R <del>_CS</del> ≥ ViH Outputs Open, f = fMAX		1000	-	1160	mA
ISB2	Full Standby Supply Current (Both Ports Inactive)	L_CS and R_CS ≥ Vcc − 0.2V ViN > Vcc − 0.2V or < 0.2V L_SEM and R_SEM ≥ Vcc − 0.2V	- -	60	-	120	mA

<sup>1.</sup> VIL ≥ -3.0V for pulse width less than 20ns

+5V

≨480Ω

30pF\*

## **CAPACITANCE** (1) (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Condition	Max.	Unit
CIN (1)	Input Capacitance (CS, OE, SEM, Address)	VIN = 0V	40	рF
CIN(2)	Input Capacitance (R/W, I/O, INT)	VIN = 0V	12	pF
CIN(3)	Input Capacitance (BUSY, M/S)	VIN = 0V	45	pF
Cout	Output Capacitance (I/O)	Vout = 0V	12	pF

NOTE: 2795 tbl 07

1. This parameter is guaranteed by design but not tested.

\*Including scope and jig.

---- 7.3.

BUSY, INT -

Figure 1. Output Load 2795 drw 03

 $255\Omega$ 



Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2795 tbl 08

Figure 2. Output Load

2795 drw 04

### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

(For tchz, tclz, tohz, tolz, twhz, tow)

	I	7M1002SxxG, 7M1002SxxGB										
		-25 <sup>(10)</sup>		-30	(10)	-35 <sup>(10)</sup>		-40		-45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle												
trc	Read Cycle Time	25		30		35	1	40	_	45		ns
taa	Address Access Time	_	25	1	30	1	35	1	40		45	ns
tacs(2)	Chip Select Access Time		25		30	_	35		40		45	ns
toe	Output Enable Access Time	_	15	_	11	_	20		22	_	25	ns
tон	Output Hold from Address Change	3		3	_	3		3	_	3	_	ns
tLZ <sup>(1)</sup>	Output to Low Z	3	_	3	_	3	-	3	-	5	-	ns
tHZ <sup>(1)</sup>	Output to High Z	_	15	_	15	_	15	_	17		20	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0		0	_	0	_	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Up Time	_	50	_	50	_	50	_	50	_	50	ns
tsop	Sem. Flag Update Pulse (OE or SEM)	15	_	15	_	15	_	15	<u> </u>	15	_	ns
Write C	ycle											
twc	Write Cycle Time	25	_	30	-	35	_	40	_	45	_	ns
tcw <sup>(2)</sup>	Chip Select to End of Write	20	<b>—</b>	25	_	30	_	35	_	40	_	ns
taw	Address Valid to End of Write	20	_	25	_	30	_	35	_	40		ns
tas	Address Set-Up Time	0	_	0	_	0		0		0		ns
twp	Write Pulse Width	20	_	25	_	30	_	35		35		ns
twn	Write Recovery Time	0		0	_	0		0	_	0		ns

(Continued on next page)

 $(VCC = 5V \pm 10\%, TA = 55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7M1002SxxG, 7M1002SxxGB										
	1	-25 <sup>(10)</sup> -30 <sup>(10)</sup>		-35	(10)	-40		-45		j '		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle (continued)												
tow	Data Valid to End of Write	18		22		25	li	25	-	25	-	ns
<b>t</b> DH	Data Hold Time	0		0	_	0		0		0	_	ns
tHZ <sup>(1)</sup>	Output to High Z		15		15		15	_	17	_	20	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0	_	0	_	0	_	0		ns
tswrd	SEM Flag Write to Read Time	10		10		10		10	-	. 10		ns
tsps	SEM Flag Contention Window	10		10	_	10	_	10	-	10		ns
Busy Cycle-Master Mode <sup>(3)</sup>												
tBAA	BUSY Access Time to Address		25	_	30		35	_	35	_	35	ns
tBDA	BUSY Disable Time to Address	_	20	_	25		30	_	30		30	ns
tBAC	BUSY Access Time to Chip Select		20	_	25	_	30		30	_	30	ns
tBDC	BUSY Disable Time to Chip Deselect		20	_	25		25	_	25		25	ns
twpp <sup>(5)</sup>	Write Pulse to Data Delay		50	_	55		60	_	65	_	70	ns
todo	Write Data Valid to Read Data Delay		35	_	40		45		50		55	ns
taps(6)	Arbitration Priority Set-Up Time	5	_	5	-	5		5	_	5	_	ns
tBDD	BUSY Disable to Valid Time		NOTE 9	_	NOTE 9		NOTE 9		NOTE 9		NOTE 9	ns
Busy Cy	cle-Slave Mode (4)		-									
twB <sup>(7)</sup>	Write to BUSY Input	0		0	_	0		0		0		ns
twH <sup>(8)</sup>	Write Hold after BUSY	20_		25		25		25		25		ns
twdd <sup>(5)</sup>	Write Pulse to Data Delay	_	50	_	55		60		65	_	70	ns
Interrupt	Timing											
tas	Address Set-Up Time	0		0		0		0	_	0		ns
twn	Write Recovery Time	0	_	0	_	0	_	0	_	0		ns
tins	Interrupt Set Time		20	_	25		30		32	_	35	ns
tina	Interrupt Reset Time	_	20	_	25	_	30		32	-	35	· ns

- This parameter is guaranteed by design but not tested.
   To access RAM, CS ≤ V<sub>IL</sub> and SEM ≥ V<sub>IH</sub>. To access semaphore, CS ≥ V<sub>IH</sub> and SEM ≤ V<sub>IL</sub>.
- 3. When the module is being used in the Master Mode ( $M/\overline{S} \ge V_{IH}$ ).
- 4. When the module is being used in the Slave Mode ( $\overrightarrow{WS} \le V\iota\iota$ ).
- 5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
- 6. To ensure that the earlier of the two ports wins.
- 7. To ensure that the write cycle is inhibited during contention.
- 8. To ensure that a write cycle is completed after contention.
- 9. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual), or tDDD tWP (actual).
- 10. Preliminary specifications.

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			-55	-		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cyc	cle					
trc	Read Cycle Time	55		65		ns
taa	Address Access Time	_	55		65	ns
tacs <sup>(2)</sup>	Chip Select Access Time	_	55		65	ns
toE	Output Enable Access Time	_	30	_	35	ns
tон	Output Hold from Address Change	3		3		ns
tLZ <sup>(1)</sup>	Output to Low Z	5		5		ns
tHZ <sup>(1)</sup>	Output to High Z	_	25	_	30	ns
t <sub>PU</sub> (1)	Chip Select to Power Up Time	0	_	0		ns
tPD <sup>(1)</sup>	Chip Deselect to Power Up Time	_	50	_	50	ns
tsop	Sem. Flag Update Pulse (OE or SEM)	15	_	15	_	ns
Write Cy	cle					
twc	Write Cycle Time	55	T -	65	T -	ns
tcw <sup>(2)</sup>	Chip Select to End of Write	45	_	50		ns
taw	Address Valid to End of Write	45		50		ns
tas	Address Set-Up Time	0		0	_	ns
twp	Write Pulse Width	40		50		ns
twn	Write Recovery Time	0		0		ns
tow	Data Valid to End of Write	30		40		ns
tDH	Data Hold Time	0		0		ns
tHZ <sup>(1)</sup>	Output to High Z	_	25	_	30	ns
twHZ <sup>(1)</sup>	Write Disable to Output in High Z	_	25		30	ns
tow <sup>(1)</sup>	Output Active from End of Write	0		0		ns
tswrd	SEM Flag Write to Read Time	10	ļ ——	10		ns
tsps	SEM Flag Contention Window	10	_	10	_	ns
Busy Cyc	cle-Master Mode <sup>(3)</sup>	<u> </u>				-
tBAA	BUSY Access Time to Address		45	_	45	ns
tBDA	BUSY Disable Time to Address		40		40	ns
tBAC	BUSY Access Time to Chip Select		40	_	40	ns
tBDC	BUSY Disable Time to Chip Deselect	_	35	_	35	ns
twdd <sup>(5)</sup>	Write Pulse to Data Delay	_	80	_	90	ns
tDDD	Write Data Valid to Read Data Delay	_	65	_	75	ns
taps(6)	Arbitration Priority Set-Up Time	5		5	_	ns
<b>t</b> BDD	BUSY Disable to Valid Time		NOTE 9	-	NOTE 9	ns

(Continued on next page)

 $(Vcc = 5V \pm 10\%, TA = 55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 


		-5	55	-6			
Symbol Parameter		Min. Max.		Min. Max.		Unit	
Busy Cy	cle-Slave Mode <sup>(4)</sup>						
tws <sup>(7)</sup>	Write to BUSY Input	0	_	0	_	ns	
twH <sup>(8)</sup>	Write Hold after BUSY	25		25		ns	
twdd <sup>(5)</sup>	Write Pulse to Data Delay		80		90	ns	
Interrupt	Timing						
tas	Address Set-Up Time	0	_	0	_	ns	
twn	Write Recovery Time	0	_	0	_	ns	
tins	Interrupt Set Time		40	_	45	ns	
tinr	Interrupt Reset Time		40		45	ns	

#### NOTES:


- This parameter is guaranteed by design but not tested.
   To access RAM, CS ≤ VIL and SEM ≥ VIH. To access semaphore, CS ≥ VIH and SEM ≤ VIL.
   When the module is being used in the Master Mode (MS ≥ VIH).

- When the module is being used in the Slave Mode (MS ≤ ViL).
   Port-to-Port delay through the RAM cells from the writing port to the reading port.
- 6. To ensure that the earlier of the two ports wins.
- 7. To ensure that the write cycle is inhibited during contention.
- 8. To ensure that a write cycle is completed after contention.
- 9. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual), or tDDD tWP (actual).

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1, 2, 4)




## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1, 3, 5)




- 1. R/W is high for Read Cycles
- 2. Device is continuously enabled CS ≤ VIL. This waveform cannot be used for semaphore reads.
- Addresses valid prior to or coincident with CS transition low.
   OE ≤ VIL
- 5. To access RAM,  $\overline{\text{CS}} \leq \text{V}_{\text{IL}}$  and  $\overline{\text{SEM}} \geq \text{V}_{\text{IH}}$ . To access semaphore,  $\overline{\text{CS}} \geq \text{V}_{\text{IH}}$  and  $\overline{\text{SEM}} \leq \text{V}_{\text{IL}}$ .
- 6. This parameter is guaranteed by design but not tested.

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING) (1, 2, 4)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) (1, 2, 4)



- 1. R/W must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low CS and a low R/W.
- 3. twn is measured from the earlier of  $\overline{CS}$  or  $R/\overline{W}$  (or  $\overline{SEM}$  or  $R/\overline{W}$ ) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must be applied.
- 5. If the CS or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last.
- 7. Timing depends on which enable signal is de-asserted first.
- 8. If OE is low during a RW controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.


## TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE, EITHER SIDE (1)



#### NOTE:

CS ≥ VIH for the duration of the above timing (both write and read cycle).

## TIMING WAVEFORM OF SEMAPHORE CONTENTION (1, 3, 4)




- 1. DoR = DoL ≤ VIL, (L\_CS = R\_CS) ≥ VIH Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.

  2. "A" may be either left or right port. "B" is the opposite port from "A".

  3. This parameter is measured from RWA or SEMA going high to RWB or SEMB going high.

- 4. If ISPS is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.


### TIMING WAVEFORM OF READ WITH BUSY (M/S ≥ VIH)(2)



#### NOTES:

- 1. To ensure that the earlier of the two ports wins.
- (L\_ CS = R\_ CS) ≤ V<sub>IL</sub>
   OE ≤ V<sub>IL</sub> for the reading port.

### TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY (M/ $\overline{S} \le VIH$ ) (1, 2)




#### NOTES:


- BUSY input equals High for the writing port.
   (L\_CS = R\_CS) ≤ ViL

## 7


### TIMING WAVEFORM OF WRITE WITH BUSY INPUT (M/S VIL)



### TIMING WAVEFORM OF BUSY ARBITRATION (CS CONTROLLED TIMING) (1)




## TIMING WAVEFORM OF BUSY ARBITRATION (CONTROLLED BY ADDRESS MATCH TIMING) (1)



#### NOTES:

- 1. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

### TIMING WAVEFORM OF INTERRUPT CYCLE (1)



- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

### TRUTH TABLE I: Non-Contention Read/Write Control (1)

	Inputs				Mode
CS	R/W	ŌĒ	SEM	1/0	Description
Н	Х	Х	Н	High-Z	Deselected or Power Down
L	L	Х	Н	Data_In	Write
L	Н	L	Н	Data_OUT	Read
X	Х	Н	Х	High-Z	Outputs Disabled

#### NOTE:

2795 tbl 13

- The conditions for non-contention are L\_A (0-13) ≠ R\_A (0-13).
- denotes a LOW to HIGH waveform transition.


### TRUTH TABLE II: Semaphore Read/Write Control

	Inputs <sup>(2)</sup>				Mode		
CS	CS R/W OE SEM				Description		
Н	H L L		L	Data_OUT	Read Data in Semaphore Flag		
Н	T X L		L	Data_IN	Write Data_IN (0, 8, 16, 24)		
L	Х	Х	L	_	Not Allowed		

## INTERRUPT/BUSY FLAGS, DEPTH & WIDTH EXPANSION, MASTER/SLAVE CONTROL, SEMAPHORES

For more details regarding Interrupt/Busy flags, depth and/or width expansion, master/slave control, or semaphore operations, please consult the IDT7006 data sheet.

#### **PACKAGE DIMENSIONS**



### 4K x 36 BICMOS DUAL-PORT STATIC RAM MODULE

#### **FEATURES**

- High density 4K x 36 BiCMOS Dual-Port Static RAM module
- Fast access times
  - Commercial: 15, 20, 25, 30ns
  - Military: 20, 25, 30ns
- Fully asynchronous read/write operation from either port
- Surface mounted LCC packages allow through-hole module to fit on a ceramic PGA footprint
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL compatible

#### DESCRIPTION


The IDT7M1014 is a 4K x 36 asynchronous high speed BiCMOS Dual-Port static RAM module constructed on a cofired ceramic substrate using 4 IDT7014 (4K x 9) asynchronous Dual-Port RAMs. The IDT7M1014 module is designed to be used as stand alone 36-bit dual-port RAM.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory.

The IDT7M1014 module is packaged in a ceramic PGA (Pin Grid Array). Maximum access times as fast as 15ns and 20ns are available over the commercial and military temperature range respectively.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**



BiCEMOS™ is a trademark of Integrated Device Technology, Inc.

#### PIN CONFIGURATION

TBD

(Please Consuit Factory)

#### **PIN NAMES**

Left Port	Right Port	Names		
L_R/W(0-3)	R_R/W(0-3)	Read/Write Enables		
L_OE	R_OE	Output Enables		
L_A (0-11)	R_A (0-11)	Address Inputs		
L_I/O (0-35)	R_I/O (0-35)	Data Input/Outputs		
Vo	cc	Power		
GN	ND .	Ground		

2819 tbl 01

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	VTERM <sup>(2)</sup> Terminal Voltage with Respect to GND		-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-10 to +85	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTE:

2819 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
  may cause permanent damage to the device. This is a stress rating only
  and functional operation of the device at these or any other conditions
  above those indicated in the operational sections of this specification is not
  implied. Exposure to absolute maximum rating conditions for extended
  periods may affect reliability.
- 2. Inputs and Vcc terminals only.
- 3. I/O terminals only.

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1.  $Vil \ge -3.0V$  for pulse width less than 20ns.

2819 tbl 03

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	OV	5.0V ± 10%
Commercial	0°C to +70°C	٥٧	5.0V ± 10%

2819 tbl 04

#### CAPACITANCE TABLE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
C_IN(1)	Input Capacitance (Address, CS, OE)	V_IN = 0V	50	pF
C_IN(2)	Input Capacitance (Data, R/W)	V_IN = 0V	15	pF
Соит	Output Capacitance (Data)	V_OUT = 0V	15	pF

NOTE:

1. This parameter is guaranteed by design but not tested.

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter Test Conditions		Min.	Max.	Unit
	Input Leakage VIN = GND to Vcc	Vcc = Max.	_	40	μА
lto	Output Leakage OE≥ Viн, Vouт = GND to Vcc	Vcc = Max.	_	40	μА
Vol	Output Low Voltage	Vcc = Min. IoL = 4mA		0.4	٧
Vон	Output High Voltage	Vcc = Min. IoH = -4mA	2.4		V

2819 ttbl 06

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Icc	Operating Current	Vcc = Max.,	T -	1040	mA
		Outputs Open, f = fMAX <sup>(1)</sup>			
NOTES:					2819 tbl 07

#### NOTES:

1. At f=fmax, address and data inputs (except OE) are cycling at the maximum frequency of read cycle of 1/tRC, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-3




Figure 1. Output Load (For tCHZ, tCLZ, tOHZ, tOLZ, tWHZ, tOW)





Figure 3. Alternate Lumped Capacitive Load, Typical Derating



2819 drw 03 Figure 2. Alternate Output Load

## 7

2819 tbl 09

#### **AC ELECTRICAL CHARACTERISTICS**


 $(Vcc = 5V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		l	7M1014SxxG, 7M1014SxxGB									
		-15 <sup>(3)</sup>			20	-:	25	-3	35			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit		
Read C	ycle											
trc	Read Cycle Time	15	_	20	<b>_</b>	25	_	35		ns		
taa	Address Access Time	-	15	_	20	_	25	_	35	ns		
toe	Output Enable Access Time		8		10		12		20	ns		
tон	Output Hold from Address Change	3:	_	3		3	_ ;	3	_	ns		
toLZ <sup>(t)</sup>	Output Enable to Output in Low Z	0	_	0		0		0	_	ns		
tonz(1)	Output Disable to Output in High Z	_	7 .	_	9	_	11		15	ns		
Write C	ycle											
twc	Write Cycle Time	15		20	L =	25		35		ns		
taw	Address Valid to End of Write	14		15		20		30		ns		
tas	Address Set-Up Time	0		0	_	0	_	0		ns		
twp	Write Pulse Width	12		15	_	20		30	_	ns		
twn	Write Recovery Time	1	_	2	_	2	_	2	<del>-</del>	ns		
tow	Data Valid to End of Write	10	_	12	_	15	· —	25	_	ns		
tон	Data Hold Time	0		0	_	0		0		ns		
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	7		9	I -	11		15	ns		
tow <sup>(1)</sup>	Output Active from End of Write	0		0		0		0	_	ns		
twop	Write Pulse to Data Delay		30		40		45	-	55	ns		
tDDD <sup>(1)</sup>	Write Data Valid to Read Data Delay		25		30	_	35		45	ns		

#### NOTES:

- 1. This parameter is guaranteed by design but not tested.
- 2. Port-to-Port delay through the RAM cells from the writing port to the reading port.
- 3. Commercial specification only.


### TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE) (1,2)




#### NOTES:

- R/W is high for Read Cycles.
- 2. OE ≤ VIL

### TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE) (1, 2)



#### TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY




#### NOTES:

R/W is high for Read Cycles.
 Adress valid prior to OE transition low.

3. This parameter is guaranteed by design but not tested.

## 7


### TIMING WAVEFORM OF WRITE CYCLE (EITHER SIDE) (1,2)



#### NOTES:

- 1. R/W is high during all address transitions.
- If OE is low during the write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn
  off and data to be placed on the bus for the required tow. If OE is high, this requirement does not apply, and the write pulse
  can be as short as the specified two.
- 3. This parameter is guaranteed by design but not tested.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.

#### PACKAGE DIMENSIONS



### 4K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM MODULE

ADVANCE INFORMATION IDT7M1024

Integrated Device Technology, Inc.

#### **FEATURES:**

- High density 4K x 36 Synchronous Dual-Port SRAM module
- · 50MHz operation
- IDT's BiCEMOS™ process technology
- · Architecture based on dual-port RAM cells
  - Allows full simultaneous access from both ports
- · Synchronous operation
  - 4ns setup to clock, 1ns hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 15ns clock to data out
  - Self-timed write allows fast write cycle
  - 20ns cycle time, 50MHz operation
- · Clock enable feature
- · Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL compatible

#### **DESCRIPTION:**


The IDT7M1024 is a 4K x 36 bit high speed synchronous Dual-Port static RAM module constructed on a co-fired ceramic substrate using four IDT7099 (4K x 9) Dual-Port RAMs. The IDT7M1024 module is designed to be used as a stand alone 36-bit Dual-Port static RAM.

The IDT7099 (4K x 9) Dual-Port RAMs have registers on address inputs, control and data lines, providing for low setup and hold times for the IDT7M1024 module.

The IDT7M1024 module is packaged in a 144-pin ceramic PGA (Pin Grid Array), with a cycle time as fast as 20ns providing 50MHz operation.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**



BICEMOS is a trademark of Integrated Device Technology, Inc.



### 2K x 36 CMOS DUAL-PORT STATIC RAM MODULE

#### **FEATURES**

- High density 2K x 36 CMOS Dual-Port Static RAM module
- Fast access times
  - Commercial: 25, 30, 40, 50, 60ns
  - Military: 30, 40, 50, 60, 70ns
- · Fully asynchronous read/write operation from either port
- Surface mounted LCC packages allow through-hole module to fit on a 121-pin PGA footprint
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL compatible

#### DESCRIPTION

The IDT7M1012 is a 2K x 36 high speed CMOS Dual-Port static RAM module constructed on a co-fired ceramic substrate using four IDT7012 (2K x 9) Dual-Port RAMs. The

IDT7M1012 modules are designed to be used as stand alone 36-bit dual-port RAM where on-chip hardware port arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory.

The IDT7M1012 module is packaged in a 121-pin ceramic PGA (Pin Grid Array), resulting in package dimensions of only 1.36"  $\times$  1.36"  $\times$  0.28". Maximum access times as fast as 25ns/30ns are available over the commercial/military temperature range.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

#### PIN CONFIGURATION(1)

_	1	2	3	_ 4	5	6	7	8	9	10	11	12	13	
Α	GND	L_R/\(\(\mathbb{A}\)(3)	R_R/44(3)	R_I/O(20)	R_I/O(22)	R_I/O(25)	L_I/O(27)	L_I/O(28)	L_I/O(30)	L_I/O(32)	L_R/W(4)	R_R/W(4)	R_I/O(35)	A.
В	L_I/O(18)	R_I/O(18)	R_I/O(19)	R_I/O(21)	R_I/O(23)	R_I/O(24)	R_I/O(26)	L_I/O(29)	L_I/O(31)	L_I/O(33)	vcc	L_I/O(34)	R_I/O(34)	В
С	L_I/O(19)	L_I/O(23)	vcc	L_A(0)	L_A(9)	L_A(10)	GND	R_A(10)	R_A(9)	R_A(0)	GND	L_I/O(35)	R_I/O(33)	С
D	L_I/O(20)	L_I/O(24)	L_A(1)	GND							R_A(1)	R_I/O(27)	R_I/O(32)	D
Е	L_I/O(21)	L_I/O(25)	L_A(2)		•						R_A(2)	R_I/O(28)	R_I/O(31)	E
F	L_I/O(22)	L_I/O(26)	L_A(3)	1.4							R_A(3)	R_I/O(29)	R_I/O(30)	F
G	GND	L_CS	GND				PGA Top View	,			GND	R_CS	GND	G
н	L_R/W(1)	L_OE	R_R/W(1)				•				L_R/W(2)	R_OE	R_R/W(2)	Н
J	L_I/O(0)	R_I/O(3)	L_A(4)								R_A(4)	L_I/O(15)	R_I/O(17)	] J
ĸ	L_I/O(1)	R_I/O(2)	L_A(5)								R_A(5)	L_I/O(16)	R_I/O(16)	к
L	L_1/O(2)	R_I/O(1)	GND	L_A(6)	L_A(7)	L_A(8)	GND	R_A(8)	R_A(7)	R_A(6)	vcc	GND	R_I/O(15)	L
м	L_I/O(3)	R_I/O(0)	vcc	R_I/O(4)	R_I/O(5)	R_I/O(7)	R_I/O(8)	L_I/O(11)	L_I/O(12)	L_I/O(13)	L_I/O(14)	L_I/O(17)	R_I/O(14)	м
N	L_I/O(4)	L_I/O(5)	L_I/O(6)	L_I/O(7)	L_I/O(8)	R_I/O(6)	L_I/O(9)	L_I/O(10)	R_1/O(9)	R_I/O(10)	R_I/O(11)	R_I/O(12)	R_I/O(13)	N
	1 1	2	3	4	5	6	7	8	9	10	11	12	13	


NOTES:

1. For the IDT7M1011 (1K x 36 version), Pins C6 and C8 (L\_A(10) and R\_A(10) respectively) must be connected to VCC for proper operation of the module.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**APRIL 1992** 

#### **FUNCTIONAL BLOCK DIAGRAMS**



#### PIN NAMES

I III IIAIIEO_		
Left Port	Right Port ·	Names
L_CS	R_CS	Chip Selects
L_R/W(1-4)	R_R/W(1-4)	Read/Write Enables
L_OE	R_OE	Output Enables
L_A (0-10)	R_A (0-10)	Address Inputs
L_I/O (0-35)	R_I/O (0-35)	Data Input/Outputs
Vo	00	Power
GI	0	Ground

2821 tbl 01

2821 tbl 02

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2		6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

1. ViL = -3.0V for pulse width less than 20ns.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Amblent Temperature	GND	Vcc
Military	-55°C to +125°C	ov	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2821 tbl 03

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
ЮИТ	DC Output Current	50	50	mA

NOTE:

7.6

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

### CAPACITANCE TABLE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Parameter Conditions					
C_IN(1)	Input Capacitance (Address, CS, OE)	V_IN = 0V	50	pF			
C_IN(2)	Input Capacitance (Data, R/W)	V_IN = 0V	15	pF			
Cout	Output Capacitance (Data)	V_OUT = 0V	15	pF			

#### NOTE:

2821 tbl 05

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
[lu]	Input Leakage	Vcc = Max. Vin = GND to Vcc		40	μА
[lLO]	Output Leakage	Vcc = Max. CS ≥ ViH, VouT = GND to Vcc		40	μА
Vol	Output Low Voltage	Vcc = Min. lot = 4mA		0.4	V
Vон	Output High Voltage	Vcc = Min. loh = -4mA	2.4	_	٧

2821 thi 06

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max. <sup>(1)</sup>	Max. <sup>(2)</sup>	Unit
lcc	Dynamic Operating Current (Both Ports Active)	Vcc = Max., <del>CS</del> ≤ ViL, Outputs Open, f = fмax	_	1040	1240	mA
IsB	Standby Supply Current (Both Ports Inactive)	Vcc = Max., CS_L and CS_R ≥ ViH Outputs Open, f = fMAX	_	260	320	mA
ISB1	Standby Supply Current (One Port Inactive)	Vcc = Max., CS_L o CS ≥ ViH Outputs Open, f = fMAX	-	700	800	mA
ISB2	Full Standby Supply Current (Both Ports Inactive)	CS_L and CS_R ≥ Vcc −0.2V ViN > Vcc 0.2V or < 0.2V	-	60	120	mA

NOTES:

7


<sup>1.</sup> This parameter is guaranteed by design but not tested.

<sup>1.</sup> For commercial grade (0°C to +70°C) versions only.

<sup>2.</sup> For military grade (-55°C to +125°C) versions only.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2



\*Including scope and jig. Figure 1. Output Load 2821 drw 03




Figure 2. Output Load (For tCHZ, tCLZ, tOHZ, tOLZ, tWHZ, tOW)

2821 drw 04

#### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 


		7M1012SxxG, 7M1012SxxGB												
		-25		-	30	-	40	-	50		60	-7	70	
Symbol	bol Parameter		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	Cycle													
<b>t</b> RC	Read Cycle Time	25	. 1	30	_	40		50	_ 	60		70	_	ns
taa	Address Access Time		25		30		40		50		60	_	70	ns
tacs	Chip Select Access Time		25		30	ı	40	I	50		60		70	ns
toe	Output Enable Access Time		12	. 1	15		25	1	30		35		40	ns
tон	Output Hold from Address Change	0		0	-	Ó	_	0		0	-	0		ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	0	_	0	_	0	_	0	_	0	_	0	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	Ι-	10	_	12	_	15	-	20		30	1	35	ns
tolz (1)	Output Enable to Output in Low Z	0	-	٥	-	0	1	0		0		0		ns
toHZ (1)	Output Disable to Output in High Z		10	ı	12	ı	. 15	-	20		30	1	35	ns
tpu <sup>(1)</sup>	Chip Select to Power Up Time	0		0	_	0	_	0	_	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time	<u> </u>	50.	-	50	_	50		50		50		50	ns
Write C	Cycle													
two	Write Cycle Time	25		30		40		50		60		70		ns
tcw	Chip Select to End of Write	20	_	25	_	30	_	35	-	40	_	50		ns
taw	Address Valid to End of Write	20	_	25	<u> </u>	30	-	35	_	40	_	50	_	ns
tas	Address Set-Up Time	0		0		0	-	0		0		0	-	ns
twp	Write Pulse Width	20		25		30	_	35		40	-	50		ns
twn	Write Recovery Time	0	-	0	<u> </u>	0	_	0	1	0	_	0		ns
tow	Data Valid to End of Write	12		15	_	20	_	20		20		30	_	ns
tон	Data Hold Time	0	_	0		0		0		0	_	0	_	ns
<b>t</b> OHZ <sup>(1)</sup>	Output Disable to Output in High Z		10	_	12		15		20		30		35	ns
twnz(1)	Write Enable to Output in High Z		10	_	12	_	15	_	20	_	30	_	35	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0	_	0		0		0	_	0		ns

NOTES:


1. This parameter is guaranteed by design but not tested.

Port-to-Port delay through the RAM cells from the writing port to the reading port.
 Preliminary specification only.

## TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE) (1, 2, 4)



### TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE) (1, 3, 5)




#### NOTES:


- 1. R/W is high for Read Cycles
- 2. Device is continuously enabled, CS ≤ VIL.
- 3. Addresses valid prior to or coincident with  $\overline{\text{CS}}$  transition low
- 4. OE≤VIL
- 5. To access RAM,  $\overline{CS}$  = L.
- 6. This parameter is guaranteed by design but not tested.

7

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/ $\overline{W}$ CONTROLLED TIMING) (1, 3, 5, 8)



### TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) (1, 3, 5, 8)




#### NOTES:

- R/W must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low  $\overline{CS}$  and a low  $\overline{R/W}$  for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{\text{CS}}$  or  $R/\overline{W}$  going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.

  5. If the CS low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- Timing depends on which enable signal is asserted last.
- Timing depends on which enable signal is de-asserted first.
- 8. If  $\overline{OE}$  is low during a R/ $\overline{W}$  controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during an R/ $\overline{W}$  controlled write cycle, this requirement does not apply. and the write pulse can be as short as the specified twp.
- 9. This parameter is guaranteed by design but not tested.

#### **PACKAGE DIMENSIONS**





128K x 16 64K x 16 32K x 16 CMOS DUAL-PORT RAM (SHARED MEMORY MODULE) IDT7MB6036 IDT7MB6046 IDT7MB6056

#### **FEATURES:**


- High density 2 megabit/1 megabit/512K-bit CMOS Dual-Port static RAM (shared memory modules)
- · Fully asynchronous read/write operation from either port
- · Port arbitration/multiplexing logic by custom FCT chip set
- Memory array comprised of industry standard static RAM component
- · Fast access time
- 40ns (max.)
- Versatile controls: BUSY output flag and separate controls for lower and upper byte writes on each port
- · Master/Slave control on-board for expanding word width
- Multiple GND and Vcc pins for maximum noise immunity
- · Inputs and outputs directly TTL-compatible
- Single 5V (±10%) power supply

#### DESCRIPTION:

The Shared Memory Module provides two ports with separate control, address and Data I/O pins that permit independent access for read or writes to any location in the memory array. Using the on-board Master/Slave input allows these modules to be used as building blocks in 32-bit or more-bit systems requiring full speed operation without additional discrete logic.

In the Master Mode, the Shared Memory Module arbitrates asynchronously between the left and right ports  $\overline{CS}$  inputs. The first to arrive is granted exclusive access to the entire RAM array for as long as its  $\overline{CS}$  is asserted. If both ports attempt simultaneous access, the losing port will have its  $\overline{BUSY}$  asserted until the winning port completes it access, at which time the second port will be granted its own exclusive access to the entire RAM array. See application note AN-74 for more details regarding proper module operating modes.

### FUNCTIONAL BLOCK DIAGRAM(1)



**COMMERCIAL TEMPERATURE RANGE** 

**APRIL 1992** 

### PIN CONFIGURATION (1, 2)

					 					-		
Vcc 🗆	1	•	51	GND	G	SND	100	•	• 50	$\Box$	GND	
ČS∟ 🖂	2		52	CSR	BSY L or L/	ŔīN	99	•	• 49		BSY R o	r SEL IN
R/W □	3	• (	53	$R\overline{W}_R$	L	ÆL	98	•	• 48		SELOUT	
DSL	4		54	DSLR		ND	97		• 47	F	M/S	
DSUL	5		55	DSUR		D <sub>15L</sub>	96	•	• 46	F	D15R	
A 16L	6		56	A <sub>16</sub> R		D <sub>14L</sub>	95		• 45	Ħ	D <sub>14</sub> R	
A <sub>15L</sub>	7		57	A <sub>15R</sub>		D <sub>13L</sub>	94		• 44	Ħ	D13R	
A <sub>14</sub> L	8		58	A <sub>14R</sub>		D <sub>12L</sub>	93	•	• 43	Ħ	D <sub>12R</sub>	
GND 🗏	9		59	GND		GND	92		• 42	F	Vcc	
A <sub>13L</sub>	10		60	A <sub>13R</sub>		D11L	91		• 41	Fi	D11R	
A <sub>12L</sub>	11		61	A <sub>12R</sub>		D <sub>10L</sub>	90		• 40	F	D <sub>10R</sub>	
A <sub>11</sub> L	12		62	A11B		Dar	89	•	39	Ħ	DeR	
A <sub>10L</sub>	13		63	A <sub>10R</sub>		Dar	88		38	F	Dar	
A <sub>9</sub> L	14		64	AgR		EUL	87	•	37	Ħ	ŌĒŪ R	
A <sub>BL</sub>	15		65	A <sub>8R</sub>		D <sub>7</sub> L	86		36	Ħ	D <sub>7R</sub>	
A7L	16		66	A <sub>7R</sub>		D 6L	85	•	35	Ħ	D <sub>6R</sub>	
A <sub>6</sub> L	17		67	A <sub>6R</sub>		D <sub>5L</sub>	84	•	34	Ħ	D <sub>5R</sub>	
A <sub>5L</sub>	18	-	68	A <sub>5R</sub>		D <sub>4L</sub>	83	-	33	Ħ	D <sub>4R</sub>	
V cc	19	-	69	GND		GND	82		32	Ħ	GND	
A <sub>4</sub> L			70	A <sub>4R</sub>		D <sub>3L</sub>	81	•	31	F	D <sub>3R</sub>	
A3L	21	-	71	A <sub>3R</sub>		D <sub>2</sub> L	80		30	Ħ	D <sub>2R</sub>	
A <sub>2</sub> L	22		72	A <sub>2R</sub>		D <sub>1</sub> L	79	-	29	Ħ	D <sub>1R</sub>	
A <sub>1</sub> L	23		73	A <sub>1R</sub>		D ol.	78	-	28	Ħ	Dor	
AoL 🗏	24	-	74	AoR		ELL	77	_ `	27	Ħ	OEL R	
GND 🗎	25		75	GND		ND	76	-	26	Ħ	VCC	
		•	, , , _	- CIND	a	110	, 0	•	20	Η'	<b>V</b> CC	
					 						2688 drw 02	

#### NOTES:

- Pins 7 and 57 must be grounded for proper operation of the 7MB6046 module.
   Pins 6, 7, 56 and 57 must be grounded for proper operation of the 7MB6056 module.

### **PIN DESCRIPTION**

Symbol	Description
Vcc	Power
GND	Ground
<b>A</b> 0-16L	Left Port Address
D0-15L	Left Port Data
A0-16R	Right Port Address
D0-15R	Right Port Data
R/W	Read/Write Control
CS	Active Low Chip Select
DSL	Data Strobe for Lower Byte
DSU	Data Strobe for Upper Byte
OEL	Output Enable for Lower Byte
ŌĒŪ	Output Enable for Upper Byte
BSYL or L/RIN	Left Busy Output for Stand Alone or Master Mode. Left or Right Port Select Input for Slave Mode.
BSYR or SELIN	Right Busy Output for Stand Alone or Master Mode. RAM Array Select Input for Slave Mode.
L/Rout	Left or Right Port Select Output on Master to be Connected to L/R_IN Input on One or More Slaves when Width Expansion is Required.
SELOUT	RAM Array Select Output on Master to be Connected to SEL_IN Input on One or More Slaves when Width Expansion is Required.
M/S	Master/Slave signal for cascading master w/one or more slaves.

#### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

2688 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of the specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

#### **CAPACITANCE**

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	20	pF
Соит	Output Capacitance	Vout = 0V	20	_pF

2688 tbl 03

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0	_	6.0	٧
VIL	Input Low Voltage	-0.5(1)		0.8	٧

#### NOTE:

2688 tbl 04

1.  $V_{IL} = -3.0V$  for pulse width less than 20ns.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Amblent Temperature	GND	Vcc
Commercial	0°C to +70°C	OV	5.0V ± 10%

2688 tbl 05

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Hul	Input Leakage Current	Vcc = Max. Vin = GND to Vcc	-	15	μΑ
[ILO]	Output Leakage Current	Vcc = Max.  CS = VIH, Vout = GND to Vcc	_	15	μΑ
lcc	Dynamic Operating Current	Vcc = Max., CS ≤ VIL, f = fMax, Output Open		520	mA
ISB	Standby Power Supply Current	CS ≥ VIH, VCC= MAX. Outputs Open, f = fMAX.	_	200	mA
Vон	Output High Voltage	Vcc = Min. loн = -8mA	2.4	_	V
Vol	Output Low Voltage	Vcc = Min. IoL = 16mA		0.4	V

2688 tbl 06

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2
	**********






Figure 1. Output Load

\*Including scope and jig.


Figure 1. Output Load (for toHz and toLz)

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V + 10%, TA = 0°C to +70°C)


			00		50		60	-7	70	L	35	1	00	
Symbol	·	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
No Con	tention Read		·											
trc	Read Cycle Time	40	<u> </u>	50	_	60		70	_	85		100	_	ns
taa	Address Access Time		40		50		60	_	70		85		100	ns
tacs	Chip Select Access Time		40	<u> </u>	50	_	60		70	_	85	_	100	ns
toe	Output Enable to Data Valid	22			27		32		37	1	42	1	47	ns
tон	O/P Hold from Address Change	5	1	5	۱,	5	-	5	1	5		5	_	ns
tolz(1)	OE to Output in Low-Z	8	-	8	-	8		8	-	8	ı	8	-	ns
tonz(1)	OE to Output in High-Z	_	7.5	L <u>—</u>	7.5	-	7.5		7.5	_	7.5	-	7.5	ns
No Con	tention Write													
twc	Write Cycle Time	40		50	_	60	_	70	_	85	_	100	_	ns
taw	Address Valid to End of Write	35	_	45	_	50		60	_	75	_	90	_	ns
tcw	CS to End of Write	35	_	45		50		60	_	75		90	_	ns
tas	Address Set-Up Time	0	_	0		. 0	_	. 0	_	0	_	0	_	ns
tops	CS to Data Strobe	15	_	15	_	15		15	_	15		15		ns
tDS	Data Strobe Width	20	_	25	_	30	_	35		50		60		ns
twn	Write Recovery Time	3	_	3		5	_	5		5		5		ns
tow	Data Valid to End of Write	22	_	22		25		30		45	_	50	_	ns
tон	Data Hold from End of Write	5	_	5		5		5	-	10	_	10		ns
Conten	tion Read													
tcB	CS to BUSY		12		12	_	12	_	15	_	20		20	ns
tBD	Busy Negate to Data Valid		40		50	1	60		70		85		100	ns
Content	tion Write													
tcB	CS to BUSY	_	12		12	_	12	_	15		20	_	20	ns
tBDS	Busy Negate to Data Strobe	7	_	7		7		10		15	_	15		ns
Slave T	iming									L				
tLR	CS to L/R Output	_	11	_	11	_	11	_	15	_	20	_	20	ns
tsel	CS to Select Output	_	14	_	14	_	14		15	_	20	_	20	ns
taps	Arbitration Priority Set-up Time	5		5		5		5		5		5		ns
IOTE:													26	38 tbl 0

1. This parameter guaranteed by design but not tested.


#### TIMING WAVEFORM OF READ CYCLE NO. 1(1)



### TIMING WAVEFORM OF WRITE CYCLE (CS CONTROLLED)




### TIMING WAVEFORM OF WRITE CYCLE (DS CONTROLLED)




#### NOTES:

- 1.  $R/\overline{W} = V_{IH}$ .
- 2. Transition is measured +200mV from steady state with 5pF load (including scope and jig. This parameter guaranteed by design, but not tested.


### TIMING WAVEFORM OF CONTENTION READ, (CS ARBITRATION)



### TIMING WAVEFORM OF CONTENTION WRITE, (CS ARBITRATION)



### TIMING WAVEFORM OF SLAVE(2)




#### NOTES:

- 1. taps is only necessary to guarantee left side access. Within this set-up time, one side or the other will gain access, but neither will have priority.
- 2.  $\overline{CS}$  inputs are ignored when configured as a Slave, allowing the Master to control port selection with  $\overline{LR}$ \_OUT and SEL\_OUT signals.

7


#### **PACKAGE DIMENSIONS**

#### 7MB6036



2688 drw 11


#### 7MB6046



2.010

0.025

#### 7MB6056





64K x 16 32K x 16 CMOS DUAL-PORT STATIC RAM MODULE PRELIMINARY IDT7MB1006 IDT7MB1008

#### **FEATURES**

- High density 1M/512K CMOS dual-port static RAM module
- Fast access times: 25ns (max.)
- · Fully asynchronous read/write operation from either port
- Easy to expand data bus width to 32 bits or more using the master/slave function
- · Separate upper and lower byte control
- · On-chip port arbitration logic
- INT flag for port-to-port communication and BUSY flag for maintaining data coherency
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted PQFP (plastic quad flatpack) components on a 132-pin FR-4 QIP (Quad In-line Package)
- · Single 5V (±10%) power supply
- · Input/outputs directly TTL compatible

### PIN CONFIGURATION (1)

1			$\neg$
GND	1 • • 67 GND	GND 132 • • €	
M/S	2 • • 68 GND	GND 131 • • €	55 GND
Vcc	3 • • 69 Vcc	Vcc 130 • • 6	64 Vcc
L BUSY(0)	4 • • 70 L_ <del>INT</del>	R BUSY(0) 129 • • €	3 R_IÑT
_ L_A(0)	5 ● ● 71 L_A(1)	R_A(0) 128 ● ● €	S2 R_A(1)
L_A(2)	6 • • 72 L_A(3)	R_A(2) 127 • • 6	61 R_A(3)
L_A(4)	7 • • 73 L_A(5)	R_A(4) 126 • • 6	60 R_A(5)
GND	8 • • 74 GND	GND 125 • • !	59 GND
L_A(6)	9 • • 75 L_A(7)	R_A(6) 124 • • !	58 R_A(7)
L_A(8)	10 • • 76 L_A(9)	R_A(8) 123 • •	57 R_A(9)
L BUSY(4)	11 • • 77 L_BUSY(1)	R_BUSY(4) 122 • • 5	6 R BUSY(1)
_ L_A(10)	12 • • 78 L_A(11)	R_A(10) 121 • •	55 R_A(11) `
L_A(12)	13 • • 79 L_A(13)	R_A(12) 120 • •	54 R_A(13)
L_A(14)	14 • • 80 L_A(15)	R_A(14) 119 • •	53 R_A(15)
L_LB	15 • • 81 LUB	R_ <u>LB</u> 118 • • 5	
L_BUSY(2)	16 • • 82 L_BUSY(5)	R_BUSY(2) 117 • • !	
GND	17 • • 83 GND	GND 116 • !	
Vcc	18 • • 84 Vcc	Vcc 115 • •	
L_ <del>cs</del>	19 • • 85 L_SEM	R_CS 114 • •	
L_R∕W	20 • • 86 L_OE	R_R/W 113 • •	
L_I/O(0)	21 • • 87 L_I/O(1)	R_I/O(0) 112 • •	
L_I/O(2)	22 • • 88 L_I/O(3)	R_1/O(2) 111 • • ·	
L_BUSY(6)	23 • • 89 L_BUSY(3)	R_BUSY(6) 110 • • •	
L_I/O(4)	24 • • 90 L_I/O(5)	R_I/O(4) 109 • •	
L_1/O(6)	25 ● ● 91 L_I/O(7)	R_I/O(6) 108 • •	
GND	26 • • 92 GND	GND 107 • •	
L_I/O(8)	27 • • 93 L_I/O(9)	R_I/O(8) 106	
L_I/O(10)	28 • • 94 L_I/O(11)	R_I/O(10) 105 • •	
L_I/O(12)	29 • • 95 L_I/O(13)	R_I/O(12) 104 • •	
L_I/O(14)	30 • • 96 L_I/O(15)	R_I/O(14) 103 • •	
Vcc	31 • • 97 Vcc	Vcc 102.	
L_BUSY(7)	32 • • 98 GND	R_BUSY(7) 101 • •	
GND	33 • • 99 GND	GND 100 • •	34 GND

QIP TOP VIEW

#### NOTES:

#### **DESCRIPTION:**

The IDT7MB1006/1008 is a 64K x 16/32K x 16 high-speed CMOS dual-port static RAM module constructed on a multi-layer epoxy laminate (FR-4) substrate using eight IDT7025 (8K x 16) dual-port RAMs or depopulated using only four IDT7025 dual-port RAMs. The IDT7MB1006/1008 module is designed to be used as stand-alone dual-port RAM or as a combination master/slave dual-port RAM for 32-bit or wide word systems. Using the IDT master/slave approach in such system applications results in full-speed, error-free operation without the need for additional discrete logic.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via additional control signals SEM and INT. BUSY flags are provided to maintain data coherency between ports.

The IDT7MB1006/1008 module is packaged on a FR-4 132-pin QIP (Quad In-line Package) with dimensions of only 3.51" x 1.61" x 0.31". Maximum access times as fast as 25ns are available over the commercial temperature range.

All inputs and outputs of the IDT7MB1006/1008 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

#### PIN NAMES

Left Port	Right Port	Description
L_A (0-15)	R_A (0-15)	Address Inputs
L_I/O (0-15)	R_I/O (0-15)	Data Inputs/Outputs
L_R/₩	R_R/W	Read/Write Enables
L_CS	R_CS	Chip Select
L_OE	R_OE	Output Enable
L_BUSY (0-7)	R_BUSY (0-7)	Busy Flags
L_INT	R_INT	Interrupt Flag
L_SEM	R_SEM	Semaphore Control
M/5	5	Master/Slave Control
Vo		Power
GN	D	Ground


2803 tbl 01

CEMOS is a trademark of Integrated Device Technology, Inc.


For the IDT7MB1008 (32K x 16) version, Pins 53 & 80 must be connected to GND for proper operation of the module.

### 7

#### **FUNCTIONAL BLOCK DIAGRAM**



#### 7MB1008



# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

	Ambient		
Grade	Temperature	GND	Vcc
Commercial	0°C to + 70°C	ov	5.0V± 10%

2803 tbl 02

2803 tbl 03

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	-	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	٧

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE:

2803 tb! 04

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### CAPACITANCE<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Test Conditions	7МВ1006/8 Мах.	Unit
Cin1	Input Capacitance (CS, BUSY, SEM, INT)	VIN = 0V	15/15	pF
CIN2	Input Capacitance (Data, Address, All Other Controls)	VIN = 0V	100/60	рF
Соит	Output Capacitance (Data)	Vout = 0V	100/ 60	pF

NOTE:

2803 tbl 05

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc=5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

-			IDT7MB1006		IDT7MB1006 IDT7MB1008			B1008	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit		
ICC2	Dynamic Operating Current (Both Ports Active)	Vcc = Max., <del>CS</del> ≤ VIL, <del>SEM</del> ≥ VIH Outputs Open, f = fMAX	-	960	-	680	mA		
lcc1	Dynamic Operating Current (One Port Active)	Vcc = Max., L_CS or R_CS ≥ ViH, Outputs Open, f = fMAX	_	760	_	480	mA		
ISB1	Standby Supply Current (TTL Levels)	Vcc = Max., L_CS and R_CS ≥ ViH Outputs Open, f = fMAX L_SEM and R_SEM ≥ Vcc - 0.2V	_	565	_	285	mA		
ISB2	Full Standby Supply Current (CMOS Levels)	L_ <del>CS</del> and R_ <del>CS</del> ≥ Vcc - 0.2V Vin > Vcc - 0.2V or < 0.2V L_ <del>SEM</del> and R_ <del>SEM</del> ≥ Vcc - 0.2V	_	125	<del>-</del>	65	mA		

<sup>1.</sup> This parameter is guaranteed by design but not tested.

## 7

### DC ELECTRICAL CHARACTERISTICS

 $(Vcc=5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			IDT7N	/B1006	IDT7M		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[lu]	Input Leakage (Address & Other Controls)	Vcc = Max. Vin = GND to Vcc	_	80	_	40	μА
lu	Input Leakage (Data, CS, BUSY, SEM, INT)	Vcc = Max. Vin = GND to Vcc		10	_	10	μА
ILO	Output Leakage (Data)	Vcc = Max. CS ≥ ViH, Vout = GND to Vcc	_	80		40	μА
Vol	Output Low Voltage	Vcc = Min. IoL = 4mA	T -	0.4	_	0.4	٧
Vон	Output High Voltage	Vcc = Min. loh = -4mA	2.4		2.4	_	٧

2803 tbl 07

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2803 tbl 08




Figure 1. Output Load




Figure 2. Output Load (for tclz, tchz, tolz, tolz, twhz, tow)

\*Including scope and jig.

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MB1006SxxK or 7MB1008SxxK								
		-2	5 <sup>(5)</sup>	-:	30 <sup>(5)</sup>	-3	15		40	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									
trc	Read Cycle Time	25		30		35		40		ns
taa	Address Access Time	_	25	_	30	_	35	_	40	ns
tacs <sup>(2)</sup>	Chip Select Access Time	_	25	_	30	_	35		40	ns
toe	Output Enable Access Time		13	_	15		20		25	ns
tон	Output Hold From Address Change	3		3		3		3		ns
tcız <sup>(1)</sup>	Chip Select to Output in Low Z	3	_	3		3	_	3		ns
tcHz <sup>(1)</sup>	Chip Deselect to Output in High Z		18	_	20		20	_	20	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	3	_	3	_	3	_	3		ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z		18	_	20	_	20	_	20	ns
tpu <sup>(1)</sup>	Chip Select to Power Up Time	0		0	_	0		0	_	ns
tPD <sup>(1)</sup>	Chip Disable to Power Down Time		50	_	50	_	50	_	50	ns
tsop	SEM Flag Update Pulse (OE or SEM)	12		12		15		15		ns
Write Cy	cle									
twc	Write Cycle Time	25		30		35	_	40		ns
tcw <sup>(2)</sup>	Chip Select to End of Write	20	_	25		30		35		ns
taw	Address Valid to End of Write	20	_	25	_	30	_	35	_	ns
tas1 <sup>(3)</sup>	Address Set-up to Write Pulse Time	5		5		5		5		ns
tas2	Address Set-up to CS Time	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	20	_	25		30	_	35	_	ns
twr <sup>(4)</sup>	Write Recovery Time	0	_	0	_	0	_	0	_	ns
tow	Data Valid to End of Write	15		20	_	25		30		ns
toH <sup>(4)</sup>	Data Hold Time	0		0		0	_	0	_	ns
tonz(1)	Output Disable to Output in High Z		18	_	20	_	20	_	20	ns
twHZ <sup>(1)</sup>	Write Disable to Output in High Z		18	_	20	_	20	_	20	ns
tow <sup>(1, 4)</sup>	Output Active from End of Write	0		0		0		0		ns
tswrd	SEM Flag Write to Read Time	10		13		15		15		ns
tsps	SEM Flag Contention Window	10		13		15		15		ns

This parameter is quaranteed by design but not tested.
 To access RAM Set ∨ IL and SEM ≥ VIII. To access semaphore, Set ∨ IL and SEM ≤ VIII.
 tast= 0 if RW is asserted low simultaneously with or after the Set low transition.
 For Secontrolled write cycles, twn= 5ns, toH= 5ns, toW= 5ns.

<sup>5.</sup> Preliminary specifications only.

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			7MB10	06SxxK	or 7MB10	008SxxK			
			-50	-6	55		80		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
trc	Read Cycle Time	50	_	65	_	80	_	ns	
taa	Address Access Time		50		65		80	ns	
tacs <sup>(2)</sup>	Chip Select Access Time	-	50		65		80	ns	
toE	Output Enable Access Time	-	30	_	35	_	40	ns	
tон	Output Hold From Address Change	3	_	3	_	3	_	ns	
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3	_	3		3	_	ns	
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	-	25	_	30		35	ns	
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	3	_	3	_	3	_	ns	
tonz <sup>(1)</sup>	Output Disable to Output in High Z	<b>—</b>	25	_	30	_	35	ns	
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0		0	_	ns	
tPD <sup>(1)</sup>	Chip Disable to Power Down Time	T -	50	_	50		50	ns	
tsop	SEM Flag Update Pulse (OE or SEM)	15		20		20		ns	
		.,						,	
twc	Write Cycle Time	50		65		80		ns	
tcw <sup>(2)</sup>	Chip Select to End of Write	40		50	_	55		ns	
taw	Address Valid to End of Write	40		50		55		ns	
tas1 <sup>(3)</sup>	Address Set-up to Write Pulse Time	5		5		5		ns	
tas2	Address Set-up to CS Time	0		0		0_		ns	
twp	Write Pulse Width	40		45		50	_	ns	
twn <sup>(4)</sup>	Write Recovery Time	0	_	0		0	_	ns	
tow	Data Valid to End of Write	35		40		45		ns	
toH <sup>(4)</sup>	Data Hold Time	0		0		0		ns	
tonz(1)	Output Disable to Output in High Z	_	25	-	30		35	ns	
twnz <sup>(1)</sup>	Write Disable to Output in High Z		25		30		35	ns	
tow <sup>(1, 4)</sup>	Output Active from End of Write	0	_	0	-	0		ns	
tswrd	SEM Flag Write to Read Time	15		15	_	15	_	ns	
tsps	SEM Flag Contention Window	15		15	_	15	_	ns	
NOTES:								2803 tbl 10	

- This parameter is quaranteed by design but not tested.
   To access RAM CS ≤ VIL and SEM ≥ VIH. To access semaphore, CS ≥ VIH and SEM ≤ VIL.
   tast= 0 if R/W is asserted low simultaneously with or after the CS low transition.
- 4. For  $\overline{\text{CS}}$  controlled write cycles, twn= 5ns, tbH= 5ns, tow= 5ns.

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

	Parameters	-2	5 <sup>(11)</sup>	-30 <sup>(11)</sup>		-35		-40		
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY Cy	rcle - MASTER MODE <sup>(3)</sup>									
tBAA	BUSY Access Time from Address	-	25		30		35	_	40	ns
tBDA	BUSY Disable Time from Address	-	. 20		25		30		35	ns
tBAC	BUSY Access Time to Chip Select		20	_	25	_	30	_	35	ns
tBDC	BUSY Disable Time to Chip Select	-	20	_	25	_	30	_	30	ns
taps <sup>(6)</sup>	Arbitration Priority Set-up Time	5	-	5		5 .	_	5	. —	ns
tBDD	BUSY Disable to Valid Time	<u> </u>	Note 9	_	Note 9		Note 9	_	Note 9	ns
BUSY Cy	rcle - Slave Mode <sup>(4)</sup>						* ******			
tws <sup>(7)</sup>	Write to BUSY Input	0	_	0		0		0		ns
twH <sup>(8)</sup>	Write Hold After BUSY	15	_	20	-	25		25		ns
Port-to-F	Port Delay Timing									<u></u>
twdd <sup>(5)</sup>	Write Pulse to Data Delay	-	50	_	55		60	_	65	ns
todo <sup>(5)</sup>	Write Data Valid to Read Data Valid	T -	35	_	40	_	45	_	50	ns
Interrupt	Timing	-								L=
tas <sup>(10)</sup>	Address Set-up Time	5	-	5	_	5	_	5	_	ns
twR <sup>(10)</sup>	Write Recovery Time	0		0		0		0		ns
tins	Interrupt Set Time	_	20	_	25	_	30		35	ns
tinn	Interrupt Reset Time	-	20		25	_	30	_	35	ns

#### NOTES:

- This parameter is guaranteed by design but not tested.
   To access RAM, CS ≤ VIL and SEM ≥ VIH. To access semaphore, CS ≥ VIH and SEM ≤ VIL.
- 3. When the module is being used in the Master Mode ( $M/\overline{S} \ge V_{IH}$ ).
- 4. When the module is being used in the Slave Mode  $(M\overline{S} \le VIL)$ .
- 5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
- 6. To ensure that the earlier of the two ports wins.
- 7. To ensure that the write cycle is inhibited during contention.
- 8. To ensure that a write cycle is completed after contention.
- 9. tedd is a calculated parameter and is the greater of 0, twod twp (actual), or todd twp (actual).
- 10. If CS is used to control interrupt, then tas=0 and twn= 5ns.
- 11. Preliminary specifications only.


 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			-50	0 -65		-80		
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY Cy	cle - MASTER MODE <sup>(3)</sup>	-						
tbaa	BUSY Access Time from Address	_	50	-	55	_	55	ns
teda	BUSY Disable Time from Address	l –	45	_	45	_	45	ns
tBAC	BUSY Access Time to Chip Select		45	_	50	_	55	ns
tBDC	BUSY Disable Time to Chip Select	_	40	_	45		45	ns
taps(6)	Arbitration Priority Set-up Time	5	_	5	_	5	_	ns
tBDD	BUSY Disable to Valid Time	_	Note 9	_	Note 9	_	Note 9	ns
BUSY Cy	cle - Slave Mode <sup>(4)</sup>							
tws <sup>(7)</sup>	Write to BUSY Input	0	_	0	_	0	_	ns
twH <sup>(8)</sup>	Write Hold After BUSY	25	·	30	_	30	_	ns
Port-to-P	ort Delay Timing							
twdd <sup>(5)</sup>	Write Pulse to Data Delay	_	70	_	85	_	95	ns
todo <sup>(5)</sup>	Write Data Valid to Read Data Valid	-	55	_	70	_	80	ns
Interrupt	Timing							
tas <sup>(10)</sup>	Address Set-up Time	5	_	5		5	_	ns
twn <sup>(10)</sup>	Write Recovery Time	0	_	0	-	0	_	ns
tins	Interrupt Set Time	_	45	_	45	_	55	ns
tinr	Interrupt Reset Time	_	45	_	45	_	55	ns

#### NOTES:


- 1. This parameter is guaranteed by design but not tested.
- 2. To access RAM,  $\overline{CS} \le V_{IL}$  and  $\overline{SEM} \ge V_{IH}$ . To access semaphore,  $\overline{CS} \ge V_{IH}$  and  $\overline{SEM} \le V_{IL}$ .
- 3. When the module is being used in the Master Mode ( $M\overline{S} \ge V_{IH}$ ).
- 4. When the module is being used in the Slave Mode ( $\overline{MS} \le VIL$ ).
- 5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
- 6. To ensure that the earlier of the two ports wins.
- 7. To ensure that the write cycle is inhibited during contention.
- 8. To ensure that a write cycle is completed after contention.
- 9. tbdd is a calculated parameter and is the greater of 0, twbd twp (actual), or tbdd twp (actual).
- 10. If  $\overline{\text{CS}}$  is used to control interrupt, then tas=0 and twn= 5ns.

## TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE)(1,2,4)



7


### TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE)(1,3,5)



#### NOTES:

- 1. R/W is High for Read Cycles
- 2. Device is continuously enabled.  $\overline{CS} = Low$ .  $\overline{UB}$  or  $\overline{LB} = Low$ . This waveform cannot be used for semaphore reads.
- 3. Addresses valid prior to or coincident with CS transition low.
- 4.  $\overline{OE} = Low$ .
- 5. To access RAM,  $\overline{CS} = Low$ ,  $\overline{UB}$  or  $\overline{LB} = Low$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CS} = H$  and  $\overline{SEM} = Low$ .
- 6. This parameter is guaranteed by design but not tested.


### TIMING WAVEFORM OF READ CYCLE NO. 3 (UB OR LB CONTROLLED TIMING)(1,3,4,5)



#### NOTES:

- 1. R/W is High for Read Cycles
- 2. Device is continuously enabled.  $\overline{CS}$  = Low.  $\overline{UB}$  or  $\overline{LB}$  = Low. This waveform cannot be used for semaphore reads.
- 3. Addresses valid prior to or coincident with CS transition low.
- OE = Low.
- 5. To access RAM,  $\overline{CS} = Low \overline{UB}$  or  $\overline{LB} = Low$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CS} = H$  and  $\overline{SEM} = Low$ .
- 6. This parameter is guaranteed by design but not tested.

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1,3,5,8)




R/W is High for Read Cycles

2. Device is continuously enabled.  $\overline{CS}$  = Low.  $\overline{UB}$  or  $\overline{LB}$  = Low. This waveform cannot be used for semaphore reads.

3. Addresses valid prior to or coincident with CS transition low.


- 5. To access RAM,  $\overline{CS}$  = Low,  $\overline{UB}$  or  $\overline{LB}$  = Low,  $\overline{SEM}$  = H. To access semaphore,  $\overline{CS}$  = H and  $\overline{SEM}$  = Low.
- 6. Timing depends on which enable signal is asserted last.
- 7. Timing depends on which enable signal is de-asserted first.
- 8. If OE is Low during a R/W controlled write cycle, the write pulse width must be larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If OE is High during a R/W controlled write cycle, this requirement does not apply and the write pulse width be as short as the specified twp.
- 9. This parameter is guaranteed by design but not tested.

### TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text{CS}}$ , $\overline{\text{UB}}$ , $\overline{\text{LB}}$ CONTROLLED TIMING)(1,3,5,8)



- R/W must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a Low UB or LB and a Low CS and a Low R/W for memory array writing cycle.
- twn is measured from the earlier of CS or R/W (or SEM or R/W) going high to the end of write cycle.
- During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CS or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last.
- Timing depends on which enable signal is de-asserted first,
- 8. If  $\overline{OE}$  is low during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. This parameter is guaranteed by design but not tested.


# TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING (EITHER SIDE)(1)



#### NOTE:

1.  $\overline{CS}$  = High for the duration of the above timing (both write and read cycle).


# TIMING WAVEFORM OF SEMAPHORE CONTENTION(1,3,4)



#### 2803 drw 12

- 1. Don = DoL = Low, L\_\overline{CS} = R\_\overline{CS} = High. Semaphore Flag is released form both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going High to R/WB or SEMB going High.
- 4. If ters is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

# TIMING WAVEFORM OF READ WITH $\overline{BUSY}$ (M/ $\overline{S} \ge Vih$ )(2)




## NOTES:


- 1. To ensure that the earlier of the two ports wins.
- 2. L CS = R CS = Low
- 3.  $\overline{OE}$  = Low for the reading port.

2803 drw 13


# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY $(M/\overline{S} \le VIL)^{(1,2)}$




# TIMING WAVEFORM OF WRITE WITH BUSY (M/S VIL)



# WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CS TIMING(1)




# WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING(1)




- 1. All timing is the same for left and right ports, Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

# WAVEFORM OF INTERRUPT TIMING(1)



- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See InterruptTruth Table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable is de-asserted first.

# WAVEFORM OF INTERRUPT TIMING(1)



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See InterruptTruth Table.
- Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable is de-asserted first.

# TRUTH TABLE I: NON-CONTENTION READ/WRITE CONTROL<sup>(1, 2, 3)</sup>

		Inpu	ıts <sup>(1)</sup>			Out	puts	
CS	R∕W	ŌĒ	ŪB	ĽВ	SEM	I/O8 - I/O15	1/00 - 1/07	Mode
Н	Х	Х	Х	Х	Н	Hi-Z	Hi-Z	Deselected: Power Down
Х	Х	Х	Н	Н	Н	Hi-Z	Hi-Z	Both Bytes Deselected
L	L	Х	L	Н	Н	DATAIN	Hi-Z	Write to Upper Byte Only
L	L	Х	Н	L	H	Hi-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L.	Н	L	L	Н	Н	DATAOUT	Hi-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	Hi-Z	DATAOUT	Read Lower Byte Only
L	Н	L	L	L	Н	DATAout	DATAout	Read Both Bytes
Х	Х	Н	Х	Х	Х	Hi-Z	Hi-Z	Outputs Disabled

NOTES: 1. AOL - A12 ≠ AOR - A12R 2803 tbl 13

## TRUTH TABLE II: SEMAPHORE READ/WRITE CONTROL

		lnp	uts			Out	puts	
2	R/₩	ᅙ	ŪB	ĪΒ	SEM	I/O8 - I/O15	I/Oo - I/O7	Mode
Τ	Н	L	Х	Х	L	DATAout	DATAout	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAOUT	DATAout	Read Data in Semaphore Flag
Н	<u>_</u>	Х	Х	Х	L	DATAIN	DATAIN	Write DIN0 into Semaphore Flag
Χ	<u>_</u>	Х	Н	Н	L	DATAIN	DATAIN	Write DIN0 into Semaphore Flag
L	Х	Х	L	Х	L	_	_	Not Allowed
L	Х	Х	Х	L	L	_	<del>-</del>	Not Allowed

NOTES:


1. AOL - A12 ≠ A0R - A12R

2803 tbl 14

## INTERRUPT/BUSY FLAGS, DEPTH/WIDTH EXPANSION, MASTER/SLAVE CONTROL, **SEMPAHORES**

For more details regarding Interrupt/Busy flags, depth/width expansion, master/slave control, or semaphore operations, please consult the IDT7025 datasheet.

# PACKAGE DIMENSIONS 7MB1006




2803 drw 20

2803 drw 21

## **PACKAGE DIMENSIONS**

7MB1008



**BOTTOM VIEW** 



# 8K/16K x 9 CMOS DUAL-PORT STATIC RAM MODULES

PRELIMINARY IDT7M1004 IDT7M1005

## **FEATURES:**

- High density 8K/16K x 9 CMOS Dual-Port Static RAM modules
- Fast access times
  - -commercial: 30, 35, 45, 55, 65ns
  - -military: 40, 45, 55, 65, 80, 100ns
- Fully asynchronous read/write operation from either port
- Expand data bus width to 18 bits or more using external arbitration
- Surface mounted LCC packages allow through-hole module to fit on a 60-pin sidebrazed DIP
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible

## **DESCRIPTION:**

The IDT7M1004/1005 are 8K/16K x 9 high speed CMOS Dual-Port static RAM modules constructed on a co-fired ceramic substrate using 8 IDT7012 (2K x 9) Dual-Port RAMs or depopulated using only 4 IDT7012 Dual-Port RAMs., The

IDT7M1004/1005 modules are designed to be used for stand alone 9-bit word width systems where on-chip arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.


This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory.

The IDT7M1004/1005 modules are packaged in a 60-pin ceramic sidebrazed DIP (Dual In-line Package). Maximum access times as fast as 30ns are available over the commercial temperature range and 40ns over the military temperature range.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

## **FUNCTIONAL BLOCK DIAGRAMS**

IDT7M1005 (16K x 9)




2797 drw 01

CEMOS is a trademark of Integrated Device Technology, Inc.

**APRIL 1992** 

## IDT7M1004 (8K x 9)



## PIN CONFIGURATION

	,		
Vcc	1 1		60 GND
L_R/W	2		59 R_R/W
L_A(0)	3		58 R_A(0)
L_A(1)	4		57 R_A(1)
L_A(2)	5		56 R_A(2)
L_A(3)	6		55 R_A(3)
L_A(4)	7		54 🔲 R_A(4)
GND	8		53 R_A(5)
L_A(5)	9		52 R_A(6)
L_A(6)	10		51 R_A(7)
L_A(7)	11		50 R_A(8)
L_A(8)	12		49 R_A(9)
L_A(9)	13		48 R_A(10)
L_A(10)	14		47 R_A(11)
L_A(11)	15		46 R_A(12)
Vcc	<u> </u>		45 🔲 GND
L_A(12)	17		44 R_A(13)
L_A(13)	18		43 R_OE
L Œ	19		42 R_CS
L CS	20		41 R_I/O(0)
L_I/O(0)	21		40 R_I/O(1)
L_I/O(1)	22		39 R_I/O(2)
L_I/O(2)	23		38 🔲 GND
L_I/O(3)	24		37 R_I/O(3)
L_I/O(4)	25		36 R_I/O(4)
L_I/O(5)	26		35 R_I/O(5)
L_I/O(6)	27	÷	34 R_I/O(6)
L_I/O(7)	28		33 R_I/O(7)
L_I/O(8)	29		32 R_I/O(8)
GND	30		31 🔲 Vcc

DIP

TOP VIEW

2797 drw 03

## PIN NAMES(1)

I III IIAIII LO						
Left Port	Right Port	Names				
L_CS	R_CS	Chip Selects				
L_R/W	R_R∕₩	Read/Write Enables				
L_OE	R_ŌĒ	Output Enables				
L_A (0-13)	R_A (0-13)	Address Inputs				
L_I/O (0-8)	R_I/O (0-8)	Data Input/Outputs				
V	cc	Power				
GI	ND.	Ground				

NOTE:

2797 tbl 01

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTE:

. 2797 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

On the IDT7M1004 option (8Kx9) L\_A13 and R\_A13 need to be connected to GND for proper operation of the module.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit		
Vcc	Supply Voltage	4.5	5.0	5.5	V		
GND	Supply Voltage	0	0	0	٧		
ViH	Input High Voltage	2.2	_	6.0	٧		
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	V		

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	οv	5.0V ± 10%
Commercial	0°C to +70°C	ΟV	5.0V ± 10%

2797 tbl 04

# CAPACITANCE TABLE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Parameter Conditions		IDT7M1005 Max.	Unit	
C_IN(1)	Input Capacitance (A0–10, OE, R/W)	V_IN = 0V	100	55	pF	
C_IN(2)	Input Capacitance (Data)	V_IN = 0V	100	55	pF	
C_IN(3)	Input Capacitance (A11–13, CS)	V_IN = 0V	15	15	pF	
Cout	Output Capacitance (Data)	V_out = 0V	100	55	рF	

2797 tbl 03

NOTE:

2797 tbl 05

## DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			IDT7N	/1004	IDT7		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage	Vcc = Max. Vin = GND to Vcc	_	40	_	80	μА
ILO	Output Leakage	Vcc = Max. CS ≥ ViH, Vout = GND to Vcc		40		80	μА
VoL	Output Low Voltage	Vcc = Min. loL = 4mA		0.4		0.4	V
Vон	Output High Voltage	VCC = Min. IOH = -4mA	2.4	_	2.4	_	V

2797 tbl 06

			С	ommer	cial				
Symbol	Parameter	Test Conditions	Min.	Max.(1	Max. <sup>(2)</sup>	Min.	Max. <sup>(1</sup>	Max. <sup>(2)</sup>	Unit
ICC2	Dynamic Operating Current (Both Ports Active)	Vcc = Max., CS ≤ VIL, Outputs Open, f = fMAX	T-	500	870		560	860	mA
Icc1	Standby Supply Current (One Port Inactive)	Vcc = Max., CS_L or CS_R ≥ ViH Outputs Open, f = fMAX	T-	370	650	<u> </u>	430	750	mA
ISB1	Standby Supply Current (Both Ports Inactive)	Vcc = Max., CS_L and CS ≥ VIH Outputs Open, f = fMAX	_	280	560	_	280	560	mA
ISB2	Full Standby Supply Current (Both Ports Inactive)	CS_L and CS_R ≥ Vcc0.2V Vin > Vcc 0.2V or < 0.2V, f=0		60	120	_	120	240	mA

NOTES:

2797 tbl 07

NOTE:

<sup>1.</sup> VIL ≥ -3.0V for pulse width less than 20ns.

<sup>1.</sup> This parameter is guaranteed by design but not tested.


<sup>1.</sup> IDT7M1004 (8K x 9) version only.


<sup>2.</sup> IDT7M1005 (16K x 9) version only.

## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2797 tbl 08





2797 drw 04

\*Including scope and jig.

Figure 1. Output Load

Figure 2. Output Load (For tcHz, tcLz, toHz, toLz, twHz, tow)

7

## **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 


		-3	Ū <sub>(a)</sub>	-3	5 <sup>(9)</sup>		0	-4	5		55	-6	55	-80	) <sup>(10)</sup>	-10	0(10)	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle																	
trc	Read Cycle Time	30		35	_	40	_	45		55	_	65		80	_	100	_	ns
taa	Address Access Time	-	30	_	35	_	40		45		55	_	65	_	80	<u> </u>	100	ns
tacs <sup>(2)</sup>	Chip Select Access Time	_	30	_	35	_	40		45	-	55	-	65	_	80		100	ns
toe	Output Enable Access Time	-	15		20	-	20	_	25	-	30	-	35	_	40	-	45	ns
toн	Output Hold from Address Change	0	-	0	_	0	_	0		0	_	0	-	0	-	0		ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3	-	3	_	5	-	5		5	-	5	-	5	_	5		ns
tcHz <sup>(1)</sup>	Chip Deselect to Output in High Z	_	15	_	15	_	15	_	20		25	_	30	_	35	-	40	ns
toLZ (1)	Output Enable to Output in Low Z	3	_	3	_	3	_	5		5	_	5	_	5	_	5	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	_	15		15	-	15	_	20	-	25	_	30	_	35	_	40	ns
t <sub>PU</sub> <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0	-	0	_	0	-	0	-	0	-	0	-	0	_	ns
t <sub>PD</sub> <sup>(1)</sup>	Chip Deselect to Power Up Time	_	50	_	50	-	50	[-	50	-	50	-	50	-	50	-	50	ns
Write Cy	cle																	
twc	Write Cycle Time	30	_	35		40	_	45	_	55	_	65	l —	80	I —	100	_	ns
tcw <sup>(2)</sup>	Chip Select to End of Write	25	_	30	_	35	-	40		45	_	50	-	55	-	60	_	ns
taw	Address Valid to End of Write	25		30	-	35	-	40	_	45	-	50	-	55	-	60	_	ns
tas	Address Set-Up Time	0	<u> </u>	0	_	0	_	0	_	0		0		0	_	0		ns
twp	Write Pulse Width	25	l – .	30	_	35		35		40		50	_	55		60	_	ns
twn	Write Recovery Time	0	<u>l — .</u>	0	_	0		0	L-	0		0	_	0		0	_	ns
tow	Data Valid to End of Write	20	-	25	_	25	_	25	_	30	_	40	-	45	_	50	_	ns
toн	Data Hold Time	0		0	_	0_		0	<u> </u>	0		0		0		0	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	_	15		15	_	15	_	20	_	25	_	30	_	35	_	40	ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z	_	15	_	15	_	15	_	20	-	25	_	30	_	35	_	40	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	-	0	_	0	_	0	-	0	_	0	_	0	_	0	_	ns

1. This parameter is guaranteed by design but not tested.


- 2. To access RAM array, CS ≤ Vil.
- 3. Master mode is not available on this module.
- 4. The module is always in the Slave Mode.
- 5. Port-to-Port delay through the RAM cells from the writing port to the reading port.6. To ensure that the earlier of the two ports wins.
- 7. To ensure that the write cycle is inhibited during contention.
- 8. To ensure that a write cycle is completed after contention.
- 9. This speed is currently available in commercial versions only.
- 10. This speed is currently available in military versions only.

5 7.9

# TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE) (1, 2, 4)




# TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE) (1, 3, 5)




2797 drw 07

- 1. R/W is high for Read Cycles
- Device is continuously enabled, Section 1.
   Device is continuously enabled, Section 2.
   Addresses valid prior to or coincident with Section 1.
- 4. OE = L
- 5. To access RAM,  $\overline{CS} = L$ . To access semaphore,  $\overline{CS} = H$ .
- 6. This parameter is guaranteed by design but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING) (1, 3, 5, 8)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) (1, 3, 5, 8)




- 1. R/W must be high during all address transitions.
- A write occurs during the overlap (twr) of a low CS and a low RW for memory array writing cycle.
   twn is measured from the earlier of CS or RW going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last.
- 7. Timing depends on which enable signal is de-asserted first.
- 8. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. This parameter is guaranteed by design but not tested.


# 7

## **PACKAGE DIMENSIONS**

## 7M1004



## 7M1005





# 128K x 8 64K x 8 CMOS DUAL-PORT STATIC RAM MODULE

PRELIMINARY IDT7M1001 IDT7M1003

## **FEATURES**

- High density 1M/512K CMOS dual-port static RAM module
- · Fast access times:
  - commercial 25, 30, 35, 40, 50, 65ns
  - military 35, 40, 50, 65, 80ns
- · Fully asynchronous read/write operation from either port
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted LCC (leadless chip carriers) components on a 64-pin sidebraze DIP (Dual In-line Package)
- · Multiple Vcc and GND pins for maximum noise immunity
- Single 5V (±10%) power supply
- Input/outputs directly TTL compatible

# PIN CONFIGURATION(1)

Vcc 🗆	1	$\bigcirc$	64		GND
R/WL□	2		63	Ð.	R∕₩̃R
OEL [	3		62	F.	ŌĒR
ČŠ.	4		61	Ħ	CSR
SEML [	5		59	Ħ	SEM R
	6			Ħ	AOR
Aol [			60	H	
A1L	7		58	님	A1R
GND 🗆	8		57	닏	A2R
A2L 🗆	9		56	H	A3R
Азь 🗆	10		55	H	A4R
A4L	11		54	П	A5R
A5L	12		53	$\Box$	A6R
<b>A</b> 6L □	13		52		<b>A</b> 7R
A7L 🗀	14		51	$\Box$	A8R
Asl 🗆	15		50		A9R
A9L	16		49		A10R
A10L	17		48		A11R
A11L	18		47	Б	A12R
A12L	19		46	F	A13R
A13L	20		45	F	A14R
A14L	21		44	F	A15R
A15L	22		43	Ħ	A16R
A16L	23		42	Ħ	GND
I/O oL	24		41	Ħ	I/Oor
1/01L			40	Ħ	I/O1R
	25			H	
I/O 2L 🗆	26		39	H	I/O <sub>2</sub> R
1/O3L [	27		38	H	I/O3R
1/0 4L 🗀	28		37	Ц	I/O4R
I/O 5L 🗀	29		36	U	I/O5R
I/O 6L 🗀	30		35	口	I/O6R
1/07L	31		34		I/O7R
GND 🗆	32		33		Vcc

DIP TOP VIEW

2804 drw 01

#### NOTE:

## **DESCRIPTION:**

The IDT7M1001/IDT7M1003 is a 128K  $\times$  8 /64K  $\times$  8 high-speed CMOS dual-port static RAM module constructed on a multilayer ceramic substrate using eight IDT7006 (16K  $\times$  8) dual-port RAMs and two IDT FCT138 decoders or depopulated using only four IDT7006s and two decoders.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via semaphore (SEM) "handshake" signaling. The IDT7M1001/1003 module is designed to be used as stand-alone dual-port RAM where on-chip hardware port arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

The IDT7M1001/1003 module is packaged on a multilayer co-fired ceramic 64-pin DIP (Dual In-line Package) with dimensions of only 3.2" x 0.62" x 0.38". Maximum access times as fast as 25ns over the commercial temperature range and 35ns over the military temperature range are available.

All inputs and outputs of the IDT7M1001/1003 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

All IDT military module semiconductor components are manufacured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

### **PIN NAMES**


Left Port	Right Port	Description
A (0-16)L	A (0-16)R	Address Inputs
I/O (0-7)L	I/O (0-7)R	Data Inputs/Outputs
R/WL	R/WR	Read/Write Enables
<u>CS</u> L	<del>CS</del> R	Chip Select
ŌĒL	ŌĒR	Output Enable
SEML	SEMR	Semaphore Control
V	cc	Power
G	ND	Ground

2804 tbl 01


CEMOS is a trademark of Integrated Device Technology, Inc.

For the IDT7M1003 (64K x 8) version, Pins 23 & 43 must be connected to GND for proper operation of the module.

## **FUNCTIONAL BLOCK DIAGRAM**



## 7M1003



# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ŷ
lout	DC Output Current	50	50	mA

### NOTE:

804 tbl 02

# CAPACITANCE<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Test Conditions	Max.	Unit
CIN1	Input Capacitance (CS or SEM)	VIN = 0V	15	pF
CIN2	Input Capacitance (Data, Address, All Other Controls)	VIN = 0V	100	pF
Соит	Output Capacitance (Data)	Vout = 0V	100	pF

## NOTE:

2804 tbl 03

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	οV	5.0V ± 10%
Commercial	0°C to +70°C	ov	5.0V ± 10%

2804 tbl 04

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	-	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	٧

#### NOTE:

2804 tbl 05

1. VIL (min.) = -3.0V for pulse width less than 20ns.

## DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

	,		Commercial						
Symbol	Parameter_	Test Conditions	Min.	Max.(1	Max. <sup>(2)</sup>	Min.	Max. <sup>(1)</sup>	Max.(2)	Unit
ICC2	Dynamic Operating Current (Both Ports Active)	Vcc = Max., <del>CS</del> ≤ V <sub>I</sub> L, <del>SEM</del> ≥ V <sub>I</sub> H Outputs Open, f = fMAX		940	660	_	1130	790	mA
Icc <sub>1</sub>	Standby Supply Current (One Port Active)	Vcc = Max., L_ <del>CS</del> or R_ <del>CS</del> ≥ ViH Outputs Open, f = fMAX	<del></del>	750	470		905	565	mA
ISB1	Standby Supply Current (TTL Levels)	Vcc = Max., L_CS and R_CS ≥ ViH Outputs Open, f = fMax L_SEM and R_SEM ≥ Vcc =0.2V	_	565	285		685	345	mA
ISB2	Full Standby Supply Current (CMOS Levels)	L_CS and R_CS ≥ Vcc =0.2V Vin > Vcc 0.2V or < 0.2V L SEM and R_SEM ≥ Vcc =0.2V		125	65		245	125	mA

#### NOTES

- IDT7M1001 (128K x 8) version only.
- 2. IDT7M1003 (64K x 8) version only.

2804 tbl 06

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> This parameter is guaranteed by design but not tested.

# 7

## DC ELECTRICAL CHARACTERISTICS

 $(Vcc=5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 


			IDT7	M1001	IDT7N		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage (Address, Data & Other Controls)	Vcc = Max. Vin = GND to Vcc	_	80	_	40	μА
lu	Input Leakage (CS and SEM)	Vcc = Max. Vin = GND to Vcc	-	10	-	10	μА
ILO	Output Leakage (Data)	Vcc = Max. CS ≥ ViH, VouT = GND to Vcc	<del>-</del>	80	_	40	μА
Vol.	Output Low Voltage	Vcc = Min. lol = 4mA	_	0.4	_	0.4	٧
<b>V</b> он	Output High Voltage	Vcc = Min. IoH = -4mA	2.4	_	2.4	_	٧

2804 tbl 07

## **AC TEST CONDITIONS**

The second secon	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2804 tbl 08



\*Including scope and jig.

• . ..

### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		-2	5 <sup>(5)</sup>	-30 <sup>(5)</sup>		-35 <sup>(5)</sup>		-40		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									
trc	Read Cycle Time	25	_	30	_	35	_	40		ns
taa	Address Access Time	_	25	_	30		35		40	ns
tacs <sup>(2)</sup>	Chip Select Access Time		25	_	30	_	35	_	40	ns
toe	Output Enable Access Time	_	13		15	_	20	_	25	ns
tон	Output Hold From Address Change	3	_	3		3		3		ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3		3		3		3	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	18		20		20	_	20	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	3	_	3		3	_	3	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	_	18	_	20	_	20	_	20	ns
tpu <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0		0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Disable to Power Down Time		50	_	50		50		50	ns
tsop	SEM Flag Update Pulse (OE or SEM)	12		12		15		15		ns
Write Cy	cle									
twc	Write Cycle Time	25		30		35		40		ns
tcw <sup>(2)</sup>	Chip Select to End of Write	20		25		30		35	_	ns
taw	Address Valid to End of Write	20	_	25	_	30	_	35	_	ns
tas1 <sup>(3)</sup>	Address Set-up to Write Pulse Time	5		5	_	5		5	_	ns
tas2	Address Set-up to CS Time	0		0	_	0		0	_	ns
twp	Write Pulse Width	20		25	_	30	_	35	_	ns
twr <sup>(4)</sup>	Write Recovery Time	0	_	0	_	0		0	_	ns
tow	Data Valid to End of Write	15	_	20	_	25		30	_	ns
tDH <sup>(4)</sup>	Data Hold Time	0	_	0		0	_	0	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	_	18	_	20	_	20	_	20	ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z	_	18		20	_	20	_	20	ns
tow <sup>(1, 4)</sup>	Output Active from End of Write	0		0		0		0	_	ns
tswrd	SEM Flag Write to Read Time	10	_	13	_	15		15	_	ns
tsps	SEM Flag Contention Window	10		13	_	15		15	_	ns
Port-to-P	ort Delay Timing									
twdd <sup>(6)</sup>	Write Pulse to Data Delay		50		55		60		65	ns
tDDD <sup>(6)</sup>	Write Data Valid to Read Data Valid	_	35	_	40		45		50	ns

NOTES:

1. This parameter is quaranteed by design but not tested.

2. To access RAM  $\overline{CS} \le VIL$  and  $\overline{SEM} \ge VIH$ . To access semaphore,  $\overline{CS} \ge VIH$  and  $\overline{SEM} \le VIL$ .

3.  $t_{AS1}=0$  if  $R/\overline{W}$  is asserted low simultaneously with or after the  $\overline{CS}$  low transition.

4. For CS controlled write cycles, twn= 5ns, toH= 5ns, toW= 5ns.

Preliminary specifications only.

6. Port-to-Port delay through the RAM cells from the writing port to the reading port.


## **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 


		-5	0	-6	5	-80	)	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
trc	Read Cycle Time	50	-	65	-	80	_	ns
taa	Address Access Time	_	50		65		80	ns
tacs <sup>(2)</sup>	Chip Select Access Time	_	50	_	65		80	ns
tos	Output Enable Access Time		30	_	35	_	40	ns
tон	Output Hold From Address Change	3	_	3		3	_	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3		3	_	3	_	ns
tcHz <sup>(1)</sup>	Chip Deselect to Output in High Z	l –	25		30		35	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	3	_	3	_	3	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	_	25	_	30	_	35	ns
t <sub>PU</sub> (1)	Chip Select to Power Up Time	0	_	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Disable to Power Down Time	_	50	_	50	_	50	ns
tsop	SEM Flag Update Pulse (OE or SEM)	15		20		20		ns
Write Cy	cle							
twc	Write Cycle Time	50	_	65		80		ns
tcw <sup>(2)</sup>	Chip Select to End of Write	40	-	50	_	55	_	ns
taw	Address Valid to End of Write	40	_	50	_	55	-	ns
tas1 <sup>(3)</sup>	Address Set-up to Write Pulse Time	5	_	5	_	5	-	ns
tas2	Address Set-up to CS Time	0	_	0	_	0	_	ns
twp	Write Pulse Width	40	-	45	_	50	_	ns
twr <sup>(4)</sup>	Write Recovery Time	0	-	0 -		0	_	ns
tow	Data Valid to End of Write	35	_	40	_	45	_	ns
toH <sup>(4)</sup>	Data Hold Time	0	_	0	_	0	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	_	25	_	30		35	ns
twnz <sup>(1)</sup>	Write Enable to Output in High Z		25	_	30	_	35	ns
tow <sup>(1, 4)</sup>	Output Active from End of Write	0	_	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	15		15	_	15		ns
tsps	SEM Flag Contention Window	15	_	15		15		ns
Port-to-F	Port Delay Timing				•			
twoo <sup>(5)</sup>	Write Pulse to Data Delay	_	70	_	85	_	95	ns
todo <sup>(5)</sup>	Write Data Valid to Read Data Valid	_	55		70		80	ns
NOTES:								2804 tbl 10

- This parameter is quaranteed by design but not tested.
   To access RAM CS ≤ VIL and SEM ≥ VIH. To access semaphore, CS ≥ VIH and SEM ≤ VIL.
- 3.  $t_{AS1}=0$  if  $R/\overline{W}$  is asserted low simultaneously with or after the  $\overline{CS}$  low transition.
- 4. For CS controlled write cycles, twn= 5ns, tpH= 5ns, tow= 5ns.
- 5. Port-to-Port delay through the RAM cells from the writing port to the reading port.

# TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE)(1,2,4)



# TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE)(1,3,5)




- 1. R/W is High for Read Cycles
- 2. Device is continuously enabled. CS = Low. This waveform cannot be used for semaphore reads.

  3. Addresses valid prior to or coincident with CS transition low.
- 4. OE = Low.
- 5. To access RAM,  $\overline{\text{CS}}$  = Low,  $\overline{\text{SEM}}$  = H. To access semaphore,  $\overline{\text{CS}}$  = H and  $\overline{\text{SEM}}$  = Low.
- 6. This parameter is guaranteed by design but not tested.

# 7


# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1,3,5,8)



#### NOTES:

- 1. R/W is High for Read Cycles
- 2. Device is continuously enabled.  $\overline{CS} = Low$ .  $\overline{UB}$  or  $\overline{LB} = Low$ . This waveform cannot be used for semaphore reads.
- 3. Addresses valid prior to or coincident with CS transition low.
- 4. OE = Low.
- 5. To access RAM,  $\overline{CS} = Low$ ,  $\overline{UB}$  or  $\overline{LB} = Low$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CS} = H$  and  $\overline{SEM} = Low$ .
- 6. Timing depends on which enable signal is asserted last.
- 7. Timing depends on which enable signal is de-asserted first.
- 8. If  $\overline{OE}$  is Low during a R/W controlled write cycle, the write pulse width must be larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If  $\overline{OE}$  is High during a R/W controlled write cycle, this requirement does not apply and the write pulse width be as short as the specified twp.
- 9. This parameter is guaranteed by design but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( CS CONTROLLED TIMING)(1,3,5,8)



### NOTES:


1. R/W must be high during all address transitions.

2804 drw 09

2804 drw 08

- 2. A write occurs during the overlap (twp) of a Low UB or LB and a Low CS and a Low R/W for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{CS}$  or  $R/\overline{W}$  (or  $\overline{SEM}$  or  $R/\overline{W}$ ) going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CS or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 5. Timing depends on which enable signal is asserted last.
- 7. Timing depends on which enable signal is de-asserted first.
- 8. If  $\overline{OE}$  is low during a  $\overline{RW}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during an  $\overline{RW}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. This parameter is guaranteed by design but not tested.


# TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING (EITHER SIDE)(1)



NOTE:

1.  $\overline{CS}$  = High for the duration of the above timing (both write and read cycle).


# TIMING WAVEFORM OF SEMAPHORE CONTENTION(1,3,4)



2804 drw 11

- 1. Don = DoL = Low, L\_CS = R\_CS = High. Semaphore Flag is released form both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going High to R/WB or SEMB going High.
- 4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1)



NOTE: 1. L CS = R CS = Low

2804 drw 12

## **TRUTH TABLES**

# TABLE I: NON-CONTENTION READ/WRITE CONTROL<sup>(1)</sup>

	Inp	uts <sup>(1)</sup>		Outputs		
<del>CS</del>	R/W	ᅊ	SEM	1/00 - 1/07	Mode	
Н	X	Х	Н	Hi-Z	Deselected: Power Down	
L	L	X	Н	DATAIN	Write to Both Bytes	
L.	Н	L	Н	DATAOUT	Read Both Bytes	
Х	Х	Н	Х	Hi-Z	Outputs Disabled	

NOTE: 1. AOL — A12  $\neq$  AOR — A12R

# TABLE II: SEMAPHORE READ/WRITE CONTROL(1)

	lnp	outs		Outputs		
CS	R/W	ŌĒ	SEM	I/O0 - I/O7	Mode	
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag	
Х	_ <del>_</del>	Х	L	DATAIN	Write DINo into Semaphore Flag	
L	Х	Х	L	_	Not Allowed	
NOTE:		·		<u>.                                    </u>		2804 tbl 12


1. AOL — A12 ≠ A0R — A12R

## SEMAPHORE OPERATION

For more details regarding semaphores & semaphore operations, please consult the IDT7006 datasheet.


7.10

10



2804 drw 13

## 7M1003



2804 drw 14



# 128K/64K x 8 CMOS DUAL-PORT STATIC RAM MODULE

PRELIMINARY IDT7MP1021 IDT7MP1023

## **FEATURES**

- High density 1M/512K CMOS dual-port static RAM modules
- Fast access times: 25, 30, 35, 40, 50ns
- · Fully asynchronous read/write operation from either port
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted plastic components on a 64-lead SIMM (Single In-line Memory Module)
- Multiple Vcc and GND pins for maximum noise immunity

T VCC

- Single 5V (±10%) power supply
- Input/outputs directly TTL compatible

## PIN CONFIGURATION

		- 1	VCC
R_A(0)	2 .	3	L_A(0)
R_A(1)	4	5	L_A(1)
R_A(2)	6	7	L_A(2)
R_A(3)	8	9	L_A(3)
R_A(4)	10	11	L_A(4)
GND	12	13	L_A(5)
R_A(5)	14	15	L_A(5) L_A(6)
R_A(6)	16	17	L_A(0)
R_A(7)	18	19	L_A(8)
R_A(8)	20	21	L_A(9)
R_A(9)	22	23	L_A(10)
R_A(10)	24	25	GND
R_A(11)	26	27	LOE
R_OE	28	29	L R/W
R_R∕W	30	31	L SEM
R_SEM	32	33	L CS
R_CS	34	35	L_A(11)
GND	36	37	L_A(12)
R_A(12)	38	39	L_A(13)
R_A(13)	40	41	L_A(14)
R_A(14)	42	43	L_A(15)
R_A(15)	44	45	N.C.
N.C.	46	47	L_I/O(0)
R_I/O(0)	48	49	L_I/O(1)
R_I/O(1)	50	51	GND
R_I/O(2)	52	53	L_I/O(2)
R_I/O(3)	54	55	L_I/O(3)
R_I/O(4)	56	57	L I/O(4)
R_I/O(5)	58	59	
R_I/O(6)	60	61	L_I/O(5)
R_I/O(7)	62	63	L_I/O(6)
VCC	64	03	L_I/O(7)
		_	

SIMM TOP VIEW

2839 drw 01

### DESCRIPTION:

The IDT7MP1021/1023 is a 128K/64K x 8 high-speed CMOS dual-port static RAM module constructed on a multi-layer FR-4 substrate using decode logic and either eight IDT7006 (16K x 8) dual-port RAMs for the 7MP1021 or four IDT7006s for the 7MP1023.

The IDT7MP1021/1023 provide two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via semaphore (SEM) "handshake" signaling. The IDT7MP1021/1023 modules are designed to be used as stand-alone dual-port RAMs where on-chip hardware port arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

The IDT7MP1021/1023 modules are packaged on a 64-lead multilayer FR-4 SIMM (Single In-line Memory Module). Maximum access times as fast as 25ns over the commercial temperature range are available.

All inputs and outputs of the IDT7MP1021/1023 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

## **PIN NAMES**

Left Port	Right Port	Description	_
L_A (0-15)	R_A (0-15)	Address Inputs	_
L_I/O (0-7)	R_I/O (0-7)	Data inputs/Outputs	
L_R/W	R_R/W	Read/Write Enables	
L_CS	R_CS	Chip Select	_
L_OE	R_OE	Output Enable	_
L_SEM	R_SEM	Semaphore Control	_
V	cc	Power	_
G	ND	Ground	_

NOTE:

 For the IDT7MP1023 (64K x 8) version, Pins 45 & 46 must be connected to GND for proper operation of the module. These pins become L\_A(16) and R\_A(16) respectively for the IDT7MP1021 (128K x 8) version.


CEMOS is a trademark of Integrated Device Technology, Inc.

**COMMERCIAL TEMPERATURE RANGE** 


**APRIL 1992** 

## **FUNCTIONAL BLOCK DIAGRAM**

#### 7MP1021



## 7MP1023



# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	>
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

2839 tbl 02

2839 tbl 03

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended

# CAPACITANCE<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

periods may affect reliability.

Symbol	Parameter	Test Conditions	Max.	Unit
CIN1	Input Capacitance (CS or SEM)	Vin = 0V	15	pF
CIN2	Input Capacitance (Data, Address, All Other Controls)	VIN = 0V	100	pF
Соит	Output Capacitance (Data)	Vout = 0V	100	pF

NOTE:

1. This parameter is guaranteed by design but not tested.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc	
Commercial	0°C to +70°C	οV	5.0V ± 10%	

2020 #51.0

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
Vін	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	V
				2	839 tbl 0

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

## DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			ID.	IDT7MP1021/1023				
Symbol	Parameter	Test Conditions	Min.	Max. <sup>(1)</sup>	Max. <sup>(2)</sup>	Unit		
ICC2	Dynamic Operating Current (Both Ports Active)	Vcc = Max., <del>CS</del> ≤ ViL, <del>SEM</del> ≥ ViH Outputs Open, f = fMax	_	940	660	mA		
ICC1	Standby Supply Current (One Port Active)	Vcc = Max., L_ <del>CS</del> or R_ <del>CS</del> ≥ V <sub>IH</sub> Outputs Open, f = fMAX	_	750	470	mA		
ISB1	Standby Supply Current (TTL Levels)	Vcc = Max., L_GS and R_GS ≥ ViH Outputs Open, f = fMAX L_SEM and R_SEM ≥ Vcc −0.2V	_	565	285	mA		
ISB2	Full Standby Supply Current (CMOS Levels)	L_CS and R_CS ≥ Vcc -0.2V Vln > Vcc 0.2V or < 0.2V L_SEM and R_SEM ≥ Vcc -0.2V	_	125	65	mA		

NOTES:

1. For IDT7MP1021 (128K x 8) version only.

2. For IDT7MP1023 (64K x 8) version only.

2839 tbl 06

## DC ELECTRICAL CHARACTERISTICS

 $(Vcc=5.0V \pm 10\%, TA = 0°C to +70°C)$ 

			IDT7N	/P1021	IDT7M			
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit	
lu	Input Leakage (Address, Data & Other Controls)	Vcc = Max. Vin = GND to Vcc		80		40	μА	
[iLi]	Input Leakage (CS and SEM)	Vcc = Max. Vin = GND to Vcc		10		10	μА	
ILO	Output Leakage (Data)	Vcc = Max. CS ≥ ViH, Vout = GND to Vcc		80	1	40	μА	
Vol	Output Low Voltage	Vcc = Min. loL = 4mA	_	0.4	_	0.4	V	
Vон	Output High Voltage	Vcc = Min. IOH = -4mA	2.4		2.4	_	, V	

2839 tbl 07

## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2839 tbl 08




Figure 1. Output Load




Figure 2. Output Load (for tclz, tchz, tolz, tohz, twhz, tow)

\*Including scope and jig.

# **AC ELECTRICAL CHARACTERISTICS**


 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

	ĺ	7MP1023SxxM, 7MP1021SxxM									1	
Come beat		-2	5 <sup>(5)</sup>	-3	O <sup>(5)</sup>	-3	35 <sup>(5)</sup>	-4	10	-5	0	[
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	rcle											
trc	Read Cycle Time	25	_	30	_	35	_	40	_	50	_	ns
taa	Address Access Time		25		30		35		40		50	ns
tacs <sup>(2)</sup>	Chip Select Access Time		25	-	30		35	_	40	_	50	ns
toe	Output Enable Access Time	-	13	_	15	_	20	_	25	_	30	ns
tон	Output Hold From Address Change	3		3	_	3	_	3	-	3	_	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3	_	3	_	3		3	_	3	_	ns
tcнz <sup>(1)</sup>	Chip Deselect to Output in High Z	_	18	_	20	_	20	_	20	_	25	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	3		3	_	3	_	3		3	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	_	18	_ :	20		20	_	20		25	ns
teu <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0	_	0	_	0	_	0		ns
tPD <sup>(1)</sup>	Chip Disable to Power Down Time	_	50	_	50	_	50	_	50	_	50	ns
tsop	SEM Flag Update Pulse (OE or SEM)	12		12	_	15	_	15	_	15		ns
Write Cy	cle											
twc	Write Cycle Time	25	_	30		35	_	40	_	50	_	ns
tcw <sup>(2)</sup>	Chip Select to End of Write	20	_	25	_	30	_	35	-	40	_	ns
taw	Address Valid to End of Write	20	_	25	1	30	-	35	_	40		ns
tas1 <sup>(3)</sup>	Address Set-up to Write Pulse Time	. 5	_	5	-	5	-	5	_	5	_	ns
tas2	Address Set-up to CS Time	0		0	-	0	_	0	_	0	_	ns
twp	Write Pulse Width	20		25	_	30	-	35		40	_	ns
twn <sup>(4)</sup>	Write Recovery Time	0		0		0	-	0		0	_	ns
tow	Data Valid to End of Write	15	_	. 20	-	25	_	30	-	35	_	ns
tDH <sup>(4)</sup>	Data Hold Time	0	_	0	_	0	· <b></b>	0	_	0	_	ns
tонz <sup>(1)</sup>	Output Disable to Output in High Z	_	18	_	20	_	20	_	20	_	25	ns
twnz <sup>(1)</sup>	Write Enable to Output in High Z	_	18	_	20		20	_	20	_	25	ns
tow <sup>(1, 4)</sup>	Output Active from End of Write	0		0	_	0		0	_ 1	0	_	ns
tswrd	SEM Flag Write to Read Time	10		13	_	15	_	15	_	15		ns
tsps	SEM Flag Contention Window	10		13	_	15	_	15		15		ns
Port-to-F	Port Delay Timing											
twdd <sup>(6)</sup>	Write Pulse to Data Delay		50		55		60		65		70	ns
tDDD <sup>(6)</sup>	Write Data Valid to Read Data Valid		35	_	40		45		50	_	55	ns


- This parameter is quaranteed by design but not tested.
   To access RAM SEM ≥ VIL. and SEM ≥ VIH. To access semaphore, SEM ≥ VIL and SEM ≤ VIL.
   tast= 0 if RIW is asserted low simultaneously with or after the SE low transition.
   For SE controlled write cycles, twn= 5ns, tbH= 5ns, tow= 5ns.

- 5. Preliminary specifications only.
- 6. Port-to-Port delay through the RAM cells from the writing port to the reading port.

# TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE)(1,2,4)




# TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE)(1,3,5)




- 1. R/W is High for Read Cycles
- 2. Device is continuously enabled.  $\overline{CS}$  = Low. This waveform cannot be used for semaphore reads.
- 3. Addresses valid prior to or coincident with  $\overline{\text{CS}}$  transition low.
- 4.  $\overline{OE} = Low$ .
- 5. To access RAM,  $\overline{CS}$  = Low,  $\overline{SEM}$  = H. To access semaphore,  $\overline{CS}$  = H and  $\overline{SEM}$  = Low.
- 6. This parameter is guaranteed by design but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1,3,5,8)



- 1. R/W is High for Read Cycles
- Device is continuously enabled.  $\overline{CS} = Low$ . This waveform cannot be used for semaphore reads.
- Addresses valid prior to or coincident with  $\overline{\text{CS}}$  transition low.
- 5. To access RAM,  $\overline{CS} = Low$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CS} = H$  and  $\overline{SEM} = Low$ .
- 6. Timing depends on which enable signal is asserted last.
- Timing depends on which enable signal is de-asserted first.
- 8. If OE is Low during a R/W controlled write cycle, the write pulse width must be larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If  $\overline{OE}$  is High during a RW controlled write cycle, this requirement does not apply and the write pulse width be as short as the specified twp.
- 9. This parameter is guaranteed by design but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( CS CONTROLLED TIMING)(1,3,5,8)




## NOTES:

- 1. R/W must be high during all address transitions.
- A write occurs during the overlap (twp) of a Low  $\overline{\text{CS}}$  and a Low RW for memory array writing cycle.
- 3. twn is measured from the earlier of CS or R/W (or SEM or R/W) going high to the end of write cycle.
- During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CS or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- Timing depends on which enable signal is asserted last.
- Timing depends on which enable signal is de-asserted first.
- 8. If  $\overline{\text{OE}}$  is low during a  $R\overline{\text{W}}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. This parameter is guaranteed by design but not tested.

2839 drw 09


# TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING (EITHER SIDE)(1)



#### NOTE:

1.  $\overline{\text{CS}}$  = High for the duration of the above timing (both write and read cycle).


# TIMING WAVEFORM OF SEMAPHORE CONTENTION(1,3,4)



- 1. Don = Dot = Low, L\_CS = R\_CS = High. Semaphore Flag is released form both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".

  3. This parameter is measured from R/WA or SEMA going High to R/WB or SEMB going High.
- 4. If tsps is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

# TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1)



TRUTH TABLES

# TABLE I: NON-CONTENTION READ/WRITE CONTROL(1)

	Inputs <sup>(1)</sup>			Outputs			
CS	R/W	ŌĒ	SEM	1/00 - 1/07	Mode		
Н	Х	Х	н	Hi-Z	Deselected: Power Down		
L	L	Х	Н	DATAIN	Write to Memory		
L	Н	L	Н	DATAOUT	Read from Memory		
Х	Х	Н	X	Hi-Z	Outputs Disabled		

NOTE: 1. AOL - A12 ≠ A0R - A12R

# TABLE II: SEMAPHORE READ/WRITE CONTROL(1)

	lnp	outs		Outputs		
CS	R/W	ŌĒ	SEM	1/00 - 1/07	Mode	
Н	Н	L	L	DATAOUT	Read Data in Semaphore Flag	
Х		X	L	DATAIN	Write DING into Semaphore Flag	
L	Х	×	L	- I	Not Allowed	
NOTE:	<u> </u>		<u> </u>			2839 tbl 11

1. AOL — A12 ≠ A0R — A12R

## SEMAPHORE OPERATION

For more details regarding semaphores & semaphore operations, please consult the IDT7006 datasheet.

## PACKAGE DIMENSIONS — PLEASE CONSULT FACTORY



# 32K x 18 16K x 18 CEMOS™ PARALLEL IN-OUT FIFO MODULE

## IDT7MP2009 IDT7MP2010

### **FEATURES:**

- · First-In/First-Out memory module
- 32K x 18 organization (IDT7MP2009)
- 16K x 18 organization (IDT7MP2010)
- · High speed: 15ns (max.) access time
- Separate upper and lower 9-bit XI and XO
- · Asynchronous and simultaneous read and write
- · Fully expandable by both word depth and/or bit width
- · MASTER/SLAVE multiprocessing applications
- · Bidirectional and rate buffer applications
- Empty and Full warning-flags
- High-performance CEMOS™ technology
- Single 5V (±10%) power supply

## **DESCRIPTION:**


IDT7MP2009/7MP2010 are FIFO memory modules constructed on multi-layered epoxy laminate (FR-4) substrate by mounting eight IDT7205 (8K x 9) or IDT7204 (4K x 9) FIFOs

in plastic leaded chip carriers. Extremely high speeds are achieved in this fashion due to the use of IDT7205s and IDT7204s fabricated in IDT's high performance CEMOS technology. These devices utilize a algorithm that loads and empties data on a first-In/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE (W) and READ (R) pins. The devices have a read/write cycle time of 25ns (min.) for commercial temperature ranges.

The devices utilize a 18-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

## **FUNCTIONAL BLOCK DIAGRAM**



## PIN CONFIGURATION

CEMOS is a trademark of Integrated Device Technology, Inc.

## **PIN NAMES**

$\overline{w}$	Write
R	Read
RS	Reset
FL	First Load
D0-17	DATAIN
Q0-17	DATAOUT
XIH, XIL	Expansion In (High Bit, Low Bit)
₹OH, ₹OL	Expansion Out (High Bit, Low Bit)
<b>F</b>	Full Flag
EF	Empty Flag
Vcc	Power
GND	Ground

2799 tbl 04

2799 tbl 02

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH <sup>(1)</sup>	Input High Voltage Commercial	2.0	_	-	٧
VIL <sup>(1)</sup>	Input Low Voltage Commercial		_	0.8	٧

NOTE:

2799 tbl 03

1. 1.5V undershoots are allowed for 10ns once per cycle.

## CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	80	pF
Соит	Output Capacitance	Vout = 0V	120	pF

#### NOTE:

1. This parameter is guaranteed by design but not tested.

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧	
TA	Operating Temperature	0 to +70	°C	
TBIAS	Temperature Under Bias	-10 to +85	°C	
Tstg	Storage Temperature	-55 to +125	°C	
lout	DC Output Current	50	mΑ	

#### NOTE:

2799 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		IDT7	7MP2010 IDT7MP2009			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
u  <sup>(1)</sup>	Input Leakage Current (Any Input)	_	20	<u> </u>	20	μΑ
10L  <sup>(2)</sup>	Output Leakage Current	<u> </u>	80	Γ=	80	μА
Vон	Output Logic "1" Voltage IOUT = -2mA	2.4		2.4		V
Vol	Output Logic "0" Voltage IouT = 8mA		0.4	_	0.4	٧
ICC1 <sup>(3)</sup>	Operating Current		1280	<u> </u>	1200	mA
ICC2 <sup>(3)</sup>	Average Standby Current ( $\overline{R} = \overline{W} = \overline{RS} = \overline{FL/RT} = V_{IH}$ )		125	_	115	mA
Icc3 <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)		65		65	mA

#### NOTES:

- Measurements with 0.4 ≤ VIN ≤ VOUT.
- 2.  $R \ge V$ IH,  $0.4 \le V$ OUT  $\le V$ CC.
- 3. Icc measurements are made with outputs open.


2799 tbl 05


2799 drw 04

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1 & 2

2799 tbl 06





\* Includes scope and jig capacitances.

Figure 1. Output Load
\* Includes scope and jig capacitances.

Figure 2. Output Load (for tRLZ, tWLZ, and tRHZ)

### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MP2009SxxZ, 7MP2010SxxZ										
. "		-1	5 <sup>(3)</sup>	-2	0(3)		25		-30	Ŷ	35	ĺ
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	25		30		35		40	_	45	_	ns
tA	Access Time	<u> </u>	15	_	20	_	25	-	30	_	35	ns
tra	Read Recovery Time	10		10		10		10		10		ns
trpw <sup>(1)</sup>	Read Pulse Width	15	_	20	_	25	_	30	_	35		ns
trlz <sup>(2)</sup>	Read Pulse Low to Data Bus at Low Z	5	_	5		5	_	5	_	5	_	ns
twLZ <sup>(2)</sup>	Write Pulse High to Data Bus at Low Z	5	-	5		5		10		10	_	ns
tDV	Data Valid from Read Pulse High	5		5	_	5	_	5	_	5	_	ns
trHZ <sup>(2)</sup>	Read Pulse High to Data Bus at High Z	<u> </u>	15	-	13		20	_	20	_	20	ns
twc	Write Cycle Time	25		30		35	_	40		45		ns
twpw <sup>(1)</sup>	Write Pulse Width	15	_	20		25		30	_	35	_	ns
twr	Write Recovery Time	10	_	10		10	_	10		10	· _	ns
tos	Data Set-up Time	11	_	15		18	_	18	_	20		ns
tDH	Data Hold Time	0		0	_	.0		0	_	0	_	ns
trsc	Reset Cycle Time	25		30		35		40		45		ns
trs <sup>(1)</sup>	Reset Pulse Width	15	-	20	_	25	; <del></del>	30	_	35	_	ns
tasa	Reset Recovery Time	10	_	10		10		10		10		ns
<b>t</b> EFL	Reset to Empty Flag Low	T -	25	_	30	_	35	_	40		45	ns
tref	Read Low to Empty Flag Low	_	17	_	20	_	25	_	30	_	35	ns
taff	Read High to Full Flag High	1 -	20	T —	23	<b>—</b>	25	_	30	<b>—</b>	35	ns
twer	Write High to Empty Flag High	<b>—</b>	20	_	23	<b>—</b>	25	_	30	<del>-</del>	35	ns
twff	Write Low to Full Flag Low		17	1-	20	_	25	_	30	<u> </u>	35	ns

#### NOTES

- 1. Pulse widths less than minimum value are not allowed.
- 2. This parameter is guaranteed by design but not tested.
- 3. Preliminary specifications only.

# 7

#### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 


					009SxxZ,	7MP201	0SxxZ			
ĺ				-5			60	-7		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	50		65		75	-	85		ns
tA	Access Time		40		50	_	60	_	70	ns
trr	Read Recovery Time	. 10		_15	_	15	_	15	_	ns
tRPW <sup>(1)</sup>	Read Pulse Width	40		50	-	60		70		ns
tRLZ <sup>(2)</sup>	Read Pulse Low to Data Bus at Low Z	5	_	10	_	10	_	10	_	ns
twLZ <sup>(2)</sup>	Write Pulse High to Data Bus at Low Z	10	_	15	_	15	_	15		ns
tDV	Data Valid from Read Pulse High	5		. 5	_	5		5	_	ns
tRHZ <sup>(2)</sup>	Read Pulse High to Data Bus at High Z	. —	25		30	_	30		30	ns
twc	Write Cycle Time	50		65	_	75	_	85		ns
twpw <sup>(1)</sup>	Write Pulse Width	40		50		60	_	70	_	ns
twn	Write Recovery Time	10	_	15	-	15	_	15	_	ns
tDS	Data Set-up Time	20	_	30	-	30	_	30	_	ns
tDH	Data Hold Time	0	_	5	_	5	_	10		ns
trsc	Reset Cycle Time	50		65	-	75	_	85		ns
tRS <sup>(1)</sup>	Reset Pulse Width	40	_	50	_	60	—·	70	_	ns
trsr	Reset Recovery Time	10	_	15	_	15	_	15	_	ns
tEFL	Reset to Empty Flag Low	_	50		65		75		85	ns
tREF	Read Low to Empty Flag Low	_	40	_	50	_	60	_	70	ns
tRFF	Read High to Full Flag High	_	40		50		60	-	70	ns
tWEF	Write High to Empty Flag High	_	40	_	50	_	60		70	ns
twff	Write Low to Full Flag Low	_	40		50	_	60	_	70	ns

NOTES:

2799 tbl 08

2. This parameter is guaranteed by design but not tested.

# TIMING WAVEFORM OF RESET CYCLE<sup>(1,2)</sup>




#### NOTES:


- 1. trsc = trs + trsr
- 2.  $\overline{W}$  and  $\overline{R}$  = VIH during RESET.

<sup>1.</sup> Pulse widths less than minimum value are not allowed.


#### TIMING WAVEFORM OF ASYNCHRONOUS WRITE AND READ OPERATION



#### TIMING WAVEFORM FOR THE FULL FLAG FROM LAST WRITE TO FIRST READ




# TIMING WAVEFORM FOR THE EMPTY FLAG FROM LAST READ TO FIRST WRITE<sup>(1)</sup>



#### NOTE:


<sup>1.</sup> This parameter is guaranteed by design but not tested.

# TIMING WAVEFORM OF THE EMPTY FLAG CYCLE<sup>(1)</sup>




NOTE: 1. (trpe = trpw)

### TIMING WAVEFORM OF THE FULL FLAG CYCLE




NOTE: 1. (twpf = twpw)

#### TIMING WAVEFORM OF READ DATA FLOW-THROUGH MODE



#### TIMING WAVEFORM OF WRITE DATA FLOW-THROUGH MODE




### DEPTH/WIDTH EXPANSION & DATA FLOW-THROUGH MODES:

For more details on expanding FIFO modules in depth and/or width, please refer to the IDT7204 or IDT7205 data sheets.

For more details on data flow-through modes (read data fall-through and write data fall-through), please refer to the IDT7204 or IDT7205 data sheets.

### **PACKAGE DIMENSIONS**



2799 drw 13

### 32K/64K x 9 CMOS PARALLEL IN-OUT FIFO MODULE

IDT7M207 IDT7M208

#### **FEATURES:**

- · First-In/First-Out memory module
- 64K x 9 (IDT7M208) or 32K x 9 (IDT7M207)
- · High speed: 20ns (max.) access time
- · Asynchronous and simultaneous read and write
- Fully expandable: depth and/or width
- MASTER/SLAVE multiprocessing applications
- · Bidirectional and rate buffer applications
- Empty and Full warning-flags
- High-performance CEMOS™ technology
- Single 5V (±10%) power supply

#### DESCRIPTION:

IDT7M207 and IDT7M208 are FIFO memory modules constructed on a multi-layered ceramic substrate using four IDT7205 (8K x 9) or IDT7206 (16K x 9) FIFOs in leadless chip carriers. Extremely high speeds are achieved in this fashion due to the use of IDT7205/6s fabricated in IDT's high performance CEMOS technology. These devices utilize an algo-

rithm that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags as warnings for data overflow and underflow conditions and expansion logic to allow for unlimited expansion capability in both word size and depth.


The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE  $(\overline{W})$  and READ  $(\overline{R})$  pins. The devices have a read/write cycle time of 20ns (min.) for commercial and 30ns (min.) for military temperature ranges.


The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

IDT's Military FIFO modules have semiconductor components manufactued in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**

#### PIN CONFIGURATION





CEMOS is a trademark of Integrated Device Technology, Inc.

2718 tbl 03

2718 tbl 04

### **PIN NAMES**

	W =	FL =	XI =	臣=
	WRITE	FIRST LOAD	EXPANSION IN	EMPTY FLAG
ı	R⇒	D =	<del>XO</del> =	V <sub>cc</sub> =
	READ	DATAIN	EXPANSION OUT	5V
	<del>RS</del> =	Q =	FF =	GND =
	RESET	DATAOUT	FULL FLAG	GROUND

#### 2718 tbl 01

#### **CAPACITANCE** ( $T_A = +25^{\circ}C$ , f = 1.0 MHz)

Symb	ol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN		Input Capacitance	VIN = 0V	50	pF
Cout		Output Capacitance	Vout = 0V	50	pF

#### NOTE:

# RECOMMENDED DC

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	٧
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage Commercial	2.0		_	٧
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage Military	2.2		-	٧
VıL <sup>(2)</sup>	Input Low Voltage Commercial and Military		_	0.8	V

#### NOTES

- 1. VIH = 2.6V for XI input (commercial)
  VIH = 2.8V for XI input (military)
- 2. 1.5V undershoots are allowed for 10ns once per cycle.

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ů
lout	DC Output Current	50	50	mA

#### NOTE:

719 15 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

(  $VCC = 5.0V\pm10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; and  $-55^{\circ}C$  to  $+125^{\circ}C$ )

			nercial	Mili		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
ILI <sup>(1)</sup>	Input Leakage Current (Any Input)	5	5	-40	40	μА
IOL <sup>(2)</sup>	Output Leakage Current	-40	40	-40	40	μА
Vон	Output Logic "1" Voltage IouT = -2mA	2.4	_	2.4	_	٧
Vol	Output Logic "0" Voltage IOUT = 8mA		0.4	_	0.4	٧
ICC1 <sup>(3)</sup>	Average Vcc Power Supply Current		560	_	720	mΑ
ICC2 <sup>(3)</sup>	Average Standby Current ( $\overline{R} = \overline{W} = \overline{RS} = \overline{FL/RT} = V_{H}$ )	_	60	_	80	mA
Icc3 <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)		32		48	mA

#### NOTES:

- 1. Measurements with 0.4 ≤ V<sub>IN</sub> ≤ V<sub>CC</sub>.
- 2.  $R \ge V_{IH}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .
- 3. Icc measurements are made with outputs open.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1 & 2

2718 tbl 06

7

<sup>1.</sup> This parameter is guaranteed by design but not tested.




Figure 1. Output Load
\* Includes scope and jig capacitances.

Figure 2. Output Load (for tRLZ, tWLZ, and tRHZ)

\* Includes scope and jig capacitances.

### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5.0V\pm10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C \text{ and } -55^{\circ}C \text{ to } +125^{\circ}C)$ 

		-20 (Com'l		_	5 <sup>(3)</sup> 'I Only)	-30 <sup>(3)</sup>		۶	15	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency		33.3	_	28.6	_	25		22.5	MHz
tRC	Read Cycle Time	30	_	35	_	40		45		ns
tA	Access Time	<del>-</del>	20	_	25	-	30		35	ns
trr	Read Recovery Time	10	_	10	_	10	_	10		ns
tnpw <sup>(1)</sup>	Read Pulse Width	20		25		30		35	_	ns
tRLZ <sup>(2)</sup>	Read Pulse Low to Data Bus at Low Z	5		5		. 5		- 5		ns
twLZ <sup>(2)</sup>	Write Pulse High to Data Bus at Low Z	5	_	5		5	_	10		ns
tov	Data Valid from Read Pulse High	5	_	5	_	5		5		ns
trhz <sup>(2)</sup>	Read Pulse High to Data Bus at High Z	Ī —	16		20	_	20		20	ns
twc	Write Cycle Time	30	_	35	_	40	_	45	_	ns
twpw <sup>(1)</sup>	Write Pulse Width	20		25	_	30		35	_	ns
twn	Write Recovery Time	10		10	_	10	_	10	_	ns
tos	Data Set-up Time	15		18	_	18		20	_	ns
<b>t</b> DH	Data Hold Time	0	_	0	_	0		0	_	ns
trsc	Reset Cycle Time	30	_	35	_	40		45	_	ns
trs <sup>(1)</sup>	Reset Pulse Width	20		25		30	_	35		ns
trsr	Reset Recovery Time	10	_	10		10		10	_	ns
tEFL	Reset to Emtpy Flag Low	I –	30	_	35	_	40	_	45	ns
tref	Read Low to Emtpy Flag Low	_	23	_	25	_	30	_	35	ns
trff	Read High to Full Flag High		23	_	25	1	30	_	35	ns
twer	Write High to Empty Flag High		23		25		30	_	35	ns
twff	Write Low to Full Flag Low		23	l –	25	_	30	_	35	ns

#### NOTES:

- 1. Pulse widths less than minimum value are not allowed.
- 2. Values guaranteed by design, not currently tested.
- 3. Preliminary specifications only.

# 7

2718 tbl 08

### **AC ELECTRICAL CHARACTERISTICS**


 $(Vcc = 5.0V\pm10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C \text{ and } -55^{\circ}C \text{ to } +125^{\circ}C)$ 

		-40		-50		-60		-70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	_	20	_	15.4	l —	13.3	_	11.6	MHz
trc	Read Cycle Time	50	_	65	_	75	_	85	_	ns
tA	Access Time		40	[ —	50	—	60	_	70	ns
trr	Read Recovery Time	10	_	15	_	15		15	_	ns
tRPW <sup>(1)</sup>	Read Pulse Width	40	_	50		60	_	70		ns
trlz(2)	Read Pulse Low to Data Bus at Low Z	5	_	10	_	10	_	-10	_	ns
twLZ <sup>(2)</sup>	Write Pulse High to Data Bus at Low Z	10		15	_	15	_	15	_	ns
tDV	Data Valid from Read Pulse High	5		5	<u></u>	5		. 5	_	ns
tRHZ <sup>(2)</sup>	Read Pulse High to Data Bus at High Z	_	25		30	_	30	_	30	ns
twc	Write Cycle Time	50	_	65	_	75	_	85	_	ns
twpw <sup>(1)</sup>	Write Pulse Width	40		50	_	60	_	70		ns
twn	Write Recovery Time	10		15	· · ;	15		15	_	ns
tos	Data Set-up Time	20	_	30		30	_	30	-	ns
tDH	Data Hold Time	0	_	5	_	5	_	10	_	ns
trsc	Reset Cycle Time	50	_	65	_	75	-	85	- 1	ns
tRS <sup>(1)</sup>	Reset Pulse Width	40	_	50	_	60	_	70		ns
trsr	Reset Recovery Time	10	_	15	_	15	_	15		ns
tEFL	Reset to Emtpy Flag Low	<b>—</b>	55	_	65	_	75	-	85	ns
tref	Read Low to Emtpy Flag Low	<u> </u>	40	_	50		60		70	ns
trff	Read High to Full Flag High	-	40	_	50		60		70	ns
twer	Write High to Empty Flag High	_	40	_	50	_	60		70	ns
twff	Write Low to Full Flag Low	_	40	_	50	_	60		70	ns

NOTES:

- 1. Pulse widths less than minimum value are not allowed
- 2. Values guaranteed by design, not currently tested.


### TIMING WAVEFORM OF RESET CYCLE(1,2)




#### NOTES:

- 1. trsc = trs + trsr
- 2.  $\overline{W}$  and  $\overline{R} = V H$  during RESET.


#### TIMING WAVEFORM OF ASYNCHRONOUS WRITE AND READ OPERATION



### TIMING WAVEFORM FOR THE FULL FLAG FROM LAST WRITE TO FIRST READ




#### TIMING WAVEFORM FOR THE EMPTY FLAG FROM LAST READ TO FIRST WRITE



#### NOTE:

<sup>1.</sup> This parameter is guaranteed by design but not tested.


### TIMING WAVEFORM FOR THE EMPTY FLAG CYCLE



#### NOTE:

1. trpe must be ≥ trpw (min). Refer to Technical Note TN-08 for details on this boundary condition.


### TIMING WAVEFORM FOR THE FULL FLAG CYCLE




#### NOTE:

1. twpr must be ≥ twpw (min). Refer to Technical Note TN-08 for details on this boundary condition.

#### TIMING WAVEFORM OF READ DATA FLOW-THROUGH MODE



### TIMING WAVEFORM OF WRITE DATA FLOW-THROUGH MODE




# DEPTH/WIDTH EXPANSION & DATA FLOW-THROUGH MODES:

For more details on expanding FIFO modules in depth and/or width, please refer to the IDT7205 or IDT7206 data sheets.

For more details on data flow-through modes (read data fall through and write data fall-through), please refer to the IDT7205 or IDT7206 data sheets.

# 7

### **PACKAGE DIMENSIONS**



2718 drw 13



Integrated Device Technology, Inc.

### 1M x 32 CMOS STATIC RAM MODULE

PDo-NC PD1-GND

PD2-NC

PRELIMINARY IDT7MP4104

#### **FEATURES:**

- · High density 4 megabyte static RAM module
- Low profile 80 pin ZIP (Zig-zag In-line vertical Package) or 80 pin SIMM (Single In-line Memory Module)
- · Fast access time: 20ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible

#### PIN CONFIGURATION(1)

PD0 PD2 I/O0 I/O1 I/O2 I/O3 GND A5 A6 A7 I/O8 I/O9 I/O10 I/O10 I/O10 I/O10 I/O10	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 32 34 36	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35	GND PDi I/O4 Vcc I/O5 I/O6 I/O7 A0 A1 A2 A3 Vcc A4 GND I/O13 I/O13 I/O14 I/O15
OF	38	37	₩Ŀ
CS		39	Vcc
CS	40		
NC WE2 I/O16 I/O17 I/O18 I/O19 GND A17	42 44 46 48 50 52 54 56	41 43 45 47 49 51 53 55	GND OE1 WE3 I/O20 I/O21 I/O22 I/O23 A11 A12
A18	58		
A19	60	59 61	A13
NC	62		A14 Vcc
NC	64	63	
NC	66	65	A15
NC	68	67	GND
NC	70	69	A16
1/024	72	71	I/O 28
I/O25	74	73	Vcc
1/026	76	75	I/O 29
1/027	78	77	I/O30
GND	80	79	I/O31

ZIP, SIMM

2769 drw 01

#### NOTE:

 Pins 2, 3 and 4 (PDo, PD1 and PD2) are read by the user to determine the density of the module. If PDo reads NC, PD1 reads GND and PD2 reads NC, then the module has a 1M depth.

#### **DESCRIPTION:**


The IDT7MP4104 is a 1M x 32 static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 1M x 4 static RAMs in plastic packages. Availability of four write enable lines (one for each group of two RAMs) provides byte access. The IDT7MP4104 is available with access time as fast as 20ns with minimal power consumption.

The IDT7MP4104 is packaged in a 80 pin FR-4 ZIP (Zigzag In-line vertical Package) or a 80 pin SIMM (Single In-line Memory Module). The ZIP configuration allows 80 pins to be placed on a package 4.45 inches long and 0.35 inches wide. At only 0.60 inches high, this low profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4104 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Three identification pins (PD0, PD1 and PD2) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD0, PD1 and PD1 to determine a 1M depth.

#### **FUNCTIONAL BLOCK DIAGRAM**



I/O0-7 I/O8-15 I/O16-23 I/O24-31

2769 drw 02

#### **PIN NAMES**

I/O0-31	Data Inputs/Outputs
A0-19	Addresses
CS	Chip Select
WE0-WE3	Write Enables
ŌĒ₀	Output Enable for Lower Word
ŌE <sub>1</sub>	Output Enable for Upper Word
PD0-PD2	Depth Identification
Vcc	Power
GND	Ground
NC	No Connect

2769 tbl 01

**COMMERCIAL TEMPERATURE RANGE** 

**APRIL 1992** 

#### **CAPACITANCE** (TA = $+25^{\circ}$ C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN(D)	Input Capacitance (Data)	V(IN) = 0V	15	pF
Cin1	Input Capacitance (Address, CS)	V(IN) = 0V	60	pF
CIN2	Input Capacitance (WE)	V(IN) = 0V	15	pF
Сімз	Input Capacitance (OE)	V(IN) = OV	30	рF
Соит	Output Capacitance	V(OUT) = 0V	15	pF

#### NOTE:

1. This parameter is guaranteed by design but not tested.

### 2769 tbl 02

# RECOMMENDED DC OPERATING

#### CONDITIONS Symbol Parameter Min. Max. Unit Typ. 4.5 ٧ Vcc Supply Voltage 5.0 5.5 GND Supply Voltage 0 0 0 ٧ Vін ٧ Input High Voltage 2.2 6.0 $-0.5^{(1)}$ VIL Input Low Voltage 8.0

#### NOTE:

1.  $V_{IL}$  (min) = -1.5V for pulse width less than 10ns.

### **TRUTH TABLE**

Mode	CS	Œ	WE	Output	Power
Standby	/ H X		Χ	High Z	Standby
Read	L	L	Ι	DATAOUT	Active
Write	L	Х	L	DATAIN	Active
Read	L	Н	Н	High-Z	Active

2769 tbl 05

### **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA Operating Temperature		0 to +70	°C
TBIAS Temperature Under Bias		-10 to +85	°C
TSTG Storage Temperature		-55 to +125	°C
IOUT	DC Output Current	50	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2769 tbl 04

2769 tbl 03

### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 10\%, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
iLi	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc	_	80	μА
[ILI]	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc		10	μА
llo	Output Leakage	Vcc = Max.; $\overline{CS}$ = ViH, VouT = GND to Vcc	_	10	μА
Vol	Output Low	Vcc = Min., IoL = 8mA	<u> </u>	0.4	٧
Vон	Output High	Vcc = Min., IoH = -4mA	2.4	_	٧

2769 tbl 07

Symbol	Parameter	Test Conditions	7MP4104 Max.	Unit
lcc	Dynamic Operating Current	f = fmax; CS = VIL Vcc = Max.; Output Open	1200	mA
ISB	Standby Supply Current	CS ≥ VIH, Vcc = Max. Outputs Open, f = fмax	480	mA
ISB1	Full Standby Supply Current	<u>CS</u> ≥ Vcc − 0.2V; f = 0 Vin > Vcc − 0.2V or < 0.2V	80	mA

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4

2769 tbl 09





Figure 1. Output Load

Figure 2. Output Load (for tolz,tohz, tchz, tchz, tclz, twhz, tow)



\*Includes scope and jig.

Figure 4. Alternate Lumped Capacitive Load, Typical Derating

2769 drw 04

#### **AC ELECTRICAL CHARACTERISTICS**


 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MP4104SxxZ, 7MP4104SxxM						
		2	O.	-2	25	-3	5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	cle							
trc	Read Cycle Time	20	_	25		35	_	ns
taa	Address Access Time		20		25	_	35	ns
tacs	Chip Select Access Time	-	20	_	25		35	ns
tcLz <sup>(1)</sup>	Chip Select to Output in Low Z	3		3	:	3		ns
<b>t</b> OE	Output Enable to Output Valid		12		15		18	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0		0	-	0	-	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		10		12		18	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	_	10	_	12		18	ns
tон	Output Hold from Address Change	3		3	_	3	_	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0		0	1	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	-	20	-	25		35	ns
Write Cy	cle							
twc	Write Cycle Time	20	_	25	_	35		ns
tcw	Chip Select to End of Write	15	-	20	_	30		ns
taw	Address Valid to End of Write	15	-	20	_	30		ns
tas	Address Set-up Time	0	_	0	. —	0		ns
twp	Write Pulse Width	15	_	20	— :	30		ns
twr	Write Recovery Time	-3	_	3	· ·—	3		ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	-	10	_	15	_	20	ns
tow	Data to Write Time Overlap	12	_	15		20	_	ns
tDH	Data Hold from Write Time	0	_	0	_	0		ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0	_	0	-	ns


NOTE:

This parameter is guaranteed by design, but not tested.


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1,3,4)</sup>




2769 drw 09


#### NOTES:

- 1. WE is High for Read Cycle.
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition low.
- 4.  $\overline{OE} = VIL.$
- Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED) (1, 2, 3, 7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED) (1, 2, 3, 5)



#### NOTES:

- 1. WE or CS must be high during all address transitions.
- A write occurs during the overlap (twp) of a low \overlap (twp) of a low \overlap \overla
- During this period, I/O pins are in the output state, and input signals must not be applied.
- During this period, I/O pins are in the output state, and input signals must not be applied.
   If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- 7. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### PACKAGE DIMENSIONS - PLEASE CONSULT FACTORY FOR DETAILS

7




### 256K x 32 BICMOS/CMOS STATIC RAM MODULE

PRELIMINARY IDT7M4077

#### **FEATURES:**

- · High density 8 megabit static RAM module
- Low profile 64 pin sidebraze DIP (Dual In-line Package)
- Very fast access time: 15ns (max.)
- Surface mounted leadless chip carrier (LCC) components on an multilayer ceramic substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible
- Multiple GND pins and decoupling capacitors for maximum noise immunity

#### PIN CONFIGURATION



**DESCRIPTION:** 


The IDT7M4077 is a 256K x 32 static RAM module constructed on a multilayer ceramic substrate using eight 256Kx4 static RAMs in leadless chip carrier (LCC) packages. Availability of four write enable lines (one for each group of two RAMs) provides byte write capability. The IDT7M4077 is available with access time as fast as 15ns with minimal power consumption.

The IDT7M4077 is packaged in a 64 pin sidebraze DIP (Dual In-line Package). The DIP configuration allows 64 pins to be placed on a package 3.5 inches long, 0.6 inches wide and 0.31 inches thick.

All inputs and outputs of the IDT7M4077 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**



2814 drw 02

#### **PIN NAMES**

I/O0-31	Data Inputs/Outputs
A0-17	Addresses
CS	Chip Select
<b>W</b> E₀-3	Write Enables
ŌĒ	Output Enable
Vcc	Power
GND	Ground

2814 tbl 01

BICEMOS and CEMOS are trademarks of Integrated Device Technology, Inc.

### ABSOLUTE MAXIMUM RATINGS(1)

	Symbol	Rating	Commercial	Military	Unit
	VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
	Та	Operating Temperature	0 to +70	-55 to +125	ô
	TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
į	Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
	IOUT	DC Output Current	50	50	mA

#### NOTE:

2814 tbl 02

2814 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol Parameter		Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	GND Supply Voltage VIH Input High Voltage		0	0	٧
ViH			_	6.0	٧
VIL Input Low Voltage		-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

1.  $V_{\parallel}$  (min) = -1.5V for pulse width less than 10ns.

#### NOTE: 1. This parameter is guaranteed by design but not tested.

#### TRUTH TABLE

Mode	CS	Œ	WE	Output	Power
Standby	н	Х	Х	High Z	Standby
Read	L	L	Н	DATAOUT	Active
Write	L	Х	L	DATAIN	Active
Read	L	Н	Н	High-Z	Active

2814 tbl 04

### **CAPACITANCE** (TA = $+25^{\circ}$ C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CI/O	I/O Capacitance (Data)	V(IN) = 0V	15	pF
CIN1	Input Capacitance (Address & Control)	V(IN) = 0V	90	pF
CIN2	Input Capacitance (WE)	V(IN) = 0V	35	pF

#### 2814 tbl 05

### RECOMMENDED OPERATING **TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥٧	5.0V ± 10%
Commercial	0°C to +70°C	٥V	5.0V ± 10%

2814 tbl 06

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min	Max.	Unit
[lu]	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc	_	80	μА
LI	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc	_	10	μΑ
[ILI]	Input Leakage (WE)	Vcc = Max.; Vin = GND to Vcc	_	20	μΑ
[lLO]	Output Leakage	Vcc = Max.; CS = Vih, Vout = GND to Vcc	_	10	μА
Vol	Output Low	Vcc = Min., lot = 8mA		0.4	٧
Vон	Output High	Vcc = Min., IoH = -4mA	2.4	_	٧

2814 tbl 07

			7M4077 <sup>(1, 2)</sup>		7M4		
Symbol	Parameter	Test Conditions	Military Max.	Comm. Max.	Military Max.	Comm. Max.	Unit
Icc	Dynamic Operating Current	f = fmax; $\overline{\text{CS}}$ = VIL Vcc = Max.; Output Open	1760	1600	1500	1200	mA
ISB	Standby Supply Current	CS ≥ VIH, VCC = Max. Outputs Open, f = fMAX	720	600	600	480	mA
İSB1	Full Standby Supply Current	<del>CS</del> ≥ Vcc - 0.2V; f = 0 Vin > Vcc - 0.2V or < 0.2V	400	320	320	80	mA


#### NOTES:

- 1. Preliminary specifications only.
- 2. 15-20ns versions only.
- 3. 25-55ns versions only.

7.15

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V		
Input Rise/Fall Times	5ns		
Input Timing Reference Levels	1.5V		
Output Reference Levels	1.5V		
Output Load	See Figures 1-4		



\*Includes scope and jig.

Figure 1. Output Load

Figure 1. Output Load (for tolz, tchz, tclz, twhz, tow)




Figure 3. Alternate Output Load

Figure 4. Alternate Lumped Capacitive Load, Typical Derating

### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			7M	4077SxxC	7M4077S	хСВ		
		-1	5 <sup>(2)</sup>	-1	7 <sup>(2)</sup>	-20	) <sup>(2)</sup>	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
trc	Read Cycle Time	15	_	17		20	_	ns
taa	Address Access Time	_	15	_	17	_	20	ns
tacs	Chip Select Access Time		15	_	17	_	20	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3		3	_	3	_	ns
toe	Output Enable to Output Valid		8		10	_	12	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0	_	0		0	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	-	8	_	8	_	10	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	_	8	_	8	_	10	ns
tон	Output Hold from Address Change	3 /	_	3		3	_	ns
Write Cy	cle							
twc	Write Cycle Time	15	_	17	_	20	_	ns
tcw	Chip Select to End of Write	12	_	15		17	_	пѕ
taw	Address Valid to End of Write	12	_	15	_	17		ns
tas	Address Set-up Time	0	. —	0		0	_	ns
twp	Write Pulse Width	12	_	- 15		17.	_	ns
twn	Write Recovery Time	0	_	0		O		ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z		8	****	10	_	13	ns
tow	Data to Write Time Overlap	10		10	_	15	_	ns
tDH	Data Hold from Write Time	0	_	0	_	0		ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0		0	_	ns

NOTES:

1. This parameter is guaranteed by design, but not tested.

2. Preliminary specifications only.

.....

### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

ļ		7M4077SxxC, 7M4077SxxCB										
. [		-2	25	3	0	-3	5	-4	5	-5	5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	ele	:										
trc	Read Cycle Time	25		30		35		45	'	55	_	ns
taa	Address Access Time		25		30		35		45		55	ns
tacs	Chip Select Access Time		25		30		35		45		55	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3		3	_	3	_	3	_	3	ı	ns
toe	Output Enable to Output Valid	-	15	-	18		23	-	25		25	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0		0	1	0		0	1	0	ĺ	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		17	1	20	-	25	_	30		30	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z		12		15	_	20	 	25		25	ns
tон	Output Hold from Address Change	3	_	3	i	3	-	3	_	3	ı	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0		0		0	_	0		0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		25	-	30	_	35		45	_	55	ns
Write Cyc	cle	1										
twc	Write Cycle Time	25		30	1	35	-	45		55	_	ns
tcw	Chip Select to End of Write	20	_	25	ı	30	_	40	1	50		ns
taw	Address Valid to End of Write	20	_	25	1	30	-	40	_	50	_	ns
tas	Address Set-up Time	0	_	0	_	0	-	0		0	_	ns
twp	Write Pulse Width	20	- T	25	.—	30	_	40	. —	40	_	- ns
twn	Write Recovery Time	0		0	_	0	_	0	_	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	-	18	_	20		23		25		25	ns
tow	Data to Write Time Overlap	20	_	20	_	25		30		30		ns
tDH	Data Hold from Write Time	0	_	0	_	0	_	0	_	0		ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0		0		0		0		ns


#### NOTES:

1. This parameter is guaranteed by design, but not tested.


<sup>2.</sup> Preliminary specifications only.

# 7

## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1,3,4)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>




#### 2814 drw 08


#### NOTES:

- 1. WE is High for Read Cycle.
- 2. Device is continuously selected.  $\overline{CS} = V_{IL}$ .
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition low.
- 4.  $\overline{OE} = VIL$ .
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1<sup>(1,2,3,7)</sup>




### TIMING WAVEFORM OF WRITE CYCLE NO. 2<sup>(1,2,3,5)</sup>



#### NOTES:

- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap of a low  $\overline{\text{CS}}$  and a low  $\overline{\text{WE}}$ .
- 3. twn is measured from the earlier of CS or WE going high to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.
   If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of two or (twn2+ tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### **PACKAGE DIMENSIONS**



2814 drw 11




### 256K x 32 CMOS STATIC RAM MODULE

**IDT7MB4067** 

#### **FEATURES:**

- · High density 8 megabit static RAM module
- · Low profile 60 pin DIP (Dual In-line Package)
- · Very fast access time: 20ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible
- Multiple GND pins and decoupling capacitors for maximum noise immunity

#### PIN CONFIGURATION



DIP 2830 drw 01
TOP VIEW


#### **DESCRIPTION:**

The IDT7MB4067 is a 256K x 32 static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 256K x 4 static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. The IDT7MB4067 is available with access time as fast as 20ns with minimal power consumption.

The IDT7MB4067 is packaged in a 60 pin DIP (Dual In-line Package). The DIP configuration allows 60 pins to be placed on a package 3.0 inches long and 0.6 inches wide and 0.365 inches tall.

All inputs and outputs of the IDT7MB4067 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN NAMES**

A0-A17	Addresses
I/O0-31	Data Inputs/Outputs
CS₀	Chip Select for I/Oo-7
CS₁	Chip Select for I/O8-15
<del>CS</del> ₂	Chip Select for I/O16-23
<del>CS</del> ₃	Chip Select for I/O24-31
₩E <sub>0</sub>	Write Enable for I/O0-15
WE <sub>1</sub>	Write Enable for I/O16-31
GND	Ground
Vcc	Power

### CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cvo	Data I/O Capacitance	V(IN) = 0V	15	pF
CIN(W)	Input Capacitance (WE)	V(IN) = OV	40	pF
Cin(c)	Input Capacitance (CS)	V(IN) = 0V	20	pF
CIN(A)	Input Capacitance (Address)	V(IN) = 0V	75	pF
NOTE:				2830 tbl 0

#### NOTE:

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

#### 2830 tbl 03

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	oV.	5.0V ± 10%
-			2830 tbl 04

# TRUTH TABLE

Mode	<del>c</del> s	WE	Output	Power
Standby	Ι	Х	Hi-Z	Standby
Read	L	Н	Dout	Active
Write	L	L	Din	Active

2830 tbl 05

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 10\%. TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

•			7MB		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc	_	80	μА
lu	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc	_	10	μА
ILO	Output Leakage	Vcc = Max.; $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc		10	μА
Vol	Output Low	Vcc = Min., lot = 8mA	_	0.4	V
Vон	Output High	Vcc = Min., loh = -4mA	2.4	_	V

2830 tbl 07

			7M	7MB4067		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
Icc	Dynamic Operating Current	f = fmax; $\overline{\text{CS}}$ = ViL Vcc = Max.; Output Open		1200	mA	
ISB	Standby Supply Current	CS ≥ VIH, Vcc = Max. Outputs Open, f = fmax	_	480	mA	
ISB1	Full Standby Supply Current	CS ≥ Vcc - 0.2V; f = 0 Vin > Vcc - 0.2V or < 0.2V	- 1	80	mA	

<sup>1.</sup> This parameter is guaranteed by design but not tested.

<sup>1.</sup> VIL(min) = -2.0V for pulse width less than 10ns.

<sup>2830</sup> tbl 06

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1 & 2

2830 tbl 09




Figure 1. Output Load

Figure 1. Output Load (for tchz, tcLz, twhz, tow)

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5V ±10%, TA = 0°C to +70°C)


		7MB4067SxxP										
		-20	<b>)</b> (2)	-2	25	-3	0	-3	15	-4	5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	Read Cycle											
trc	Read Cycle Time	20	<u> </u>	25		30		35		45		ns
taa	Address Access Time		20		25		30		35		45	ns
tacs	Chip Select Access Time		20	_	25	_	30	-	35	1	45	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5		5	-	5		5		5	-	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		10	_	12	_	15		18	_	20	ns
tон	Output Hold from Address Change	3	_	3		3	_	5	_	5		ns
t <sub>PU</sub> (1)	Chip Select to Power-Up Time	0	_	0	_	0	Γ	0		0		ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		20	_	25	_	30	_	35	-	45	ns
Write Cy	cle											
twc	Write Cycle Time	20	_	25		30		35	_	45	_	ns
tcw	Chip Select to End of Write	15	_	20		25	I —	30		40	_	ns
taw	Address Valid to End of Write	15		20		25	_	30		40		ns
tas	Address Set-up Time	0	_	0	_	0	I	0		0		ns
twp	Write Pulse Width	15	-	20	_	25	Γ	_ 30		35	_	ns
twn	Write Recovery Time	0	_	0	_	0	T-	0		0		ns
twnz <sup>(1)</sup>	Write Enable to Output in High Z	_	13	_	15		18	_	20	_	23	ns
tow	Data to Write Time Overlap	12		15	_	17		20		25		ns
tDH	Data Hold from Write Time	0		0	_	0		0		0		ns
tow <sup>(1)</sup>	Output Active from End of Write	0		0	_	0		0	_	0		ns

#### NOTES:


1. This parameter is guaranteed by design, but not tested.

2. Preliminary specifications only.


### TIMING WAVEFORM OF READ CYCLE NO. 1 (1)



### TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2, 4)




## TIMING WAVEFORM OF READ CYCLE NO. 3 (1, 3, 4)




#### NOTES:

- 1. WE is high for read cycle.
- 3. Address valid prior to or coincident with  $\overline{CS}$  transition low. 4.  $\overline{OE} = V_{IL}$ .
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) (1, 2, 3, 7)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) (1, 2, 3, 5)



#### NOTES:

- 1. WE or CS must be high during all address transitions.
- A write occurs during the overlap (twp) of a low \overline{CS} and a low \overline{WE}.
   twn is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS low transition transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design but not tested.
- 7. During a WE controlled write cycle, the write pulse width must be the larger of two or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow.

### **PACKAGE DIMENSIONS**





### 256K x 32 BICMOS/CMOS STATIC RAM MODULE

IDT7MP4045

#### **FEATURES:**

- · High density 8 megabit static RAM module
- Low profile 64 pin ZIP (Zig-zag In-line vertical Package) or 64 pin SIMM (Single In-line Memory Module)
- Ultra fast access time: 10ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- · Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL compatible

### PIN CONFIGURATION(1)

-	_	1	GND	
PD <sub>0</sub>	2	3	PD1	PDo – GND
I/O <sub>0</sub>	4	5	I/O8	PD1 – GND
1/01	6	7	I/O <sub>9</sub>	
1/02	8	9	I/O <sub>10</sub>	
I/O3	10	11	1/011	
Vcc	12	13	Ao	
<b>A</b> 7	14	15	A <sub>1</sub>	
Aв	16	17	A2	
<b>A</b> 9	18	19	1/012	
I/O4	20	21	I/O13	
I/O <sub>5</sub>	22	23	1/014	
I/O <sub>6</sub>	24	25	I/O15	
1/07	26	27	GND	
WE	28	29	A15	
A <sub>1</sub> 4	30	31	CS <sub>2</sub>	
CS <sub>1</sub>	32 ZIP, S	SIMM	002	
	TOP	VIEW 33	<del>CS</del> ₄	
CS₃	34	35	A17	
<b>A</b> 16	36	37	OE	
GND	38	39	1/024	
I/O16	40	41	I/O24	
I/O17	42.	43	I/O25 I/O26	
I/O18	44	45	1/028	
I/O19	46	47	A3	
<b>A</b> 10	48	49	A3 A4	
A11	50	51	A4 A5	
A12	52	53	Vcc	
<b>A</b> 13	54	55 55		
1/020	56	57	A6	
1/021	58	57 59	1/028	
I/O22	60		1/029	
I/O23	62	61	1/030	
GND	64	63	1/031	
			2	703 drw 01

#### NOTE:

Pins 2 and 3 (PDo and PD1) are read by the user to determine the density
of the module. If PDo reads GND and PD1 reads GND, then the module
had a 256K depth.

#### **DESCRIPTION:**


The IDT7MP4045 is a 256K x 32 static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 256K x 4 static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. Extremely fast speeds can be achieved due to the use of 1 megabit static RAMs fabricated in IDT's high performance, high reliability BiCEMOS™ technology. The IDT7MP4045 is available with access time as fast as 10ns with minimal power consumption.

The IDT7MP4045 is packaged in a 64 pin FR-4 ZIP (Zigzag In-line vertical Package) or a 64 pin SIMM (Single In-line Memory Module). The ZIP configuration allows 64 pins to be placed on a package 3.65 inches long and 0.35 inches wide. At only 0.60 inches high, this low profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4045 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Two identification pins (PD0 and PD1) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD0 and PD1 to determine a 256K depth.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### PIN NAMES

IIIIIIII	
I/O0-31	Data Inputs/Outputs
A0-17	Addresses
<u>CS</u> 1–4	Chip Selects
WE	Write Enable
ŌĒ	Output Enable
PD0-1	Depth Identification
Vcc	Power
GND	Ground
NC	No Connect

2703 tbl 01

BICEMOS and CEMOS are trademarks of Integrated Device Technology, Inc.

## 7

#### CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN(D)	Input Capacitance (Data)	V(IN) = OV	12	pF
CIN(A)	Input Capacitance (Address & Control)	V(IN) = OV	70	pF
Соит	Output Capacitance	V(OUT) = 0V	12	pF

NOTE: 2703 tb1 02

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

#### 2703 tbl 03

NOTE:

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2703 tbl 04

#### **TRUTH TABLE**

Mode	CS	Œ	WE	Output	Power
Standby	Н	Х	Х	High Z	Standby
Read	L	L	Н	DATAOUT	Active
Write	L	Х	L	DATAIN	Active
Read	L	Н	Н	High-Z	Active

2703 tbl 05

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Itul	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc	_	80	μА
[ILI]	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc		10	μА
[ILO]	Output Leakage	Vcc = Max.; CS = ViH, Vout = GND to Vcc	_	10	μΑ
Vol	Output Low	Vcc = Min., IoL = 8mA	_	0.4	٧
Vон	Output High	Vcc = Min., IoH = -4mA	2.4		٧

2703 tbl 07

Symbol	Parameter	Test Conditions	10ns - 17ns <sup>(1)</sup> Max.	20ns - 45ns Max.	Unit
Icc	Dynamic Operating Current	f = fmax;	1600	1200	mA
IsB	Standby Supply Current	CS ≥ VIH, VCC = Max. Outputs Open, f = fMAX	480	480	mA
ISB1	Full Standby Supply Current	$\overline{CS} \ge Vcc - 0.2V$ ; f = 0 Vin > Vcc - 0.2V or < 0.2V	320	80	mA

#### NOTE:

<sup>1.</sup> This parameter is guaranteed by design but not tested.


<sup>1.</sup> VIL (min) = -1.5V for pulse width less than 10ns.

<sup>1.</sup> Preliminary specifications only.

### **AC TEST CONDITIONS**


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4

2703 tbl 09



\*Includes scope and jig.

Figure 1. Output Load



2703 drw 04

Figure 2. Output Load (for tolz,tohz, tchz, tclz, twhz, tow)




Figure 3. Alternate Output Load




Figure 4. Alternate Lumped Capacitive Load, Typical Derating

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MP4045SxxZ, 7MP4045SxxM								
			-10 <sup>(2)</sup>		-12 <sup>(2)</sup>		(2)	-11	7 <sup>(2)</sup>	] ]
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									
trc	Read Cycle Time	10		12	. —	15		17		ns
taa	Address Access Time	<b>—</b> .	10	_	12	-	15	_	17	ns
tacs	Chip Select Access Time	1	7	1	8	_	10	-	12	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	2		2	_	2		2	_	ns
toE	Output Enable to Output Valid		5		5		6	_	8	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	2	_	2	_	2		2	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		6	_	7	_	8		10	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	_	3	_	4	_	5	_	. 6	ns
tон	Output Hold from Address Change	3		3	_	3	_	3	_	ns
Write Cy	cle									
twc	Write Cycle Time	10	_	12		15	_	17		ns
tcw	Chip Select to End of Write	8		8		9	_	10	_	ns
taw	Address Valid to End of Write	8		9	_	10	_	12	_	ns
tas	Address Set-up Time	0	_	0	_	0 -		0	_	ns
twp	Write Pulse Width	8	_	9		10	_	12	_	ns
twn	Write Recovery Time	0		0		0		0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	5	_	5	_	6		7	ns
tow	Data to Write Time Overlap	5		5		6	_	8	_	ns
tDH	Data Hold from Write Time	0	_	0 -		0	_	0		ns
tow <sup>(1)</sup>	Output Active from End of Write	2	_	2	_	2	_	2	_	ns

7.17

NOTES:

This parameter is guaranteed by design, but not tested.
 Preliminary specifications only.

2703 tbl 11

#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MP4045SxxZ, 7MP4045SxxM										
		-2	-20		-25 -30		-35		-4	5		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle											,
trc	Read Cycle Time	20	_	25	1 — 1	30		35		45		ns
taa	Address Access Time	_	20	_	25	_	30		35	_	45	ns
tacs	Chip Select Access Time		20	_	25	_	30	_	35	_	45	ns
tcLz <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5		5	_	5	_	ns
toe	Output Enable to Output Valid		10	_	12		15	_	18	_	23	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0		0	_	0	_	0	_	0	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		10	_	12	-	15		18	I	20	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z		10		10	_	10	_	10	_	10	ns
<b>t</b> OH	Output Hold from Address Change	3		3		3		5		5		ns
tpu <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	_	0		0	-	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	20	_	25	_	30	_	35	-	45	ns
Write Cy	cle								-			
twc	Write Cycle Time	20	_	25	_	30	_	35	_	45	1	ns
tcw	Chip Select to End of Write	15	-	20	_	25	_	30	_	40		ns
taw	Address Valid to End of Write	15	_	20	_	25	_	30	_	40	_	ns
tas	Address Set-up Time	0		0	_	0	_	0		0		ns
twp	Write Pulse Width	15	_	20	_	25		30	_	35	_	ns
twn	Write Recovery Time	0	-	0	_	0	_	0	_	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	13	_	15		18		20		23	กร
tow	Data to Write Time Overlap	12	_	15	_	17		20		25		ns
<b>t</b> DH	Data Hold from Write Time	0		0		0		0	_	0		ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0	l –	0		0		0		ns


7.17

NOTES:


This parameter is guaranteed by design, but not tested.

5


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1,3,4)</sup>




2703 drw 06

#### NOTES:


- 1. WE is High for Read Cycle.
- 2. Device is continuously selected.  $\overline{CS} = V_{\parallel}L$
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition low.
- 4.  $\overline{OE} = Vil.$
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

7

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED) (1, 2, 3, 7)




### TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED) (1, 2, 3, 5)



- 1.  $\overline{\text{WE}}$  or  $\overline{\text{CS}}$  must be high during all address transitions.

- We of Comust be high during an address definitions.
   A write occurs during the overlap (twp) of a low OS and a low WE.
   twn is measured from the earlier of OS or WE going high to the end of write cycle.
   During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- 7. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of two or (twitz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.





### SUBSYSTEMS FLEXI-PAK™ FAMILY 32K x 32 128K x 32 CMOS STATIC RAM MODULES

IDT7M4003 IDT7M4013

#### **FEATURES:**

- High-density 1 megabit/4 megabit CEMOS™ static RAM modules
- Member of the Subsystems "Flexi-Pak" Family of interchangeable modules, with equivalent pin-outs, supporting a wide range of applications
- Footprint compatible module upgrades to the next higher density with relative ease
- Fast access times:

7M4003 - 15ns (max.) commercial

7M4003 - 20ns (max.) military

7M4013 - 15ns (max.) commercial 7M4013 - 20ns (max.) military

- Low power CMOS operation
- Surface mounted LCC or SO components on a multilayered co-fired ceramic substrate
- Offered in a 66-pin "PGA-type" HIP (Hex In-line Package), occupying only 1 sq. inch of board space
- Single 5V (±10%) power supply
- Multiple ground pins for maximum noise immunity
- · Inputs and outputs directly TTL-compatible

#### **DESCRIPTION:**

The IDT7M4003/4013 are high-speed, high-density 1megabit/4 megabit CMOS static RAM modules constructed on a multi-layer co-fired ceramic substrate using either 32K  $\times$  8 or 128K  $\times$  8 SRAM components.


These modules are part of the IDT Subsytems "Flexi-Pak" Family. This family of SRAM/EEPROM/EPROM memory modules support applications requiring stand alone static or programmable memory or those applications needing a combination of both. All three module configurations have equivalent pin-outs, making these "plug-in compatible" with each other (i.e. inter-changeable) suitable for a wide range of applications.

The IDT7M4003/4013 is available with access times as fast as 15ns over the commercial temperature range and 20ns over the military temperature range.

This family of IDT modules are offered in a 66-pin, ceramic HIP (Hex In-line Package). This HIP package is similar to a PGA and allows the designer to fit 1 megabit/4 megabit of memory into 1 sq. inch of board space.

All IDT military modules are assembled with semiconductor components compliant with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**



7.18

2711 drw 01

CMOS is a trademark of Integrated Device Technology, Inc.

@1992 Integrated Device Technology, Inc.

### PIN CONFIGURATION(1)

				_							
1/08	WE <sub>1</sub>	I/O 15	<b>•</b> 1	<b>1</b> 2	●23	34 ●	45 ●	56 •	1/0 24	Vcc	1/0 31
1/09	CS <sub>1</sub>	I/O 14	●2	● 13	●24	35 ●	46 ●	57 ●	I/O 25	CS3	I/O 30
I/O 10	GND	I/O 13	●3	●14	●25	36 ●	47 👁	58 ●	I/O 26	WE <sub>3</sub>	I/O 29
<b>A</b> 13	1/011	I/O 12	● 4	●15	●26	37 ●	48 ●	59 ●	<b>A</b> 6	I/O 27	I/O 28
A14	A10	ŌĒ	●5	●16	●27	38 ●	49 ●	60 ●	<b>A</b> 7	Аз	Αo
A 15	A 11	GND	●6	<b>•</b> 17	●28	39 ●	50 ●	61 ●	GND	A4	<b>A</b> 1
A16	A12	WE o.	●7	●18	●29	40 ●	51 ●	62 ●	Ав	<b>A</b> 5	A <sub>2</sub>
GND	Vcc	I/O 7	●8	●19	●30	41 ●	52 ●	63 🗣	<b>A</b> 9	WE 2	I/O 23
I/O 0	CS <sub>0</sub>	I/O 6	●9	●20	●31	42 ●	53 ●	64 ●	I/O 16	CS <sub>2</sub>	I/O 22
1/01	GND	I/O 5	● 10	●21	●32	43 ●	54 ●	65 ●	I/O 17	GND	I/O 21
I/O 2	I/O 3	I/O 4	●11	●22	●33	44 ●	55 ●	66 ●	I/O 18	I/O 19	I/O 20

HIP **TOP VIEW** 

2711 drw 02

#### NOTE:

1. For the IDT7M4003 (32K x 32) version, pins 6 and 7 are no connects.

#### **PIN NAMES**

Name	Description	
I/O0-31	Data Inputs/Outputs	
<b>A</b> 0-16	Address Inputs	
<b>WЕ</b> 0-3	Write Enables	\\
CS <sub>0-3</sub>	Chip Selects	
ŌĒ	Output Enable	
VCC	Power Supply	
GND	Ground	

2711 tbl 01

### CAPACITANCE<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN(1)	Input Capacitance (DATA, CS, WE)	VIN = 0V	50	pF
CIN(2)	Input Capacitance (ADDRESS, OE)	VIN = 0V	12	pF
Cout	Output Capacitance	Vour = 0V	12	рF
NOTE:			2	71.1 tbl 02

NOTE:

#### TRUTH TABLE

Mode	cs	ŌE	WE	Output	Power
Standby	Н	X	Х	High-Z	Standby
Read	L	L	Н	DATAOUT	Active
Read	L	Н	Н	High Z	Active
Write	L	Х	L	DATAIN	Active

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°Ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ô
lout	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	<u> </u>	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	V

NOTE:

1. VIL = -3.0V for pulse width less than 20ns.

2711 tbl 05

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc	
Military	-55°C to +125°C	0V	5.0V ± 10%	
Commercial	0°C to +70°C	0V	5.0V ± 10%	

<sup>1.</sup> This parameter is guaranteed by design, but not tested.

(Vcc =  $5.0V \pm 10\%$ , TA = -55°C to +125°C and 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max. <sup>(1)</sup>	Max. <sup>(2)</sup>	Unit
fu	Input Leakage Current (Address, OE)	Vcc = Max., Vin = GND to Vcc	_	5	10	μА
lu	Input Leakage Current (Data, CS, WE)	Vcc = Max., Vin = GND to Vcc		20	40	μА
Ito	Output Leakage Current	Vcc = Max.  CS = ViH, Vout = GND to Vcc		5	10	μА
Icc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ VIL f = fмax, Output Open	<u> </u>	800	880	mA
ISB	Standby Supply Curent	Vcc = Max., CS ≥ ViH f = fмax, Output Open	_	80	280	mA
ISB1	Full Standby Supply Current	<del>CS</del> ≥ Vcc -0.2V Vin > Vcc -0.2V or < 0.2V	_	80	80	mA
Vol	Output Low Voltage	Vcc = Min., IoL = 8mA <sup>(3)</sup>	_	0.4	0.4	٧
Vон	Output High Voltage	Vcc = Min., IoH = -4mA <sup>(4)</sup>	2.4	_	_	٧

2711 tbl 07

#### NOTES:

- 1. For  $TA = 0^{\circ}C$  to  $+70^{\circ}C$  versions only.
- 2. For TA = -55°C to +125°C versions only.
- 3. IoL = 2mA for 70ns 100ns versions of the IDT7M4013.
- 4. IOH = -1mA for 70ns 100ns versions of the IDT7M4013.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2711 tbl 07




Figure 1. Output Load

DATAout \_\_\_\_\_\_\_ 5 pF\*

Figure 2. Output Load (for tcLz, tcLz, tcHz, tcHz, tcWz, twHz)

\*Including scope and jig

 $(Vcc = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

	-1	5 <sup>(2)</sup>	-1	7 <sup>(2)</sup>	-20	) <sup>(2)</sup>	•2	25	-3	0	
Parameters		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
me	15	— .	17		20	ļ — .	25	-	30	_	ns
ss Time	_	15	-	17	_	20	_	25	_	30	ns
cess Time		15	T —	17	_	20	_	25	_	30	ns
Output in Low Z	5	_	5	_	5	_	5	-	5	<b>—</b>	ns
to Output Valid	I —	10	<u> </u>	11	_	12	_	13		15	ns
to Output in Low Z	0		0	<u> </u>	0	_	2	_	2	_	ns
to Output in High Z	T =	. 6		7	_	8	_	12	_	15	ns
to Output in High Z		6	<u> </u>	7		7		12		13	ns
om Address Change	3		3		3	L	3		3		ns
WRITE CYCLE											
me	15	_	17		20		25		30		ns
End of Write	12	'	13	_	15		20		25	l	ns
to End of Write	12	<u> </u>	13	_	15		20	_	25		ns
p Time	0		0		0	<u> </u>	0	_	0	_	ns
idth	12	_	13	- :	15	- L	20	_	23	_	ns
y Time	0	- ·	0	[ - ·	0	_	0		0	_	ns
Ouput in High Z		6	_	8		. 9	_	12	_	13	ns
Time Overlap	8	_	8	_	9.	_	13	_	15	_	ns
n Write Time	0	-	0		0		3	_	3	_	ns
rom End of Write	0	-	.0 .	_	0	_	5	_	5	_	ns
								11110			

This parameter is guaranteed by design, but not tested.
 Preliminary specification only.

(Vcc =  $5.0V \pm 10\%$ , TA =  $-55^{\circ}$ C to  $+125^{\circ}$ C and  $0^{\circ}$ C to  $+70^{\circ}$ C)


	-3	5	-4	10	-5	0	-(	50	-	70	-	85	
													1 1
Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
CLE													
Read Cycle Time	35	-	40	_	50	<u> </u>	60	-	70	T —	85		ns
Address Access Time	_	35	_	40	_	50	_	60		70	_	85	ns
Chip Select Access Time	_	35	_	40	_	50	-	60	_	70	_	85	ns
Chip Select to Output in Low Z	5	_	5	_	5	_	.5	_	5	<u> </u>	5	_	ns
Output Enable to Output Valid	-	20	_	25	_	30	_	30	_	35	_	40	ns
Output Enable to Output in Low Z	2	_	5		5	_	5	_	5		5	T —	ns
Chip Deselect to Output in High Z	_	17	_	20		20		25	<b>—</b>	30	_	35	ns
Output Disable to Output in High Z	_	15	_	20		20	_	25	_	30		35	ns
Output Hold from Address Change	5	_	5	<b>—</b>	5	_	5	_	5	1-	. 5	-	ns
CLE													
Write Cycle Time	35	T —	40	-	50	T	60		70	-	85	I –	ns
Chip Select to End of Write	30	_	35	_	45		55		65		80	1-	ns
Address Valid to End of Write	30	_	35	_	45	_	55	<b>—</b>	65	<b>—</b>	80	-	ns
Address Set-up Time	0	_	2	_	2		5		5	<u> </u>	5		ns
Write Pulse Width	25	_	30	-	40	—	45	_	45	_	50		ns
Write Recovery Time	0	_	0	-	0		0	_	0	-	0	_	ns
Write Enable to Ouput in High Z	_	17		20	_	20		25		30		35	ns
Data to Write Time Overlap	16	_	16	_	25	ļ	30		30		35		ns
Data Hold from Write Time	3	_	3		5		5		5	_	5		ns
Output Active from End of Write	5	_	5	-	5	_	5		5	-	5	T —	ns
	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output Valid Output Enable to Output in Low Z Chip Deselect to Output in High Z Output Disable to Output in High Z Output Hold from Address Change CLE Write Cycle Time Chip Select to End of Write Address Valid to End of Write Address Set-up Time Write Pulse Width Write Recovery Time Write Enable to Ouput in High Z Data to Write Time Overlap Data Hold from Write Time	Parameters  Min.  CLE  Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output Valid Output Enable to Output in Low Z Chip Deselect to Output in High Z Output Disable to Output in High Z Output Hold from Address Change  CLE  Write Cycle Time Address Valid to End of Write Address Valid to End of Write Address Set-up Time 0 Write Pulse Width Write Recovery Time 0 Write Enable to Output in High Z Data to Write Time Overlap 16 Data Hold from Write Time 3 3 3 5 6 7 7 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7	Read Cycle Time Address Access Time Chip Select Access Time Chip Select to Output in Low Z Output Enable to Output Valid Output Enable to Output in Low Z Chip Deselect to Output in High Z Output Disable to Output in High Z Output Disable to Output in High Z Output Hold from Address Change CLE Write Cycle Time Chip Select to End of Write Address Valid to End of Write Address Set-up Time O Write Pulse Width Vrite Recovery Time O Write Enable to Output in High Z Output High Z O Output Hold from Address Change O O O O O O O O O O O O O O O O O O O	Parameters         Min.         Max.         Min.           CLE         Read Cycle Time         35         —         40           Address Access Time         —         35         —           Chip Select Access Time         —         35         —           Chip Select to Output in Low Z         5         —         5           Output Enable to Output Valid         —         20         —           Output Enable to Output in Low Z         2         —         5           Chip Deselect to Output in High Z         —         17         —           Output Disable to Output in High Z         —         15         —           Output Hold from Address Change         5         —         5           CLE         Write Cycle Time         35         —         40           Chip Select to End of Write         30         —         35           Address Valid to End of Write         30         —         35           Address Set-up Time         0         —         2           Write Pulse Width         25         —         30           Write Enable to Ouput in High Z         —         17         —           Data to Write Time Overlap         1	Parameters         Min. Max.         Min. Max.         Min. Max.           CLE           Read Cycle Time         35         —         40         —           Address Access Time         —         35         —         40           Chip Select to Cutput in Low Z         5         —         5         —         40           Chip Select to Output in Low Z         5         —         5         —         25         —         25           Output Enable to Output in Low Z         2         —         5         —         5         —         5         —         25         —         25         —         25         —         25         —         25         —         25         —         25         —         25         —         25         —         25         —         20         Output Brable to Output in High Z         —         15         —         20         Output High Z         —         15         —         20         —         20         Output High Z         —         15         —         20         —         20         —         20         —         20         —         20         —	Parameters         Min.         Max.         Min.         Max.         Min.         Max.         Min.         Min.         Max.         Min.         Min.	Parameters         Min.         Max.         Min.         Max.         Min.         Max.           CLE           Read Cycle Time         35         — 40         — 50         —           Address Access Time         — 35         — 40         — 50           Chip Select to Cutput in Low Z         5         — 5         — 5         —           Chip Select to Output In Low Z         5         — 5         — 5         —         30           Output Enable to Output In Low Z         2         — 5         — 5         —         30           Output Enable to Output in High Z         — 17         — 20         — 20         — 20           Chip Deselect to Output in High Z         — 15         — 20         — 20           Output Disable to Output in High Z         — 15         — 20         — 20           Output Hold from Address Change         5         — 5         — 5         — 20           Output Hold from Address Change         5         — 5         — 5         — 20           CLE         Write Cycle Time         35         — 40         — 50         —           Chip Select to End of Write         30         — 35         — 45         —           Address Valid to End of Wr	Min.   Max.   Min.   Min.   Max.   Min.   Max.   Min.   Min.   Max.   Min.   Min.   Max.   Min.   Min.   Max.   Min.   Min.   Min.   Max.   Min.   Min.   Max.   Min.   Min.   Max.   Min.   Min.   Min.   Min.   Min.   Max.   Min.   Min.   Max.   Min.	Min. Max.         Min. Max.	Parameters         Min.         Max.         Min.         Min.	Parameters         Min. Max. Min. Min. Min. Min. Min. Min. Min. Min	Min.   Max.   Min.   Max.   Min.   Max.   Min.   Max.   Min.   Max.   Min.   Max.   Min.   Max.   Min.   Max.   Min.   Max.   Min.   Max.   Min.   Max.   Min.   Max.   Min.   Max.   Min.	Parameters         Min.         Max.         Min.

NOTE:


<sup>1.</sup> This parameter is guaranteed by design, but not tested.

## 7


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




- WE is high for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS} = VIL$
- 3. Address valid prior to or coincident with CS transition low.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(1, 2, 3, 7)



### TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED)(1, 2, 3, 5)




- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twr) of a low \overlap and a low \overlap E.


  3. twn is measured from the earlier of \overlap S or \overlap E going High to the end of write cycle.
- During this period, I/O pins are in the output state, input signals must not be applied.
- 5. If the CS Low transition occurs simultaneously with or after the WE Low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- 7. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be larger of  $\overline{tw}$  or  $\overline{tw}$  or  $\overline{tw}$  to who to allow the I/O drivers to turn off data and to be placed on the bus for the required tow. If  $\overline{OE}$  is high during an  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### 7


# PACKAGE DIMENSIONS 7M4003SxxCHx



#### 7M4013SxxCHx



#### 7M4013SxxNH





### 64K x 32 BICMOS/CMOS STATIC RAM MODULE

IDT7MP4036

#### **FEATURES:**

- · High density 2 megabit static RAM module
- Low profile 64 pin ZIP (Zig-zag In-line vertical Package) or 64 pin SIMM (Single In-line Memory Module)
- · Ultra fast access time: 10ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible

### PIN CONFIGURATION(1)

$\frac{A14}{CS_1}$ $\frac{30}{32}$ $\frac{31}{CS_2}$	17 A2 19 I/O12 21 I/O13 23 I/O14 25 I/O15 27 GND 29 A15	18 19 20 21 22 23 24 25 26 27 28 29	I/O3 VCC A7 A8 A9 I/O4 I/O5 I/O6 VE A14
	31 CS <sub>2</sub>	31	
CS3         34         33         CS4           NC         36         35         NC           GND         38         37         OE           I/O16         40         39         I/O24           I/O17         42         41         I/O25           I/O18         44         43         I/O26           I/O19         46         47         A3           A10         48         49         A4           A11         50         51         A5           VC2         51         A5         VCC           A13         54         55         A6         I/O28           I/O20         56         57         I/O28         I/O29           I/O22         60         61         I/O30         I/O30           I/O23         62         61         I/O31         I/O31           GND         64         2882 dm 02	35   NC   OE   OE   OE   OE   OE   OE   OE   O	35 36 37 39 41 41 43 44 43 46 45 48 49 50 51 53 55 55 57	NC GND I/O16 I/O17 I/O18 I/O19 A10 A11 A12 A13 I/O20

ZIP, SIMM

#### NOTE:

Pins 2 and 3 (PDo and PD1) are read by the user to determine the density
of the module. If PDo reads Open and PD1 reads GND, then the module
had a 64K depth.

BICEMOS and CEMOS are trademarks of Integrated Device Technology, Inc.

#### **DESCRIPTION:**


The IDT7MP4036 is a 64K x 32 static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 64K x 4 static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. Extremely fast speeds can be achieved due to the use of 256K static RAMs fabricated in IDT's high performance, high reliability CEMOS<sup>TM</sup> and BiCEMOS<sup>TM</sup> technology. The IDT7MP4036 is available with access time as fast as 10ns with minimal power consumption.

The IDT7MP4036 is packaged in a 64 pin FR-4 ZIP (Zigzag In-line vertical Package) or a 64 pin SIMM (Single In-line Memory Module). The ZIP configuration allows 64 pins to be placed on a package 3.65 inches long and 0.35 inches wide. At only 0.50 inches high, this low profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4036 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Two identification pins (PD0 and PD1) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD0 and PD1 to determine a 64K depth.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### PIN NAMES

I III IIAIVILO	
I/O0-31	Data Inputs/Outputs
A0-15	Addresses
<del>CS</del> 14	Chip Selects
WE	Write Enable
ŌĒ	Output Enable
PD0-1	Depth Identification
Vcc	Power
GND	Ground
NC	No Connect

2682 tbl 01

COMMERCIAL TEMPERATURE RANGE

**APRIL 1992** 



#### **CAPACITANCE** (TA = $+25^{\circ}$ C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN(D)	Input Capacitance (Data)	V(IN) = 0V	15	pF
CIN(A)	Input Capacitance (Address & Control)	V(IN) = OV	70	pF
Соит	Output Capacitance	V(OUT) = 0V	15	рF

NOTE:

2682 tbl 02 1. This parameter is guaranteed by design but not tested.

## RECOMMENDED DC OPERATING

## CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit	
Vcc	Supply Voltage	4.5	5.0	5.5	٧	
GND	Supply Voltage	0	0	0	٧	
VIH <sup>(2)</sup> Input High Voltage		2.2	_	6.0	٧	
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	ν	

#### NOTES:

- 1. V = -1.5V for pulse width less than 10ns.
- 2. I/O pins must not exceed Vcc +0.5V.

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2682 tbl 04

2682 tbl 03

#### TRUTH TABLE

Mode	CS	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High Z	Standby
Read	L	L	Н	DATAOUT	Active
Write	T	X	L	DATAIN	Active
Read	L	Н	Н	High-Z	Active

2682 tbl 05

2682 tbl 06

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C .
IOUT	DC Output Current	50	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. I/O pins must not exceed Vcc +0.5V.

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
[ILI]	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc		80	μА
LI	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc	_	10	μА
LO	Output Leakage	Vcc = Max.; CS = ViH, Vout = GND to Vcc		10	μА
Vol	Output Low	Vcc = Min., IoL = 8mA	_	0.4	V
Vон	Output High	Vcc = Min., IoH = -4mA	2.4	_	V

2682 thi 07

			7MP4036B 10, 12, 15, 17ns	7MP4036S 20, 25, 35ns	
Symbol	Parameter	Test Conditions	Max.	Max.	Unit
lcc	Dymanic Operating Current	f = fMAX; $\overline{\text{CS}}$ = VIL Vcc = Max.; Output Open	1520	1280	mA
ISB	Standby Supply Current	CS ≥ VIH, Vcc = Max. Outputs Open, f = fMAX	_	320	mA
ISB1	Full Standby Supply Current	$\overline{CS} \ge Vcc - 0.2V$ ; f = 0 Vin > Vcc - 0.2V or < 0.2V	_	240	mA

### 7

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4




Figure 1. Output Load



\*incluces scope and jig.




Figure 2. Output Load (for tolz, tohz, tchz, tchz, tchz, twhz, tow)




Figure 3. Alternate Output Load




Figure 4. Alternate Lumped Capacitive Load, Typical Derating

 $(Vcc = 5V \pm 10\%, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MP4036BxxZ, 7MP4036BxxM								
	l	-10	(2)	-12	(2)		15	-1	7	l
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	Read Cycle									
_trc	Read Cycle Time	10	_	12		15		17	_	ns
taa	Address Access Time		10	_	12	_	15		17	ns
tacs	Chip Select Access Time	_	7		7	_	8	_	9	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	2	_	2	_	2	_	2	_	ns
toe	Output Enable to Output Valid	—	4		5	_	6	_	8	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	2	_	2		2	_	2		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	T -	6	_	7	_	8	_	10	ns
tonz(1)	Output Disable to Output in High Z		4		5	_	5	_	6	ns
tон	Output Hold from Address Change	3	_	3	_	-3	_	3		ns
Write Cy	cle	_								
twc	Write Cycle Time	10	_	12	_	15	_	17	_	ns
tcw	Chip Select to End of Write	7	_	8		9	-	10	_	ns
taw	Address Valid to End of Write	8	_	9	_	10	_	12		ns
tas	Address Set-up Time	0	_	0	<b>—</b>	0		0		ns
twp	Write Pulse Width	8	-	9	_	10		12		ns
twr	Write Recovery Time	0	_	0	_	0		0		ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z		4		5		6	_	7	ns
tow	Data to Write Time Overlap	6	<u> </u>	6		7	] _	9		ns
tDH	Data Hold from Write Time	0	_	0	_	0		0		ns
tow <sup>(1)</sup>	Output Active from End of Write	2	_	2	_	2	_	2	_	ns

#### NOTES:

This parameter is guaranteed by design, but not tested.
 Preliminary specifications only.


 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MP4036SxxZ, 7MP4036SxxM						
		-2	0	-2	25	-35		l
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
trc	Read Cycle Time	20		25		35		ns
taa	Address Access Time		20		25		35	ns
tacs	Chip Select Access Time	_	20		25		35	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3		3	_	3		ns
toe	Output Enable to Output Valid	_	10	_	12		25	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0	_	0	_	0	-	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	10		15	_	22	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	_	10		15	_	22	ns
tон	Output Hold from Address Change	3	_	3	_	3		ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		20		25		35	ns
Write Cy	cle							
twc	Write Cycle Time	20	_	25	_	35	_	ns
tcw	Chip Select to End of Write	15	_	20		30		ns
taw	Address Valid to End of Write	15	_	20		30	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	ns
twp	Write Pulse Width	15	_	20		30	_	ns
twn	Write Recovery Time	0		0	_	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z		12	_	15		18	ns
tow	Data to Write Time Overlap	12	_	15	_	20	_	ns
tDH	Data Hold from Write Time	0		0	_	0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0		0		ns


NOTE:

This parameter is guaranteed by design, but not tested.


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1,3,4)</sup>




#### 2682 drw 09

- 1. WE is High for Read Cycle.
- 2. Device is continuously selected. CS = VIL.
- 3. Address valid prior to or coincident with CS transition low.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLED TIMING) $^{(1, 2, 3, 7)}$



## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) $^{(1, 2, 3, 5)}$





- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low  $\overline{\text{CS}}$  and a low  $\overline{\text{WE}}$ .
- 3. twn is measured from the earlier of CS or WE going High to the end of write cycle. During this period, I/O pins are in the output state, input signals must not be applied.
- If the CS Low transition occurs simultaneously with or after the WE Low transition, the outputs remain in a high impedance state.

  Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but, not tested.
- If OE is low during a WE controlled write cycle, the write pulse width must be the larger of two or (twitz + tow) to allow the I/O drivers to turn off data and to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### PACKAGE DIMENSIONS

**ZIP VERSION** 







BACK VIEW

2682 drw 12

#### SIMM VERSION





2682 drw 13



Integrated Device Technology, Inc.

### 16K x 32 BICMOS/CMOS STATIC RAM MODULE

#### **FEATURES:**

- · High density 512K static RAM module
- Low profile 64 pin ZIP (Zig-zag In-line Package)
- Ultra-fast access time: 8ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible
- · Multiple GND pins for maximum noise immunity

### PIN CONFIGURATION(1)

			CND	
PDo	2	1	GND	DD CND
1/00	4	3	PD <sub>1</sub>	PDo-GND
1/01	6	5	I/O8	PD <sub>1</sub> -OPEN
1/01	8	7	I/O9	
I/O3	i i	9	I/O <sub>10</sub>	
Vcc	10 12	11	I/O11	
<b>A</b> 7	14	13	Αo	
As	16	15	A1	
A9		17	A2	
I/O <sub>4</sub>	18	19	1/012	
1/04	20	21	I/O <sub>13</sub>	
	22	23	I/O14	
1/06	24	25	I/O <sub>15</sub>	
I/O7 WE	26	27	GND	
NC	28	29	NC	
CS <sub>1</sub>	30	31	CS <sub>2</sub>	
UO 1	32		_	
СSз	34	33	<del>CS</del> ₄	
NC	36	35	NC	
GND	38	37	ŌĒ	
1/016	40	39	1/024	
1/017	42	41	I/O <sub>25</sub>	
I/O18	44	43	I/O <sub>26</sub>	
I/O19	46	45	1/027	
A10	48	47	Аз	
A11	50	49	A4	
A12	52	51	<b>A</b> 5	
A13	54	53	Vcc	
1/020	56	55	A6	
I/O21	58	57	1/028	
I/O21	60	59	1/029	
I/O22	62	61	1/030	
	64	63	1/031	
GND	04		20	881 drw 02
		 	20	

ZIP TOP VIEW

#### NOTE:

#### **DESCRIPTION:**


The IDT7MP4031 is a 16K x 32 static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 16K x 4 static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. Extremely fast speeds can be achieved due to the use of 64K static RAMs fabricated in IDT's high performance, high reliability BiCEMOS™ or CEMOS™ technology. The IDT7MP4031 is available with access time as fast as 8ns with minimal power consumption.

The IDT7MP4031 is packaged in a 64 pin FR-4 ZIP (Zigzag In-line Package). The dual row configuration allows 64 pins to be placed on a package 3.65 inches long and 0.35 inches wide. At only 0.50 inches high, this low profile package is ideal for systems with minimum board spacing.

All inputs and outputs of the IDT7MP4031 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Two identification pins (PD0 and PD1) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD0 and PD1 to determine a 16K depth.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN NAMES**

Data Input/Output
Addresses
Chip Select
Write Enable
Output Enable
Depth Identification
Power
Ground

2681 tbl 01

BiCEMOS and CEMOS are trademarks of Integrated Device Technology, Inc.

#### **COMMERCIAL TEMPERATURE RANGE**

**APRIL 1992** 

Pins 2 and 3 (PD0 and PD1) are read by the user to determine the depth of the module. If PD0 reads GND and PD1 reads Open, then the module has 16K depth.

#### **CAPACITANCE** (TA = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit		
CIN(D)	Input Capacitance (Data)	V(IN) = 0V	15	pF		
CIN(A)	Input Capacitance (Address & Control)	V(IN) = OV	70	pF		
Соит	Output Capacitance	V(OUT) = 0V	15	pF		
NOTE: 2681 tbl 0						

<sup>1.</sup> This parameter is guaranteed by design, but not tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
V <sub>IH</sub> (2)	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	٧

#### NOTES:

- 1. VIL (min) = -1.5V for pulse width less than 10ns.
- 2. I/O pins must not exceed Vcc +0.5V.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2681 tbl 04

2681 tbl 03

#### TRUTH TABLE

Mode	<u>cs</u>	Œ	WE	Output	Power
Standby	Н	Х	Х	High Z	Standby
Read	L	L	Н	DATAOUT	Active
Write	L	Х	L	DATAIN	Active
Read	L	Н	Н	High-Z	Active

2681 tbl 05

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
IOUT DC Output Current		50	mA

#### NOTES:

2681 thi 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. I/O pins must not exceed VCC +0.5V.

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

	¥			7MP4031S	7MP4031B	
Symbol	Parameter	Test Conditions	Min.	Max.	Max.	Unit
lu	Input Leakage (Address and Control)	Vcc = Max.; Vin = GND to Vcc	-	40	80	μΑ
[[0]	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc	-	5	10	μА
lLO	Output Leakage	Vcc = Max.; $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc	1	5	10	μΑ
VoL	Output Low	Vcc = Min., loL = 8mA		0.4	0.4	٧
Vон	Output High	Vcc = Min., IoH = -4mA	2.4	_	_	٧

2681 tbl 07

			7MP4031B	7MP4031S	
			8 - 15ns	20 - 35ns	ŀ
Symbol	Parameter	Test Conditions	Max.	Max.	Unit
Icc	Dynamic Operating Current	Vcc = Max.; $\overline{CS}$ = ViL; f = fMAX Output Open	1600	1200	mA
ISB	Standby Supply Current	CS ≥ VIH, Vcc = Max. f = fмax, Outputs Open		480	mA
ISB1 ;	Full Standby Supply Current	<del>CS</del> ≥ Vcc − 0.2V; f = 0, Vin > Vcc − 0.2V or < 0.2V	_	160	mA

### 7

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4




Figure 1. Output Load




Figure 2. Output Load (for tCHZ, tCLZ, tOHZ, tOLZ, tWHZ and tOW)




Figure 3. Alternate Output Load




Figure 4. Alternate Lumped Capacitive Load, Typical Derating

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

					031BxxZ			
			-8 <sup>(2)</sup>		·10 <sup>(2)</sup>		-12	]
Symbol Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle		,					
trc	Read Cycle Time	8	<u> </u>	10	· ·	12		ns
taa	Address Access Time		8		10	_	12	ns
tacs	Chip Select Access Time		8		10	_	12	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	1		1		1	_	ns
toE	Output Enable to Output Valid	_	4		5		6	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	1	_	1		1		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		6	1 _	7	_	8	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	3	T	3		3	ns
tон	Output Hold from Address Change	3	<b>—</b>	3	1 -	3		ns
Write Cy	cle							
twc	Write Cycle Time	8	_	10		12	_	ns
tcw	Chip Select to End of Write	8		8		9	_	ns
taw	Address Valid to End of Write	8		10	_	12		ns
tas	Address Set-up Time	0		0		0		ns
twp	Write Pulse Width	8	_	8	_	9		ns
twn	Write Recovery Time	0	_	0	_	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	1 -	3		3		3	ns
tow	Data to Write Time Overlap	5	_	5		6	_	ns
<b>t</b> DH	Data Hold from Write Time	0	_	0	<b>—</b>	0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	3		3	_	3	1 _	ns

#### NOTES:

This parameter is guaranteed, but not tested.
 Preliminary specifications only.


 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MP40	31BxxZ	7MP4031SxxZ						
		-1	5	-2	20	-2	25	-35		1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									
trc	Read Cycle Time	15		20		25		35		ns
taa	Address Access Time		15		20		25		35	ns
tacs	Chip Select Access Time		15		20		25		35	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	<u> </u>	5		5		5		ns
toe	Output Enable to Output Valid		9	<u> </u>	12	_	15	_	20	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low Z	5	_	5		5	_	5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	-	7	-	8	_	10	_	15	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	1 —	7	_	8	_	10	_	15	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	3	_	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	<b>—</b>	0	<b>—</b>	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	l –	15		20	_	25	_	35	ns
Write Cy	cle									
twc	Write Cycle Time	14		17		20		30		ns
tcw	Chip Select to End of Write	14		17	_	20	_	25	_	ns
taw	Address Valid to End of Write	14	_	17	_	20	_	25	_	ns
tas	Address Set-up Time	0	_	0	_	0	T —	0	_	ns
twp	Write Pulse Width	- 14	_	17	_	20	_	25	_	ns
twn	Write Recovery Time	0		0	_	0		0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	-	6	_	7	_	7	-	10	ns
tow	Data to Write Time Overlap	10	_	10		13	_	15	_	ns
tDH	Data Hold from Write Time	0	_	0	_	0	_	0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	5	_	5	_	5	_	5	_	ns


NOTE:

1. This parameter is guaranteed, but not tested.


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>




### TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1,3,4)</sup>




- 1. WE is High for Read Cycle.
- 2. Device is continuously selected.  $\overline{CS} = VIL$
- 3. Address valid prior to or coincident with  $\overline{OS}$  transition low. 4.  $\overline{OE} = Vit$ .
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

## 7

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)




## TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text{CS}}$ CONTROLLED TIMING) $^{(1, \, 2, \, 3, \, 5)}$



- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low CS and a low WE.
- 3. two is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going High to the end of write cycle.
- 4. During this period, I/O pins are in the output state, input signals must not be applied.
- 5. If the  $\overline{\text{CS}}$  Low transition occurs simultaneously with or after the  $\overline{\text{WE}}$  Low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but, not tested.
- The state of the larger of two or the larger of two or (twnz + tow) to allow the I/O drivers to turn off data and to be placed on the bus for the required tow. If OE is high during an WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two.

#### **PACKAGE DIMENSIONS**



2681 drw 12



# 256K x 20/256K x 16 BICMOS/CMOS STATIC RAM MODULES

PRELIMINARY IDT7MB4065 IDT7MB4066

#### **FEATURES:**

- High density 256K x 20/256K x 16 BiCMOS/CMOS static RAM modules
- · Low profile 48-pin FR-4 DIP (Dual In-line Package)
- · Fast access time: 10ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- · Single 5V (±10%) power supply
- Inputs/outputs directly TTL compatible
- · Multiple GND pins for maximum noise immunity

#### **DESCRIPTION:**

The IDT7MB4065/4066 are high-speed, high density 256K x 20/256K x 16 BiCMOS/CMOS static RAM modules constructed on an epoxy laminate (FR-4) substrate using either 5 256K x 4 or 4 256K x 4 static RAMs in plastic SOJ packages. The IDT7MB4065/4066 are available with access time as fast as 10ns with minimal power consumption.

The IDT7MB4065/4066 are packaged in a 48 pin FR-4 DIP (Dual In-line Package). The dual row configuration allows 48 pins to be placed on a package 2.4 inches long, 600 mils wide and 0.35 inches tall.

All inputs and outputs of the IDT7MB4065/4066 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

### PIN CONFIGURATIONS(1)

_			_	
GND 🗀	1.	48		Vcc
I/O19	2	47		A17
I/O18 🗔	3	46		<b>A</b> 16
I/O17	4 .	45		<b>A</b> 15
I/O16 🗀	5	44		A14
I/O15	6	43		А13
I/O14 🗀	7	42		A12
I/O13 🗀	8	41		A11
I/O12 🗔	9	40		<b>A</b> 10
I/O11 🗀	10	39		<b>A</b> 9
I/O10 🗀	11	38		CSU
GND 🗀	12	37		CSL
OE _	13	36		GND
1/Os 🗀	14	35		WE
1/O8 🗀	15	34		Ав
1/07 🗔	16	33		<b>A</b> 7
1/06	17	32		A <sub>6</sub>
1/O5	18	31		<b>A</b> 5
1/04 🗀	19	30		A4
I/O3 🗀	20	29		Аз
i I/O₂ ☐	21	28		A2
I/O1	22	27		A1
1/00 🗀	23	26		Αo
Vcc 🗀	24	25		GND


2808 drw 01

DIP TOP VIEW

#### NOTE:

1. On the 7MB4066, pins 10,11,14, 15 are N.C. (No Connects).

### FUNCTIONAL BLOCK DIAGRAM(1)



2808 drw 02

#### NOTE:

 On the 7MB4066, there are 16 I/Os with byte access to I/Os(0-7)and I/Os(8-15).

#### **PIN NAMES**

I/O0-19	Data Inputs/Outputs			
A0-17	Address			
CSL	Chip Select - Lower Byte			
CSU	Chip Select - Upper Byte			
WE	Write Enable			
ŌĒ	Output Enable			
NC	No Connect			
Vcc	Power			
GND	Ground			

2808 tbl 01

**COMMERCIAL TEMPERATURE RANGE** 

**APRIL 1992** 

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Comm.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Іоит	DC Output Current	50	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### TRUTH TABLE

Mode	<del>cs</del>	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	Hi-Z	Standby
Read	L	L	Н	Dout	Active
Write	L	x	L	Din	Active
Read	L	Н	Н	Hi-Z	Active

2808 tbl 03

## RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧
NOTE:					2000 41-

1. VIL = -2.0V for pulse width less than 10ns.

#### 2808 tbl 04

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

	Grade	Ambient Temperature	GND	Vcc
1	Commercial	0°C to +70°C	0V	5.0V ± 10%

2808 tbl 05

2808 tbl 06

#### **CAPACITANCE**

 $(TA = +25^{\circ}C, F = 1.0MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
C IN(D)	Input Capacitance	VIN = 0V	12	pF
C IN(A)	Input Capacitance (Address and Control)	VIN = 0V	42	pF
Соит	Output Capacitance	Vout = 0V	12	рF

NOTE:

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 10\%, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	ibol Parameter Test Conditions		Min.	Max.	Unit	
Input Leakage   Vcc = Max.; \( (Address and Control) \)		Vcc = Max.; Vin = GND to Vcc		50	μА	
Iu	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc	_	10	μА	
lto	Output Leakage	Vcc = Max.; CS = ViH, VouT = GND to Vcc	_	10	μА	
Vol	Output Low	Vcc = Min., lot = 8mA	_	0.4	V	
Vон	Output High	Vcc = Min., lон = -4mA 2.4		_	V	

2808 tbl 07

ł			7MB	4065	7ME	34066	
Symbol	Parameter	Test Conditions	10 - 17ns <sup>(1)</sup> Max.	20 - 45ns Max.	10 - 17ns <sup>(1)</sup> Max.	20 - 45ns Max.	Unit
Icc	Dymanic Operating Current	f = fMAX <sup>(2)</sup> ; CS = VIL Vcc = Max.; Output Open	1000	750	800	600	mA
ISB	Standby Supply Current	CS ≥ VIH, Vcc = Max. Outputs Open, f = fмax <sup>(2)</sup>	300	300	240	240	mA
ISB1	Full Standby Supply Current	$CS \ge VCC - 0.2V$ ; $F = 0$ VIN > VCC - 0.2V or $< 0.2V$ , $f = 0$	200	50	160	40	mA

NOTES:


1. Preliminary specifications only.

2. fmax = 1/trc

<sup>1.</sup> This parameter is guaranteed by design but not tested.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4



**AC ELECTRICAL CHARACTERISTICS** 

Figure 2. Output Load (for tolz, tohz, tchz, tckz, tckz, twhz, tow)

Symbol	Parameter	7MB4065/4066SxxP								
		-10 <sup>(2)</sup>		-12 <sup>(2)</sup>		-15 <sup>(2)</sup>		-17 <sup>(2)</sup>		1
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle					,				
trc	Read Cycle Time	10	<del>-</del>	12		15		17	<u> </u>	ns
taa	Address Access Time	<b>—</b>	10		12	_	15	_	17	ns
tacs	Chip Select Access Time	<u>-</u>	10	_	12	<b>—</b> .	15	-	17	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	2	_	2	_	2		2		ns
tOE	Output Enable to Output Valid	I —	4		5		6		8	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	2		2		2	_	2		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	T	6	-	7		8	_	10	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z		4	_ ′	4		5	_	6	ns
ton ·	Output Hold from Address Change	3	_	3 .	_	3	_	3		ns
Write Cy	cle									
twc	Write Cycle Time	10	l –	12		15	_	17	_	ns
tcw	Chip Select to End of Write	8	_	10	_	12	_	15	<u> </u>	ns
taw .	Address Valid to End of Write	8	_	10		12		15		ns
tas	Address Set-up Time	0	_	0	_	0	<u></u>	0	T	ns
twp	Write Pulse Width	8	_	10		12	_	15	-	ns
twn	Write Recovery Time	0		0	I -	0	_	0	_	ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z	-	4		5		6	_	7	ns
tow	Data to Write Time Overlap	5	_	- 6	_	8	_	10	_	ns
tDH	Data Hold from Write Time	0	<u> </u>	0 -		0	_	0	_	ns
									+	+

This parameter is guaranteed by design, but not tested.
 Preliminary specifications only.


Output Active from End of Write

tow<sup>(1)</sup>

NOTES:

2808 tbl 10

2



2808 drw 06

Figure 4. Alternate Lumped Capacitive Load, Typical Derating


#### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MB4065/4066SxxP										
	[	-20		-25		-30		-35		-45		
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc												
tRC	Read Cycle Time	20		25		30		35		45		ns
taa	Address Access Time		20	· —	25	_	30	_	35		45	ns
tacs	Chip Select Access Time		20	-	25	_	30	-	35		45	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5		5	_	5		5	_	5	_	ns
toE	Output Enable to Output Valid		10	_	12		15	_	18	_	23	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0	<del>-</del>	0	_	0		0	_	0	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		10	-	12	_	15	_	18	_	20	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z		10	-	10	_	10	_	10	_	10	ns
<b>t</b> oH	Output Hold from Address Change	3	ļ	3	1	3	-	5	_	5		ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	-	0	1	0	1	0	_	0	1	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time	_	20		25	_	30	-	35	_	45	ns
Write Cycle												
twc	Write Cycle Time	20	_	25		30		35	_	45		ns
tcw	Chip Selection to End of Write	15	_	20	_	25	_	30	l —	40	_	ns
taw	Address Valid to End of Write	15		20	_	25		30	I —	40	_	ns
tas	Address Set-up Time	0		. 0	_	0	_	0	T -	0		ns
twp	Write Pulse Width	15		20		25		30	<u> </u>	35	_	ns
twn	Write Recovery Time	0		0	_	0		0		0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	13	_	15	i; —	18	-	20	_	23	ns
tow	Data to Write Time Overlap	12	_	15	_	17	_	20		25	_	ns
tDH	Data Hold from Write Time	0		0	_	0	_	0	_	0		ns
tow (1)	Output Active from End of Write	0		0	_	0	_	0	_	0	-	ns


1. This parameter is guaranteed by design but not tested.

### TIMING WAVEFORM OF READ CYCLE NO. 1 (1)




2808 drw 07

#### TIMING WAVEFORM OF READ CYCLE NO. 2 (1,2,4)




### TIMING WAVEFORM OF READ CYCLE NO. 2 (1,3,4)




- 1. WE is High for Read Cycle.
- 2. Device is continuously selected.  $\overline{CS} = V_{IL}$ .

  3. Address valid prior to  $\overline{CS}$  transition low.
- 4.  $\overline{OE}$  = VIL.
- 5. Transition is measured ±200 mV from steady state. This parameter is guaranteed by design, but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) (1,2,3,5)





- 1. WE or CS must High during all address transitions.
  2. A write occurs during the overlap (twp) of a low CS and a low WE.
  3. twp is measured from the earlier of CS or WE going high to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, so input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, outputs remain in a high impedance state.
- 6. Transition is measured ±200 mV from steady state. This parameter is guaranteed by design, but not tested.
- 7. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the wirte pulse width must be the larger of twp or (twhz + tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

# 7

#### **PACKAGE DIMENSIONS**


#### 7MB4065






#### 7MB4066

2080 drw 12





2080 drw 13

### 512K/256K x 16 CMOS STATIC RAM MODULE

IDT7MP4047 IDT7MP4046

#### **FEATURES:**

- High-speed 8/4 megabit (pin compatible) CMOS static RAM modules
- Fast access time: 70ns (max.)
- · Low power consumption
  - Active: 220mA max.
  - CMOS Standby: 850μA max.
  - Data retention: 450μA max. (Vcc= 2V)
- Surface mounted small outline plastic packages on a 45 pin FR-4 SIP (Single In-line Package)
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL compatible


#### **DESCRIPTION:**

The IDT7MP4047/4046 is a 512K/256K x 16 CMOS static RAM module constructed on a multilayer epoxy laminate (FR-4) substrate using eight or four 128K x 8 static RAMs in small outline plastic packages and a one-of-four decoder. Availability of two Write Enables and two Output Enables provides byte access and output control flexibility. The IDT7MP4047/4046 is available with access times as fast as 70ns with a maximum operating current of 220mA. For battery backup applications, a very low data retention current is available.

The IDT7MP4047/4046 is packaged in a 45 pin FR-4 SIP (Single In-line Package). This results is a package 4.6 inches in length and less than 0.2 inches in thickness.


All inputs and outputs of the IDT7MP4047/4046 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

#### **FUNCTIONAL BLOCK DIAGRAM**




CEMOS is a trademark of Integrated Device Technology, Inc.

#### PIN CONFIGURATION — 7MP4047



## PIN CONFIGURATION<sup>(1)</sup> — 7MP4046



NOTE:

2754 drw 03

1. For proper operation of the 7MP4046 module, pins 21 and 24 must be tied together.

#### PIN NAMES - 7MP4047

I/O0-I/O15	Data Inputs/Outputs
A0-A18	Addresses
CS	Chip Select
<u>WE</u> 0-1	Write Enables
ŌĒ0-1	Output Enables
Vcc	Power
GND	Ground
	2754 tbl 03

#### PIN NAMES - 7MP4046

I/O0-I/O15	Data Inputs/Outputs
A0-A17	Addresses
CS	Chip Select
WE₀-1	Write Enables
OE <sub>0</sub> -1	Output Enables
Vcc	Power
GND	Ground

2754 tbl 04

7

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

2754 tbl 05

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### TRUTH TABLE

1110111 171	, <u> </u>			
Mode	<del>cs</del>	CS WE Output		Power
Standby	Н	Х	High Z	Standby
Read	L	Н	DATAout	Active
Write	L	L	High Z	Active

2754 tbl 06

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
<b>V</b> IH	Input High Voltage	2.2	_	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

NOTE:

1. VIL = -3.0V for pulse width less than 20ns.

#### 2754 tbl 07

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	OV	5.0V ± 10%

2754 tbl 08

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

				7MP4046	7MP4047	
Symbol	Parameter	Test Conditions	Min.	Max.	Max.	Unit
IIul	Input Leakage	Vcc = Max., Vin = GND to Vcc		4	8	μΑ
ILO	Output Leakage	Vcc = Max. CS = VIH, Vout = GND to Vcc		4	8	μА
Vol	Output Low Voltage	Vcc = Min., IoL = 2mA		0.4	0.4	٧
Vон	Output High Voltage	Vcc = Min., IoH = -1mA	2.4	_	_	٧
lcc	Dynamic Operating Current	Vcc = Max., $\overline{CS}$ = VIL, f = fMax, Output Open	_	220	220	mA
ISB	Standby Supply Current (TTL Levels)	CS ≥ VIH, Vcc = Max., f = fмax, Ouput Open		12	24	mA
ISB1	Full Standby Supply Current (CMOS Levels)	CS ≥ VHC, VIN ≥ VHC or ≤ VLC VCC = Max., Output Open		450	850	μА

2754 tbl 09

#### DATA RETENTION CHARACTERISTICS

 $(TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Condition	Min.	7MP4046/4047 Max. @ 2.0V	Unit
<b>V</b> DR	Vcc for Data Retention		2.0		٧
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V	_	250/450	μA
tCDR <sup>(2)</sup>	Chip Deselect to Data Retention Time	VIN ≤ Vcc - 0.2V	0	_	ns
tR <sup>(2)</sup>	Operation Recovery Time	VIN ≥ - 0.2V	tRC <sup>(1)</sup>	l — I	ns

#### NOTES:

1. tRc = Read Cycle Time.

2. This parameter is guaranteed by design, but not tested.

2754 tbl 10


3

# 7

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2754 tbl 11



DATA OUT

255Ω

Figure 2. Output Load

(for tclz, tolz, tchz, tohz, tow, and twhz)

2754 drw 05

\*Including scope and jig

#### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5.0V \pm 10\%, TA = 0°C to +70°C)$ 

		1		7	MP4046	4047Lxx	S			
		-7	70	-8	5	-1	00	-1	20	]
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE									
trc	Read Cycle Time	70		85		100		120		ns
taa	Address Access Time	_	70	_	85	1	100	_	120	ns
tacs	Chip Select Access Time	_	70	_	85	1	100	_	120	ns
toE	Output Enable to Output Valid		45		48	1	50		60	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	_	30	, <del>-</del>	33	_	35	_	40	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0		0		0	_	0	_	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5		5	_	5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	T -	40	_	43	_	45	-	50	ns
ton	Output Hold from Address Change	10	_	10	_	10	<b>—</b>	10	_	ns
WRITE C	YCLE									
twc	Write Cycle Time	70		85		100		120		ns
twp	Write Pulse Width	55	·	65		75	_ :,	90	_	ns
tas	Address Set-up Time	0	_	2		5		5	<u> </u>	ns
taw	Address Valid to End of Write	65	_	82	1	90	-	100		ns
tcw	Chip Selection to End of Write	65	-	80	_	85	_	100	-	ns
tDS	Data Set-up Time	35	_	38	i	40	_	45	_	ns
tDH	Data Hold Time	0	_	0		. 0	_	0	_	ns
twn	Write Recovery Time	0	_	0		0		0		ns
twHz <sup>(1)</sup>	Write Enable to Ouput in High Z		30		33		35		40	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	-	0		0	_	. 0	n — n	ns

NOTE:

1. This parameter is guaranteed by design, but not tested.

## CAPACITANCE<sup>(1)</sup> - 7MP4047

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter	Conditions	Тур.	Unit
Cin	Input Capacitance	VIN = 0V	35	pF
CIN(C)	Input Capacitance(CS)	VIN = 0V	8	рF
Соит	Output Capacitance	Vout = 0V	35	pF

#### NOTE:

1. This parameter is guaranteed by design, but not tested.

## CAPACITANCE(1) - 7MP4046

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter	Conditions	Тур.	Unit
Cin	Input Capacitance	VIN = 0V	30	pF
CIN(C)	Input Capacitance(CS)	VIN = 0V	8	pF
Cout	Output Capacitance	Vout = 0V	20	рF


#### NOTE:

2754 tbl 01

1. This parameter is guaranteed by design, but not tested.


2754 tbl 02

### TIMING WAVEFORM OF READ CYCLE NO. 1(1)




2754 drw 07

# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:

- 1. WE is high for Read Cycle.
- 2. Device is continuously selected,  $\overline{\text{CS}} = \text{VIL}$ .
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition low.
- 4. OE = VIL.
- 5. Transition is measured  $\pm 200 \text{mV}$  from steady state. This parameter is guaranteed, but not tested.


7.22

# 7


#### DATA RETENTION WAVEFORM



# TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1, 2, 3, 7)}$




# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



#### NOTES:

- WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low CSand a low WE.
- 3. two is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going High to the end of write cycle.
- 4. During this period, I/O pins are in the output state and inputs signals must not be applied.
- 5. If the CS Low transition occurs simultaneously with or after the WE Low transitions, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig).. This parameter is guaranteed by design, but not tested.
  7. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of twp or (twnz + tow) to allow the I/O drivers to turn off and data
- 7. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of twp or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required twb. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.





# 64K x 16 BICMOS/CMOS STATIC RAM MODULE

**IDT7MP4027** 

#### **FEATURES:**

- · High density 1 megabit static RAM module
- Low profile 40 pin DSIP (Dual Single In-line vertical Package)
- Ultra fast access time: 10ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible
- Multiple GND pins for maximum noise immunity


#### **DESCRIPTION:**

The IDT7MP4027 is a 64K x 16 static RAM module constructed on an epoxy laminate (FR-4) substrate using 4 64K x 4 static RAMs in plastic SOJ packages. The IDT7MP4027 is available with access time as fast as 10ns with minimal power consumption.

The IDT7MP4027 is packaged in a 40 pin DSIP (Dual Single In-line vertical Package). This configuration allows 40 pins to be placed on a package 2 inches long, 0.35 inches thick and 0.5 inches tall.


All inputs and outputs of the IDT7MP4027 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

#### PIN CONFIGURATION



DSIP TOP VIEW

#### **FUNCTIONAL BLOCK DIAGRAM**



2843 drw 02

#### **PIN NAMES**

A0-15	Addresses
1/00-15	Data Inputs/Outputs
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
NC	No Connect
Vcc	Power
GND	Ground

2843 tbl 01

BiCEMOS and CEMOS are trademarks of Integrated Device Technology, Inc.

**COMMERCIAL TEMPERATURE RANGE** 

@1992 Integrated Device Technology, Inc.

**APRIL 1992** 

#### **CAPACITANCE** (TA = $+25^{\circ}$ C, F = 1.0MHZ)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CI/O	Data I/O Capacitance	V(IN) = 0V	15	pF
Cin	Input Capacitance (Address and Control)	V(IN) = 0V	40	pF

#### NOTE:

#### TRUTH TABLE

Mode	CS	ŌĒ	WE	Output	Power		
Standby	Н	Х	X High Z		X High Z		Standby
Read	L	L	Н	DATAOUT	Active		
Write	Ĺ	Х	L	DATAIN	Active		
Read	L	Н	Н	High-Z	Active		

2843 tbl 05

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	-	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

2843 tbl 06 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2843 tbl 04

2843 tbl 03

2843 tbl 02

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5.0V \pm 10\%, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit	
ILI  Input Leakage		Vcc = Max.; Vin = GND to Vcc (Address and Control)	_	40	μА	
]Iu	Input Leakage (Data)	Vcc = Max.; Vin = GND to Vcc		. 10	μА	
lto	Output Leakage	Vcc = Max.; CS = ViH, Vout = GND to Vcc	_	10	μА	
Vol	Output Low	Vcc = Min., IoL = 8mA		0.4	V	
<b>V</b> он	Output High	Vcc = Min., IoH = -4mA	2.4		٧	

2843 tbl 07

Symbol	Parameter	Test Conditions	7MP4027B Max.	7MP4027S Max.	Unit
Icc Dymanic Operating Current		f = fmax; CS = ViL Vcc = Max.; Output Open	720	640	mA
ISB	Standby Supply Current			160	mA
ISB1	Full Standby Supply Current	$\overline{CS} \ge Vcc - 0.2V$ ; f = 0 Vin > Vcc - 0.2V or < 0.2V	_	120	mA

<sup>1.</sup> This parameter is guaranteed by design but not tested.

<sup>1.</sup> VIL (min) = -1.5V for pulse width less than 10ns.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4

2843 tb! 09




Figure 1. Output Load.




Figure 2. Output Load (for tCLZ, tOLZ, tCHZ, tOHZ, tWHZ, and tOW)




Figure 3. Alternate Output Load.




Figure 4. Alternate Lumped Capacitive Load, Typical Derating.

7

### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MP4027BxxV								
		-10	) <sup>(2)</sup>	-12	2 <sup>(2)</sup>		15	-1	17	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle										
tro	Read Cycle Time	10		12		15		17		ns
taa	Address Access Time		10	_	12	_	15	_	17	ns
tacs	Chip Select Access Time	_	4	_	5	_	6		8	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	2		2		2	]	2		ns
<b>t</b> OE	Output Enable to Output Valid	I – I	4		5		6		8	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	2	_	2		2		2		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		6		7		8	_	10	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	3		4	_	5		6	ns
<b>t</b> on	Output Hold from Address Change	5		5		5	_	5		ns
Write Cy	cle									
twc	Write Cycle Time	10	_	12	_	15		17	_	ns
tcw	Chip Select to End of Write	7		8	_	9		10		ns
taw	Address Valid to End of Write	8		9	_	10		12		ns
tas	Address Set-up Time	0	_	0		0		0		ns
twp	Write Pulse Width	8		9		10		12		ns
twn	Write Recovery Time	0		0		0		0		ns
tw <sub>HZ</sub> <sup>(1)</sup>	Write Enable to Output in High Z		4		5	_	6	_	7	ns
tow	Data to Write Time Overlap	4	_	5	_	6	_	8	_	ns
tDH	Data Hold from Write Time	0		0		0		0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	2		2	[ <del>-</del>	2		2		ns

#### NOTES:

This parameter is guaranteed by design, but not tested.
 Preliminary specifications only.

#### **AC ELECTRICAL CHARACTERISTICS**


 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MP4027SxxV								
	·	-2	20	-2	25	Ÿ	30	-3	5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle						_			
trc	Read Cycle Time	20		`25		30		35		ns
taa	Address Access Time		20	<u> </u>	25		30		35	ns
tacs	Chip Select Access Time		20		25	<u> </u>	30		35	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	4		4		4		4		ns
toe	Output Enable to Output Valid		12		12	_	15		20	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0		0		0		0	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		10	<u></u>	15		20		20	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	<u> </u>	10	_	15	_	20		20	ns
tон	Output Hold from Address Change	3	_	3	_	3		3		ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0		0	_	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	20	_	25	_	30	_	35	ns
Write Cy	cle									
twc	Write Cycle Time	20		_ 25	_	30		35	_	ns
tcw	Chip Select to End of Write	15	_	20		25	_	30	_	ns
taw	Address Valid to End of Write	15		20		25	-	30	_	ns
tas	Address Set-up Time	0	_	0		0	_	0	_	ns
twp	Write Pulse Width	15	_	20		25	_	30	_	ns
twn	Write Recovery Time	0	<b>—</b> .	0		0	_	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z		10	_	15	_	20		20	ns
tow	Data to Write Time Overlap	12		15		17		20	_	ns
tDH	Data Hold from Write Time	0	_	0	_	0	_	0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	0		0	_	0		0	_	ns


NOTE:

<sup>1.</sup> This parameter is guaranteed by design, but not tested.


# TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 3(1,3,4)



7.23

#### NOTES:

1. WE is High for Read Cycle.

2. Device is continuously selected.  $\overline{CS} = VIL$ .


3. Address valid prior to or coincident with CS transition low.
4. OE = ViL.

5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.


6

2843 drw 09

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text{CS}}$ CONTROLLED TIMING) $^{(1,\,2,\,3,\,5)}$



#### NOTES:

- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low  $\overline{\text{CS}}$  and a low  $\overline{\text{WE}}$ .
- 3. tWR is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the  $\overline{\text{CS}}$  low transition occurs simultaneously with or after the  $\overline{\text{WE}}$  low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- 7. During a WE controlled write cycle, write pulse ((twp) > twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### **PACKAGE DIMENSIONS**



2843 drw 12



# 256K x 9 CMOS STATIC RAM MODULE

**IDT7MB4040** 

#### **FEATURES**

- High density separate I/O, 2 megabit (256K x 9) static RAM module
- · Low profile 44 pin, 600 mil DIP
- · Fast access time: 10ns (max.)
- Surface mounted plastic SOJ packages on a multilayer epoxy laminate (FR-4) substrate
- · Multiple ground pins for maximum noise immunity
- · Inputs/outputs directly TTL compatible


#### DESCRIPTION

The IDT7MB4040 is a separate I/O, 9 bit wide 2 megabit static RAM module constructed on a multilayer epoxy laminate (FR-4) substrate using 9 256K x 1 static RAMs in plastic SOJ packages. The IDT7MB4040 is available with access times as fast as 10ns with minimal power consumption.


The IDT7MB4040 is packaged in a 44 pin FR-4 DIP. The memory configuration results in a package 3.4 inches long, 600 mils wide, and only 350 mils in height. Provision of a ninth bit results in a optimal package for high reliability applications where parity is a must.

All inputs and outputs of the IDT7MB4040 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refreshing for operation and provides equal access and cycle times for ease of use.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### PIN CONFIGURATION



**COMMERCIAL TEMPERATURE RANGE** 

**APRIL 1992** 

#### **PIN NAMES**

DIo-DI8	Data Inputs
DO0-DO8	Data Outputs
A0-A17	Addresses
CS	Chip Select
WE	Write Enable
Vcc	Power
GND	Ground
GND	Ground

2700 tbl 01

#### TRUTH TABLE

Mode	<del>CS</del>	WE	Output	Power
Standby	Н	Х	High-Z	Standby
Read	L	Н	DATAOUT	Active
Write	L	L	High-Z	Active

2700 tbl 02

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

2700 tbl 03

#### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Unit
CIN(D)	Input Capacitance (Data)	VIN = 0V	15	рF
Cin(a)	Input Capacitance (Address and Control)	VIN = 0V	75	рF
Cout	Output Capacitance	Vout = 0V	15	pF

NOTE:

1. This parameter is guaranteed by design, but not tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	<u> </u>	5.8	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

NOTE:

1. VIL = -2.0V for pulse width less than 15ns.

2700 tbl 05

2700 tbl 04

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	OV	5.0V ± 10%
Commercial			2700

2.00

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# 7

# DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage (Address and Control)	Vcc = Max., Vin = GND to Vcc	_	45	μА
lu	Input Leakage (Data)	Vcc = Max., Vin = GND to Vcc		10	μΑ
ILO  Output Leakage V		Vcc = Max.  CS = ViH, Vout = GND to Vcc	-	10	μА
Vol	Output Low Voltage	Vcc = Min., IoL = 8mA		0.4	٧
Vон	Output High Voltage	Vcc = Min., IOH = -4mA	2.4	_	٧

2700 tbl 07

			10ns, 12ns	15-35ns	
Symbol	Parameter	Test Conditions	Max.	Max.	Unit
Icc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ V <sub>IL</sub> Outputs Open, f = fMAX.	1710	1350	mA
ISB	Standby Supply Current	CS ≥ VIH, VCC = Max., Outputs Open, f = fMAX.	630	360	mA
ISB1	Full Standby Supply Current	<del>CS</del> ≥ Vcc − 0.2V, f=0 V <sub>IN</sub> ≥ Vcc − 0.2V or ≤ 0.2V	270	270	mA

NOTE:

2700 tbl 08

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2700 tbl 09




Figure 1. Output Load

DATAOUT 255Ω 480 Ω
255Ω 5 pF\*

\*Including scope and jig

Figure 2. Output Load (for tclz, tcHz, twHz, tow)

<sup>1. 10</sup>ns, 12ns are preliminary specifications.

AC ELECTRICAL CHARACTERISTICS<sup>(2)</sup> (Vcc = 5.0V ± 10%, TA = 0°C to +70°C)

		7MB4040SxxP								
		-1	0	-1	2	1	5	1	7	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	le									
trc	Read Cycle Time	10		12	_	15		17	_	ns
taa -	Address Access Time		10	1	12	ı	15	_	17	ns
tacs	Chip Select Access Time		10		12	-	15		17	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3	-	3	_	3		3	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		10	_	10	_	10	_	10	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	3	_	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0	_	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time	_	10		12	Г <b>—</b>	15	_	.17	ns
Write Cyc	ele									
twc	Write Cycle Time	10	_	12		15	_	17		ns
tcw	Chip Selection to End of Write	8	_	10		12	_	15	_	ns
taw	Address Valid to End of Write	8	_	10	_	12		15	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0		ns
twp	Write Pulse Width	8	_	10		12	_	15	_	ns
twn	Write Recovery Time	0	_	0		0	_	0		ns
twHZ <sup>(1)</sup>	Write Enable to Ouput in High Z		6	_	7	_	8	_	9	ns
tow	Data to Write Time Overlap	8		9	_	10	_	11	_	ns
tDH	Data Hold from Write Time	0	_	0		0		0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	0		0		0	_	0		ns

This parameter is guaranteed by design, but not tested.
 10ns, 12ns are preliminary specifications.


# 7

#### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, TA = 0°C to +70°C)

		7MB4040SxxP						
		-2	00	-2	5	-3	35	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	Read Cycle							
trc	Read Cycle Time	20		25	_	35	_	ns
taa	Address Access Time		20		25	_	35	ns
tacs	Chip Select Access Time	_	20		25	_	35	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3		5	<del>-</del>	5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		10		13		20	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	ns
t <sub>PU</sub> (1)	Chip Select to Power Up Time	0	_	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time		20		25	_	35	ns
Write Cyc	le							
twc	Write Cycle Time	20	-	25	_	35	_	ns
tcw	Chip Selection to End of Write	17	_	22		30	_	ns
taw	Address Valid to End of Write	17	-	22	_	30	_	ns
tas	Address Set-up Time	0	_	0		0		ns
twp	Write Pulse Width	17	_	22	_	30	_	ns
twn	Write Recovery Time	0	_	3	_	3	_	ns
twHZ <sup>(1)</sup>	Write Enable to Ouput in High Z		10		13		20	ns
tow	Data to Write Time Overlap	13	_	15		20	_	ns
tDH	Data Hold from Write Time	0	_	0	_	0	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	0		5		5		ns


2700 tbl 11

# TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1, 2)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 3)</sup>


2700 drw 05




#### NOTES:

- WE is high for Read Cycle.
- 2. CS is low for Read Cycle.
- Address valid prior to or coincident with CS transition low.
- 4. Transition is measured ±200mV from steady state voltage with specified loading on Figure 2. This parameter is guaranteed by design, but not tested.
- 5. All Read Cycle timings are referenced from the last valid address to the first transitioning address.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(1, 2, 3, 7)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED)(1, 2, 3, 5)




#### NOTES:

- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low CS and a low WE.
- 3. two is measured from the earlier of CS or WE going High to the end of write cycle.
- During this period, I/O pins are in the output state, input signals must not be applied.

  If the CS Low transition occurs simultaneously with or after the WE Low transition, the outputs remain in a high impedance state.
- Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but, not tested.
- Tailstoin is measured. Exported in seasor state with a physical (middling scope and pg). This parameter is guaranteed by design, but, not esseut.

  If OE is low during a WE controlled write cycle, the write pulse width must be the larger of two or (twizz + tow) to allow the I/O drivers to turn off data and to be placed on the bus for the required tow. If OE is high during an WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

# 7





### 2M x 8 CMOS STATIC RAM MODULE

PRELIMINARY IDT7MB4084

#### **FEATURES:**

- High density 16 megabit (2M x 8) static RAM module
- · Equivalent to the JEDEC standard for future monolithic
- · Fast access time: 55ns (max.)
- · Low power consumption
  - Active: 110mA (max.)
  - CMOS Standby: 450μA (max.)
  - Data Retention: 250µA (max.) Vcc = 2V
- Surface mounted plastic packages on a 36-pin, 600 mil FR-4 DIP (Dual-In-Line Package) substrate
- Single 5V (±10%) power supply
- Inputs/outputs directly TTL compatible


#### **DESCRIPTION:**

The IDT7MB4084 is a 16megabit (2M x 8) static RAM module constructed on a co-fired ceramic or multilayer epoxy laminate (FR-4) substrate using four 512K x 8 static RAMs and a decoder. The IDT7MB4084 is available with access times as fast as 55ns, and a data retention current of 250 $\mu$ A and a standby current of 450 $\mu$ A.


The IDT7MB4084 is packaged in a 36-pin FR-4 DIP resulting in the same JEDEC footprint in a package 1.8 inches long and 0.6 inches wide.

All inputs and outputs of the 7MB 4084 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### PIN CONFIGURATION



#### **PIN NAMES**

I/O0-7	Data Inputs/Outputs			
A0-20	Addresses			
CS	Chip Select			
WE	Write Enable			
ŌĒ	Output Enable			
Vcc	Power			
GND	Ground			

CEMOS is a trademark of Integrated Device Technology Inc.

#### **TRUTH TABLE**

Mode	CS	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High-Z	Standby
Read	L	L	Н	Dout	Active
Read	L	Н	Н	High-Z	Active
Write	L	Х	L	DIN	Active

2794 tbl 02

2794 tbl 03

# **CAPACITANCE**(1) $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	35	pF
CIN(C)	Input Capacitance (CS)	Vin = 0V	8	pF
Соит	Output Capacitance	Vout = 0V	35	pF

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	<u> </u>	6	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	V

NOTE:

2794 tbl 04

#### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥٧	5V ± 10%

2794 tbl 06

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			7MB4		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
[Li]	Input Leakage	Vcc = Max., Vin = GND to Vcc		20	μА
lto	Output Leakage	Vcc = Max., <del>CS</del> = ViH, Vout = GND to Vcc	_	20	μА
Vol	Output Low Voltage	Vcc = Min., IoL = 2mA	_	0.4	V
Vон	Output High Voltage	VCC = Min., IOH = -1mA	2.4	_	٧
Icc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ V <sub>IL</sub> ; f = f <sub>M</sub> AX, Outputs Open		110	mA
ISB	Standby Supply Current (TTL Levels)	CS ≥ VIH, Vcc = Max., f = fMAX, Outputs Open	_	12	mA
ISB1	Full Standby Supply Current (CMOS Levels)	CS ≥ Vcc - 0.2V, Vin ≥ Vcc - 0.2V or ≤ 0.2V	_	450	μА

<sup>1.</sup> This parameter is guaranteed by design, but not tested.

<sup>2794</sup> tbl 05 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup>  $V_{IL} = -2.0V$  for pulse width less than 10ns.

#### **DATA RETENTION CHARACTERISTICS**


 $(TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

				Max.	
Symbol	Parameter	Test Condition	Min.	Vcc @ 2.0V	Unit
VDR .	Vcc for Data Retention		2.0		V .
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V	_	250	μА
tcdR <sup>(2)</sup>	Chip Deselect to Data Retention Time	Vin ≤ Vcc - 0.2V or	0		ns
tR <sup>(2)</sup>	Operation Recovery Time	Vin ≥ 0.2V	tRC <sup>(1)</sup>	_	ns

#### NOTES:

- 1. tRc = Read Cycle Time.
- 2. This parameter is guaranteed by design, but not tested.

# DATA RETENTION WAVEFORM



2794 drw 03

2794 tbl 08

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load (for toLz, tcHz, toHz, twHz, tow and tcLz)

# AC ELECTRICAL CHARACTERISTICS(2)


(Vcc =  $5V \pm 10\%$ , TA =  $0^{\circ}$ C to + $70^{\circ}$ C)

		7MB4084LxxP										
		*	55		70		85	-10	00	-13	20	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
Read Cy	cle										,	
trc	Read Cycle Time	55	<u> </u>	70		85	<u> </u>	100		120	<u> </u>	ns
taa	Address Access Time		55		70		85		100		120	ns
tacs	Chip Select Access Time	_	55		70	_	85		100		120	ns
toe	Output Enable to Output Valid	_	30		45	_	48	_	50		60	ns
tohz <sup>(1)</sup>	Output Disable to Output in High Z	_	20		30		33		35		40	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low Z	5		5	_	0	_	0	-	0	l —	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5		5	_	5		5	_	5	l —	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	20	_	40	_	43	_	45		50	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5 .		. 5		ns
t <sub>PU</sub> <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	_	0		0		ns
t <sub>PD</sub> <sup>(1)</sup>	Chip Deselect to Power-Down Time		55	_	70		85		100	_	120	ns
Write Cy	rcle											
twc	Write Cycle Time	55	_	70	_	85		100		120	_	ns
twp	Write Pulse Width	55	_	55	_	65	I —	75	_	90	_	ns
tas	Address Set-up Time	5		0	_	2	_	5	-	5		ns
taw	Address Valid to End of Write	50	_	65	_	82	_	90	-	100	_	ns
tcw	Chip Select to End of Write	50	-	65	_	80	_	85		100		ns
tow	Data to Write Time Overlap	20	_	35	_	38	_	40	_	45		ns
tDH	Data Hold Time	0	_	0	1	0	_	0	_	0	_	ns
twn	Write Recovery Time	0	I —	0	_	0		0		0	_	ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z	_	20	_	30	_	33	-	- 35		40	ns
tow <sup>(1)</sup>	Output Active from End of Write	5	_	0		0	_	0	_	0		ns


<sup>1.</sup> This parameter is guaranteed by design, but not tested.

<sup>2.</sup> Preliminary specifications only.


# TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>



#### NOTES:

1. WE is High for Read Cycle.


2. Device is continuously selected,  $\overline{CS} = V_{IL}$ 

- 3. Address valid prior to or coincident with  $\overline{CS}$  transition low. 4.  $\overline{OE} = V_{IL}$ .
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.


7.25

2794 drw 08

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



#### NOTES:

- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twr) of a low CS and a low WE.

  3. two is measured from the earlier of CS or WE going high to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.
   If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- 7. If OE is low during a WE controlled write cycle, the write pulse width must be the greater of twp or twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### PACKAGE DIMENSIONS — PLEASE CONSULT FACTORY

### 2M x 8 CMOS STATIC RAM MODULE

PRELIMINARY IDT7MP4059

#### **FEATURES:**

- · High-density 16 megabit CMOS static RAM module
- Pin-compatible upgrade from IDT7MP4058 (512K x 8) SRAM module
- · Fast access time: 55ns (max.)
- · Low power consumption
  - Active: 110mA (max.)
  - CMOS Standby: 450μA (max.)
  - Data Retention: 250μA (max.)Vcc = 2V
- Surface-mounted RAM packages on an epoxy laminate (FR-4) substrate
- Offered in a 36-pin SIP (Single In-line Package) for maximum space-saving
- Single 5V (±10%) power supply
- · Inputs and outputs TTL-compatible

#### **DESCRIPTION:**


The IDT7MP4059 is a 2M x 8 high-speed CMOS static RAM module constructed on an epoxy laminate substrate (FR-4) using four 512K x 8 static RAMs and a one-of-four decoder in plastic surface mount packages.

The IDT7MP4059 is available with maximum access times as fast as 55ns, with maximum operating power consumption of 605mW.

The IDT7MP4059 is offered in a 36-pin SIP (Single In-line Package). This vertically mounted SIP module is a cost-effective solution allowing for very high packing density.


All inputs and outputs of the IDT7MP4059 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation

#### PIN CONFIGURATION



SIP BACK VIEW

#### FUNCTIONAL BLOCK DIAGRAM



#### PIN NAMES

7.26

_		
	<b>A</b> 0–20	Address Inputs
	I/O <sub>0</sub> –7	Data Inputs/Outputs
	ŌĒ	Output Enable
	WE	Write Enable
	<u>cs</u>	Chip Select
	Vcc	Power
	GND	Ground

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Rating <sup>(1)</sup>	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	−10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
Vін	Input High Voltage	2.2	_	6	٧
VIL	Input Low Voltage	-0.5		0.8	٧

NOTE:

2840 tbl 02

2840 thl 03

1.  $V_{IL} = -3.0V$  for pulse width less than 20ns

2840 tbl 04

#### RECOMMENDED OPERATING **TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	οV	5V ± 10%

2840 tb! 05

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Unit
Cin	Input Capacitance	VIN = 0V	35	pF
CIN (C)	Input Capacitance (CS)	VIN = 0V	8	рF
Cout	Output Capacitance	Vout = 0V	35	pF

#### NOTE:

1. This parameter is guaranteed by design, but not tested.

#### **TRUTH TABLE**

Mode	CS	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High-Z	Standby
Read	L	L	Н	Dout	Active
Read	L	Н	Н	High-Z	Active
Write	L	Х	L	Din	Active

2840 tbl 06

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage	Vcc = Max., Vin = GND to Vcc	_	20	μА
lro	Output Leakage	Vcc = Max., $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc	_	20	μА
<b>V</b> OL	Output Low Voltage	Vcc = Min., IoL = 2mA	1 -	0.4	V
Vон	Output High Voltage	Vcc = Min., IoH = -1mA	2.4		V
Icc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ V <sub>IL</sub> ; f = fMAX, Outputs Open		110	mA
IsB	Standby Supply Current (TTL Levels)	CS ≥ VIH, VCC = Max., f = fMAX, Outputs Open	-	12	mA
ISB1	Full Standby Supply Current (CMOS Levels)	$\overline{CS} \ge Vcc \ 0.2V, \ Vin \ge Vcc -0.2V$ or $\le 0.2V$	_	450	μА

## DATA RETENTION CHARACTERISTICS (TA = 0°C TO +70°C)

			1	Vcc @ 2.0V		
Symbol	Parameter	Test Condition	Min.	Max.	Unit	
VDR ·	VCC for Data Retention —		2.0		٧	
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V	_	250	μA	
tcdR <sup>(3)</sup>	Chip Deselect to Data Retention Time	Vin ≤ Vcc - 0.2V or	0		ns	
tR <sup>(3)</sup>	Operation Recovery Time	VIN ≥ 0.2V	tRC <sup>(1)</sup>	_	ns	


#### NOTES:

1. tRc = Read Cycle Time

2. This parameter is guaranteed by design, but not tested.

#### 2840 tbl 08

#### **DATA RETENTION WAVEFORM**



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V		
Input Rise/Fall Times	5ns		
Input Timing Reference Levels	1.5V		
Output Reference Levels	1.5V		
Output Load	See Figures 1 and 2		




Figure 1. Output Load




Figure 2. Output Load (For tolz, tchz, tohz, twhz, tow and tclz)

### **AC ELECTRICAL CHARACTERISTICS**


 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

J		7MP4059LxxS								
	Parameter	-55		-70		-85		-100		7
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
Read Cy	cle									
trc	Read Cycle Time	55		70		85		100	_	ns
taa	Address Access Time		55	<u> </u>	70		85	_	100	ns
tacs	Chip Select Access Time	Τ-	55	_	70	[	85		100	ns
toE	Output Enable to Output Valid		30		45	-	48		50	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	T _	20	_	30	_	33	_	35	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0		0	- I	0		0	_	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5		5		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	T-	20	_	40	J _	43	] _	45	ns
tон	Output Hold from Address Change	5		5	_	5		5		ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0 .	-	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	T -	55	_	70	l –	85	_	100	ns
Write Cy	cle									
twc	Write Cycle Time	55	_	70	-	85		100	_	ns
twp	Write Pulse Width	40	_	55	_	65		75	_	ns
tas	Address Set-up Time	0		0	_	2		5	_	ns
taw	Address Valid to End of Write	45	_	65	-	82	_	90	_	ns
tcw	Chip Select to End of Write	45	_	65	Ī —	80		85	_	ns
tow	Data to Write Time Overlap	30		35		38		40	_	ns
tDH	Data Hold Time	0	_	0		0		0	_	ns
twn	Write Recovery Time	0	_	0		0		0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	20			30		33		35	ns
tow <sup>(1)</sup>	Output Active from End of Write	5	_	0		0		0	_	ns


NOTE:

<sup>1.</sup> This parameter is guaranteed by design, but not tested.


# TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2, 4)




# TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:

- 1. WE is High for Read Cycle
- 2. Device is continuously selected CS = VIL
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition low
- 4.  $\overline{OE} = VIL$
- 5. Transition is measured = 200mV from steady state. This parameter is guaranateed by design but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlay (twe) of a low  $\overline{\text{CS}}$  and a low  $\overline{\text{WE}}$ .

  3. twn is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.
   If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design but not tested.
- This is low during a WE controlled write cycle, the write pulse width must be the larger of two or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### PACKAGE DIMENSIONS — PLEASE CONSULT FACTORY

# 512K x 8 BICMOS/CMOS STATIC RAM MODULE

IDT7M4048 IDT7MB4048

#### **FEATURES:**

- · High density 4 megabit (512K x 8) static RAM module
- Equivalent to the JEDEC standard for future monolithic 512K x 8 static RAMs
- Fast access time: 15ns (max.)Low power consumption (L version)
  - Active: 110mA (max.)
  - CMOS Standby: 400µA (max.)
  - Data Retention: 250µA (max.) Vcc = 2V
- Surface mounted plastic packages on a 32-pin, 600 mil ceramic or FR-4 DIP substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible


#### **DESCRIPTION:**

The IDT7M4048/7MB4048 is a 4 megabit (512K x 8) static RAM module constructed on a co-fired ceramic or multilayer epoxy laminate (FR-4) substrate using four 1 megabit static RAMs and a decoder. The IDT7MB4048 is available with access times as fast as 15ns. For low power applications, the IDT7M4048 version offers a data retention current of  $200\mu$ A and a standby current of  $400\mu$ A.


The IDT7M4048 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 4 megabits into the JEDEC DIP footprint. The IDT7MB4048 likewise is packaged in a 32-pin FR-4 DIP resulting in the same JEDEC footprint in a package 1.6 inches long and 0.6 inches wide.

All inputs and outputs of the IDT7M4048 and 7MB4048 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

#### PIN CONFIGURATION



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PIN NAMES**

7.27

1 117 177 117120	
I/O <sub>0-7</sub>	Data Inputs/Outputs
A0-18	Addresses
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

2675 tbl 01

CEMOS is a trademark of Integrated Device Technology Inc.

#### TRUTH TABLE

Mode	ဗြ	Ш	WE	Output	Power
Standby	Н	Х	Х	High-Z	Standby
Read	L	L	Н	Dout	Active
Read	Γ	Н	Н	High-Z	Active
Write	L	Х	L	Din	Active

2675 tbl 02

2675 tbl 3

2675 tbl 04

# CAPACITANCE<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	35	рF
CIN(C)	Input Capacitance (CS)	VIN = 0V	8	рF
Соит	Output Capacitance	Vout = 0V	35	pF

#### NOTE:

1. This parameter is guaranteed by design, but not tested.

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mΑ

#### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧.
ViH	Input High Voltage	2.2	_	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

# **TEMPERATURE AND SUPPLY VOLTAGE**

RECOMMENDED OPERATING

Grade	Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5V ± 10%

2675 tbl 06

2675 tbl 05

# NOTE:

1. VIL = -2.0V for pulse width less than 10ns.

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			7M404	8LxxN	25 -	55ns	15 - 2	]	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage	Vcc = Max., Vin = GND to Vcc		4	_	8	_	8	μΑ
ILO	Output Leakage	Vcc = Max., $\overline{CS}$ = ViH, VouT = GND to Vcc	_	4		8		8	μА
Vol	Output Low Voltage	$Vcc = Min., loL = 2mA^{(1)}, loL = 8mA^{(2)}$	1	0.4	_	0.4	ı	0.4	٧
Vон	Output High Voltage	Vcc = Min., $IOH = -1 \text{ mA}^{(1)}$ , $IOH = -4 \text{ mA}^{(2)}$	2.4	_	2.4	_	2.4	_	٧
Icc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ V <sub>IL</sub> ; f = f <sub>MAX</sub> , Outputs Open	1	110	_	480	-	520	mA
ISB	Standby Supply Current (TTL Levels)	CS ≥ VIH, VCC = Max., f = fMAX, Outputs Open	-	12	_	250	1	250	mA
ISB1	Full Standby Supply Current (CMOS Levels)	$\overline{\text{CS}} \ge \text{Vcc} - 0.2\text{V}, \text{ Vin } \ge \text{Vcc} - 0.2\text{V}$ or $\le 0.2$	_	0.4		50		170	mA

#### NOTES:

- 1. For 7M4048LxxN version only.
- 2. For 7MB4048SxxP version only.
- 3. Preliminary specifications only.

2675 thl 07

2675 tbl 08

# DATA RETENTION CHARACTERISTICS(3)


 $(TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Condition	Min.	Max. Vcc @ 2.0V	Unit
VDR	Vcc for Data Retention		2.0		٧
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V	-	250	μА
tCDR <sup>(2)</sup>	Chip Deselect to Data Retention Time	Vin ≤ Vcc - 0.2V or	0		ns
tR <sup>(2)</sup>	Operation Recovery Time	Vin ≥ 0.2V	tRC <sup>(1)</sup>	_	ns

#### NOTES:

- 1. tnc = Read Cycle Time.
- 2. This parameter is guaranteed by design, but not tested.
- 3. For 7M4048LxxN version only.

#### **DATA RETENTION WAVEFORM**



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 - 4
	2675 #51.0




Figure 1. Output Load





Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

(10.10\_\_, 10.1\_, 10.1., 10.1.








Figure 3. Alternate Output Load

Figure 4. Alternate Lumped Capacitive Load, **Typical Derating** 

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			=			7	MB404	8SxxF	)			,		
	· · · · · · · · · · · · · · · · · · ·	-15	(3)	-17		-20	(3)		25		30		-35	1 1
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read (	Cycle													
tRC	Read Cycle Time	15	_	17		20		25		30		35	_	ns
taa	Address Access Time		15		17		20		25	<u> </u>	30		35	ns
tACS	Chip Select Access Time		15		17		20		-25		30	_	35	ns
toe	Output Enable to Output Valid		8	_	8		10	_	12	_	15	<b>—</b>	15	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	ı	7	<u> </u>	7		8	_	12	—	12	_	15	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0	_	0	_	0		0	<u> </u>	0	_	0	_	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	-	5		5	_	. 5	_	5		5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	12	_	12	_	13	_	14	<u> </u>	16	_	20	ns
<b>t</b> OH	Output Hold from Address Change	1		1.1		3	_	3	_	3	_	- 3	_	ns
t <sub>PU</sub> (1)	Chip Select to Power-Up Time	0	_	0	_	0	_	0	_	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	15	_	17	_	20	_	25	I —	30	_	35	ns
Write C	ycle													
twc	Write Cycle Time	15	<u> </u>	17	_	20	_	25		30	_	35	_	ns
twp	Write Pulse Width	15	Γ-	14	—	15	_	17	_	20		25	_	ns
tas <sup>(2)</sup>	Address Set-up Time	3		3	_	3		3	_	0		0		ns
taw	Address Valid to End of Write	15 <sup>(5)</sup>	<b> </b>	17 <sup>(4)</sup>	_	18	_	20	_	25		30	_	ns
tcw	Chip Select to End of Write	15	_	17	_	18		20		25		30		ns
tow	Data to Write Time Overlap	10	—	10		12	_	15		17		20	_	ns
tDH <sup>(2)</sup>	Data Hold Time	0	<u> </u>	0	_	0	_	0		0		0	_	ns
twn <sup>(2)</sup>	Write Recovery Time	0	_	0		0	_	0	_	0		0	_	ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z	_	8	_	10		13		15	_	15	_	15	ns
tow <sup>(1)</sup>	Output Active from End of Write	2	—	2		2	_	2	_	5		5	_	ns

#### NOTES:

- 1. This parameter is guaranteed by design, but not tested.
- 2. tAS=Ons for CS controlled write cycles. tDH, tWR= 3ns for CS controlled write cycles.

- Preliminary specifications only.
   tAW=14ns for CS controlled write cycles.
   tAW=12ns for CS controlled write cycles.

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7	MB404	8SxxP				7M404	BLxxN			
		-4	5	-:	55	-6	o <sup>(3)</sup>	-65	(3)	-7	0	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle											
trc	Read Cycle Time	45		55		65		65		70	<u>L-</u>	ns
taa	Address Access Time		45		55		60	<u> </u>	65		70	ns
tacs	Chip Select Access Time	-	45	_	55	_	60		65		70	ns
<b>t</b> OE	Output Enable to Output Valid	1	25	_	30	ı	30	_	35	_	45	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	ı	20	_	20	1	25	<u> </u>	25		30	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	5	_	5	_	3		5		0	<b> </b>	ns
tclz <sup>(1)</sup>	Chip Select to Output in Low Z	5		5	_	5	_	5		5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	20	Г —	20		25		25		40	ns
<b>t</b> OH	Output Hold from Address Change	5	_	5		10		10	_	l –	10	ns
t <sub>PU</sub> (1)	Chip Select to Power-Up Time	0	_	0	_	0		0		0		ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		45	_	55		65	_	65	_	70	ns
Write Cy	cle											,
two	Write Cycle Time	45	-	55	_	65		65		70		ns
twp	Write Pulse Width	35		45	_	50	_	55		55		ns
tas	Address Set-up Time	5	_	5	-	0	_	0	_	0		ns
taw	Address Valid to End of Write	40		50	_	60	_	65		65	_	ns
tcw	Chip Select to End of Write	40	_	50	_	60	_	65		65		ns
tow	Data to Write Time Overlap	20	_	20	_	30		30	_	35		ns
<b>t</b> DH	Data Hold Time	0 <sup>(2)</sup>		0 <sup>(2)</sup>	1	0		0	_	0		ns
twn	Write Recovery Time	0 <sup>(2)</sup>	_	0 <sup>(2)</sup>	_	0		0		0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	15	_	20	_	25	_	25		30	ns
tow <sup>(1)</sup>	Output Active from End of Write	5	_	5		0		0		0	_	ns
IOTES:						<u> </u>		<u> </u>	<u></u>			1075 thi 1

This parameter is guaranteed by design, but not tested.
 tAS=0ns for CS controlled write cycles. tDH, tWR= 5ns for CS controlled write cycles.

3. Preliminary specifications only.


 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

				7M40	48LxxN			
			85		100	-12	20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
trc	Read Cycle Time	85	_	100	_	120		ns
taa	Address Access Time		85		100		120	ns
tacs	Chip Select Access Time		85		100	_	120	ns
toe	Output Enable to Output Valid		48		50		60	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z		33	-	35		40	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0		0		0	_	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5		5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		43		45		50	ns
tон	Output Hold from Address Change	10	-	10	_	10		ns
t <sub>PU</sub> (1)	Chip Select to Power-Up Time	0		0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		85		100	<u> </u>	120	ns
Write Cy	rcle							_
twc	Write Cycle Time	85	_	100	_	120	_	ns
twp	Write Pulse Width	65	_	75	_	90		ns
tas	Address Set-up Time	2	_	5		5	_	ns
taw	Address Valid to End of Write	82		90		100	_	ns
tcw	Chip Select to End of Write	80	_	85	_	100	_	ns
tow	Data to Write Time Overlap	38	_	40	_	45	_	ns
tDH	Data Hold Time	0		0		0	_	ns
twn	Write Recovery Time	0	_	0	_	0		ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z		33	_	35	_	40	ns
tow <sup>(1)</sup>	Output Active from End of Write	0		0		0		ns


NOTE:

<sup>1.</sup> This parameter is guaranteed by design, but not tested.


# TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




2675 drw 08


#### NOTES:

- WE is High for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS} = VIL$
- 3. Address valid prior to or coincident with CS transition low.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



- 1. WE or CS must be high during all address transitions.
- A write occurs during the overlap (twp) of a low \(\overlap{\overlap}\) S and a low \(\overlap{\overlap}\)E.
   twn is measured from the earlier of \(\overlap{\overlap}\)S or \(\overlap{\overlap}\)E going high to the end of write cycle.


- During this period, I/O pins are in the output state, and input signals must not be applied.
   If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
   Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of two or (tw+z + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

# PACKAGE DIMENSIONS 7M4048LxxN



#### 2675 drw 11

#### 7MB4048SxxP



2675 drw 12



# 512K x 8 CMOS STATIC RAM MODULE

PRELIMINARY IDT7M4048

#### **FEATURES:**

- · High density 4 megabit CMOS static RAM module
- Equivalent to the JEDEC standard for future monolithic 512K x 8 static RAMs
- Fast access time: 17ns (max.)
- · Low power consumption (L version)
- Active: 110mA (max.)
- CMOS Standby: 1.4mA (max.)
- Data Retention: 800μA (max.) Vcc = 2V
- Surface mounted LCCs (leadless chip carriers) on a 32pin, 600 mil ceramic DIP substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible

#### **DESCRIPTION:**


The IDT7M4048 is a 4 megabit (512K  $\times$  8) CMOS static RAM module constructed on a co-fired ceramic substrate using four 1 Megabit static RAMs and a decoder. The IDT7M4048 is available with access times as fast as 17ns. For low power applications, the IDT7M4048 version offers a data retention current of 800 $\mu$ A and a standby current of 1.4mA.

The IDT7M4048 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 4 megabits into the JEDEC DIP footprint.

All inputs and outputs of the IDT7M4048 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.


#### **FUNCTIONAL BLOCK DIAGRAM**



7.28

CEMOS is a trademark of Integrated Device Technology Inc.

#### PIN CONFIGURATION



#### **PIN NAMES**

I/O0-7	Data Inputs/Outputs
A0-18	Addresses
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

2822 tbl 01

#### **TRUTH TABLE**

Mode	S	OE	WE	Output	Power
Standby	Н	Х	Х	High-Z	Standby
Read	L	L	Н	Douт	Active
Read	L	Н	Н	High-Z	Active
Write	L	Х	L	Din	Active

2822 tbl 09

2822 tbl 10

#### **CAPACITANCE**(1) (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
Cin	Input Capacitance	VIN = 0V	50	рF
CIN(C)	Input Capacitance (CS)	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	40	pF

#### NOTE

1. This parameter is guaranteed by design, but not tested.

#### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Military	Unit
VTERM	Terminal Voltage -0.5 to +7 with Respect to GND		<
TA	Operating Temperature	-55 to +125	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
Тѕтс	Storage Temperature	-65 to +160	°C
lout	DC Output Current	50	mΑ

NOTE:

2822 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6	٧
ViL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

NOTE

1. VIL = -2.0V for pulse width less than 10ns.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%

2822 tbl 04

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

			7M4048SxxCB, 7M4048LxxCB					
Symbol	Parameter	Test Conditions	17ns-	55ns	60ns			
			Min.	Max.	Min.	Max.	Unit	
[lu]	Input Leakage	Vcc = Max., Vin = GND to Vcc	_	20		20	μА	
lto	Output Leakage	VCC = Max., $\overline{\text{CS}}$ = VIH, VOUT = GND to VCC	_	20		20	μА	
Vol	Output Low Voltage	$Vcc = Min., IoL = 2mA^{(1)}, IoL = 8mA^{(2)}$	_	0.4		0.4	<	
Vон	Output High Voltage	Vcc = Min., lo <sub>H</sub> = -1mA <sup>(1)</sup> , lo <sub>H</sub> = -4mA <sup>(2)</sup>	2.4	_	2.4	_	٧	
lcc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ VIL; f = fMAX, Outputs Open	_	240		110	mA	
ISB	Standby Supply Current (TTL Levels)	CS ≥ VIH, Vcc = Max., f = fMAX, Outputs Open	_	120	_	12	mA	
ISB1	Full Standby Supply Current (CMOS Levels)	<del>CS</del> ≥ Vcc - 0.2V, Vin ≥ Vcc - 0.2V or ≤ 0.2V	_	60	-	4	mA	
		Very Low Power Version <sup>(3)</sup>	_	60	_	1.4	mA.	

#### NOTES:

- 1. For 17ns-55ns versions only.
- 2. For 60ns-120ns versions only.
- 3. L version only.

# DATA RETENTION CHARACTERISTICS<sup>(5)</sup>


 $(TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

O		Took Condition	14:	Max.	. I I mile
Symbol	Parameter	Test Condition	Min.	Vcc @ 2.0V	Unit
VDR	Vcc for Data Retention	<del>-</del> -	2.0	_	V
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V		2 <sup>(4)</sup>	mA
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time	Vin ≤ Vcc - 0.2V or	0	_	ns
tR <sup>(3)</sup>	Operation Recovery Time	Vin ≥ 0.2V	tRC <sup>(2)</sup>		ns

#### NOTES:

- 1. Vcc = 2V, TA = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed by design, but not tested.
- 4. For 60ns-120ns versions, ICCDR=800μA.
- 5. Liversion only.

#### **DATA RETENTION WAVEFORM**



7

2822 tbl 05

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load

+5V 480Ω DATAOUT -255Ω 5pF 2822 drw 10

Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

\* Including scope and jig

#### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

						8SxxCE	, 7M404	BLxxCB					
		-17	,(3)	<b>-20</b> <sup>(3)</sup>		-25		-30		-35		1	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Read Cy	cle							,	·		<b>,</b>		
trc	Read Cycle Time	17		20		25	<u> </u>	30		35		ns	
taa	Address Access Time		17	_	20		25		30	_	35	ns	
tacs	Chip Select Access Time	1	17	_	20		25	_	30	<u> </u>	35	ns	
toe	Output Enable to Output Valid	1	8	ı	10	1	12	_	15	_	15	ns	
tonz <sup>(1)</sup>	Output Disable to Output in High Z		7	_	8	_	12		12		15	ns	
tolz(1)	Output Enable to Output in Low Z	0	-	0	_	0	l —	0		0	I —	ns	
tclz <sup>(1)</sup>	Chip Select to Output in Low Z	5	1	5	_	5		5	_	5		ns	
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	1	12	ı	13	-	14	_	16		20	ns	
ton	Output Hold from Address Change	1	_	3		3	_	3		3	_	ns	
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	l —	0	_	0.		0	_	ns	
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	17	-	20	_	25	_	30	_	35	ns	
Write Cy	cle												
twc	Write Cycle Time	17		20	_	25		30	_	35	_	ns	
twp	Write Pulse Width	14	_	15		17	I —	20		25	_	ns	
tas <sup>(2)</sup>	Address Set-up Time	3	_	3		3	<u> </u>	0	_	0	-	ns	
taw	Address Valid to End of Write	17 <sup>(4)</sup>		18		20		25		30	_	ns	
tcw	Chip Select to End of Write	17	_	18	_	20		25	_	30	—	ns	
tow	Data to Write Time Overlap	10	_	12	_	15	_	17		20	_	ns	
tDH <sup>(2)</sup>	Data Hold Time	0	_	0	_	0	<b>—</b>	0	_	0	-	ns	
twn <sup>(2)</sup>	Write Recovery Time	0	_	0		0	_	0	_	0	_	ns	
twHz <sup>(1)</sup>	Write Enable to Output in High Z	_	10	_	13	_	15	_	15	_	15	ns	
tow <sup>(1)</sup>	Output Active from End of Write	2	_	2	_	2		5		5	_	ns	

#### NOTES:

- 1. This parameter is guaranteed by design, but not tested.
- 2. tas=Ons for CS controlled write cycles. tDH, tWR= 3ns for WE controlled write cycles.

  3. Preliminary specifications only.

  4. taW=14ns for CS controlled write cycles.

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

					7M4048SxxCB, 7M4048LxxCB							
			15	-:	55	-6	iO <sup>(3)</sup>	-65	(3)	-7	70	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle											
trc	Read Cycle Time	45		55		65		65	. —	70		ns
tAA	Address Access Time		45		55		60		65		70	ns
tacs	Chip Select Access Time		45	_	55	_	60		65		70	ns
toe	Output Enable to Output Valid		25	_	30		30		35	_	45	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	20	_	20		25		25	1	30	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	5	_	5	_	3	l. —	5	-	0	_	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	1	5	_	5	_	5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	20		20		25	1	25		40	ns
tон	Output Hold from Address Change	5		5	_	10	_	10		ı	10	ns
<b>t</b> PU <sup>(1)</sup>	Chip Select to Power-Up Time	0		0	_	0	_	0	-	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		45		55		65		65	ı	70	ns
Write Cy	cle											
twc	Write Cycle Time	45	_	55	1	65	-	65	-	70		ns
twp	Write Pulse Width	35	-	45	_	50	_	55	_	55	_	ns
tas	Address Set-up Time	5	_	5		0		0		0	_	ns
taw	Address Valid to End of Write	40	_	50	-	60	_	65		65	_	ns
tcw	Chip Select to End of Write	40		50	_	60	_	65	_	65	_	ns
tow	Data to Write Time Overlap	20	_	20	_	30	_	30	_	35	_	ns
<b>t</b> DH	Data Hold Time	0 <sup>(2)</sup>	_	0 <sup>(2)</sup>		0	_	0		0	_	ns
twr	Write Recovery Time	0 <sup>(2)</sup>	_	0 <sup>(2)</sup>	_	0		0	_	0	_	ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z	_	15		20	_	25	_	25	_	30	ns
tow <sup>(1)</sup>	Output Active from End of Write	5	Γ_	5	_	0	_	0		0		ns

This parameter is guaranteed by design, but not tested.
 As=ons for CS controlled write cycles. tDH, tWR= 5ns for WE controlled write cycles.

Preliminary specifications only.

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 


1			7M4048					
		-	85	-	100	-12	20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
trc	Read Cycle Time	85		100		120		ns
taa	Address Access Time		85	_	100		120	ns
tacs	Chip Select Access Time		85	· _	100	_	120	ns
toe .	Output Enable to Output Valid		48	1	50	_	60	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	33	-	35	_	40	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0	-	0	_	0	-	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	-	5	_	5	-	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	-	43	_	45	1 —	50	ns
ton	Output Hold from Address Change	10	-	10		10	_	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	-	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	85	-	100	_	120	ns
Write Cy	cle							
twc	Write Cycle Time	85		100	_	120		ns
twp .	Write Pulse Width	65	L -	- 75		90	_	ns
tas	Address Set-up Time	2		5	_	5	_	ns
taw	Address Valid to End of Write	82	_	90	_	100	Ī	ns
tcw	Chip Select to End of Write	80	_	85	-	100	-	ns
tow	Data to Write Time Overlap	38	-	40	_	45	_	ns
tDH	Data Hold Time	0	-	0		0	_	ns
twn	Write Recovery Time	0		0		0	_	ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z	_	33		35		40	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0	_	0		ns

NOTE:


<sup>1.</sup> This parameter is guaranteed by design, but not tested.

# 7


# TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




# TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:

- 1. WE is High for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$
- 3. Address valid prior to or coincident with CS transition low.
- OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guranateed by design, but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



#### NOTES:

- 1. WE or CS must be high during all address transitions.
- A write occurs during the overlap (twr) of a low \(\overlap{\overlap}\) S and a low \(\overlap{\overlap}\).
   twn is measured from the earlier of \(\overlap{\overlap}\)S or \(\overlap{\overlap}\)E going high to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.
  If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- During a WE controlled write cycle, write pulse ((twp) > tw-tz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tww. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### **PACKAGE DIMENSIONS**





# 512K x 8 CMOS STATIC RAM MODULE

**IDT7MP4058** 

#### **FEATURES:**

- · High-density 4 megabit CMOS static RAM module
- Pin compatible with future 16 megabit upgrade (IDT7MP4059)
- · Fast access time: 70ns (max.)
- · Low power consumption
  - Active: 110mA (max.)
  - CMOS Standby: 450μA (max.)
  - Data Retention: 250μA (max.)Vcc = 2V
- Surface-mounted RAM packages on an epoxy laminate (FR-4) substrate
- Offered in a 36-pin SIP (Single In-line Package)
- Single 5V (±10%) power supply
- · Inputs and outputs directly TTL-compatible

#### **DESCRIPTION:**


The IDT7MP4058L is a 512K x 8 high-speed CMOS static RAM module constructed on an epoxy laminate substrate (FR-4) using four 128K x 8 static RAMs and a one-of-four decoder in plastic surface mount packages.

The IDT7MP4058L is available with maximum access times as fast as 70ns, with maximum operating power consumption of 605mW.

The IDT7MP4058L is offered in a 36-pin SIP (Single In-line Package). This vertically mounted SIP module is a cost-effective solution allowing for very high packing density.


All inputs and outputs of the IDT7MP4058L are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation.

#### PIN CONFIGURATION



SIP BACK VIEW

#### **FUNCTIONAL BLOCK DIAGRAM**



#### PIN NAMES

Address Inputs	
Data Inputs/Outputs	
Output Enable	
Write Enable	
Chip Select	
Power	
Ground	
No Connect	
	Data Inputs/Outputs Output Enable Write Enable Chip Select Power Ground

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating <sup>(1)</sup>	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

2798 to 102

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause nermonant description. INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Unit	
Cin	Input Capacitance	Vin = 0V	35	pF	
Cin (c)	Input Capacitance (CS)	VIN = 0V	8	pF	
Соит	Output Capacitance	Vout = 0V	35	pF	

#### NOTE:

## RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	V
ViH	Input High Voltage	2.2	-	6	V
VIL	Input Low Voltage	-0.5	_	0.8	V

#### NOTE:

1. VIL = -3.0V for pulse width less than 20ns

#### 2798 tbl 03

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Amblent Grade Temperature		Vcc
Commercial	0°C to +70°C	ον	5V ± 10%

2798 tbl 04

#### **TRUTH TABLE**

Mode	CS	ŌĒ	WE	Output	Power
Standby	Н	X	Х	High-Z	Standby
Read	L	L	Н	Dout	Active
Read	L	Н	Н	High-Z	Active
Write	L	Х	L	Din	Active

2798 tbl 07

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
LI	Input Leakage	Vcc = Max., Vin = GND to Vcc		4	μА
ILO	Output Leakage	Vcc = Max., $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc	-:	4	μА
<b>V</b> OL	Output Low Voltage	Vcc = Min., IoL = 2mA	_	0.4	V
Vон	Output High Voltage	Vcc = Min., IoH = -1 mA	2.4	_	٧
lcc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ Vil.; f = fMAX, Outputs Open	_	110	mA
ISB	Standby Supply Current (TTL Levels)	CS ≥ VIH, VCC = Max., f = fMAX, Outputs Open	_	12	mA
ISB1	Full Standby Supply Current (CMOS Levels)	CS ≥ Vcc 0.2V, Vin ≥ Vcc -0.2V or ≤ 0.2V		450	μА

2798 tbl 06

2798 tbl 05

## DATA RETENTION CHARACTERISTICS (TA = 0°C TO +70°C)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
VDR	Vcc for Data Retention	_	2.0	_	V
ICCDR_	Data Retention Current	CS ≥ Vcc 0.2V		250	μА
tCDR <sup>(2)</sup>	Chip Deselect to Data Retention Time	VIN ≤ VCC 0.2V or	0		ns
tR <sup>(2)</sup>	Operation Recovery Time	VIN ≥ 0.2V	tRC <sup>(1)</sup>		ns

#### NOTES:

- 1. tRc = Read Cycle Time
- 2. This parameter is guaranteed by design, but not tested.

<sup>1.</sup> This parameter is guaranteed by design, but not tested.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2798 tbl 08




Figure 1. Output Load

Figure 2. Output Load (For tolz, tchz, tohz, twhz, tow and tclz)

#### **AC ELECTRICAL CHARACTERISTICS**


 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

					7MP40	58LxxS				
		-7	70	-8	15	-100		-120		7
Symbol	Parameter	Min. Max.		Min.	Max.	Min.	Max.	Min.	Max.	Uni
Read Cyc	cle									
trc	Read Cycle Time	70	_	85	_	100	_	120	_	ns
taa	Address Access Time	_	70	_	85	_	100		120	ns
tacs	Chip Select Access Time	T -	70	_	85		100		120	ns
toe	Output Enable to Output Valid	_	45	_	48	T -	50	_	60	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	30	_	33		35	_	40	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0	_	0	_	0	_	0	_	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5		5		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		40	<b>—</b>	43		45	[	50	ns
tон	Output Hold from Address Change	10		10		10		10	_	ns
t <sub>PU</sub> (1)	Chip Select to Power-Up Time	0		0		0		0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		70		85	<b>—</b>	100	_	120	ns
Write Cy	cle					_				
twc	Write Cycle Time	70	_	85	_	100	_	120	_	ns
twp	Write Pulse Width	55	l –	65	_	75	_	90	_	ns
tas	Address Set-up Time	0	_	2	_	5		5	_	ns
taw	Address Valid to End of Write	65	_	82	_	90		100	_	ns
tcw	Chip Select to End of Write	65	l —	80	_	85		100		ns
tow	Data to Write Time Overlap	35	_	38		40	_	45		ns
tDH	Data Hold Time	0	_	0	_	0		0		ns
twr	Write Recovery Time	0		0	_	0		0		ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	30	_	33	_	35		40	ns
tow <sup>(1)</sup>	Output Active from End of Write	0		0		0		0		ns


NOTE:

<sup>1.</sup> This parameter is guaranteed by design, but not tested.


#### DATA RETENTION WAVEFORM




# TIMING WAVEFORM OF READ CYCLE NO. 1(1)



# TIMING WAVEFORM OF READ CYCLE NO. 2 (1, 2, 4)




# TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:

- 1. WE is High for Read Cycle
- 2. Device is continuously selected  $\overline{CS} = VIL$
- 3. Address valid prior to or coincident with  $\overline{CS}$  transition low 4.  $\overline{OE}$  = VIL
- 5. Transition is measured = 200mV from steady state. This parameter is guaranateed by design but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



#### NOTES:

- 1. WE or CS must be high during all address transitions.
- A write occurs during the overlay (twp) of a low \(\overline{CS}\) and a low \(\overline{WE}\).
   twn is measured from the earlier of \(\overline{CS}\) or \(\overline{WE}\) going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state. 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and Jig). This parameter is guaranteed by design but not tested.
- 7. If OE is low during a WE controlled write cycle, write pulse width must be the larger of two or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

## **PACKAGE DIMENSIONS**



2798 drw 11



# 256K x 8 BICMOS/CMOS STATIC RAM MODULE

IDT7M4068 IDT7MB4068

#### **FEATURES:**

- · High density 2 megabit CMOS static RAM module
- Equivalent to the JEDEC standard for future monolithic 256K x 8 static RAMs
- Fast access time: 10ns (max.)Low power consumption (L version)
  - Active: 110mA (max.)
  - CMOS Standby: 250µA (max.)
  - Data Retention: 150μA (max.) Vcc = 2V
- Surface mounted plastic packages on a 32-pin, 600 mil ceramic or FR-4 DIP (Dual In-line Package) substrate
- Single 5V (±10%) power supply
- · Inputs/outputs directly TTL compatible


#### **DESCRIPTION:**

The IDT7M4068/7MB4068 is a 2 megabit (256K x 8) static RAM module constructed on a co-fired ceramic or multilayer epoxy laminate (FR-4) substrate using two 1 Megabit static RAMs and a decoder. The IDT7MB4068 is available with access times as fast as 10ns. For low power applications, the IDT7M4068 version offers a data retention current of 150 $\mu$ A and a standby current of 250 $\mu$ A.

The IDT7M4068 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 2 megabits into the JEDEC DIP footprint. The IDT7MB4068 likewise is packaged in a 32-pin FR-4 DIP resulting in the same JEDEC footprint in a package 1.6 inches long and 0.6 inches wide.

All inputs and outputs of the IDT7M4068 and 7MB4068 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.


#### PIN CONFIGURATION(1)



#### NOTES:

For proper operation of the 7M4068LxxN module, Pin 1 must be connected to GND. For the 7MB4068xxP module, Pin 1 in a no connect.

## **FUNCTIONAL BLOCK DIAGRAM**



#### PIN NAMES

Data Inputs/Outputs	
Addresses	
Chip Select	
Write Enable	
Output Enable	
Power	
Ground	
	Addresses Chip Select Write Enable Output Enable Power

2823 tbl 01

CEMOS is a trademark of Integrated Device Technology Inc.

**COMMERCIAL TEMPERATURE RANGE** 

APRIL 1992

#### TRUTH TARIF

Mode	CS	Œ	WE	Output	Power
Standby	Н	Х	Х	High-Z	Standby
Read	L	L	Н	Dout	Active
Read	L	Н	Н	High-Z	Active
Write	L	X	L	Din	Active

2823 tbl 02

2823 tbl 03

CAPACITANCE<sup>(1)</sup> (TA =  $\pm 25^{\circ}$ C, f = 1 0MHz)

Symbol	Parameter	Parameter Conditions		
CIN	Input Capacitance	VIN = 0V	25	рF
CIN(C)	Input Capacitance (CS)	VIN = 0V	8	рF
Соит	Output Capacitance	Vout = 0V	25	рF

#### NOTE:

1. This parameter is guaranteed by design, but not tested.

# **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

2823 tbl 05 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2		6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1. VIL = -2.0V for pulse width less than 10ns.

2823 tbl 04

#### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5V ± 10%

2823 tbl 06

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

						7MB40	58SxxP		
			7M406	BLxxN	25 -	55ns	10 - 2	:0ns <sup>(3)</sup>	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage	Vcc = Max., Vin = GND to Vcc	_	2		10	_	10	μΑ
lLO	Output Leakage	Vcc = Max., $\overline{\text{CS}}$ = ViH, Vout = GND to Vcc	_	2	_	10	_	10	μА
Vol	Output Low Voltage	Vcc = Min., lo <sub>L</sub> = 2mA <sup>(1)</sup> , lo <sub>L</sub> = 8mA <sup>(2)</sup>	_	0.4	-	0.4	-	0.4	٧
Vон	Output High Voltage	Vcc = Min., IoH = -1 mA <sup>(1)</sup> , IOH = -4 mA <sup>(2)</sup>	2.4	_	2.4	_	2.4	-	٧
Icc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ Vil.; f = fMAX, Outputs Open	_	110	_	300	_	400	mA
IsB	Standby Supply Current (TTL Levels)	CS ≥ ViH, Vcc = Max., f = fMAX, Outputs Open	-	6	_	120	_	120	mA
ISB1	Full Standby Supply Current (CMOS Levels)	CS ≥ Vcc - 0.2V, Vin ≥ Vcc - 0.2V   or ≤ 0.2V	_	0.25	_	20	_	80	mA

#### NOTES:

1. For 7M4068LxxN version only.

2. For 7MB4068SxxP, 7MB4068BxxP versions only.

3. Preliminary specifications only.

2823 tbl 08

# DATA RETENTION CHARACTERISTICS(3)


 $(TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Condition	Min.	Max. Vcc @ 2.0V	Unit
VDR	Vcc for Data Retention	<del>-</del>	2.0		٧
ICCDR	Data Retention Current	CS≥ Vcc - 0.2V	_	150	μΑ
tcDR <sup>(2)</sup>	Chip Deselect to Data Retention Time	Vin ≤ Vcc - 0.2V or	0		ns
tR <sup>(2)</sup>	Operation Recovery Time	Vin ≥ 0.2V	tRC <sup>(1)</sup>	_	ns

#### NOTES:

- 1. tRc = Read Cycle Time.
- 2. This parameter is guaranteed by design, but not tested.
- 3. For 7M4068LxxN version only.

#### **DATA RETENTION WAVEFORM**



#### **AC TEST CONDITIONS**

AC 1E31 CONDITIONS	40 IEST CONDITIONS						
Input Pulse Levels	GND to 3.0V						
Input Rise/Fall Times	5ns						
Input Timing Reference Levels	1.5V						
Output Reference Levels	1.5V						
Output Load	See Figures 1-4						

2823 tbl 09




Figure 1. Output Load




Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

\* Including scope and jig

7.30





Figure 3. Alternate Output Load



2823 drw 0

Figure 4. Alternate Lumped Capacitive Load, Typical Derating

### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

					7MB4	068SxxP	, ·			
		-1	0 <sup>(2)</sup>	-12	(2)	-15	(2)	-17	(2)	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	Read Cycle									
trc	Read Cycle Time	10	<u> </u>	12		15		17		ns
taa	Address Access Time		10	_	12.		15		17	ns
tacs	Chip Select Access Time		10	_	12		15		17	ns
toE	Output Enable to Output Valid		6		6		7		8	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	6	_	6	_	7		. 7	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0	_	0		0	_	0	l —	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	3	Γ –	3	-	3	_	5	<u> </u>	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	10	_	10	T	12		10	ns
tон	Output Hold from Address Change	3	_	3		3	_	3	_	ns
Write Cy	cle									
twc	Write Cycle Time	10		12	_	15	_	17	_	ns
twp	Write Pulse Width	10	<b>—</b>	10		12	_	14	-	ns
tas	Address Set-up Time	3	_	3	_	3		0	_	ns
taw	Address Valid to End of Write	10	l –	12	_	15	_	14	_	ns
tcw	Chip Select to End of Write	10	_	12	T —	15	_	14	_	ns
tow	Data to Write Time Overlap	6	I -	8	l —	10		10	Γ — T	ns
tDH	Data Hold Time	0	T —	0		0	_	0	_	ns
twr	Write Recovery Time	0	_	0		0		0	_	ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z	T —	8	_	8	_	10	_	10	ns
tow <sup>(1)</sup>	Output Active from End of Write	2	_	2	_	2	_	0		ns

NOTES:

2. Preliminary specifications only.

This parameter is guaranteed by design, but not tested.

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MB4068SxxP								
		-20		-25		-30		-35		1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									
tro	Read Cycle Time	20		25		30		35	_	ns
taa	Address Access Time		20		25	_	30		35	ns
tacs	Chip Select Access Time		20		25		30	_	35	ns
toE	Output Enable to Output Valid	_	10	_	12	<b>—</b>	15		15	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	_	10	_	12	_	12	_	15	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0	_	0		0	_	0	_	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5	_	5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		10	_	14	_	16	_	20	ns
ton	Output Hold from Address Change	5		5	_	5	_	5	_	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	and a	12	_	25	_	30	_	35	ns
Write Cy	cle									
two	Write Cycle Time	20	_	25	_	30	_	35	_	ns
twp	Write Pulse Width	15	_	17	_	20	_	25		ns
tas	Address Set-up Time	0	_	0		0	_	0	_	ns
taw	Address Valid to End of Write	16	_	20		25		30	_	ns
tcw	Chip Select to End of Write	15		20	<del>-</del>	25	_	30	_	ns
tow	Data to Write Time Overlap	12	[	15	_	17	_	20	-	ns
tDH	Data Hold Time	0		0	_	0	_	0	_	ns
twn	Write Recovery Time	0	_	0	_	0		0	_	ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z	_	13	-	15		18	_	20	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0		0		0	_	ns

#### NOTE:

<sup>1.</sup> This parameter is guaranteed by design, but not tested.

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7	MB406	8SxxP		7M4068LxxN						
			15	ľ	55	-6	iO <sup>(2)</sup>	-65	(2)	-7	0	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle										,	
trc	Read Cycle Time	45	<u> </u>	55	<u> </u>	65		65		70		ns
taa	Address Access Time		45		55		60		65		70	ns
tacs	Chip Select Access Time		45		55	_	60		65		70	ns
toe	Output Enable to Output Valid	_	25	_	30	_	30		35		45	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	-	20	1	20	_	25		25	1	30	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low Z	0	_	0	_	3	_	5	_	0		ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5	_	5	_	5	I —	ns
tcHz <sup>(1)</sup>	Chip Deselect to Output in High Z		20		25		25		25		40	ns
ton	Output Hold from Address Change	5	-	5	_	10	_	10	_	_	10	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	_	0	_	0	I —	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time		45		55		65	l	65	_	70	ns
Write Cy	cle											
twc	Write Cycle Time	45		55		65	_	65	_	70		ns
twp	Write Pulse Width	35		45	-	50		55		55	_	ns
tas	Address Set-up Time	0	1	0	-	0	-	0	_	0		ns
taw	Address Valid to End of Write	40	ı	50	_	60	1	65	_	65	_	ns
tcw	Chip Select to End of Write	40	_	50		60	_	65	_	65	_	ns
tow	Data to Write Time Overlap	25	_	25	-	30	_	30	_	35		ns
ton	Data Hold Time	0	_	0	_	0	_	0	. —	0		ns
twn	Write Recovery Time	0		0	_	0	_	0.,	_	0	_	ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z	_	25		25	_	25		25	_	30	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0	_	0	_	0	_	0	_	ns

NOTES:

This parameter is guaranteed by design, but not tested.
 Preliminary specifications only.


 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			7M4068LxxN					
			85		100	-12	20	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
trc	Read Cycle Time	85		100		120		ns
taa	Address Access Time		85		100	_	120	ns
tacs	Chip Select Access Time		85	<u> </u>	100	<u> </u>	120	ns
toe	Output Enable to Output Valid	_	48		50		60	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z		33		35		40	ns
tolz(1)	Output Enable to Output in Low Z	0	ı	0	_	0	-	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5		. 5	_	. 5	ŀ	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	-	43		45	_	50	ns
ton	Output Hold from Address Change	. 10	-	.10	_	10	1	, ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0		0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	-	85	_	100	-	120	ns
Write Cy	cle							
twc	Write Cycle Time	85	_	100	<del>-</del>	120		ns
twp	Write Pulse Width	65		75	_	90	_	ns
tas	Address Set-up Time	2	<b>—</b> .	- 5		5,		ns
taw	Address Valid to End of Write	82	_	90	-	100		ns
tcw	Chip Select to End of Write	80	. <del></del>	85	-	100	_	ns
tDW	Data to Write Time Overlap	38	_	40		45		ns
tDH	Data Hold Time	0	_	0.		0		ns
twn	Write Recovery Time	0	_	0		, 0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	<b>—</b> .	33	_	35	<u></u>	40	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	-	0	_	0	_	ns


#### NOTE:

This parameter is guaranteed by design, but not tested.


## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:


- WE is High for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition low.
- 4.  $\overline{OE} = VIL.$
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.



# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)




#### NOTES:


- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low CS and a low WE.
- 3. twn is measured from the earlier of CS or WE going high to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.
   If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- This side of the season of the season state with a physical (including a Sope and physical ph as short as the specified twp.

# PACKAGE DIMENSIONS

### 7M4068LxxN



### 7MB4068SxxP





# 256K x 8 CMOS STATIC RAM MODULE

PRELIMINARY IDT7M4068

#### **FEATURES:**

- · High density 2 megabit CMOS static RAM module
- Equivalent to the JEDEC standard for future monolithic 256K x 8 static RAMs
- · Fast access time: 17ns (max.)
- · Low power consumption (L version)
  - Active: 110mA (max.)
- CMOS Standby: 700μA (max.)
- Data Retention: 400μA (max.) Vcc = 2V
- Surface mounted LCCs (leadless chip carriers) on a 32pin, 600 mil ceramic DIP substrate
- Single 5V (±10%) power supply
- Inputs/outputs directly TTL compatible

#### **DESCRIPTION:**


The IDT7M4068 is a 2 megabit (256K x 8) CMOS static RAM module constructed on a co-fired ceramic substrate using two 1 Megabit static RAMs and a decoder. The IDT7M4068 is available with access times as fast as 17ns. For low power applications, the IDT7M4068 version offers a data retention current of 400 $\mu$ A and a standby current of 700 $\mu$ A.

The IDT7M4068 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 2 megabits into the JEDEC DIP footprint.

All inputs and outputs of the IDT7M4068 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

#### **FUNCTIONAL BLOCK DIAGRAM**




7.31

CEMOS is a trademark of Integrated Device Technology Inc.

# 7

2824 tbl 04

#### PIN CONFIGURATION(1)



#### **PIN NAMES**

I/O0-7	Data Inputs/Outputs
A0-17	Addresses
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

2824 tbl 01

#### DIP TOP VIEW

#### NOTE:

1. For proper operation of the module, Pin 1 must be connected to GND.

#### TRUTH TARLE

INOTH TABLE						
Mode	<u>cs</u>	Œ	WE	Output	Power	
Standby	Н	Х	Х	High-Z	Standby	
Read	L	L	Н	Dout	Active	
Read	L	. Н	Н	High-Z	Active	
Write	٦	Х	L	DIN	Active	

2824 tbl 02

2824 tbl 03

#### CAPACITANCE<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Тур.	Unit
CIN	Input Capacitance	VIN = 0V	25	pF
CIN(C)	Input Capacitance (CS)	VIN = 0V	10	рF
Cout	Output Capacitance	Vout = 0V	25	рF

NOTE:

 ${\bf 1.} \ \ \, {\bf This\ parameter\ is\ guaranteed\ by\ design,\ but\ not\ tested.}$ 

#### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	-55 to +125	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
Tstg	Storage Temperature	-65 to +160	°C
lout	DC Output Current	50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for ex-

### RECOMMENDED DC OPERATING CONDITIONS

NECOMMENDED DC OPENATING CONDITION				OIL	
Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	-0	0	V
Vін	Input High Voltage	2.2		6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1. ViL = -2.0V for pulse width less than 10ns.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

tended periods may affect reliability.

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5V ± 10%

2824 tbl 06

### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

			7M4	068SxxCB,	7M4068L	xxCB	
Symbol	Parameter	Test Conditions	17ns-	55ns	60ns-120ns		
			Min.	Max.	Min.	Max.	Unit
[ILI]	Input Leakage	Vcc = Max., Vin = GND to Vcc		10		10	μА
lLo	Output Leakage	Vcc = Max., $\overline{\text{CS}}$ = ViH, Vout = GND to Vcc	-	10	<u> </u>	10	μА
Vol	Output Low Voltage	$V_{CC} = Min., IOL = 2mA^{(1)},$ $IOL = 8mA^{(2)}$	_	0.4	_	0.4	٧
VOH	Output High Voltage	Vcc = Min., loн = -1 mA <sup>(1)</sup> , loн = -4mA <sup>(2)</sup>	2.4	_	2.4	_	٧
lcc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ V <sub>IL</sub> ; f = fMAX, Outputs Open	_	240	_	110	mA
IsB	Standby Supply Current (TTL Levels)	CS ≥ ViH, Vcc = Max., f = fmax, Outputs Open	_	60	_	6	mA
ISB1	Full Standby Supply Current (CMOS Levels)	<del>CS</del> ≥ Vcc - 0.2V, Vin ≥ Vcc - 0.2V or ≤ 0.2V		30	_	2	mA
İ		Very Low Power Version <sup>(3)</sup>		30	_	0.7	mA

#### NOTES:

- For 60ns-120ns versions only.
   For 17ns-55ns versions only.
- 3. L version only.

## DATA RETENTION CHARACTERISTICS<sup>(5)</sup>


(TA = -55°C to +125°C)

Symbol	Parameter	Test Condition	Min.	Max. Vcc @ 2.0V	Unit
VDR	Vcc for Data Retention		2.0		٧
ICCDR	Data Retention Current	CS ≥ Vcc - 0.2V	_	1 <sup>(4)</sup>	mA
tcor(3)	Chip Deselect to Data Retention Time	Vin ≤ Vcc - 0.2V or	0		ns
tR <sup>(3)</sup>	Operation Recovery Time	Vin ≥ 0.2V	tRC <sup>(2)</sup>	_	ns

#### NOTES:

- 1. Vcc = 2V, TA = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed by design, but not tested.
- 4. For 60ns-120ns versions, ICCDR=400μA.
- 5. L version only.

### **DATA RETENTION WAVEFORM**



7.31

2824 tb! 07

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load <sup>2824 drw 04</sup>

\* Including scope and jig




Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7M4068SxxCB, 7M4068LxxCB										
		-17	,(3)	-2	o <sup>(3)</sup>		-25 -3		0	-3	15	1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle								<del>,</del>		,	,
trc	Read Cycle Time	17	_	20		25		30		35	<u> </u>	ns
taa	Address Access Time	_	17		20	<u></u>	25		30		35	ns
tacs	Chip Select Access Time		17		20		25		30		35	ns
toe	Output Enable to Output Valid		8		10	_	12		15	-	15	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	-	7	_	8	_	12	_	12	_	15	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0		0	_	0	l –	0	1	0		ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5		5		5	_	5		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	12	_	13	_	14		16	_	20	ns
tон	Output Hold from Address Change	1		3	_	3		3	_	3	_	ns
t <sub>PU</sub> (1)	Chip Select to Power-Up Time	0	_	0	_	0		0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	17	_	20	_	25	Γ-	30	_	35	ns
Write Cy	cle											
twc	Write Cycle Time	17		20		25	_	30	_	35		ns
twp	Write Pulse Width	14	_	15	_	17	_	20		25	_	ns
tas <sup>(2)</sup>	Address Set-up Time	3	_	3		3	_	0	_	0	_	ns
taw	Address Valid to End of Write	17 <sup>(4)</sup>	_	18	_	20		25		30	_	ns
tcw	Chip Select to End of Write	17		18	_	20	_	25	_	30	_	ns
tow	Data to Write Time Overlap	10	_	12		15		17		20	_	ns
tDH <sup>(2)</sup>	Data Hold Time	0	_	0	_	0		0		0	_	ns
twn <sup>(2)</sup>	Write Recovery Time	0	_	0		0		0	_	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	10	_	13	_	15		15		15	ns
tow <sup>(1)</sup>	Output Active from End of Write	2		2	_	2		5		5		ns

- 1. This parameter is guaranteed by design, but not tested.
- 2. tAS=Ons for  $\overline{\text{CS}}$  controlled write cycles. tDH, tWR= 3ns for  $\overline{\text{WE}}$  controlled write cycles.
- 3. Preliminary specifications only.
- 4. taW=14ns for CS controlled write cycles.





### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

					7M4068	SxxCB	, 7M4068	LxxCB				
	i i	-4	15	-	55	-6	iO <sup>(3)</sup>	-65	(3)	-7	70	1
Symbol	Parameter	Min.	Max.	Min.	Max.	x. Min. Max.		Min. Max.				Unit
Read Cy	cle											
trc	Read Cycle Time	45		55		65		65	<u>L – </u>	70		ns
taa	Address Access Time	L	45		55		60		65	_	70	ns
tacs	Chip Select Access Time		45	_	55	1	60	_	65	_	70	ns
<b>t</b> OE	Output Enable to Output Valid	_	25	-	30	-	30	_	35	_	45	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z	_	20	_	20		25		25		30	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	5	_	5		3		5	_	0	<u> </u>	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5		5		5	_	5		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		20	_	20	_	25	_	25	_	40	ns
tон	Output Hold from Address Change	5	_	5	_	10		10	_	_	10	ns
t <sub>PU</sub> (1)	Chip Select to Power-Up Time	0	_	0	_	0	<u> </u>	0	_	0	_	ns
t <sub>PD</sub> <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	45	_	55	_	65	_	65		70	ns
Write Cy	cle											
twc	Write Cycle Time	45		55	_	65	_	65		70	T -	ns
twp	Write Pulse Width	35	_	45	_	50	_	55		55		ns
tas	Address Set-up Time	5	_	5	_	0		0	_	0	_	ns
taw	Address Valid to End of Write	40	_	50	_	60		.65		65	<b>—</b>	ns
tcw	Chip Select to End of Write	40	_	50	_	60		65		65	_	ns
tow	Data to Write Time Overlap	20	_	20	_	30		30		35		ns
toH	Data Hold Time	0 <sup>(2)</sup>	_	0 <sup>(2)</sup>		0		0		0		ns
twn	Write Recovery Time	0(2)	_	0(2)		0		0		0	_	ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z	_	15	_	- 20	_	25		25		30	ns
tow <sup>(1)</sup>	Output Active from End of Write	5	_	5		0	_	0	<b> </b>	0	T	ns

#### NOTES:

1. This parameter is guaranteed by design, but not tested.
2. tAS=0ns for \overline{\

3. Preliminary specifications only.

### **AC ELECTRICAL CHARACTERISTICS**


 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

	2 10 10, 14 - 30 0 10 1120 0)	7M4068SxxCB, 7M4068LxxCB						
ĺ		_	85	-	100	-12	20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle							
trc	Read Cycle Time	85	_	100		120		ns
taa	Address Access Time	_	85		100		120	ns
tacs	Chip Select Access Time	_	85	_	100		120	ns
toe	Output Enable to Output Valid	_	48	_	50	_	60	ns
toHz <sup>(1)</sup>	Output Disable to Output in High Z	_	33	-	35		40	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low Z	0		0	_	0	_	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	-	5	_	5	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	_	43	_	45	_	50	ns
tон	Output Hold from Address Change	10		10	_	10	_	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0		0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	85	ı	100	-	120	ns
Write Cy	cle							
twc	Write Cycle Time	85	_	100		120	_	ns
twp	Write Pulse Width	65	_	75		90	_	ns
tas	Address Set-up Time	2	_	5		5		ns
taw	Address Valid to End of Write	82		90	_	100		ns
tcw	Chip Select to End of Write	80	_	85	_	100	-	ns
tow	Data to Write Time Overlap	38	_	40	_	45	_	ns
tDH	Data Hold Time	0	_	0	_	. 0		ns
twn	Write Recovery Time	0		0		0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	33		35		40	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0	_	0	_	ns


NOTE:

1. This parameter is guaranteed by design, but not tested.


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:

- WE is High for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS} = VIL$ .
- Address valid prior to or coincident with  $\overline{CS}$  transition low.  $\overline{OE} = V_{IL}$ . 3.
- 5. Transition is measured ±200mV from steady state. This parameter is guranateed by design, but not tested.

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text{CS}}$ CONTROLLED TIMING) $^{(1, \, 2, \, 3, \, 5)}$





### NOTES:

- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low CS and a low WE.
- two is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.


  If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- 7. During a WE controlled write cycle, write pulse ((twp) > twnz + tw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### **PACKAGE DIMENSIONS**





0.590 0.620 0.013 END VIEW



2824 drw 11

7.31



# 256K x 8 CMOS STATIC RAM MODULE

IDT7MP4034

#### **FEATURES:**

- High density separate I/O, 2 megabit CMOS static RAM module
- · Fast access time: 10ns (max.)
- · Low profile 42-pin ZIP (Zig-zag In-line vertical Package)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL compatible

### **DESCRIPTION:**

The IDT7MP4034 is a separate I/O, 256K x 8 CMOS static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 256K x 1 static RAMs in plastic SOJ packages. Availability of two chip select lines (one for each group of four RAMs) provides nibble access and allows the user to configure the memory into a 256K x 8 or a 512K x 4 organization. The IDT7MP4034 is available with access times as fast as 10ns with minimal power consumption.

The IDT7MP4034 is packaged in a 42-pin FR-4 ZIP (Zigzag In-line vertical Package). The memory configuration results in a package 2.65 inches long and 0.35 inches wide. At only 0.5 inches high, this low profile package is ideal for high performance systems with minimum board spacing.


All inputs and outputs of the IDT7MP4034 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation.

#### PIN CONFIGURATION

GND	1	0	1/00
Dlo	3	2	Vcc
Dlı	5	4	DΟο
DI2	7	6	DO <sub>1</sub>
		8	DO <sub>2</sub>
Dla	9	10	DОз
Ao	11	12	A1
<b>A</b> 2	13	14	Аз
A4	15		
<b>A</b> 6	17	16	A5
<del>CS</del> ₀	19	18	A7
WE	21	20	GND
		22	CS <sub>1</sub>
A8	23	24	<b>A</b> 9
<b>A</b> 10	25	26	A11
A12	27	28	A13
A14	29	30	A15
A16	31	32	A17
DI4	33		
Dls	35	34	DO4
Dla	37	36	DO <sub>5</sub>
		38	DO <sub>6</sub>
DI7	39	40	DO7
Vcc	41	42	GND

ZIP 2745 drw 01 TOP VIEW

### **FUNCTIONAL BLOCK DIAGRAM**



2745 drw 02

### **PIN NAMES**

D10-7	Data Inputs
DO0-7	Data Outputs
A0-17	Address Inputs
<del>CS</del> 0-1	Chip Selects
WE	Write Enable
Vcc	Power
GND	Ground

2745 tbl 01

**COMMERCIAL TEMPERATURE RANGE** 

**APRIL 1992** 

### ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

### NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	٧

**NOTE:**1. VIL = -3.0V for pulse width less than 20ns.

#### 2745 tbl 04

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	ov	5.0V ± 10%

2745 tbl 05

#### TRUTH TABLE

Mode	<del>cs</del>	WE	Output	Power
Standby	н	Х	High-Z	Standby
Read	L	Н	DATAOUT	Active
Write	L	L	DATAIN	Active

2745 tbl 03

2745 tbl 02

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Тур.	Unit
CIN(D)	Input Capacitance (Data)	VIN = 0V	15	pF
CIN(A)	Input Capacitance (Address and Control)	VIN = 0V	92	pF
Соит	Output Capacitance	Vout = 0V	15	pF

NOTE:

2745 tbl 06

1. This parameter is guaranteed by design but not tested.

#### DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C TO +70^{\circ}C)$ 

Symbol	Parameter	Parameter Test Conditions		Max.	Unit
lu	Input Leakage (Address and Control)	Vcc = Max. Vin = GND to Vcc	_	40	μА
lu	Input Leakage (Data)	Vcc ≃ Max. Vin = GND to Vcc	_	10	μА
[ILO]	Output Leakage	Vcc = Max. CS = ViH, Vout = GND to Vcc	_	10	μА
Vol	Output Low Voltage	Vcc = Min., loL = 8mA	_	0.4	٧
Vон	Output High Voltage	Vcc = Min., loн = -4mA	2.4	_	٧

2745 tbl 07

			10-12ns	15-45ns	
Symbol	Parameter	Test Conditions	Max.	Max.	Unit
Icc	Dynamic Operating Current	CS = Vil., Output Open Vcc = Max., f = fMAX	1520	1200	mA
ISB	Standby Supply Current	CS ≥ ViH, Vcc = Max. Outputs Open, f = fмax	560	320	mA
ISB1	Full Standby Supply Current	$\overline{CS} \ge Vcc - 0.2V$ , Vin > $Vcc - 0.2V$ or < $0.2V$ , f = 0	240	240	mA

NOTE:

1. 10, 12, 15, and 17ns are preliminary specifications only.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2745 tbl 09




Figure 1. Output Load

\* Including scope and jig.




Figure 2. Output Load (for tchz, tclz, tow and twhz)

### **AC ELECTRICAL CHARACTERISTICS<sup>(2)</sup>** $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$

			7MP4034SxxZ					]		
			-10		-12		15	-17		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	CLE									
trc	Read Cycle Time	10	_	12		15		17		ns
taa	Address Access Time	_	10		12		15	1	17	ns
tacs	Chip Select Access Time		10	_	12		15		17	ns
tcLz (1)	Chip Select to Output in Low Z	3		3	_	3	_	3	_	ns
tcHZ (1)	Chip Deselect to Output in High Z		10	_	10	_	10	_	10	ns
tон	Output Hold from Address Change	3		3		3	_	3	_	ns
t <sub>PU</sub> (1)	Chip Select to Power Up Time	0		0	_	0	_	0	_	ns
tPD (1)	Chip Deselect to Power Down Time		10		12	_	15	_	17	ns
WRITE CY	CLE			_						
twc	Write Cycle Time	10		12		15		17		ns
tcw	Chip Select to End of Write	10		12	_	13		15	_	ns
taw	Address Valid to End of Write	10		10	_	13		15	_	ns
tas	Address Set-up Time	0		0	_	0		0	1	ns
twp	Write Pulse Width	10	_	10		13		15		ns
twr	Write Recovery Time	0	_	0	_	0		0	_	ns
twnz (1)	Write Enable to Output in High Z		5		5	_	8		9	ns
tDW	Data to Write Time Overlap	8	_	10		10	_	11	_	ns
tDH	Data Hold from Write Time	0	_	0	]	0	_	0	_	ns
tow (1)	Output Active from End of Write	0	_	0		0	_	0	_	ns

### NOTES:

- This parameter is guaranteed by design but not tested.
   10,12,15, and 17ns are preliminary specifications only.


### **AC ELECTRICAL CHARACTERISTICS**

(Vcc = 5.0V)	$Vcc = 5.0V \pm 10\%$ , $TA = 0^{\circ}C$ to $+70^{\circ}C$ )									
1		7M				P4034	SxxZ			
			20	-25		-3		-45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE	,								
trc	Read Cycle Time	20		25		35		45		ns
taa	Address Access Time	—	20		25	_	35	_	45	ns
tacs	Chip Select Access Time		20		25		35		45	ns
tcLZ (1)	Chip Select to Output in Low Z	3	_	5	_	5	_	5		ns
tcHZ (1)	Chip Deselect to Output in High Z	_	10		13	_	20		25	ns
<b>t</b> OH	Output Hold from Address Change	3		3	_	3		3		ns
t <sub>PU</sub> (1)	Chip Select to Power Up Time	0	_	0		0	_	0		ns
t <sub>PD</sub> (1)	Chip Deselect to Power Down Time	<u> </u>	20		25	_	35		45	ns
WRITE CY	CLE									
twc	Write Cycle Time	20		25		35		45		ns
tcw	Chip Select to End of Write	17	_	22		30		40	_	ns
taw	Address Valid to End of Write	17	_	22		30	_	40		ns
tas	Address Set-up Time	0		0		0		0	-	ns
twp	Write Pulse Width	17		22		30		40	_	ns
twr	Write Recovery Time	0		0		0	_	0		ns
twHz (1)	Write Enable to Output in High Z	_	10	_	13	_	20		25	ns
tow	Data to Write Time Overlap	13		15		20	_	25		ns
tDH	Data Hold from Write Time	0		0		0	_	0	_	ns
tow (1)	Output Active from End of Write	_	0	l —	0		С		0	ns


NOTE:
1. This parameter is guaranteed by design but not tested.

# 7


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3)</sup>



#### NOTES:

- 1. WE is high for read cycle.
- 2. Device is continuously selected, CS = VIL
- 3. Address valid prior to or coincident with CS transition low.
- 4. Transition is measured ±200mV from steady state with 5pF load (including scope and jig). This parameter is guaranteed by design but not tested.


## TIMING WAVEFORM OF WRITE CYCLE NO. 1<sup>(1, 2, 3)</sup> (WE CONTROLLED TIMING)



2745 drw 08

2745 drw 09


### TIMING WAVEFORM OF WRITE CYCLE NO. 1<sup>(1, 2, 3, 4)</sup> (CS CONTROLLED TIMING)



### NOTES:

- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (tcw or twp) of a low  $\overline{\text{CS}}$  and a low  $\overline{\text{WE}}$ .
- 3. twn is measured from the earlier of CS or WE going high to the end of the write cycle.
- 4. If the CS low transition occurs simultaneous with or after the WE low transition, the outputs remain in the high impedance state.
- 5. Transition is measured ±200mV from steady state with 5pF load (including scope and jig). This parameter is guaranteed by design but not tested.

### PACKAGE DIMENSIONS



2745 drw 10



### 128K x 8 CMOS STATIC RAM

IDT71M024 IDT71M025

### **FEATURES:**

High density 1 megabit (128K x 8) static RAM

Dual Chip Select Version (IDT71M024)

Single Chip Select Version (IDT71M025)

· Fast access time:

commercial: 55ns (max.)military: 60ns (max.)

Low power consumption

 active: 100mA (max.)

- CMOS standby: 2mA (max.)

Very low power version

- data retention:  $50\mu A$  (max.) Vcc = 3V


- CMOS standby: 100μA (max.)

 32-pin ceramic sidebrazed DIP or ceramic leadless chip carrier (LCC)

Single 5V (±10%) power supply

Inputs/outputs directly TTL compatible

### **FUNCTIONAL BLOCK DIAGRAM**



For the IDT71M024 version only.

#### **PIN NAMES**

I/O0-7	Data Inputs/Outputs
A0-18	Addresses
CS <sub>1</sub> , CS <sub>2</sub>	Chip Selects
WE	Write Enable
ŌĒ	Output Enable
N.C.	No Connect
Vcc	Power
GND	Ground

2820 tbl 01


### **DESCRIPTION:**

The IDT71M024/71M025 is a 1 megabit (128K x 8) static RAM packaged in a sidebrazed ceramic dual in-line package (DIP) and a ceramic leadless chip carrier (LCC). The IDT71M024/71M025 is available with access times as fast as 55ns. For battery backup applications, a very low power version is available, offering a commercial temperature data retention current of  $50\mu A$  with Vcc = 3V.

The IDT71M024/71M025 are packaged in JEDEC standard 600 mil 32-pin ceramic DIPs. The IDT71M024 as comes in a hermetic 400 mil by 820 mil LCC. For surface mount applications, the proposed JEDEC standard 400 mil by 820 mil LCC is ideal.

All inputs and outputs of the IDT71M024/71M025 are TTL compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use. All IDT military semiconductor components are manufactured in compliance to the latest revision of MIL-STD-883 Class B, making them ideally suited for applications demanding the highest level of performance and reliability.

### PIN CONFIGURATION(1)



DIP, LCC TOP VIEW

#### NOTE:

 For the IDT71M024 version Pin 30=CS<sub>2</sub>. For the IDT71M025 version Pin 30=N.C.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

**APRIL 1992** 

### TRUTH TABLE(1)

Mode	CS <sub>1</sub>	CS2	OE	WE	Output	Power
Standby	Н	Х	Χ	Х	High-Z	Standby
Standby	X	L	Х	X	High-Z	Standby
Read	L	Н	L	Н	<b>D</b> оит	Active
Read	L	Н	Ξ	Н	High-Z	Active
Write	L	Н	Χ	L	Din	Active
NOTE:						2820 thi 0

<sup>1.</sup> CS2 is available for the IDT71M024 version only.

CAPACITANCE(1) (TA = +25°C f = 1 0MHz)

CATACITATOL (1A = +25 C, 1 = 1.0M112)								
	Symbol	Parameter	Conditions	Тур.	Unit			
	CIN	Input Capacitance	VIN = 0V	6	рF			
į	Cout	Output Capacitance	Vout = 0V	8	рF			

#### NOTE:

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ů
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ŷ
lout	DC Output Current	50	50	mA

### NOTE:

### RECOMMENDED DC OPERATING CONDITIONS

Symbol Parameter		Min.	Тур.	Max.	Unit
Vcc Supply Voltage		4.5	5	5.5	٧
GND Supply Voltage		0	0	0	٧
VIH Input High Voltage		2.2	_	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	V

2820 tbl 04

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5V ± 10%
Military	-55°C to +125°C	٥٧	5V ±10%

2820 tbl 06

### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C \text{ and } -55^{\circ}C \text{ to } +125^{\circ}C)$ 

			Commercial		Military		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[ILI]	Input Leakage	Vcc = Max., Vin = GND to Vcc	_	2.5	_	5	μА
lLO	Output Leakage	Vcc = Max., $\overline{CS}$ 1 = ViH and CS2= ViL, Vout = GND to Vcc	_	2.5	_	5	μА
Vol	Output Low Voltage	Vcc = Min., IoL = 2mA	_	0.4		0.4	٧
Vон	Output High Voltage	Vcc = Min., IoH = -1mA,	2.4	_	2.4	<del></del>	V
lcc	Dynamic Operating Current	Vcc = Max., CS 1≤ VIL and CS2 ≥ VIH, f = fMAX, Outputs Open	_	100	_	100	mA
IsB	Standby Supply Current (TTL Levels)	CS1 ≥ VIH and CS2 ≤ VIL, VCC = Max., f = fMAX, Outputs Open	_	2.5	_	2.5	mA
lsB1	Full Standby Supply Current (CMOS Levels)	CS <sub>1</sub> ≥ Vcc - 0.2V and CS <sub>2</sub> ≤ 0.2V ViN ≥ Vcc - 0.2V or ≤ 0.2V		2	-	2	mA
		Very Low Power Version <sup>(1)</sup>	_	100	_	350	μА

<sup>2820</sup> tbl 03 1. This parameter is guaranteed by design, but not tested.

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> VIL = -3.0V for pulse width less than 20ns.

<sup>1.</sup> For data retention version, please specify L power when ordering.

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2820 tbl 08




Figure 1. Output Load




Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

\* Including scope and jig

### DATA RETENTION CHARACTERISTICS(1)

 $(TA = 0^{\circ}C \text{ to } +70^{\circ}C \text{ and } -55^{\circ}C \text{ to } +125^{\circ}C)$ 


				Comm.	Military	
Symbol	Parameter	Test Condition	Min.	М	ax.	Unit
VDR	Vcc for Data Retention	_	2.0	_	_	٧
V <del>CS</del> 1	CS <sub>1</sub> Input Voltage	VDR ≥ 2.2V	2.2	_	_	٧
VCS2	CS2 Input Voltage	VDR ≥ 4.5V		0.8	8.0	V
	•	VDR < 4.5V	_	0.2	0.2	٧
ICCDR1	Data Retention Current	Vcc = 3.0V, CS <sub>2</sub> ≤ 0.2V or	<u> </u>	50	300	μА
		CS1, CS2 ≥ Vcc - 0.2V,				
		VIN ≤ VCC - 0.2V or VIN ≥ 0.2V	j			
ICCDR2	Data Retention Current	Vcc = 2.0V, CS <sub>2</sub> ≤ 0.2V or	_	50	200	μА
	10 mm	<u>CS</u> 1, CS2 ≥ Vcc - 0.2V,				
•	****	Vin ≤ Vcc - 0.2V or Vin ≥ 0.2V	1			
tPDS <sup>(2)</sup>	Power Down Set Up Time		0		<b>—</b>	ns
tPDR <sup>(2)</sup>	Power Down Recovery Time		tRC <sup>(3)</sup>	_		ns

### NOTES:

- 1. This option is only offered when ordering L power version.
- 2.. This oparameter is guaranteed by design, but not tested.

  3. trc = Read Cycle Time.

### **DATA RETENTION WAVEFORM**



### **AC ELECTRICAL CHARACTERISTICS**

		71M024 or 71M025								<b>」</b> │
		-55 <sup>(2,3)</sup>		-6	-60 <sup>(2)</sup>	-65 <sup>(2)</sup>		-70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	le	•								
tro	Read Cycle Time	60		65	_	70		70	_	ns
taa	Address Access Time		55	1	60	_	65		70	ns
tacs1	Chip Select (CS1) Access Time	_	55	-	60	1	65	1	70	ns
tACS2	Chip Select (CS <sub>2</sub> ) Access Time		60	ı	65	ı	70	ı	70	ns
toe	Output Enable to Output Valid	_	25	-	30	ı	35	1	35	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z	1	20	_	25	I	25		25	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	3	1	3	_	5		5	-	ns
tcLZ1,2 <sup>(1)</sup>	Chip Select to Output in Low Z	5	_	5	_	5		5	_	ns
tcHZ1,2 <sup>(1)</sup>	Chip Deselect to Output in High Z	_	20	_	25	_	25	_	25	ns
toh	Output Hold from Address Change	10		10		10		10	_	ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	_	0	_	0	-	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	60	_	65	_	70		70	ns
Write Cyc	ile									
twc	Write Cycle Time	60		65	_	70	_	70	_	ns
twp	Write Pulse Width	45	_	50	_	55	_	55	_	ns
tas	Address Set-up Time	0	_	0	_	0	_	0		ns
taw	Address Valid to End of Write	55	_	60		65	_	65	_	ns
tcw1	Chip Select (CS1) to End of Write	55	_	60		65	_	65	_	ns
tcw2	Chip Select (CS2) to End of Write	55	_	60	_	65		65	-	ns
tow	Data to Write Time Overlap	25		30	_	30	_	30	<b>—</b>	ns
tDH	Data Hold Time	0	_	0	_	0		0	_	ns
twn	Write Recovery Time	0	_	0		0		0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	_	20	_	25	_	25		25	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0		0	_	0	_	ns

#### NOTES:

- 1. This parameter is guaranteed by design, but not tested.
- Preliminary specification only.
   Commercial temperature only.

### **AC ELECTRICAL CHARACTERISTICS**


Mcc -	51/ + 100/	TA - DOC to	+70°C and -55°C to +125°C)	
1 V ( ; ( ; =	: 3V T 1U%	. IA = 0. U IO	1 + / 0 ' 0   and -55 ' 0   0   + 1/5 ' 0 )	

	·	71M024 or 71M025						
		-85		-	100	-1	120	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc		<del>,</del>	,					
trc	Read Cycle Time	85		100		120		ns
taa	Address Access Time		85		100		120	ns
tACS1	Chip Select (CS1) Access Time	<u>L-</u>	85	_	100		120	ns
tACS2	Chip Select (CS2) Access Time		85	<u> </u>	100		120	ns
toe	Output Enable to Output Valid		40		45		45	ns
toHz <sup>(1)</sup>	Output Disable to Output in High Z		30	_	35		35	ns
tolz <sup>(1)</sup>	Output Enable to Output in Low Z	5	_	5	_	5		ns
tCLZ1,2 <sup>(1)</sup>	Chip Select to Output in Low Z	5	-	5	_	5	-	ns
tCHZ1,2 <sup>(1)</sup>	Chip Deselect to Output in High Z		30	_	35		35	ns
tон	Output Hold from Address Change	10	—	10	_	10		ns
tPU <sup>(1)</sup>	Chip Select to Power-Up Time	0	_	0	<u> </u>	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power-Down Time	_	85	_	100		120	ns
Write Cyc	le							
twc	Write Cycle Time	85	1	100	_	120	_	ns
twp	Write Pulse Width	60		65	_	65		ns
tas	Address Set-up Time	0	_	0	l —	0	_	ns
taw	Address Valid to End of Write	70		75	l —	75		ns
tcw1	Chip Select (CS1) to End of Write	70	_	75	_	75	-	ns
tcw2	Chip Select (CS2) to End of Write	70		75	_	75	_	ns
tow	Data to Write Time Overlap	35		40	_	40	_	ns
tDH	Data Hold Time	0	_	0	_	0		ns
twn	Write Recovery Time	0		0	_	0	_	ns
twHz <sup>(1)</sup>	Write Enable to Output in High Z		30	_	35		35	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0	_	0	_	ns


NOTE:

This parameter is guaranteed by design, but not tested.


### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:

- 1. WE is High for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS}_1 = V_{IL}$ ,  $CS_2 = V_{IH}$ .
- 3. Address valid prior to or coincident with CS1 transition low, CS2 transition high.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

### TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)



## TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS1, CS2 CONTROLLED TIMING)(1, 2, 3, 5)




### NOTES:

- 1. WE or CS1 must be high, or CS2 must be low during all address transitions.
- 2. A write occurs during the overlap (twp) of a low CS1, high CS2, and a low WE.
- 3. two is measured from the earlier of CS1 or WE going high or CS2 going low to the end of the write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.
  If the CS<sub>1</sub> low transition, CS<sub>2</sub> high transition occur simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested. During a WE controlled write cycle, two must be greater than tw+z + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


7.33 7

### PACKAGE DIMENSIONS 400 MIL BY 820 MIL LCC PACKAGE



### **600 MIL DUAL IN-LINE PACKAGE**

2820 drw 11



2820 drw 12

### 256KB/ 1MB/ 4MB IDT79R4000 SECONDARY CACHE MODULE BLOCK FAMILY

PRELIMINARY IDT7MP6074 IDT7MP6084 IDT7MP6094

### **FEATURES:**

- High-speed BiCEMOS™/CEMOS™ secondary cache module block constructed to support the IDT79R4000 CPU
- Available as a pin compatible family to build 256 kilobyte (unified), 1 megabyte (unified) and 4 megabyte (unified or split) secondary caches
- Zero wait-state operation
- · Four word line size
- Operating frequencies to support 50MHz and 75MHz IDT79R4000
- Available as a set of four identical high density 80 lead (goldplated fingers) SIMMs (Single In-Line Memory Modules)
- Surface mounted plastic components on a multilayer epoxy laminate (FR-4) substrate
- Multiple ground pins and decoupling capacitors for maximum noise immunity
- TTL compatible I/Os
- · Single 5V (±10%) power supply


#### **DESCRIPTION:**

The IDT7MP6074 is a 256 kilobyte IDT79R4000 secondary cache module block constructed on a multilayer epoxy laminate substrate (FR-4), using 11 16K x 4 static RAMs and 2 IDT74FBT2827 drivers. The IDT7MP6084 is a 1 megabyte IDT79R4000 secondary cache module block using 11 64K x 4 static RAMs, and the IDT7MP6094 is a 4 megabyte IDT79R4000 secondary cache module block using 11 256K x 4 static RAMs. The IDT74FBT2827 has internal 25W series resistors and BiCEMOS™ I/Os resulting in the fastest propagation times with minimal overshoot and ringing. Four identical cache module blocks comprise a full secondary cache.

The IDT7MP6074/84/94 support use in an IDT79R4000-based system at speeds of 50MHz and 75MHz with zero wait-state operation. These Module support a four word line size. For other line sizes, please consult factory.

All inputs and outputs of the IDT7MP6074/84/94 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refresh for operation.

### **FUNCTIONAL BLOCK DIAGRAM**



BICEMOS and CEMOS are trademarks of Integrated Device Technology Inc.

COMMERCIAL TEMPERATURE RANGE

**APRIL 1992** 

DSC-7087/1

### PIN CONFIGURATION

90117			
VCC I/O1 I/O3 I/O5 GND I/O10 I/O12 I/O14 I/O15 I/O17 I/O19 I/O23 I/O23 I/O25 I/O29 I/O30 I/O30 I/O30	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39	GND I/O0 I/O2 I/O4 I/O6 I/O7 I/O13 GND I/O16 I/O16 I/O20 I/O22 VCC I/O24 I/O26 I/O28 I/O28 I/O28 I/O28 I/O28 I/O28 I/O28 I/O28
I/O34 GND A0 A2 A4 A6 VCC OE A8 A10 GND A13 A15 A17 T0 T1 T3 T5 T7 GND	42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78	41 43 45 47 49 51 53 55 57 61 63 65 67 67 71 73 75 77	I/O33 I/O35 WE A1 A3 A5 GND DCS A7 A9 A11 A12 A14 A16 TCS GND T2 T4 T6 VCC

2833 drw 0

SIMM TOP VIEW

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Amblent Temperature	GND	Vcc
Commercial	0°C to +70°C	٥٧	5V ± 10%

2833 tbl 01

### **PIN NAMES**

I/O0-35	Data Inputs/Outputs
To-7	Tag Inputs/Outputs
A0-17	Address Inputs
DCS	Data Chip Select
TCS	Tag Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power Supply
GND	Ground

2833 thl 02

### **CAPACITANCE**

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN(D)	Input Capacitance (Data)	VIN = 0V	10	рF
CIN(A)	Input Capacitance (A1-15, OE, TCS, DCS)	VIN = 0V	10	pF
CIN(B)	Input Capacitance (Ao, WE)	VIN = 0V	100	pF
Соит	Output Capacitance	Vout = 0V	10	рF

NOTE:

2833 tbl 03

1. This parameter is guaranteed by design, but not tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	<u> </u>	6	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1. ViL = -1.5V for pulse width less than 10ns.

2833 tbl 04

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating <sup>(1)</sup>	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS .	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mΑ

NOTE:

2833 thi 0

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
[ILI1]	Input Leakage (except Ao, WE)	Vcc = Max., Vin = GND to Vcc		10	μА
L12	Input Leakage (Ao, WE)	Vcc = Max., Vin = GND to Vcc		110	μА
Ito	Output Leakage	Vcc = Max., CS = ViH, Vout = GND to Vcc	<del>-</del>	10	μА
lcc	Operating Current	CS = VIL; Vcc = Max., Outputs Open	_	2200	mA
Vон	Output High Voltage	Vcc = Min., IoH = -4mA	2.4	_	V
<b>V</b> OL	Output Low Voltage	Vcc = Min., IoL = 8mA	. —	0.4	V

2833 tbl 06

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 - 4

2833 tbl 07




Figure 1. Output Load

\* Including scope and jig.




Figure 2. Output Load (for tolz and tohz)




Figure 3. Alternate Output Load




Figure 4. Alternate Lumped Capacitive Load, Typical Derating

### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 


			7MP6074/6084/6094SxxM							İ				
			2	-	15	-	17	-2	20	-2	25	-3	30	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	EAD CYCLE													
taa	Address Access Time		12		15		17		20		25	_	30	ns
taoa	Ao Access Time		10	_	12		14	_	16	_	21		26	ns
toE	Output Enable to Output Valid	_	12	_	15		17		20	_	25	_	30	ns
tonz <sup>(1)</sup>	Output Disable to Output in High Z		10		12		13		15		17	_	20	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	2		2		2	_	2		2	_	2	_	ns
WRITE C	YCLE													
taw	Address Valid to End of Write	12	1	15		17	_	20	_	25	_	30		ns
taow	Ao Valid to End of Write	10	_	12	_	14		16	_	21	_	26	_	ns
twp	Write Pulse Width	7	_	10	_	12	<u> </u>	15		20	_	25	_	ns
tow	Data Valid to End of Write	7	_	10	_	12	_	15		20	_	25	_	ns
tDH	Data Hold Time	0	<b>-</b>	0	_	0	<u> </u>	0	_	0	_	0		ns

NOTE:

This parameter is guaranteed by design but not tested.

2833 tbl 08


### TIMING WAVEFORM OF READ CYCLE<sup>(1)</sup>




#### NOTE:

1. This parameter is guaranteed by design, but not tested.

### TIMING WAVEFORM OF WRITE CYCLE



### **PACKAGE DIMENSIONS**



2833 drw 09

### 128K/256K BYTE CMOS SECONDARY CACHE MODULE FOR THE INTEL<sup>TM</sup> i486<sup>TM</sup>

IDT7MP6085

### **FEATURES:**

- 128K/256K byte pin compatible secondary cache modules
- Uses the IDT7158932Kx9 CacheRAM™ with burst counter and self-timed write
- · Matches all timing and signals of the i486 processor
- · Operates with i486 speeds of up to 50MHz
- 80 lead FR-4 SIMM (Single In-line Memory Module)
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL compatible

#### **DESCRIPTION:**


The IDT7MP6085/7MP6087 are pin compatible secondary cache modules. The IDT7MP6085 is a 128K byte cache and the IDT7MP6087 is a 256K byte cache. The IDT7MP6087 uses eight IDT71589 32K x 9 CacheRAMs in plastic SOJs mounted on two sides of a multilayer epoxy laminate (FR-4) substrate with gold-plated leads while the IDT7MP6085 uses

four IDT71589s on one side of the same substrate. Extremely high speeds are achieved using IDT's high performance, high reliability CEMOS™ technology. This module is designed to facilitate the implementation of the highest performance secondary caches for the i486.

The IDT7MP6085/7MP6087 contain a full set of write data and address registers. These registers are combined with the internal write abort logic to allow the processor to generate a self-timed write based upon a decision which can be left until the end of the write cycle. An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock. For more details, please consult the IDT71589 datasheet.

The SIMM package allows 80 leads to be placed on a package 4.65 inches long by 0.56 inches tall. The IDT7MP6085 is 0.21 inches thick and the IDT7MP6087 is 0.35 inches thick. The IDT7MP6085/7MP6087 are available to interface with a 50MHz i486. All inputs and outputs of the IDT7MP6085/7MP6087 are TTL compatible and operate from a single 5V power supply.

### **FUNCTIONAL BLOCK DIAGRAM**



BiCEMOS, CEMOS and CacheRAM are trademarks of Integrated Device Technology, Inc. Intel and i486 are trademarks of Intel Corp.

COMMERCIAL TEMPERATURE RANGE

**APRIL 1992** 

### PIN CONFIGURATION

na i	ION		
GND I/O0 I/O2 I/O4 GND I/O9 I/O11 I/O13 I/O17 CS0 OE0 A0 A2 A4 A6 ADS VCC	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40	1 3 5 7 7 9 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39	GND Vcc I/O1 I/O3 I/O5 I/O7 WE1 I/O10 I/O12 I/O14 I/O16 GND CS2 OE2 A1 A3 A5 A7 GND
GND A8 A10 A12 A14 CS1 OE1 GND I/O 23 I/O 25 WE2 WE3 I/O 30 I/O 32 I/O 32 I/O 34 VCC GND	42 44 46 48 50 52 54 56 62 64 66 68 70 72 74 76 78 80	41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75	VCC CLK A9 A11 A13 VCC CS3 I/O 18 I/O 20 I/O 22 I/O 24 I/O 26 GND I/O 27 I/O 29 I/O 31 I/O 35 GND

SIMM TOP VIEW

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

#### NOTE:

2834 tbl 02

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	ΟV	5.0V ± 5%
	•		2834 tbl 03

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
GND	Supply Voltage	0	0	0.0	V
ViH	Input High Votage	2.2	-	6.0	٧
VIL	Input Low Voltage	-0.5(1)		0.8	٧

NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

2834 tbl 04

2834 drw 02

## CAPACITANCE<sup>(1)</sup>

 $(TA = +25^{\circ}C, f = 1.0 \text{ MHz})$ 

			7MP6085/7	
Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance (CS, OE, WE)	VIN = 0V	20	pF
Cin	Input Capacitance (Address, CLK, ADS)	Vin = 0V	42/70	рF
C <sub>1/O</sub>	I/O Capacitance	Vout = 0V	13/20	рF

NOTE:

1. This parameter is guaranteed by design but not tested.

2834 tbl 05

### **PIN NAMES**

A0-A14	Address Inputs
I/O0-I/O35	Data Input/Output
CS <sub>0-3</sub>	Word Chip Select/Count Enable
WE0-3	Byte Write Enables
<u>OE</u> 0-3	Word Output Enables
ADS	Address, Status
CLK	System Clock
GND	Ground
Vcc	Power

2834 tbl 01

7.35

### TRUTH TABLE(1)

CLK	Previous ADS	ADS	Address	WE	टड	ŌĒ	1/0	Function
1	Н	L	Valid Input	Х	Х	_		Preset Address Counter
<b>1</b>	Х	H	_	_			_	Ignore External Address Pins
1	L	Х		_	_	_	_	Ignore External Address Pins
	Х	Н	ı	_	L_			Sequence Address Counter
↑ <sup>_</sup>	L	Χ		_	L			Sequence Address Counter
↑ _ I	X	Н			Н	_		Suspend Address Sequencing
1	L	Х			Н		_	Suspend Address Sequencing
	<u> </u>	_			_	H	Hi-Z	Outputs Disabled
_	· <del></del>	_		Н	· –	L	DATAOUT	Read
1	X	Н		L	L	Н	DATAIN	Write
<u> </u>	L	Х		L	L	Н	DATAIN	Write
				L	L	L		Not Allowed

NOTE:

1. H = HIGH, L = LOW, X = Don't Care, "-" = Unrelated, Hi-Z = High Impedance.

2834 tbl 06

## DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 5\%, TA = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Cumbal	Davamatas	Total Constitution	881	7MP6085/7	11-14
Symbol	Parameter	Test Condition	Min.	Max.	Unit
lu	Input Leakage Current (Address, CLK, ADS)	Vcc = 5.5V, Vin = 0V to Vcc	<del>-</del>	40/80	μА
iu	Input Leakage Current (CS, OE)	Vcc = 5.5V, Vin = 0V to Vcc		20	μА
lu	Input Leakage Current (Data, WE)	Vcc = 5.5V, Vin = 0V to Vcc	_	10/20	μА
lLO	Output Leakage Current	CS = VIH, VOUT = 0V to Vcc, Vcc = Max.		10/20	μА
Vol	Output Low Voltage	IOL = 8mA, Vcc = Min.		0.4	٧
Voн	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4		٧

NOTE:

2834 drw 07

## DC ELECTRICAL CHARACTERISTICS(1)

 $(Vcc = 5.0V \pm 5\%, TA = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

			IDT7MP6085		IDT7MP6087		
Symbol	Parameter	Test Condition	50MHz <sup>(1)</sup>	25,33,40MHz	50MHz <sup>(1)</sup>	25,33,40MHz	Unit
Icc1	Operating Power Supply Current	CS ≤ VIL Outputs Open Vcc = Max., f = 0 <sup>(2)</sup>		520	<del>_</del>	1040	mA
ICC2	Dynamic Operating Current	CS ≤ VIL Outputs Open Vcc = Max., f = fмax <sup>(2)</sup>	1150	960	2300	1920	mA

NOTES:
1.Preliminary specification only.

<sup>1.</sup> Specifications apply to both the IDT7MP6085 and IDT7MP6087 unless otherwise noted.

<sup>2.</sup> At f = fmax, address and data inputs are cycling at the maximum frequency of read cycles of 1/tnc. f = 0 means no input lines change.

## AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2834 tbl 09




Figure 1. Output Load




Figure 1. Output Load (for tOHZ, tCHZ, tOLZ and tCLZ)

\*including scope and jig

### **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5.0V \pm 5\%, TA = 0^{\circ} to +70^{\circ}C)$ 

			7MP6085/6087SxxM							
		50M	Hz <sup>(1)</sup>	40MHz		33MHz		25MHz		}
Symbol	Name	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	20	ı	25	_	30		40	_	ns
tcн	Clock Pulse High	8		10		11	-	14	_	ns
tcL	Clock Pulse Low	8	_	10	_	11	_	14	<u> </u>	ns
ts1	Set-up Time (ADS, WE, CS)	4		4	_	4	_	5	_	ns
ts2	Set-up Time (Address, Input Data)	5		5	_	- 5	_	6	I —	ns
tH1	Hold Time (CS↓ Input Data)	1	_	1	1	1	<b>—</b>	1	_	ns
tH2	Hold Time (CS↑, WE, Address)	2	_	2		2	_	2	_	ns
tadsh	Hold Time (ADS)	. 3	_	3	_	3	_	3		ns
tcD	Clock to Data Valid		14	_	19	_	24	_	34	ns
tDC	Data Valid After Clock	3	_	4	_	4	_	5	_	ns
toe	Output Enable to Output Valid		7		8	_	9	_	10	ns
toLZ	Output Enable to Output in Lo-Z <sup>(2,3)</sup>	2	_	2	_	2	_	2	_	ns
tonz	Output Disable to Output in Hi-Z(2,3)		7	_	8	_	9	_	10	ns

#### NOTES:

1. Preliminary specifications only.


2. Transition is measured ±200mV from low or high impedance voltage with load (See AC Test Conditions, Figure 2).

3. This parameter is guaranteed by design but not tested.

---

2834 drw 04


### TIMING WAVEFORM OF BURST READ CYCLE



#### NOTES:

- 1. If ADS goes low during a burst cycle, a new address will be loaded and another burst cycle will be started.
- 2. If  $\overline{\text{CS}}$  is taken inactive during a burst read cycle, the burst counter will discontinue counting until  $\overline{\text{CS}}$  input again goes active. The timing of the  $\overline{\text{CS}}$  input for this control of the burst counter must satisfy setup and hold parameters ts and th.
- 3. A-Data from input address. B-Data from input address except Ao is now \$\overline{A}\_0\$. C-Data from input address except A1 is now \$\overline{A}\_1\$. D-Data from input address except A0 and A1 are now \$\overline{A}\_0\$ and \$\overline{A}\_1\$.


#### TIMING WAVEFORM OF WRITE CYCLE



### NOTES:

- 1.  $\overline{\text{OE}}$  Must be taken inactive at least as long as toHz + ts before the second rising clock edge of write cycle.
- 2. CS timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

### TIMING WAVEFORM OF BURST WRITE CYCLE



#### NOTES:


- 1. OE Must be taken inactive at least as long as toHz + ts before the second rising clock edge of write cycle.
- 2. A-Data to be written to original input address.
  - B-Data to be written to original input address except Ao is now Ao.
  - C-Data to be written to original input address except A<sub>1</sub> is now A<sub>1</sub>.
  - D-Data to be written to original input address except Ao and A1 are now Ao and A1.
- 3. If ADS goes low during a burst cycle, a new address will be loaded, and another burst cycle will be started.
- 4. If  $\overline{CS}$  is taken inactive during a burst write cycle the burst counter will discontinue counting until the  $\overline{CS}$  input again goes active. The timing of the  $\overline{CS}$  input for this control of the burst counter must satisfy setup and hold parameters to and the  $\overline{CS}$  timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

2834 drw 08


2834 drw 09

### PACKAGE DIMENSIONS

### **IDT7MP6085**



### **IDT7MP6087**



7.35

7



# 128KB SECONDARY CACHE MODULE FOR THE INTEL<sup>TM</sup> i486<sup>TM</sup>

PRELIMINARY IDT7MB6089

#### **FEATURES:**

- Pin compatible with the Intel 485Turbocache™ 82485MB
- 128KB direct mapped, write-through, non-sectored, zero wait-state secondary cache module
- Ideal for use with i486-based systems with an Intel 485Turbocache socket
- Uses the IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write and the IDT71B74 cache-tag RAM
- · Operates with external i486 speeds of up to 33MHz
- · DMA snooping is supported
- 485Turbocache write protect strap, chip select and backoff features are not supported
- 113 lead FR-4 QIP (Quad in-Line Package)
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL compatible


### **DESCRIPTION:**

The IDT7MB6089 is a pin compatible replacement for the Intel 485Turbocache™ 82485MB. The module is a 128KB direct mapped, write-th/rough, non-sectored, zero wait-state secondary cache and is ideal for use with many i486-based systems that have an Intel 485Turbocache socket. The IDT7MB6089 uses four IDT71589 32K x 9 CacheRAMs and two IDT71B74 8K x 8 cache-tag RAMs in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board along with logic for cache control. Extremely high speeds are achieved using IDT's high performance, high reliability BiCEMOS™ and CEMOS™ technologies.

An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock.

The quad in-line package (QIP) package configuration allows 113 leads to be placed on a package 2.8 inches long by 2.0 inches wide and 0.25 inches tall. All inputs and outputs of the IDT7MB6089 are TTL compatible and operate from a single 5V power supply.

### **FUNCTIONAL BLOCK DIAGRAM**



BiCEMOS, CEMOS and CacheRAM are trademarks of Integrated Device Technology, Inc. Intel, 485Turbocache and i486 are trademarks of Intel Corp.

**COMMERCIAL TEMPERATURE RANGE** 

**APRIL 1992** 

### PIN CONFIGURATION(1)

GND	A1 ●	•	A2	RESET			NC <sup>(2)</sup>	A4	•	•	A5	GND
CLK	B1 ●	•	B2	M/ĪŌ		7	CRDY	B4	•	•	B5	CKEN
RESV	C1 ●	•	C2	FLUSH		CI	BRDY	C4	•	•	C5	<b>BRDYO</b>
BLAST	D1 ●	•	D2	EADS			Vcc	D4	•	•	D5	SKEN
NC (2)	E1 ●	•	E2	Vcc			WP	E4	•	•	E5	START
ADS	F1 ●	•	F2	W/R			Do	F4	•	•	F5	GND
GND	G1 ●	•	G2	NC (2)			D2	G4	•	•	G5	D1
BE₀	H1 ●	•	H2	BE₁			GND	H4	•	•	H5	Dз
BE₂	l1 ●	•	12	BE₃			D5	14	•	•	15	D4
A <sub>2</sub>	J1 ●	•	J2	GND			D7	J4	•	•	J5	D <sub>6</sub>
Vcc	K1 ●	•	K2	Аз			D8	K4	•	•	K5	GND
A4	L1 •	•	L2	<b>A</b> 5			D10	L4	•	•	L5	D9
<b>A</b> 6	M1 ●	0	M2	<b>A</b> 7			Vcc	M4	•	•	M5	D11
<b>A</b> 9	N1 •	•	N2	<b>A</b> 8			D13	N4	•	•	N5	D12
A10	01 ●	•	O2	Vcc			D15	04	•	•	O5	D14
GND	P1 ●	•	P2	A11			DPo	P4	•	•	P5	GND
A31	Q1 •	•	Q2	A12			D16	Q4	•	•	Q5	D <sub>P1</sub>
A14	R1 ●	•	R2	A13			GND	R4	•	•	R5	D17
A15	S1 •	•	S2	GND			D19	S4	•	•	S5	D18
A17	T1 ●	•	T2	A16			D21	T4	•	•	T5	D20
A19	U1 ●	•	U2	A18			D22	U4	•	•	U5	Vcc
Vcc	V1 ●	•	V2	<b>A</b> 20			D24	٧4	•	•	V5	D23
A22	W1 ●	•	W2	A21			GND	W4	•	•	W5	D25
<b>A</b> 23	X1 ●	•	X2	Vcc			D27	X4	•	•	X5	D26
A25	Y1 ●	•	Y2	A24			D29	Y4	•	•	Y5	D28
A27	Z1 ●	•	<b>Z</b> 2	A26			D30	<b>Z</b> 4	•	•	<b>Z</b> 5	D31
A29	AA1 ●	•	AA2	<b>A</b> 28			DP2	AA4	•	•	AA5	DР3
GND	BB1 ●	•	BB2	<b>A</b> 30	PRSN	ВВЗ 🍙	Vcc	BB4	•	•	BB5	GND
1												

### QIP TOP VIEW

2838 drw 02

1. Pins E1, G2, and A4 are BOFF, WPSTRP, and CS on the Intel 485Turbocache respectively. These signals are not used by the IDT7MB6089 and are N.C. (No Connect).

### **PIN NAMES**

NOTE:

Symbol	Parameter	Type	Active	Description
CLK	CLOCK	Input	N/A	This input is the timing reference for all of the IDT7MB6089's functions. It is the same as the i486 CLK input.
RESET	RESET CACHE	Input	High	A synchronous positive-true reset input, which invalidates all cache locations and resets the cache control logic.
ĀDS	ADDRESS STROBE	Input	Low	ADS is connected to the ADS# pin of the i486 CPU. It is used by the IDT7MB6089 to start any read or write cycle.
M/ĪŌ	MEMORY/IO	Input	N/A	This pin is used by the i486 to indicate whether the current cycle is a memory or I/O cycle. I/O cycles are not cacheable by the IDT7MB6089.
W/R	WRITE/READ	Input	N/A	Write cycles are indicated by a high level on this pin, and read cycles are indicated by a low level.
START	MEMORY START	Output	Low	During a cache read miss cycle or a write cycle, the START pin signals that the main memory system should service the current access.
BRDYO	BURST READY OUT	Output	Low	This the IDT7MB6089's means of signaling to the i486 that cache data is ready to be sampled.
CBRDY	CACHE BURST READY IN	Input	Low	This is the system input to the IDT7MB6089 to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MB6089 during a burst access.
CRDY	CACHE READY IN	Input	Low	CRDY signals to the IDT7MB6089 and the i486 that the main memory data is valid during a non-burst access. Another ADS must be generated by the CPU to fetch other words of that cache line from main memory.

BLAST	BURST LAST	Input	Low	This i486 output indicates to the IDT7MB6089 cache control logic that the current cycle is the last cycle of a cache burst.
BOFF	BACKOFF	N/A	N/A	This signal is not used by the IDT7MB6089.
PRSN	PRESENCE	Output	Low	This pin is hardwired to ground. It tells the system logic that the IDT7MB6089 is plugged into the system.
A2-A31	PROCESSOR ADDRESSES	Input	N/A	These are the address inputs to the IDT7MB6089. The IDT7MB6089 requires that these signals be valid for the duration of any cache cycle.
BEo-BE3	BYTE ENABLE	Input	Low	The byte enable inputs are sampled only during CPU write cycles and are only used to control byte writes to valid cache lines during write hit cycles. The timing is the same as for the address input pins.
CS	CHIP SELECT	N/A	N/A	This signal is not used by the IDT7MB6089.
D0-D31	PROCESSOR DATA LINES	1/0	N/A	These are the data inputs from either the i486 or the system memory. Do- D7 define the least significant byte while D24-D31 define the most signifi- cant byte.
DP0-DP3	DATA PARITY	1/0	N/A	These are the parity bits from either the i486 or the system memory. The timing requirements are the same as the data lines.
CKEN	CACHE ENABLE TO CPU	Output	Low	This signal is the cache enable signal generated by the IDT7MB6089. The IDT7MB6089 will always assert CKEN during T1 cycles and during read hit cycles before the last BRDYO. The IDT7MB6089 will not assert CKEN during read miss cycles.
SKEN	SYSTEM CACHE ENABLE	Input	Low	This signal is generated by the system to indicate that a line is cacheable. The IDT7MB6089 will look for SKEN to be active during the cycle before the first word transfer and the cycle before the last word transfer of a line fill.
FLUSH	FLUSH CACHE	Input	Low	This signal causes the IDT7MB6089 to invalidate its entire cache contents.
WP	WRITE PROTECT	Input	High	The write protect input is only sampled during write cycles. If this signal is asserted during a write hit cycle, the current cache data will not be overwritten.
WPSTRP	WRITE PROTECT STRAP	N/A	N/A	This signal is not used by the IDT7MB6089.
EADS	VALID EXTERNAL ADDRESS	Input	Low	This signal indicates that an invalidation address is present on the IDT7MB6089 address bus.



#### **FUNCTIONAL DESCRIPTION:**

#### BASIC OPERATION

All operations of the IDT7MB6089 fall into the following cycles: reset, read hit, read miss, write hit, write miss and invalidation. For proper operation during any of the above cycles (except reset) the address to the IDT7MB6089 must be held valid for the duration of the cycle. For read or write cycles, the M/IO pin must be held high for the duration of the cycle, or the IDT7MB6089 will consider the cycle an I/O cycle (which is not cacheable by the IDT7MB6089). The W/R pin must also be held valid for the duration of the read or write cycle. For reset and invalidation cycles the state of the M/IO and W/R pins are not checked.

#### RESET

The IDT7MB6089 is reset when RESET is asserted. Asserting RESET will invalidate the entire contents of the cache, and reset the control logic of the cache. If RESET is asserted, no other control signals will be recognized.

#### **READ MISS**

A read cycle is initiated by the assertion of ADS with M/IO high and W/Rlow. At the initiation of the cycle, the IDT7MB6089 begins its tag look-up. If the input address is not contained in the cache, a miss has occurred. The IDT7MB6089 will then assert START and wait for the main memory system to service the current access. The IDT7MB6089 considers the data returned from the main memory system as cacheable if SKEN is asserted at least one cycle before CBRDY or CRDY is asserted.

After it is determined that the current line is cacheable, the IDT7MB6089 invalidates a line in the cache and waits for the main memory system to return data. With each CBRDY or CRDY assertion, a new data word is loaded into the cache.

#### READ HIT

A read hit cycle is initiated in the same manner described above for a read miss cycle. But in this case when the IDT7MB6089 does its tag look-up, the input address is contained in the cache indicating a read hit. The IDT7MB6089 will transfer a line of data with the first word being valid in the first T2 cycle. The IDT7MB6089 then transfers a new data word in each subsequent T2 cycle until BLAST is asserted to the module. The IDT7MB6089 also forces START high and BRDYO low starting in the first T2 cycle and will hold them at those levels for subsequent T2 cycles. CKEN is asserted during the T1 cycle and again in the second and subsequent T2 cycles.

#### WRITE MISS

Since the IDT7MB6089 is a write through cache, write misses are ignored.

#### WRITE HIT

A write cycle is initiated by the assertion of ADS with M/IO high and W/R high. At the initiation of the cycle, the IDT7MB6089 begins its tag look-up. If the input address is contained in the cache, the cache contents will be updated in the first T2 cycle if the WP input is low. If the WP input is high during a write hit the line is seen as write protected and the write is ignored.

#### INVALIDATION

An invalidation is initiated by the assertion of EADS in a Ti or T1 cycle. At the initiation of an invalidation, the IDT7MB6089 begins its tag look-up. If the line is found in the cache, the line will be invalidated. The IDT7MB6089 requires two cycles after the assertion of EADS to invalidate a line; therefore, invalidations can only occur every third cycle. Invalidations will be ignored by the IDT7MB6089 during T2 cycles.

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Іоит	DC Output Current	50	mA

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	ymbol Parameter		Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	٧
ViH	Input High Votage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5(1)	_	0.8	٧

NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

RECOMMENDED OPERATING

# TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5.0V ± 5%

2838 tbl 05

2838 thi 04

### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 5\%, TA = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol	Parameter	Test Condition	Min.	Max.	Unit
[lu]	Input Leakage Current (Address)	Vcc = Max, Vin = GND to Vcc	_	30	μА
lu	Input Leakage Current (Data)	Vcc = Max, Vin = GND to Vcc	_	10	μА
[lu]	Input Leakage Current (CLK, ADS)	Vcc = Max, Vin = GND to Vcc	_	50	μА
[lin]	Input High Current (Control)	Vcc = Max, Vin = Vcc		1.0	mA
-	Input Low Current (Control)	Vcc = Max, Vin = GND		260	μА
luo	Output Leakage Current	Vout = 0V to Vcc, Vcc = Max.		10	μА
Vold	Output Low Voltage (Data)	lot = 8mA, Vcc = Min.	_	0.4	V
Volc	Output Low Voltage (Control)	loL = 12mA, Vcc = Min.		0.5	٧
Vohd	Output High Voltage (Data)	loн = -4mA, Vcc = Min.	2.4		٧
Vonc	Output High Voltage (Control)	loн = -2mA, Vcc = Min.	2.4		V
loc	Operating Power Supply Current	Vcc = Max., CS ≤ VIL, f = fMAX, Outputs Open	_	1900	mA

2838 tbl 06

## CAPACITANCE<sup>(1)</sup>

 $(TA = +25^{\circ}C, f = 1.0 MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	25	pF
	(Address)			
CIN	Input Capacitance (Control)	Vin = 0V	25	pF
Cin	Input Capacitance (CLK)	Vin = 0V	40	p.
Cin	Input Capacitance ( ADS)	VIN = 0V	40	pF
Cout	Output Capacitance (BRDYO)	VIN = 0V	40	рF
Соит	Output Capacitance (START, SKEN)	VIN = 0V	15	pF ·
CI/O	Data I/O Capacitance	Vout = 0V	10	рF
NOTE:				2838 tbl 07

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2838 tbl 08

<sup>1.</sup> These parameters are guaranteed by design but not tested.





Figure 1. Output Load



\*including scope and jig

Figure 2. Output Load (for tohz, tchz, toLz and tcLz)

NOTE:

#### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5.0V \pm 5\%, TA = 0^{\circ} to +70^{\circ}C)$ 


		7MB6089SxxK					
		3:	3MHz	25MHz	·		
Symbol	Name	Min.	Max.	Min.	Max.	Unit	
<b>t</b> 1	Clock Period	30		40		ns	
t2	Clock High Time	11		14		ns	
<b>t</b> 3	Clock Low Time	11		14		ns	
t4	A2-A31, BEo-BE3 Setup Time	13	_	17		ns	
<b>t</b> 5	A2-A31, BEo-BE3 Hold Time	(see note 1)		(see note 1)		ns	
t6	ADS, M/IO, W/R Setup Time	13		20		ns	
<b>t</b> 7	ADS Hold Time	3		3		ns	
ta	M/ĪŌ, W/R Hold Time	(see note 1)		(see note 1)		ns	
t9	BLAST Setup Time	9		10		ns	
t10	BLAST Hold Time	3	_	3		ns	
t11	CRDY, CBRDY Setup Time	11	_	11		ns	
t12	CRDY, CBRDY Hold Time	3	_	3		ns	
t13	SKEN Setup Time	9	_	9	_	ns	
t14	SKEN Hold Time	3	_	3		ns	
t15	Do-D31, DPo-DP3 Setup Time	5		5		ns	
t16	Do-D31, DPo-DP3 Hold Time	3		3		ns	
t17	EADS Setup Time	9		9		ns	
t18	EADS Hold Time	3		3	_	ns	
t19	A4-A31 Setup Time (Snoop)	6	_	6		ns	
t20	A4-A31 Hold Time (Snoop)	67		87	<del>-</del> -	ns	
t21	RESET, FLUSH Setup Time	9		9		ns	
t22	RESET, FLUSH Hold Time	3 .		3		ns	
t23	RESET, FLUSH Pulse Width	80		80		ns	
t24	BRDYO Valid		16		22	ns	
t25	CKEN Valid		15	_	18	ns	
t26	START Valid		16		22	ns	
t27	Do-D31, DPo-DP3 Valid (Read Hit)	_	24		30	ns	
t28	WP Setup Time	15	_	15		ns	
t29	WP Hold Time		3		3	ns	

NOTE


1. The address, MTO and W/R inputs to the IDT7MB6089 must be held valid for the duration of the read, write or invalidation cycle.

# 7


# TIMING WAVEFORM OF A READ HIT CYCLE (READ LINE)(1)



TIMING WAVEFORM OF A RESET OPERATION



# TIMING WAVEFORM OF A CACHE INVALIDATION<sup>(1,2)</sup>




NOTES:

1. If <u>EADS</u> and <u>ADS</u> are asserted simultaneously, <u>ADS</u> is ignored.

2838 drw 07


2. EADS is only recognized when the cache is idle (Ti) or at the beginning of a CACHE cycle (T1). EADS is ignored while the cache is processing any other request.


# TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)(1)



1. RESET is held LOW, FLUSH is held HIGH.

# TIMING WAVEFORM OF A WRITE HIT(1)






#### NOTES:

- RESET is held LOW, FLUSH is held HIGH.
   For a write hit, data in the IDT7MB6089 is updated.
- 3. For a write protected write hit, the data in the IDT7MB6089 is not updated.

### **PACKAGE DIMENSIONS**





# 128KB SECONDARY CACHE MODULE FOR THE INTEL<sup>TM</sup> i486<sup>TM</sup>

PRELIMINARY IDT7MB6091

#### **FEATURES:**

- Pin compatible with the Intel 485Turbocache™ 82485MB
- 128KB direct mapped, write-through, non-sectored, zero wait-state secondary cache module
- Ideal for use with i486-based systems with an Intel 485Turbocache socket
- Uses the IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write and the IDT71B74 cache-tag RAM
- · Operates with external i486 speeds of up to 33MHz
- · Concurrent snooping is supported
- 485Turbocache write protect strap feature is not supported
- · 113 lead FR-4 QIP (Quad in-Line Package)
- · Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs/outputs directly TTL compatible


#### **DESCRIPTION:**

The IDT7MB6091 is a pin compatible replacement for the Intel 485Turbocache™ 82485MB. The module is a 128KB direct mapped, write-through, non-sectored, zero wait-state secondary cache and is ideal for use with many i486-based systems that have an Intel 485Turbocache socket. The IDT7MB6091 uses four IDT71589 32K x 9 CacheRAMs, two IDT71B74 8K x 8 cache-tag RAMs and two IDT74FCT16373 Double-Density™ 16-bit latches in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board along with logic for cache control. Extremely high speeds are achieved using IDT's high performance, high reliability BiCEMOS™ and CEMOS™ technologies.

An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock.

The quad in-line package (QIP) package configuration allows 113 leads to be placed on a package 2.9 inches long by 2.0 inches wide and 0.25 inches tall. All inputs and outputs of the IDT7MB6091 are TTL compatible and operate from a single 5V power supply.

#### FUNCTIONAL BLOCK DIAGRAM



2844 drw 01

BiCEMOS, CEMOS, CacheRAM and Double-Density are trademarks of Integrated Device Technology, Inc Intel, 485Turbocache and i486 are trademarks of Intel Corp.

**COMMERCIAL TEMPERATURE RANGE** 

**APRIL 1992** 

# PIN CONFIGURATION<sup>(1)</sup>

ſ	GND	A1 •		A2	RESET	-			<u>cs</u>	A4	•	•	A5	GND
Т	CLK	B1 ●		B2	M/ĪŌ				CRDY	B4	•	•	B5	CKEN
1	RESV	C1 •	. •	C2	FLUSH			CI	BRDY	C4	•	•	C5	BRDYO
1	BLAST	D1 •	•	D2 .	EADS				Vcc	D4	•	•	D5	SKEN
1	BOFF	E1 •	•	E2	Vcc				WP	E4	•	•	E5	START
1	ADS	- F1 €	•	F2	W/R				Do	F4	•	•	F5	GND
1	GND	G1 •	•	G2 -	NC (2)				D2 -	G4	•	•	G5	D1
1	BEo	H1 <b>●</b>	•	H2	BE₁				GND	H4	•	•	H5	Dз
1	BE2	l1 •	•	12	BE <sub>3</sub>				D5	14	•	•	15	D4 .
1	- <b>A</b> 2	_ J1 <b>•</b>	• , •	J2	GND				D7	J4	•	•	J5	D <sub>6</sub>
1	Vcc	K1 €	•	K2	Аз -				D <sub>8</sub>	K4	•	•	K5	GND
1	<b>A</b> 4	L1 €	•	L2	<b>A</b> 5				D10	L4	•	•	L5	D9
1	<b>A</b> 6	M1 <b>●</b>	•	M2	<b>A</b> 7 .				Vcc	M4	•	•	M5	D11
1	<b>A</b> 9	N1 €	•	N2	<b>A</b> 8				D13	N4	•	•	N5	D12
1	A10	01	•	02	Vcc				D15	04	•	•	O5	D14
1	GND	P1 €	•	P2	A11				Dpo	P4	•	•	P5	GND
1	A31	Q1 •	• •	Q2	A12				D16	Q4	•	•	Q5	DP1
1	A14	: R1 €	•	R2	A13	12			GND	R4	•	•	R5	D17
1	A15	S1 •	•	S2	GND				D19	S4	•	•	S5	D18
1	A17	T1 •	•	T2	A16				D21	T4	•	•	T5 -	D20
1	A19	' U1 €	•	U2	A18				D22	U4	•	•	U5	Vcc
1	Vcc.	-, V1 €	•	V2	<b>A</b> 20				D24	V4	•	•	V5	D23
1	A22	: W1 €	• •	W2	A21				GND	W4	•	•	W5	D25
ı	A23	X1 •	•	X2	Vcc				D27	X4	•	•	X5	D26
	A25	Y1 •	•	Y2	A24				D29	Y4	•	•	Y5	D28
.	A27.	Z1 🗨	•	<b>Z</b> 2	<b>A</b> 26				<b>D</b> 30	<b>Z</b> 4	•	•	<b>Z</b> 5	D31
1	<b>A</b> 29	AA1	•	AA2	<b>A</b> 28				DP2	AA4	•	•	AA5	DРз
1	GND	BB1 €	•	BB2	<b>A</b> 30	PI	RSN	ВВЗ 🕳	Vcc	BB4	•	•	BB5	GND
Ĺ	•	•		**										

NOTE:

QIP TOP VIEW

2844 drw 02

1.Pin G2 is WPSTRP on the Intel 485Turbocache. This signal is not used by the IDT7MB6091 and is N.C. (No Connect).

#### **PIN NAMES**

Symbol	Parameter	Туре	Active	Description
CLK	CLOCK	Input	N/A	This input is the timing reference for all of the IDT7MB6091's functions. It is the same as the i486 CLK input.
RESET	RESET CACHE	Input	High	A synchronous positive-true reset input, which invalidates all cache locations and resets the cache control logic.
ADS	ADDRESS STROBE	Input	Low	ADS is connected to the ADS# pin of the i486 CPU. It is used by the IDT7MB6091 to start any read or write cycle. CS must be asserted for ADS to be recognized.
M/ĪŌ	MEMORY/IO	Input	N/A	This pin is used by the i486 to indicate whether the current cycle is a memory or I/O cycle. I/O cycles are not cacheable by the IDT7MB6091.
W/R	WRITE/READ	Input	N/A	Write cycles are indicated by a high level on this pin, and read cycles are indicated by a low level.
START	MEMORY START	Output	Low	During a cache read miss cycle or a write cycle, the START pin signals that the main memory system should service the current access.
BRDYO	BURST READY OUT	Output	Low	This the IDT7MB6091's means of signaling to the i486 that cache data is ready to be sampled.
CBRDY	CACHE BURST READY IN	Input	Low	This is the system input to the IDT7MB6091 to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MB6091 during a burst access.
CRDY	CACHE READY IN	Input	Low	CRDY signals to the IDT7MB6091 and the i486 that the main memory data is valid during a non-burst access. Another ADS must be generated by the CPU to fetch other words of that cache line from main memory.

3

EADS	VALID EXTERNAL ADDRESS	Input	Low	This signal indicates that an invalidation address is present on the IDT7MB6091 address bus. $\overline{\text{CS}}$ must be low for $\overline{\text{EADS}}$ to be recognized
WPSTRP	WRITE PROTECT STRAP	N/A	N/A	This signal is not used by the IDT7MB6091.
WP	WRITE PROTECT	Input	High	The write protect input is only sampled during write cycles. If this signal is asserted during a write hit cycle, the current cache data will not be overwritten.
FLUSH	FLUSH CACHE	Input	Low	This signal causes the IDT7MB6091 to invalidate its entire cache contents.
SKEN	SYSTEM CACHE ENABLE	Input	Low	This signal is generated by the system to indicate that a line is cacheable. The IDT7MB6091 will look for SKEN to be active during the cycle before the first word transfer and the cycle before the last word transfer of a line fill.
CKEN	CACHE ENABLE TO CPU	Output	Low	This signal is the cache enable signal generated by the IDT7MB6091. The IDT7MB6091 will always assert <u>CKEN</u> during T1 cycles and during read hit cycles before the last <u>BRDYO</u> . The IDT7MB6091 will not assert <u>CKEN</u> during read miss cycles.
DP0-DP3	DATA PARITY	1/0	N/A	These are the parity bits from either the i486 or the system memory. The timing requirements are the same as the data lines.
D0-D31	PROCESSOR DATA LINES	1/0	N/A	These are the data inputs from either the i486 or the system memory. Do- D7 define the least significant byte while D24-D31 define the most signifi- cant byte.
CS	CHIP SELECT	Input	Low	Chip select can be used for depth expansion. $\overline{\text{CS}}$ must be low for $\overline{\text{EADS}}$ or $\overline{\text{ADS}}$ to be recognized by the IDT7MB6091.
BEo-BE₃	BYTE ENABLE	Input	Low	The byte enable inputs are sampled only during CPU write cycles and are only used to control byte writes to valid cache lines during write hit cycles. The timing is the same as for the address input pins.
A2-A31	PROCESSOR ADDRESSES	Input	N/A	These are the address inputs to the IDT7MB6091.
PRSN	PRESENCE	Output	Low	This pin is hardwired to ground. It tells the system logic that the IDT7MB6091 is plugged into the system.
BOFF	BACKOFF	Input	Low	This signal is used to stall the IDT7MB6091. The IDT7MB6091 will also put its data bus into a high-impedance state. The IDT7MB6091 will only recognize invalidation cycles when BOFF is asserted.
BLAST	BURST LAST	Input	Low	This i486 output indicates to the IDT7MB6091 cache control logic that the current cycle is the last cycle of a cache burst.

#### **FUNCTIONAL DESCRIPTION:**

#### **BASIC OPERATION**

The IDT7MB6091 is a complete secondary cache subsystem designed to replace the Intel Turbocache485. The IDT7MB6091 is designed to support zero wait state line reads, i.e. four words of data in five clocks. The IDT7MB6091 supports all of the following bus cycles: read hit, read miss, write hit, write miss, invalidation and backoff. The IDT7MB6091 also features single pin reset and cache flush capabilities.

The IDT7MB6091 latches the address at the input of the module at the beginning of any read, write or invalidation cycle. The address remains latched for one cycle after the initiation of a read or write, and the address remains latched for two cycles after the initiation of an invalidation.

#### RESET

The IDT7MB6091 is reset when RESET is asserted. Asserting RESET will invalidate the entire contents of the cache, and reset the control logic of the cache. The cache will be reset regardless of the state of other control signals when RESET is asserted.

#### FLUSH

The entire cache contents of the IDT7MB6091 is invalidated when the FLUSH input is asserted. The cache will be invalidated regardless of the state of other control signals when FLUSH is asserted. FLUSH will not reset the state of the cache control logic.

#### READ

7.37

The IDT7MB6091 recognizes the initiation of a read cycle when both  $\overline{ADS}$  and  $\overline{CS}$  are sampled low with  $M/\overline{IO}$  high and  $W/\overline{R}$  low. As soon as the address is valid at the input of the module, the IDT7MB6091 begins its tag look-up. If the input address is not contained in the cache, then a miss has occurred and the IDT7MB6091 will wait for the main memory system to service the current access. If the input address is present in the cache, then a hit has occurred and the IDT7MB6091 will burst back a line of data to the CPU.

If a read miss occurs the IDT7MB6091 asserts START in the first T2 cycle and then waits for the memory system to provide data. The IDT7MB6091 will consider the data returned from the memory system as cacheable if SKEN is sampled low at least one cycle before CBRDY or CRDY is first

asserted. The IDT7MB6091 will load the data word returned from the memory system into the cache each time  $\overline{CBRDY}$  or  $\overline{CRDY}$  is sampled low. However, the IDT7MB6091 will only validate the line of data returned from the memory system if  $\overline{SKEN}$  is sampled low the cycle before the last data word is transferred from the memory system, i.e. the fourth time that  $\overline{CBRDY}$  or  $\overline{CRDY}$  is sampled low. The line fill is aborted if  $\overline{BLAST}$  is sampled low concurrent with  $\overline{CBRDY}$  or  $\overline{CRDY}$  being sampled low prior to the last data word transfer.

The IDT7MB6091 will consider the data returned as non-cacheable if  $\overline{\text{CBRDY}}$  or  $\overline{\text{CRDY}}$  is sampled low before or concurrently with  $\overline{\text{SKEN}}$ . Therefore, to avoid a potential performance penalty,  $\overline{\text{SKEN}}$  should not be asserted prior to  $\overline{\text{CBRDY}}$  or  $\overline{\text{CRDY}}$  if the data is considered non-cacheable, since the IDT7MB6091 will invalidate a line of data if  $\overline{\text{SKEN}}$  is sampled low before  $\overline{\text{CBRDY}}$  or  $\overline{\text{CRDY}}$  is sampled low during a read miss.

The IDT7MB6091 requires that the read miss address (i.e. the address that was valid at the beginning of the read cycle) is present when SKEN is sampled low at the beginning of a line fill and again when SKEN is sampled at the end of a line fill. The address must be valid because it is latched at these times to invalidate a line at the beginning of the fill and then to validate the line at the end of the line fill. When the address is latched at the end of the line fill, it will remain latched until the last data word of the line is written to the cache.

If the IDT7MB6091 detects that the input address is contained in the cache, the IDT7MB6091 will supply data to the CPU. The IDT7MB6091 starts bursting data back to the CPU in the first T2 cycle. The IDT7MB6091 then transfers a new data word in each subsequent T2 cycle until BLAST is asserted to the cache. The IDT7MB6091 also forces START high and BRDYO low in the first T2 cycle. CKEN is asserted during the T1 cycle and again in the second and subsequent T2 cycles during a read hit.

#### WRITE

The IDT7MB6091 recognizes the initiation of a write cycle

when both  $\overline{ADS}$  and  $\overline{CS}$  are sampled low with  $M/\overline{IO}$  high and  $W/\overline{R}$  high. As soon as the address is valid at the input of the module, the IDT7MB6091 begins its tag look-up. If the input address is contained in the cache then a write hit has occurred, and the cache contents are updated in the first T2 cycle if the WP input is low. If the WP input is high during a write hit, the line is seen as write protected and the write is ignored. If the input address is not contained in the cache then a write miss has occurred, the IDT7MB6091 ignores the write and the cache contents are not updated.

#### INVALIDATION

An invalidation is initiated by the simultaneous assertion of EADS and CS. If EADS and ADS are asserted simultaneously. ADS is ignored since invalidations have priority. At the initiation of an invalidation, the IDT7MB6091 begins its tag look-up. If the line is found in the cache, the line will be invalidated. The IDT7MB6091 requires two cycles after the assertion of EADS to invalidate a line; therefore, invalidations can only occur every third cycle. The IDT7MB6091 ignores invalidations only if an address is currently latched in the address latch. Therefore, the IDT7MB6091 ignores invalidations at the following times: the cycle after the initiation of a read or write cycle, the cycle after SKEN is first sampled low during a line fill, the cycle(s) after sampling SKEN low concurrent with (or after) the third word transfer and prior to the fourth word transfer of a line fill, and the two cycles following a previous invalidation.

#### **BACKOFF**

A cache backoff is initiated by the assertion of BOFF. BOFF interrupts any other cache cycle that the IDT7MB6091 is servicing. The cycle after BOFF is sampled low, the IDT7MB6091 will float its data bus, and the output control signals are driven to their idle levels, i.e. CKEN low, START high and BRDYO high. When BOFF is asserted, the IDT7MB6091 ignores all cache cycles except for invalidations; however, the IDT7MB6091 will still recognize the assertion of RESET or FLUSH when BOFF is asserted.

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Іоит	DC Output Current	50	mA

NOTE

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
GND	Supply Voltage	0	0	0.0	٧
ViH	Input High Votage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5(1)	_	0.8	V.

NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	٥V	5.0V ± 5%

2844 tbl 05

2844 tbl 04

7.37

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 5\%, TA = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

Symbol	Parameter	Test Condition	Min.	Max.	Unit
lu	Input Leakage Current (A2 - A3)	Vcc = Max, Vin = GND to Vcc	_	30	μА
[lu]	Input Leakage Current (Data, A2 - A3, BEo - BE3)	Vcc = Max, Vin = GND to Vcc		10	μА
lu	Input Leakage Current (CLK, ADS)	Vcc = Max, Vin = GND to Vcc	<del></del>	50	μА
[Int]	Input High Current (Control)	Vcc = Max, Vin = Vcc	- I	1.0	mA
[Int]	Input Low Current (Control)	Vcc = Max, Vin = GND		260	μА
luo	Output Leakage Current	Vout = 0V to Vcc, Vcc = Max.		10	μА
Vold	Output Low Voltage (Data)	for = 8mA, VCC = Min.		0.4	V
Volc	Output Low Voltage (Control)	IoL = 12mA, Vcc = Min.		0.5	V
Vohd	Output High Voltage (Data)	Iон = -4mA, Vcc = Min.	2.4	_	٧
Vонс	Output High Voltage (Control)	loн = -2mA, Vcc = Min.	2.4		٧
Icc	Operating Power Supply Current	Vcc = Max., CS ≤ ViL, f = fmax, Outputs Open	_	1900	mA

2844 tbl 06

#### CAPACITANCE<sup>(1)</sup>

 $(TA = +25^{\circ}C, f = 1.0 MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	35	pF
	(A2 - A3)			
CIN	Input Capacitance (Data, A2 - 3, BE0 - 3)	VIN = 0V	15	рF
CIN	Input Capacitance (Control)	VIN = 0V	25	pF
Cin	Input Capacitance ( ADS, CLK)	VIN = 0V	45	pF
Соит	Output Capacitance (BRDYO)	VIN = 0V	40	pF
Соит	Output Capacitance (START, SKEN)	VIN = 0V	15	pF
CI/O	Data I/O Capacitance	Vout = 0V	10	pF

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2844 tbl C8

#### NOTE:

1. These parameters are guaranteed by design but not tested.

2844 tbl 07




Figure 1. Output Load




Figure 2. Output Load (for tohz, tchz, tolz and tclz)

~

Figure 2. Output Load

\*including scope and jig

#### **AC ELECTRICAL CHARACTERISTICS**


 $(VCC = 5.0V \pm 5\%, TA = 0^{\circ} to +70^{\circ}C)$ 

		7MB6091SxxK					
		331	ЛHz	25MHz			
Symbol	Name	Min.	Max.	Min.	Max.	Unit	
t1	Clock Period	30		40	-	ns	
t2	Clock High Time	11		14		ns	
tз	Clock Low Time	11		14		ns	
t4	A2-A31, BE0-BE3 Setup Time	13	<u> </u>	17		ns	
t5	A2-A31, BE0-BE3 Hold Time	10		10		ns	
te	A4-A31 Line Fill Setup Time	. 5		5		ns	
t7	ADS, M/IO, W/R Setup Time	13		20		ns	
t8	ADS, M/IO, W/R Hold Time	3		3		ns	
t9	BLAST Setup Time	9		10		ns	
t10	BLAST Hold Time	3		3	_	ns	
t11	CRDY, CBRDY Setup Time	11		11	_	ns	
t12	CRDY, CBRDY Hold Time	3		3	_	ns	
t13	SKEN Setup Time	9	_	9		ns	
t14	SKEN Hold Time	3	_	3		ns	
t15	Do-D31, DPo-DP3 Setup Time	5	_	5		ns	
<b>t</b> 16	Do-D31, DPo-DP3 Hold Time	3	_	3		ns	
t17	EADS Setup Time	9	_	9		ns	
<b>t</b> 18	EADS Hold Time	3	_	3		ns	
<b>t</b> 19	A4-A31 Setup Time (Snoop)	6		6	_	ns	
t20	A4-A31 Hold Time (Snoop)	10	_	10	_	ns	
<b>t</b> 21	RESET, FLUSH Setup Time	9	-	9		ns	
<b>t</b> 22	RESET, FLUSH Hold Time	3	_	3		ns	
<b>t</b> 23	RESET, FLUSH Pulse Width	80	_	80		ns	
<b>t</b> 24	BRDYO Valid		16		22	ns	
<b>t</b> 25	CKEN Valid	_	15		18	ns	
<b>t</b> 26	START Valid		16		22	ns	
<b>t</b> 27	Do-Dз1, DPo-DPз Valid (Read Hit)		24		30	ns	
<b>t</b> 28	WP Setup Time	15		15	_	ns	
<b>t</b> 29	WP Hold Time	_	3	_	3	ns	
<b>t</b> 30	BOFF Setup Time	9		10		ns	
<b>t</b> 31	BOFF Hold Time	3		3		ns	

NOTE


1. The address,  $M/\overline{O}$  and  $M/\overline{A}$  inputs to the IDT7MB6091 must be held valid for the duration of the read, write or invalidation cycle.


## TIMING WAVEFORM OF A READ HIT CYCLE (READ LINE)(1)




1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.


#### TIMING WAVEFORM OF A RESET OPERATION






# TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)(1)






- 1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.
- 2. For a write hit, data in the IDT7MB6091 is updated.
- 3. For a write protected write hit, the data in the IDT7MB6091 is not updated.

#### TIMING WAVEFORM OF A BACKOFF OPERATION



#### **PACKAGE DIMENSIONS**



2844 0rW 11



# 128K BYTE CMOS SECONDARY CACHE MODULE FOR THE INTEL™ i486™

**IDT7MP6086** 

#### **FEATURES:**

- · 128K byte direct mapped secondary cache module
- Uses the IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write
- · Matches all timing and signals of the i486 processor
- Operates with i486 speeds of up to 50MHz
- 72 lead FR-4 SIMM (Single-in-Line Memory Module)
- · Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · inputs/outputs directly TTL compatible

#### DESCRIPTION:

The IDT7MP6086 is a 128K byte direct mapped secondary cache module, using four IDT71589 32K x 9 CacheRAMs in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) substrate with gold-plated leads. Extremely high speeds are achieved using IDT's high performance, high reliability CEMOS™ technology. This module is designed to facilitate the implementation of the highest per-

formance secondary caches for the i486 architecture while using low speed logic devices and consuming the minimum board space.


The IDT7MP6086 contains a full set of write data and address registers. These registers are combined with the internal write abort logic to allow the processor to generate a self-timed write based upon a decision which can be left until the end of the write cycle. An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock.

Three program identification pins are provided so that the system can uniquely identify the IDT7MP6086.

Note that individual parity bits are grouped with their respective bytes, not all at the end.

The SIMM package configuration allows 72 leads to be placed on a package 4.25 inches long, 0.55 inches tall and 0.25 inches thick. The IDT7MP6086 is available with speed matching a 50MHz i486. All inputs and outputs of the IDT7MP6086 are TTL compatible and operate from a single 5V power supply.

#### **FUNCTIONAL BLOCK DIAGRAM**





CEMOS and CacheRAM are trademarks of Integrated Device Technology, Inc. Intel and i486 are trademarks of Intel Corp.

## PIN CONFIGURATION(1)

OHA H	011		
GND I/O0 I/O2 I/O4 I/O6 I/O8 WET I/O10 GND I/O15 I/O17 A1 A3 A5 A7 ADS VCC	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35	GND Vcc I/O1 I/O3 I/O5 I/O7 WEO I/O11 I/O12 I/O14 I/O16 A0 A2 A4 A6 A8 CLK
CS A9 A11 A13 I/O18 I/O20 I/O22 I/O24 I/O26 WE2 I/O27 I/O33 I/O35 PD1 VCC GND	38 40 42 44 46 48 50 52 54 56 66 62 64 66 68 70 72	37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 71	GND OE A10 A12 A14 I/O19 I/O23 I/O25 GND WE3 I/O30 I/O32 I/O32 I/O34 PD0 PD2 GND

2835 drw 02

SIMM TOP VIEW

#### NOTE:

#### **PIN NAMES**

I III IIAIIIEO	
A0-A14	Address Inputs
I/O0-I/O35	Data Input/Output
<u>cs</u>	Chip Select/Count Enable
WE0-3	Byte Write Enables
ŌĒ	Output Enable
ĀDS	Address Status
CLK	System Clock
PD0-2	Program Identification
GND	Ground
Vcc	Power

2835 tbl 01

#### **CAPACITANCE**

 $(TA = +25^{\circ}C, f = 1.0 MHz)$ 

Symbol	Parameter <sup>(1)</sup>	Condition	Max.	Unit
CIN	Input Capacitance (Data)	VIN = 0V	13	pF
CIN	Input Capacitance (Address & Control)	VIN = OV	42	pF
CI/0	Output Capacitance	Vout = 0V	13	pF

NOTE:

2835 tbl 02

#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C ·
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mΑ

NOTE:

2835 tbl 03

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	OV	5.0V ± 5%

2835 tbl 04

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	٧
GND	Supply Voltage	0	0	0.0	٧
ViH	Input High Votage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

<sup>1.</sup> Please consult the factory regarding program identification pins.

<sup>1.</sup> This parameter is guaranteed by design but not tested.

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

#### **TRUTH TABLE**

CLK	Previous ADS	ADS	Address	WE	टड	ŌĒ	1/0	Function
1	Н	L	Valid Input	Х	Х	_	_	Preset Address Counter
1	Х	Н	_					Ignore External Address Pins
<b>↑</b>	L	Х						Ignore External Address Pins
1	X	Н	_	_	L	<b>—</b> .	_	Sequence Address Counter
1	L	Х	_	_	L	-		Sequence Address Counter
$\uparrow$	X	Н	_		Ι	_	_	Suspend Address Sequencing
1	L L	Х		_	Н	_	-	Suspend Address Sequencing
		_			_	Н	Hi-Z	Outputs Disabled
	_	_	_	Н	_	L	DATAOUT	Read
$\uparrow$	Х	Н		L	L	Н	DATAIN	Write
$\uparrow$	L	Х	_	L	Ĺ	Н	DATAIN	Write
_	_	_		L	L	L		Not Allowed

NOTE:

= HIGH

= LOW

= Don't Care

= Unrelated Hi-Z = High Impedance

#### DC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 5%, TA = 0°C TO + 70°C)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
LI	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc	200.00		
	(Address & Contol)			40	μΑ
[ILI]	Input Leakage Current	Vcc = 5.5V, ViN = 0V to Vcc			
	(Data)	1	_	10	μА
lLO	Output Leakage Current	CS = ViH, Vout = 0V to Vcc, Vcc = Max.	——————————————————————————————————————	10	μА
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.		0.4	- V
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4		V

2835 tbl 07

2835 tbl 08

2835 tbl 06

## DC ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 5\%$ , TA = $0^{\circ}$ C to + $70^{\circ}$ C)

Symbol	Parameter	Test Condition	50MHz <sup>(1)</sup>	40MHz	33MHz	25MHz	Unit
Icc1	Operating Power Supply Current	CS = VIL Outputs Open Vcc = Max., f = 0 <sup>(2)</sup>		520	520	520	mA
lcc2	Dynamic Operating Current	CS = VIL Outputs Open Vcc = Max., f = fmax <sup>(2)</sup>	1150	960	880	800	mA

NOTES: 1. Preliminary specification only.

2. At f = fMAX, address and data inputs are cycling at the maximum frequency of read cycles of 1/tnc. f = 0 means no input lines change.

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2835 tbl 09




Figure 1. Output Load




Figure 1. Output Load (for tonz, tonz, tonz and tonz)

\*including scope and jig

## AC ELECTRICAL CHARACTERISTICS (Vcc = $5.0V \pm 5\%$ , TA = $0^{\circ}$ to $+70^{\circ}$ C)

			7MP6086SxxM							
		50 N	IHz <sup>(1)</sup>	40	ИHz	33 N	lHz	25	ИHz	1 1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	20	_	25	_	30	_	40	—	ns
tch	Clock Pulse High	8	_	10	-	11	_	14		ns
tcl	Clock Pulse Low	8	_	10	_	11		14	— <sup>-</sup>	ns
ts1	Set-up Time (ADS, WE, CS)	4	_	4	-	4		5	_	ns
tS2	Set-up Time (Address, Input Data)	5	_	5	_	5	_	6		ns
tH1	Hold Time (CS↓ Input Data)	1	_	1	_	1		1		ns
tH2	Hold Time (CS↑, WE, Address)	2	_	2	_	2	_	2	T —	ns
tadsh	Hold Time (ADS)	3	_	3	_	3	_	3	-	ns
tcD	Clock to Data Valid		14		19		24		34	ns
tDC	Data Valid After Clock	3	_	4	_	4		5	<del>-</del>	ns
toE	Output Enable to Output Valid		7		8		9	_	10	ns
tolz	Output Enable to Output in Lo-Z(2,3)	2	_	2	_	2		2		ns
tonz	Output Disable to Output in Hi-Z <sup>(2,3)</sup>		7		8		9		10	ns

#### NOTES:


1. Preliminary specifications only.

2. Transition is measured ±200mV from low or high impedance voltage with load (Figure 2).

3. This parameter is guaranteed, but not tested.

# 7


#### TIMING WAVEFORM OF BURST READ CYCLE



#### NOTES:

- 1. If ADS goes low during a burst cycle, a new address will be loaded and another burst cycle will be started.
- 2. If  $\overline{CS}$  is taken inactive during a burst read cycle, the burst counter will discontinue counting until  $\overline{CS}$  input again goes active. The timing of the  $\overline{CS}$  input for this control of the burst counter must satisfy setup and hold parameters ts and th.
- 3. A-Data from input address. B-Data from input address except Ao is now Ao. C-Data from input address except Ao is now Ao. D-Data from input address except Ao and Ao and Ao. C-Data from input address except Ao and Ao. C-Data from input address except Ao. C-Data from in


#### TIMING WAVEFORM OF WRITE CYCLE



#### NOTES:

- 1.  $\overline{\text{OE}}$  Must be taken inactive at least as long as toHz + ts before the second rising clock edge of write cycle.


#### TIMING WAVEFORM OF BURST WRITE CYCLE



#### NOTES:

- 1. OE Must be taken inactive at least as long as toHZ + ts before the second rising clock edge of write cycle.
- 2. A-Data to be written to original input address.
  - B-Data to be written to original input address except Ao is now  $\overline{Ao}$ .
  - C-Data to be written to original input address except A<sub>1</sub> is now A<sub>1</sub>.
  - D-Data to be written to original input address except Ao and A1 are now  $\overline{A}0$  and  $\overline{A}1$ .
- 3. If ADS goes low during a burst cycle, a new address will be loaded, and another burst cycle will be started.
- 4. If  $\overline{CS}$  is taken inactive during a burst write cycle the burst counter will discontinue counting until the  $\overline{CS}$  input again goes active. The timing of the  $\overline{CS}$  input for this control of the burst counter must satisfy setup and hold parameters to and the  $\overline{CS}$  timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

#### **PACKAGE DIMENSIONS**



7.38

6



# IDT79R4000 FLEXI-CACHE™ DEVELOPMENT TOOL

PRELIMINARY IDT7MP6048 IDT7MP6068

#### **FEATURES:**

- Hardware Development Tool for implementing various configurations of the secondary cache requirement for the IDT79R4000 CPU
- Configurable in various cache sizes, number of words per line size, and split vs. unified cache operation
- Move from prototype/development to production with no redesign by using pin compatible "production grade" IDT79R4000 secondary cache modules
- Development module operating frequencies to support zero wait-state 50MHz IDT79R4000 operation
- Four identical 80 lead gold-plated SIMMs (Single In-Line Memory Modules) support each IDT79R4000 CPU
- Surface mounted plastic components on a multilayer epoxy laminate (FR-4) substrate
- Multiple ground pins and decoupling capacitors for maximum noise immunity
- TTL compatible I/Os
- Single 5V (±10%) power supply

#### **DESCRIPTION:**


The IDT7MP6048/7MP6068 is a Hardware Development Tool used for implementing various configurations of the secondary cache requirement for the IDT79R4000 CPU. By

changing jumpers on the modules, the designer can easily change certain characteristics (cache size, number of words per line, and split vs. unified operation) of the secondary cache in the lab. By running benchmarks on the actual system using these various cache configurations, the secondary cache which best optimizes system performance can be determined. This development tool gives you cache performance benchmarks which are superior to benchmarks derived via simulation.

Move from development to production without changing the secondary cache footprint by choosing pin compatible "production grade" IDT79R4000 secondary cache modules. These high performance, high density IDT modules are optimized to meet the customers' exact cache requirements required for volume production of the system (please consult the factory for more details).

The IDT7MP6048 is a 1 megabyte secondary cache module block (four identical modules builds a complete cache to support each IDT79R4000 CPU) constructed on a multilayer, epoxy laminate substrate (FR-4) using 11 64K x 4 static RAMs and FBT logic drivers while the IDT7MP6068 is a 4 megabyte secondary cache module block using 11 256K x 4 static RAMs and FBT logic drivers. Extremely high speeds can be achieved using high performance BiCEMOS<sup>TM</sup> IDT61B298 or (continued on page 2)

# FUNCTIONAL BLOCK DIAGRAM(1)





2841 drw 01

The Data and Tag sizes shown on the block diagram are only for the case when the jumpers are in the default positions for the respective modules. These
sizes will change according to the jumper connections (see Jumper Connections on page 2).

BICEMOS, CEMOS and FLEXI-CACHE are trademarks of Integrated Device Technology Inc.

**COMMERCIAL TEMPERATURE RANGE** 

APRIL 1992

DSC-7093/-

NOTE:

#### **DESCRIPTION** (continued from page 1)

IDT71B028 static RAMs and IDT74FBT2827 drivers. The FBT drivers have BiCEMOS<sup>TM</sup> I/Os and internal  $25\Omega$  series output resistors resulting in the fastest propagation times with minimal overshoots and ringing. Multiple GND pins and on-

board decoupling capacitors provide maximum noise immunity for this performance critical part of the system. All inputs and outputs of the modules are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refresh for operation of the module.

#### CACHE CONFIGURATIONS(1)

DACIL CONFIGURATIONS			
Memory Size	Words per line		
4MB (7MP6068 default)	4 (default)		
2MB	8		
1MB (7MP6048 default)	16		
512KB	32		
256KB	L		
128KB			


Cache Operation
unified cache (default)
split cache

NOTE:

2841 tbl 01

#### JUMPER CONNECTIONS:

Cache depth and Split vs. Unified Operation are controlled by Jumpers P1-P6 as follows:



Please refer to the Jumper Connections for instructions on how to implement the Cache Configurations shown above.

## PIN CONFIGURATION(1)

			_
VCC I/O1 I/O3 I/O5 GND I/O8 I/O12 I/O14 I/O15 I/O17 I/O19 I/O21 GND I/O25 I/O23 I/O25 I/O29 I/O30 I/O32	2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40	1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39	GND I/O0 I/O2 I/O4 I/O6 I/O7 I/O11 I/O13 GND I/O16 I/O18 I/O22 VCC I/O24 I/O26 I/O28 GND I/O31
I/O34 GND A0 A2 A4 A6 VCC OE A8 A10 GND A13 A15 A17 T0 T1 T3 T5 T7 GND	42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 72 74 76 78 80	41 43 45 47 49 51 53 55 57 61 63 65 67 71 73 75 77	I/O33 I/O35 WE A1 A3 A5 GND DCS A7 A9 A11 A12 A14 A16 TCS GND T2 T4 T6 VCC

SIMM **TOP VIEW**  2841 drw 03

#### NOTE:

### **RECOMMENDED OPERATING** TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5V ± 10%

#### **PIN NAMES**

I/O0-35	Data Inputs/Outputs
To-7	Tag Inputs/Outputs
A0-17	Address Inputs
DCS	Data Chip Select
TCS	Tag Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power Supply
GND	Ground

2841 tbl 03

2841 tbl 04

2841 tbl 05

#### **CAPACITANCE**

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN(D)	Input Capacitance (Data)	VIN = OV	10	pF
CIN(A)	Input Capacitance (A1-15, OE, TCS, DCS)	VIN = 0V	10	рF
CIN(B)	Input Capacitance (Ao, WE)	VIN = OV	100	pF
Соит	Output Capacitance	Vout = 0V	10	рF

NOTE:

#### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

NOTE:

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating <sup>(1)</sup>	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
Тѕтс	Storage Temperature	-55 to +125	°C
lout	DC Output Current	50	mA

NOTE:

2841 tbl 06 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> For proper operation of the module, please refer to the Jumper Connections for proper connections of the module pins. .

<sup>1.</sup> This parameter is guaranteed by design, but not tested.

<sup>1.</sup> VIL = -1.5V for pulse width less than 10ns.

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu1	Input Leakage (except Ao, WE)	Vcc = Max., Vin = GND to Vcc		10	μА
[[L12]	Input Leakage (Ao, WE)	Vcc = Max., Vin = GND to Vcc	_	110	μА
ILO	Output Leakage	Vcc = Max., $\overline{\text{CS}}$ = ViH, VouT = GND to Vcc		10	μА
Icc	Operating Current	CS = VIL; Vcc = Max., Outputs Open		2200	mA
Vон	Output High Voltage	Vcc = Min., IoH = -4mA	2.4	_	٧
Vol	Output Low Voltage	Vcc = Min., IoL = 8mA		0.4	٧

2841 tbl 07

### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 - 4

2841 tbl 08




Figure 1. Output Load

DATA out \_\_\_\_\_\_ 5pF

Figure 2. Output Load (for toLz and toHz)

\* Including scope and jig.




Figure 3. Alternate Output Load




Figure 4. Alternate Lumped Capacitive Load, Typical Derating

#### **AC ELECTRICAL CHARACTERISTICS**


 $(Vcc = 5V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		7MP6048/6068SxxM												
		-1	2	-	15	-	17	-2	20	-2	25	-3	30	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE													in .
taa	Address Access Time	1	12	_	15	_	17	_	20	_	25		30	ns
taoa	Ao Access Time	-	10	-	12	_	14	_	16	_	21	_	26	ns
toe	Output Enable to Output Valid	_	12	_	15		17	_	20	_	25	_	30	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z		10	_	12		13	_	15		17		20	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low Z	2	_	2	-	2	_	2	_	2	_	2	-	ns
WRITE C	YCLE													
taw	Address Valid to End of Write	12	_	15	_	17	_	20	_	25	_	30	_	ns
taow	Ao Valid to End of Write	10		12	_	14	l –	16	_	21	_	26	_	ns
twp	Write Pulse Width	7	_	10	_	12		15	_	20		25		ns
tow	Data Valid to End of Write	7	_	10	_	12	_	15	_	20	<u> </u>	25		ns
tDH	Data Hold Time	0		0		0		0	_	0	_	0	_	ns

#### NOTE:


#### 2841 tbl 08

# TIMING WAVEFORM OF READ CYCLE<sup>(1)</sup>



#### NOTE:

#### TIMING WAVEFORM OF WRITE CYCLE




1


7.39

<sup>1.</sup> This parameter is guaranteed by design but not tested.

<sup>1.</sup> This parameter is guaranteed by design, but not tested.

#### **PACKAGE DIMENSIONS**







Integrated Device Technology, Inc.

#### THE SUBSYSTEMS "FLEXI-PAK™" **CMOS MODULE FAMILY**

**GENERAL** INFORMATION

#### SRAM, EPROM, & EEPROM MODULES

#### **FEATURES:**

· High-density modules using high-speed CMOS SRAM, EPROM, and EEPROM components.

· Inter-changeable modules with equivalent footprints

· Fast access times:

SRAM: 20ns (max.) - military 15ns (max.) - commercial EEPROM: 95ns (max.) - military 75ns (max.) - commercial EPROM: 95ns (max.) - military

40ns (max.) - commercial

· Low power CMOS operation

 Surface mounted LCC components on a co-fired ceramic substrate

· Offered in a 66-pin, ceramic HIP (Hex In-line Package) occupying as small as1 sq. inch of board space

Single 5V (± 10%) power supply

· Multiple ground pins for maximum noise immunity

· Inputs and outputs directly TTL-compatible

#### **DESCRIPTION:**

The Flexi-Pak family of modules are high-speed, highdensity CMOS memory modules constructed on a multilayer co-fired ceramic substrate using either SRAM, EPROM, or EEPROM components in leadless chip carriers.

This family of IDT modules supports applications requiring stand alone static or programmable memory or those applications needing a combination of both. All module configurations in this family have equivalent footprints, allowing "plug-in compatibility" with each other (i.e. interchangeable), ideal for a wide range of prototype and debugging applications.

The Flexi-Pak family utilizes the fastest commercial grade and MIL-STD-883 Class B military grade components, giving you the highest performance available anywhere. CMOS technology offers a low-cost, low-power alternative to bipolar and fast NMOS memories.

All versions of the Flexi-Pak Module Family are offered in a 66-pin, ceramic HIP (Hex In-line Package). This HIP package is similar to a PGA and allows the designer to fit into 1 sq. inch of board space.

All IDT military modules are assembled with semiconductor components compliant with the latest revision of MIL-STD-883 Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

#### **ORGANIZATIONS**

SRAM:

IDT7M4003 - 128K x 8, 64K x 16, 32K x 32

IDT7M4013 - 512K x 8, 256K x 16, 128K x 32

SRAM / EPROM:

EEPROM: IDT7M7004 - 128K x 8. 64K x 16, 32K x 32

IDT7M7014\*- 512K x 8, 256K x 16, 128K x 32

SRAM / EEPROM: IDT7M7005 - 64K x 8 / 64K x 8 64K x 8 / 32K x 16

32K x 16 / 64K x 8

32K x 16 / 32K x 16

IDT7M7025\* -64K x 8 / 256K x 8

64K x 8 / 128K x 16 32K x 16 / 256K x 8

32K x 16 / 128K x 16

IDT7M7035\* -256K x 8 / 256K x 8 256K x 8 / 128K x 16

128K x 16 / 256K x 8

128K x 16 / 128K x 16 IDT7M7045\* -256K x 8 / 64K x 8

256K x 8 / 32K x 16

128K x 16 / 64K x 8 128K x 16 / 32K x 16

IDT7M7012 - 64K x 8 / 64K x 8

64K x 8 / 32K x 16

32K x 16 / 64K x 8

32K x 16 / 32K x 16

IDT7M7002 - 64K x 8 / 256K x 8 64K x 8 / 128K x 16

32K x 16 / 256K x 8

32K x 16 / 128K x 16 IDT7M7022\* -256K x 8 / 256K x 8

> 256K x 8 / 128K x 16 128K x 16 / 256K x 8

128K x 16 / 128K x 16

IDT7M7032\* -256K x 8 / 64K x 8

256K x 8 / 32K x 16 128K x 16 / 64K x 8

128K x 16 / 32K x 16

\*Please consult the factory for availability of these versions.

Flexi-Pak is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

**APRIL 1992** 




# SUBSYSTEMS "FLEXI-PAK™" FAMILY 32K x 32 CMOS EEPROM MODULE

IDT7M7004

#### **FEATURES:**

- · High-density 1 megabit CMOS EEPROM module
- Member of the Subsystems "Flexi-Pak" Family of interchangeable modules with equivalent pin-outs
- Footprint compatible module upgrades to the next higher density with relative ease (IDT7M7014)
- · Fast access time:
  - 75ns (max.) 7M7004 commercial
  - 95ns (max.) 7M7004 military
- Surface mounted LCC components on a co-fired ceramic substrate
- Offered in a 66-pin HIP (Hex In-line Package), occupying only 1 sq. inch of board space
- · Single 5V (±10%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- · Inputs and outputs directly TTL-compatible
- Please consult the factory regarding the maximum number of Erase/Write Cycles per Byte

#### **FUNCTIONAL BLOCK DIAGRAM**



2825 drw 01

#### **DESCRIPTION:**

The IDT7M7004 is a high-speed, high-density 1 megabit CMOS EEPROM module constructed on a multi-layer, co-fired ceramic substrate using 432K x8 EEPROM components in leadlesss chip carriers.

This module is part of the IDT Subsystems "Flexi-Pak" Family. This family of SRAM/EEPROM/EPROM memory modules support applications requiring stand alone static or programmable memory or those applications needing a combination of both. All of these module configurations have equivalent pin-outs, making these "plug-in compatible" (i.e. inter-changeable), suitable for a wide range of applications.

The IDT7M7004 is available with access times as fast as 75ns over the commercial temperature range and 95ns over the military temperature range.

This family of IDT modules are offered in a 66-pin, ceramic HIP (Hex In-line Package). This HIP package is similar to a PGA and fits 1 megabit of 32-bit wide memory into 1 square inch of board space.

All military IDT modules are assembled with semiconductor components compliant with the latest revision of MIL-STD-883 Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

#### **PIN NAMES**

Name	Description	
I/O 0-31	Data Inputs/Outputs	
A 0-16	Address Inputs	
WE 0-3	Write Enables	
CS 0-3	Chip Selects	
ŌĒ	Output Enable	
VCC	Power Supply	
GND	Ground	

2825 tbl 01

#### PIN CONFIGURATIONS (1)

		-									
I/O 8	WE1 I/	/O 15	<b>0</b> 1	●12	●23	34 ●	45 ●	56 ●	I/O 24	Vcc	I/O 31
I/O 9	CS <sub>1</sub> I/	O 14	<b>0</b> 2	●13	<b>9</b> 24	35 ●	46 ●	57 ●	I/O 25	CS3	I/O 30
1/0 10	GND I/	/O 13	●3	●14	●25	36 ●	47 ●	58 🗨	I/O 26	<b>WE</b> ₃	I/O 29
A 13	I/O 11 I/	/O 12	<b>•</b> 4	●15	●26	37 ●	48 ●	59 ●	<b>A</b> 6	1/0 27	I/O 28
A14	A10 (	DE	<b>9</b> 5	<b>1</b> 6	●27	38 ●	49 ●	60 ●	<b>A</b> 7	Аз	Αo
<b>A</b> 15	A 11 G	ND	●6	●17	●28	39 ●	50 ●	61 ●	GND	<b>A</b> 4	<b>A</b> 1
A16	A12 V	<b>V</b> E ∘	●7	<b>•</b> 18	●29	40 ●	51 ●	62●	Aв	<b>A</b> 5	A2
GND	Vcc I	1/0 7	●8	●19	●30	41 ●	52 ●	63 ●	A9	WE 2	I/O 23
I/O o	CS₀ I	I/O 6	●9	●20	●31	42 ●	53 ●	64 ●	I/O 16	CS <sub>2</sub>	1/0 22
I/O 1	GND I	I/O 5	<b>1</b> 0	●21	●32	43 ●	54 ●	65 ●	I/O 17	GND	I/O 21
I/O 2	I/O 3 1	1/0 4	●11	●22	●33	44 ●	55 ●	66 ●	I/O 18	I/O 19	I/O 20
		L									

NOTE:

HIP - TOP VIEW

2825 drw 02

1. For the IDT7M7014 (128K x 32 version), pins 6 & 7 become A15 & A16 respectively. For the IDT7M7004 version, pins 6 & 7 are no connects..

Flexi-Pak is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

APRIL 1992 DSC-7078/2

# ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-10 to +85	-65 to +135	°C
TstG	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTE:

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUMRATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

#### TRUTH TABLE (1)

Mode	<u>cs</u>	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High Z	Standby
Read	L	L	Н	Dout	Active
Write	L	Н	L	DIN	Active
Read	L	Н	Н	High Z	Active

2825 tbl 03

1. For the proper operation of the module,  $\overline{\text{OE}}$  must be High for all Write Cycles.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2		6.0	٧
VII.	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

2825 tbf 04

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN (1)	Input Capacitance (Data, CS, WE)	V:N = 0V	12	pF
CIN (2)	Input Capacitance (Address, OE)	VIN = 0V	50	рF
Cout	Output Capacitance	Vout = 0V	15	pF

2825 tbl 05

NOTE:

1. This parameter is guaranteed by design but not tested.

# RECOMMENDED OPERATING TEMPERATURE AND VOLTAGE SUPPLY

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%
Military	-55°C to +125°C	οv	5.0V ± 10%

2825 tbl 06

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
[ILI]	Input Leakage Current (Address, ŌĒ)	Vcc = Max., Vin = GND to Vcc	_	40	μА
[lu]	Input Leakage (Data, WE, CS)	Vcc = Max., Vin = GND to Vcc		10	μА
ILO	Output Leakage	Vcc = Max. CS = Vih, Vout = GND to Vcc		10	μА
Vol	Output Low Voltage	Vcc = Min., lot = 6mA	_	0.45	V
Vон	Output High Voltage	Vcc = Min., IoH = -4mA	2.4		٧
lcc	Dynamic Operating Current	f = 5 MHz, lout = 0 mA Vcc = Max.		320	mA
ISB	Standby Supply Current (TTL)	CS ≥ 2V to Vcc + 1V	_	12	mA



### **AC TEST CONDITIONS**

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load

Figure 2. Output Load (for tcHz)

\* Including scope and jig

#### **AC ELECTRICAL CHARACTERISTICS**


 $(Vcc = 5V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol         Parameters         Image:			7M7004SxxC/7M7004SxxCB										
READ CYCLE   TRC	j										-200		
Inc         Read Cycle Time         75         95         125         150         —           IAA         Address Access Time         — 75         — 95         — 125         — 150           IACS         Chip Select Access Time         — 75         — 95         — 125         — 150           IOE         Output Enable to Output Valid         — 40         — 50         — 55         — 70           ICHZ (1)         Chip Select to Output in High Z         0         40         0         50         0         55         0         55           IOH         Output Hold from Address Change         0         — 0			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
tAA         Address Access Time         —         75         —         95         —         125         —         150           tACS         Chip Select Access Time         —         75         —         95         —         125         —         150           tOE         Output Enable to Output Valid         —         40         —         50         —         55         —         70           tCHZ (1)         Chip Select to Output In High Z         0         40         0         50         0         55         0         55           tOH         Output Hold from Address Change         0         —         <	READ												
tAGS         Chip Select Access Time         — 75         — 95         — 125         — 150           tOE         Output Enable to Output Valid         — 40         — 50         — 55         — 70           tCHZ (1)         Chip Select to Output in High Z         0 40         0 50         0 55         0 55           tCH         Output Hold from Address Change         0 — 0 — 0 — 0 — 0 — 0         — 0 — 0         — 0           WRITE CYCLE           tWC         Write Cycle Time         0.4         10         0.4		Read Cycle Time	75		95	_	125	_	150	_	200	_	ns
TOE   Output Enable to Output Valid   — 40   — 50   — 55   — 70		Address Access Time		75	_	95	<u>_</u>	125	_	150	_	200	ns
tichtz (1)         Chip Select to Output in High Z         0         40         0         50         0         55         0         55           WRITE CYCLE           twc         Write Cycle Time         0.4         10         0.4		Chip Select Access Time	_	75		95	-	125		150	-	200	ns
Note		Output Enable to Output Valid	_	40		50	_	55		70	-	80	ns
WRITE CYCLE           twc         Write Cycle Time         0.4         10	(1)	Chip Select to Output in High Z	0	40	0	50	0	55	0	55	0	60	ns
twc         Write Cycle Time         0.4         10		Output Hold from Address Change	0		0	_	0		0	_	0		ns
tah         Address Hold Time         50         50         50         50         —         55         —         50         —         50         —         50         —	WRITE	CYCLE											
tas         Address Setup Time         2         2         2         2         -         2         -         105         -         10		Write Cycle Time	0.4	10	0.4	10	0.4	10	0.4	10	0.4	10	ms
twp         Write Pulse Width         105         —         10         —         0         —		Address Hold Time	50	_	50		50	_	50	_	50	-	ns
tcs         CS Set-up Time         0         0         0         0         0         0         0         0         -         0		Address Setup Time	2 .	_	2	_	2	_	2	_	2		ns
tch		Write Pulse Width	105	_	105	_	105	_	105	_	105		ns
tDS         Data Set-up Time         55         55         55         55         —         55         —         55         —         55         —         55         —         55         —         55         —         55         —         55         —         55         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         55         —         55         —         55         —         55         —         55         —         55         —         55         —         55         —         55		CS Set-up Time	0		0		0		0		0		ns
tDH         Data Hold Time         0         0         0         0         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         55         —         55         —         55         —         55         —         55         —         55         —         55         —         105         —         105         —         105         —         <		CS Hold Time	0		0		0		0		0		ns
PAGE MODE WRITE CYCLE           twc         Write Cycle Time         0.4         10         0.0         0.0         0.0         0.0         0.0         0.0         0.0         0.0         0.0         0.0         0.0         0.0         0.0         0.0         0.0         0.0         0.0         0.0         0.0		Data Set-up Time	55		55		55		55		55	_	ns
twc         Write Cycle Time         0.4         10         0.0		Data Hold Time	0	_	0	_	0		0		0		ns
tah         Address Hold Time         50         50         50         50         —         50         —         50         —         50         —         50         —         50         —         50         —         50         —         50         —         50         —         10         —         10         —         2         —         2         —         2         —         2         —         2         —         2         —         2         —         55         —         55         —         55         —         55         —         105	PAGE	MODE WRITE CYCLE											
tas         Address Setup Time         2         2         2         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         2         -         1         -         1         1         55         -         55         -         55         -         55         -         1         0         - <td></td> <td>Write Cycle Time</td> <td>0.4</td> <td>10</td> <td>0.4</td> <td>10</td> <td>0.4</td> <td>10</td> <td>0.4</td> <td>10</td> <td>0.4</td> <td>10</td> <td>ms</td>		Write Cycle Time	0.4	10	0.4	10	0.4	10	0.4	10	0.4	10	ms
tDS         Data Set-up Time         55         —         55         —         55         —         55         —         55         —         55         —         55         —         55         —         55         —         55         —         55         —         55         —         0 <th< td=""><td></td><td>Address Hold Time</td><td>50</td><td></td><td>50</td><td>_</td><td>50</td><td></td><td>50</td><td></td><td>50</td><td>_</td><td>ns</td></th<>		Address Hold Time	50		50	_	50		50		50	_	ns
tDH         Data Hold Time         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         0         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         100         0         100         0         100		Address Setup Time	2		2		2	_	2		2	_	ns
twp         Write Pulse Width         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         105         —         100         0         0.2         200         0.2         0.2         0.2         0.2 <td></td> <td>Data Set-up Time</td> <td>55</td> <td>_</td> <td>55</td> <td></td> <td>55</td> <td></td> <td>55</td> <td>_</td> <td>55</td> <td>_</td> <td>ns</td>		Data Set-up Time	55	_	55		55		55	_	55	_	ns
tbLC         Byte Load Cycle Time         0.2         200         0.2         0.2		Data Hold Time	0		0		0		0	_	0		ns
twpH         Write Pulse Width High         55         55         55         55         —           DATA POLLING CYCLE           tbH (1)         Data Hold Time         0         —         0		Write Pulse Width	105		105		105		105		105		ns
DATA POLLING CYCLE           tDH (1)         Data Hold Time         0         — <td< td=""><td></td><td>Byte Load Cycle Time</td><td>0.2</td><td>200</td><td>0.2</td><td>200</td><td>0.2</td><td>200</td><td>0.2</td><td>200</td><td>0.2</td><td>200</td><td>μs</td></td<>		Byte Load Cycle Time	0.2	200	0.2	200	0.2	200	0.2	200	0.2	200	μs
toH (1)         Data Hold Time         0         —         0         —         0         —           toEH (1)         Output Enable Hold Time         0         —         0         —         0         —         0         —		, –	55		55		55	_	55	_	55		ns
toeh (1) Output Enable Hold Time 0 - 0 - 0 - 0 -	DATA	POLLING CYCLE											
	1)	Data Hold Time	0		0		0	_	0		0	<u> </u>	ms
top (1) Output Fachle to Output Delay 100 100 100 100	(1)	Output Enable Hold Time	0		0		0		0	_	0		ns
IDE 1 Output Enable to Output Delay   — 100   — 100   — 100   — 100	1)	Output Enable to Output Delay	<u> </u>	100	_	100	<u> </u>	100	_	100	<u> </u>	100	ns
twR <sup>(1)</sup> Write Recovery Time 2 — 2 — 2 — 2 —	(1)	Write Recovery Time	2	_	2	_	2 .		2	_	2	_	ns

NOTE:

<sup>1.</sup> This parameter is guaranteed by design but not tested.


# TIMING WAVEFORM OF READ CYCLE<sup>(1)</sup>




#### NOTE:

1. This parameter is guaranteed by design but not tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)




# TIMING WAVEFORM OF PAGE MODE WRITE CYCLE (1)



#### NOTES:

1. A6 through A14 must specify the page address during each High to Low transitions of WE (or CS). OE must be High only when WE and CS are both Low.


## TIMING WAVEFORM OF DATA POLLING CYCLE



#### NOTES:

- 1. This parameter is guaranteed by design but not tested.
- 2. As through A14 must specify the page address during each High to Low transitions of WE (or CS). OE must be High only when WE and CS are both Low.

#### PACKAGE DIMENSIONS





# SUBSYSTEMS "FLEXI-PAK™" FAMILY 32K x 16/32K x 16 CMOS SRAM/EEPROM

PRELIMINARY IDT7M7005

#### **FEATURES:**

High-density CMOS module with SRAM and EEPROM memory on-board

MODULE

- Member of the Subsystems "Flexi-Pak" Family of interchangeable modules with equivalent pin-outs
- Footprint compatible module upgrades to the next higher density with relative ease
- · Fast access times:
  - 15ns (max.) commercial SRAM
  - 20ns (max.) military SRAM
  - 75ns (max.) commercial EEPROM
  - 95ns (max.) military EEPROM
- · Low power CMOS operation
- Surface mounted LCC components mounted on a co-fired ceramic substrate
- Offered in a 66-pin HIP (Hex In-line Package), occupying only 1 sq. inch of board space
- Single 5V (±10%) power supply
- · Multiple ground pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible
- Please consult the factory regarding the number of Erase/ Write Cycles per Byte Minimum available on the module

#### **DESCRIPTION:**

The IDT7M7005 is a high-speed, high-density CMOS module with both SRAM & EEPROM memory on-board. It is constructed on a multi-layer, co-fired ceramic substrate using 32K x 8 SRAM or EEPROM components in leadlesss chip carriers.


These modules are part of the IDT Subsystems "Flexi-Pak" Family. This family of SRAM/EEPROM/EPROM memory modules support applications requiring stand alone static or programmmable memory or those applications needing a combination of both. All of these module configurations have equivalent pin-outs, making them "plug-in compatible" with each other, suitable for a wide range of applications.

The IDT7M7005 is available with SRAM access times as fast as 15ns over the commercial temperature range and 20ns over the military temperature range and EEPROM access times as fast as 75ns over the commercial temperature range and 95ns over the military temperature range.

These modules are offered in a 66-pin, ceramic HIP (Hex In-line Package). This HIP package is similar to a PGA and fits the SRAM/EEPROM memory into 1 sq. inch of board space.

All military IDT military modules are assembled with semiconductor components compliant with the latest revision of MIL-STD-883 Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

#### FUNCTIONAL BLOCK DIAGRAM



2826 drw 01

Flexi-Pak is a Trademark of Integrated Device Technology, Inc.

# PIN CONFIGURATIONS (1)

I/O8	WE <sub>1</sub>	I/O 15	●1	●12	●23		34 ●	45 ●	56 ●	1/024	Vcc	I/O31
I/O9	CS <sub>1</sub>	I/O 14	●2	●13	●24	:	35 ●	46 ●	57 ●	I/O 25	ĊS₃	I/O30
I/O 10	GND	I/O 13	●3	●14	●25		36 <b>•</b>	47 ●	58 ●	I/O 26	<del>WE</del> ₃	I/O 29
A 13	1/011	I/O 12	●4	●15	€26	:	37 •	48 ●	59 ●	<b>A</b> 6	1/027	I/O28
A 14	A10	ŌĒ	●5	●16	●27	:	38 <b>•</b>	49 ●	60●	<b>A</b> 7	Аз	<b>A</b> 0
<b>A</b> 15	A 11	GND	●6	●17	●28	3	39 •	50 ●	61●	GND	A4	Αı
<b>A</b> 16	A12	<del>WE</del> ∘	●7	●18	●29		40 <b>•</b>	51 ●	62●	Aв	<b>A</b> 5	A2
GND	Vcc	1/07	●8	●19	●30		41 •	52●	63 ●	<b>A</b> 9	WE 2	I/O 23
1/00	CS₀	I/O 6	●9	●20	●31		12 🗨	53 ●	64●	I/O16	CS <sub>2</sub>	1/022
I/O 1	GND	I/O 5	● 10	●21	●32		43 🗨	54●	65●	I/O 17	GND -	I/O21
1/02	I/O3	I/O 4	●11	●22	●33	4	14 ●	55 ●	66●	I/O 18	I/O 19	1/020

2826 drw 02

#### HIP **TOP VIEW**

#### NOTE:

. For the IDT7M7005 (32K x 16/32K x 16) version, pins 6 and 7 are no connects.

#### **PIN NAMES**

Name	Description	
I/O 0-31	Data Inputs/Outputs	
A 0-16	Address Inputs	
WE 0-1	RAM Write Enables	
WE 2-3	EEPROM Write Enables	
CS 0-1	RAM Chip Selects	
CS 2-3	EEPROM Chip Selects	
ŌĒ	Output Enable	
VCC	Power Supply	
GND	Ground	
	<del></del>	2826 tbl 01

#### RECOMMENDED OPERATING TEMPERATURE AND VOLTAGE SUPPLY

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	ΟV	5.0V ± 10%
Military	-55°C to +125°C	οV	5.0V ± 10%

2826 tbl 03

#### TRUTH TABLE (1)

Mode	<u>cs</u>	ŌĒ	WE	Output	Power
Standby	Н	Х	Х	High Z	Standby
Read	L	L	Н	Dout	Active
Write	L	note 1	L	DIN	Active
Read	L	Н	Н	High Z	Active

2826 tbl 02

#### NOTE:

1. For the SRAMarray  $\overline{OE}$  = X (don't care); however, for the EEPROMarray  $\overline{OE}$  = H (high).

#### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN (1)	Input Capacitance (Data, CS, WE)	VIN = 0V	12	pF
CIN (2)	Input Capacitance (Address, OE)	VIN = 0V	50	pF
Соит	Output Capacitance	Vout = 0V	15	pF

2826 tbl 04

#### NOTE:

1. This parameter is guaranteed by design but not tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

#### NOTE:

2826 tbl 05

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
cause permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, Ta = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max. <sup>(1)</sup>	Max. <sup>(2)</sup>	Unit
(lu)	Input Leakage Current (Address, OE)	Vcc = Max., Vin = GND to Vcc	_	30	40	μА
lu	Input Leakage Current (Data, CS, WE)	Vcc = Max., Vin = GND to Vcc	_	10	10	μА
lto	Output Leakage Current	Vcc = Max.  CS = ViH, Vout = GND to Vcc	_	10	10	μА
lcc	Dynamic Operating Current	Vcc = Max., <del>CS</del> ≤ V <sub>IL</sub> f = fMax, Output Open	_	560	600	mA
İSB	Standby Supply Curent	Vcc = Max., <del>CS</del> ≥ ViH f = fмax, Output Open	-	46	146	mA
ISB1	Full Standby Supply Current	<del>CS</del> ≥ Vcc -0.2V Vin > Vcc -0.2V or < 0.2V		46	46	mA
Vol	Output Low Voltage	Vcc = Min., IoL = 8mA (3)	I –	0.4	0.4	V
Vон	Output High Voltage	Vcc = Min., loh = -4mA (3)	2.4	_	_	٧
Vol	Output Low Voltage	Vcc = Min., lot = 6mA (4)		0.45	0.45	V
Vон	Output High Voltage	Vcc = Min., IOH = -4mA (4)	2.4	_	_	V

#### NOTES:

- 1. For TA = 0°C to +70°C versions only.
- 2. For TA = -55°C to +125°C versions only.
- 3. For I/Os (0-15).
- 4. For I/Os (16-31).

## **AC TEST CONDITIONS (EEPROM)**

GND to 3.0V
10ns
1.5V
1.5V
See Figures 1 & 2

2826 tbl 08

# AC ELECTRICAL CHARACTERISTICS (EEPROM)

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			75		95		25		50	-200		
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ	CYCLE											
trc	Read Cycle Time	75		95		125		150		200		ns
taa	Address Access Time		75		95		125		150		200	ns
tacs	Chip Select Access Time		75		95		125		150		200	ns
<b>t</b> OE	Output Enable to Output Valid		40		50		55		70		80	ns
tcHZ (1)	Chip Select to Output in High Z	0	40	0	50	0	55	0	55	0	60	ns.
<b>t</b> OH	Output Hold from Address Change	0	_	0	_	0	_	0	_	0		ns
WRITE	ECYCLE											
twc	Write Cycle Time	0.4	10	0.4	10	0.4	10	0.4	10	0.4	10	ms
tan	Address Hold Time	50		50		50		50		50		ns
tas	Address Setup Time	2		2		2		2		2		ns
twp	Write Pulse Width	105		105		105	_	105		105	_	ns
tcs	CS Set-up Time	0	_=_	0		0		0	_	0	_	ns
tcн	CS Hold Time	0		0		0		0		0		ns
tDS	Data Set-up Time	55		55		55		55		55		ns
tDH	Data Hold Time	0		0	_=_	0		0		0		ns
PAGE	MODE WRITE CYCLE											
twc	Write Cycle Time	0.4	10	0.4	10	0.4	10	0.4	10	0.4	10	ms
tah	Address Hold Time	50		50		50		50		50		_ns
tas	Address Setup Time	2	_	2		2		_2		_2		ns
tDS	Data Set-up Time	55	_	55	_	55	_	55	_	55	_	ns
tDH	Data Hold Time	0		0		0		0		0		ns
twp	Write Pulse Width	105		105		105		105		105		ns
tBLC	Byte Load Cycle Time	0.2	200	0.2	200	0.2	200	0.2	200	0.2	200	μs
twph	Write Pulse Width High	55		55		55		55		55		ns
	POLLING CYCLE											
tDH (1)	Data Hold Time	0		0		0		0		0		ms
toeh (1)	Output Enable Hold Time	0		0		0	_	0		0		ns
toE <sup>(1)</sup>	Output Enable to Output Delay		100	_	100	_	100		100		100	ns
twn (1)	Write Recovery Time	2		2		2	_	2	_	2		ns
	·											282

#### NOTE:

<sup>1.</sup> This parameter is guaranteed by design but not tested.

# **AC TEST CONDITIONS (SRAM)**

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2




Figure 1. Output Load

2826 drw 03




Figure 2. Output Load (for tclz, tolz, tchz, tohz, tow, twhz)

2826 drw 04

#### **AC ELECTRICAL CHARACTERISTICS**

 $(Vcc = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

		-1:	5 <sup>(2)</sup>	-1	7 <sup>(2)</sup>	-20	) <sup>(2)</sup>	-:	25	-30	<u> </u>	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE											
trc	Read Cycle Time	15		17		20		25	-	30		ns
taa	Address Access Time	_	15		17	_	20	<u> </u>	25		30	ns
tacs	Chip Select Access Time	—	15	-	17	_	20	— _	25	_	30	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	<u> </u>	5	-	5	_	5	_	5	_	ns
toe	Output Enable to Output Valid		10	_	11	_	12		13	_	15	ns
tolz(1)	Output Enable to Output in Low Z	0	_	0 -	_	0	_	2	<u> </u>	2	-	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	T -	6	_	7	-	8	<u> </u>	12		15	ns
tonz(1)	Output Disable to Output in High Z		6	_	7		7.		12		13	ns
tон	Output Hold from Address Change	3		3	L — _	3	_	3		3	_	ns
WRITE C	YCLE					_						
twc	Write Cycle Time	15	_	17		20	_	25		30	_	ns
tcw	Chip Select to End of Write	12	_	13	_	15	l —	20	<u> </u>	25	_	ns
taw	Address Valid to End of Write	12	_	13		15		20	-	25	_	ns
tas	Address Set-up Time	0	_	0		0	_	0	_	0		ns
twp	Write Pulse Width	12	_	13	_	15	_	20	_	23	_	ns
twn	Write Recovery Time	0	_	0	_	0	l —	0	_	0	_	ns
twHZ <sup>(1)</sup>	Write Enable to Ouput in High Z		6	_	8	_	9	_	12		13	ns
tow	Data to Write Time Overlap	8	-	8	l –	9	_	13	_	15	_	ns
tDH	Data Hold from Write Time	0	_	0	T —	0	_	3		3	_	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	_	0	<u> </u>	0	_	5	_	5		ns

#### NOTES:

- This parameter is guaranteed by design, but not tested.
- 2. Preliminary specification only.

#### **AC ELECTRICAL CHARACTERISTICS**


 $(Vcc = 5.0V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ and } 0^{\circ}C \text{ to } +70^{\circ}C)$ 

			15		40	-5	0		50		70	-	85	ĺ
								_	Only)		Only)	(Mil.		
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Un
READ CY	CLE													
tRC	Read Cycle Time	35	-	40	_	50	<u> </u>	60	_	70	<u> </u>	85		ns
taa	Address Access Time	_	35	_	40		50	_	60		70	_	85	ns
tacs .	Chip Select Access Time	_	35	_	40		50	_	60		70	-	85	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	-	5		5	_	5	_	5	_	5		ns
toE	Output Enable to Output Valid	_	20	_	25	_	30	_	30		35	_	40	ns
tolz(1)	Output Enable to Output in Low Z	2	_	5	_	5	_	5	-	5	<b> </b>	5		ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		17	_	20	_	20	_	25	_	30	<b> </b>	35	ns
toHZ <sup>(1)</sup>	Output Disable to Output in High Z		15	_	20	_	20		25		30	_	35	ns
tон	Output Hold from Address Change	5	_	5	_	5		5	_	5	<u> </u>	5	_	ns
WRITE C	YCLE					<u> </u>	<b></b>				-		·	
twc	Write Cycle Time	35	_	40	Ι —	50	_	60	<b> </b> -	70	<b>—</b>	85	$\Gamma =$	ns
tcw	Chip Select to End of Write	30		35	Ι-	45	_	55	<b>—</b>	65	_	80	$\vdash$	n
taw	Address Valid to End of Write	30		35	_	45		55	<b> </b>	65	_	80	Γ	ns
tas	Address Set-up Time	0	<u> </u>	2		2	_	5	<u> </u>	5	_	5	三	n
twp	Write Pulse Width	25	<u> </u>	30	T —	40	_	45	l —	45	_	50	_	ns
twr	Write Recovery Time	0	_	0	Ī —	0	_	0	<b>—</b>	0		0	$\overline{}$	ns
twHZ <sup>(1)</sup>	Write Enable to Ouput in High Z	_	17	_	20		20	_	25		30		35	ns
tow	Data to Write Time Overlap	16	_	16	<b> </b>	25	_	30	<b> </b>	30	_	35	_	ns
tDH	Data Hold from Write Time	3	<u> </u>	3	_	5	<u> </u>	5	_	5	<del>  -</del>	5	$\vdash$	ns
tow <sup>(1)</sup>	Output Active from End of Write	5	<u> </u>	5		5	_	5	_	5	<del>  -</del>	5	$\overline{}$	ns
			L	L	<u> </u>	·	L	L	ь	L			2711	tbl 1

#### NOTE

## **EEPROM TIMING WAVEFORMS**

# TIMING WAVEFORM OF READ CYCLE<sup>(1)</sup>




# NOTES:

7.42

<sup>1.</sup> This parameter is guaranteed by design, but not tested.


<sup>1.</sup> This parameter is guaranteed by design but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)



# TIMING WAVEFORM OF PAGE MODE WRITE CYCLE (1)


2826 drw 06



#### NOTE:

1. A6 through A14 must specify the page address during each High to Low transitions of WE (or CS). OE must be High only when WE and CS are both Low.

#### TIMING WAVEFORM OF DATA POLLING CYCLE




#### NOTES:

- 1. This parameter is guaranteed by design but not tested.
- 2. A6 through A14 must specify the page address during each High to Low transitions of WE (or CS). OE must be High only when WE and CS are both Low.


#### **SRAM TIMING WAVEFORMS**

# TIMING WAVEFORM OF READ CYCLE NO. 1(1)




2826 drw 09

# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>



2826 drw 10


# TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>




#### NOTES:

- 1. WE is high for Read Cycle.
- 2. Device is continuously selected,  $\overline{CS} = V_{IL}$
- 3. Address valid prior to or coincident with CS transition low.
- 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state. This parameter is guaranteed by design, but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)(1, 2, 3, 7)




# TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text{CS}}$ CONTROLLED) $^{(1, \, 2, \, 3, \, 5)}$



#### NOTES:

- 1. WE or CS must be high during all address transitions.
- A write occurs during the overlap (twp) of a low  $\overline{\text{CS}}$  and a low  $\overline{\text{WE}}$ . two is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going High to the end of write cycle.
- 4. During this period, I/O pins are in the output state, input signals must not be applied.
- If the CS Low transition occurs simultaneously with or after the WE Low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
- If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twHz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### PACKAGE DIMENSIONS





# FAST CMOS 32-BIT BUFFER/LINE DRIVER AND BIDIRECTIONAL TRANSCEIVER MODULES

IDT7MP9244T/AT/CT

#### **FEATURES:**

- · High density 32-bit FCT Logic modules
- Equivalent to FAST™ speed and drive
- Low profile module 75-pin ZIP (Zig-zag In-line vertical Package)
- · Uses 70 mil pitch leads for maximum density
- Surface mount components on a multilayer epoxy laminate (FR-4) substrate
- · True TTL input and output compatible
  - Voн = 3.3V (typ.)
  - Vol = 0.3V (typ.)
  - lol = 64mA
- · CMOS power levels (10mW typ. static)
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity

#### DESCRIPTION:

The IDT7MP9244T/AT/CTand IDT7MP9245T/AT/CT logic modules are designed to be employed as 32-bit memory and address drivers, clock drivers and bus-oriented transmitter/ receivers which require maximum board packing density. The IDTFCT logic components are built using advanced CEMOS™, a dual metal CMOS technology.

The IDT7MP9244T/AT/CT has byte output enable control and the IDT7MP9245T/AT/CT has word output enable and transmit/receive control.

The IDT7MP9244T/AT/CT and IDT7MP9245T/AT/CT are packaged in a 75 pin ZIP (Zig-zag In-line vertical Package) module offering the optimum in packing density. The dual row (70 mil lead pitch) vertical configuration allows 75 pins to be placed on a package 2.65 inches long, 510 mils tall and only 180 mils thick, resulting in a three-fold density improvement over an equivalent monolithic though-hole implementation.

#### **FUNCTIONAL BLOCK DIAGRAMS**

#### **IDT7MP9244 IDT7MP9245** Dlo-7 I/O0A-7A IDT74FCT244 - T OE<sub>1</sub> OE<sub>1</sub> IDT74FCT245 - T I/O0B-7B T/Ri Dl8-15 I/O8A-15A IDT74FCT244 - T ᅋ IDT74FCT245 - T I/O8B-15B DI16-23 IDT74FCT244 - T OE<sub>3</sub> I/O16A-23A OE2 IDT74FCT245 - T I/O16B-23B TÆ Dl24-31 IDT74FCT244 - T I/O24A-31A IDT74FCT245 - T I/O24B-31B 2836 drw 01

2836 drw 02

CEMOS is a trademark of Integrated Device Technology, Inc FAST is a trademark of National Semiconductor Co.

**COMMERCIAL TEMPERATURE RANGE** 

**APRIL 1992** 

#### PIN CONFIGURATION

COMMITTER			
IDT7MP9244	1.6	IDT7MP9245	
DIo	DO0 DO1 DO2 DO2 DO3 DO4 DO6 DO6 DO7 OE1 GND DO8 DO9 DO10 DO11 DO12 DO13 DO14 DO15 VCC DO16 DO17 DO18 DO19 DO20 DO21 DO22 DO23 OE3 GND DO24 DO25 DO26 DO27 DO28 DO29 DO30 DO31		I/O 0B I/O 1B I/O 1B I/O 2B I/O 2B I/O 4B I/O 5B I/O 6B I/O 7B TT/R I GND DO8B DO9B DO10B DO11B DO12B DO13B DO14B I/O 15B I/O
IOF VIEW		TOP VIEW	

# **PIN DESCRIPTION - 7MP9244**

Pin Names	Description
OE1- OE4	3-State Output Enable Inputs (Active LOW)
Dlo-31	Inputs
DO0-31	Outputs

2836 tbl 01

#### **PIN DESCRIPTION - 7MP9245**

Pin Names	Description				
ŌĒ₁, ŌĒ₂	3-State Output Enable Inputs (Active LOW)				
T/R1, T/R2	Transmit/Receive Inputs				
I/O0A-31A	Side A Inputs or 3-State Outputs				
I/O0B-31B	Side BInputs or 3-State Outputs				

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C .
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	0.5	W
lout	DC Output Current	120	mA

#### NOTES:

- 2836 tbl 03 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Input and Vcc terminals only.
- 3. Outputs and I/O terminals only.

# **FUNCTION TABLE**(1)

	7MP9244			7MP9245				
Inp	uts	Outputs	Inputs					
ŌĒ	ם	0	ŌĒ T/R		Outputs			
L	L	L	L	L	Bus I/OB Data to Bus I/OA			
L	Н	Н	L	Н	Bus I/OB Data to Bus I/OA			
Н	Х	Z	Н	Х	High-Z State			

#### NOTE:

1. H = High Voltage Level

- X = Don't Care
- L = Low Voltage Level
- Z = High Impedance

CAPACITANCE (TA = +25°C, F = 1.0MHZ)

SAI ASITAITOE (TA = +25 O, T = 1.0MT/2)								
Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit				
CI/O	Input Capacitance (I/O)	VIN = OV	15	рF				
CCTRL	Input Capacitance	VIN = OV	30	рF				

#### NOTE:

1. This parameter is guaranteed by design but not tested.

2836 tbl 05

2836 tbl 04

# DC ELECTRICAL CHARACTERISTICS(4)

 $(TA = 0^{\circ}C TO + 70^{\circ}C.Vcc = 5.0V \pm 5\%)$ 

Symbol	Parameter	Test Cor	Test Conditions <sup>(1)</sup>			Max.	Unit
ViH	Input HIGH Level	Guaranteed Logic HIG	H Level	2.0	_		٧
VIL	Input LOW Level	Guaranteed Logic LOV	V Level		_	0.8	٧
tH	Input HIGH Current	Vcc = Max.	Except I/O Pins	_	_	5	μΑ
		Vi = 2.7V	I/O Pins			15	ĺ
i IL	Input LOW Current	Vcc = Max.	Except I/O Pins	_	I -	-5	μΑ
		VI = 0.5V	I/O Pins		_	-15	ĺ
lozн	High Impedance Output Current	Vcc = Max. Vo= 2.7V		T -	_	10	μΑ
lozL	]	Vo = 0.5V		_	_	-10	μΑ
11	Input HIGH Current	Vcc = Max., Vi = Vcc (N	Лах.)	T -	I –	20	μА
Vıĸ	Clamp Diode Voltage	Vcc = Min., IN = -18mA		T	-0.7	-1.2	٧
los	Short Circuit Current	Vcc = Max. <sup>(3)</sup> , Vo = GN	ID	-60	-120	-225	mΑ
Vон	Output HIGH Voltage	Vcc = Min.	IOH = -8mA	2.4	3.3	-	٧
		VIN= VIHOR VIL	IOH = -15mA	2.0	3.0		٧
Vol	Output LOW Voltage	Vcc = Min. IoL = 64mA VIN = VIH or VIL		T -	0.3	0.55	٧
Vн	Input Hysteresis	<u> </u>		T -	200	_	m۷
Icc	Quiescent Power Supply Current	Vcc = Max., Vin = GND	or VCC	T -	2.0	6.0	mA

1. For conditions shown as Max, or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.

- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- 4. Gross functional testing is performed on the IDT modules; power supply characteristics of the IDT modules are guaranteed by design but not tested.

# POWER SUPPLY CHARACTERISTICS(7)

Symbol	Parameter	Test Con	ditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit
ΔΙσσ	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. Vin = 3.4V <sup>(3)</sup>		_	0.5	2.0	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open  OE = T/R = GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	_	0.15	0.25	mA/ MHz
lc	Total Power Supply Current <sup>(5, 6)</sup>	Vcc = Max. Outputs Open fi =10MHz	VIN = VCC VIN = GND		3.5	8.5	mA
		50% Duty Cycle  OE = T/R = GND  One Bit Toggling	VIN = 3.4V VIN = GND	_	3.8	9.5	
		Vcc = Max. Outputs Open fi = 2.5MHz	VIN = VCC VIN = GND	_	12.8	26.0	
		50% Duty Cycle  OE = T/R = GND  32 Bits Toggling	VIN = 3.4V VIN = GND		20.8	58.0	

#### NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of the lcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
  - IC = ICC + AICC DHNT + ICCD (fCP/2 + fiNi)
  - Icc = Quiescent Current
  - Δlcc = Power Supply Current for a TTL High Input (Vin = 3.4V)
  - DH = Duty Cycle for TTL Inputs High
  - NT = Number of TTL Inputs at DH
  - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - fcP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - fi = Input Frequency
  - Ni = Number of Inputs at fi
  - All currents are in milliamps and all frequencies are in megahertz.
- 7. Gross functional testing is performed on the IDT modules; power supply characteristics of the IDT modules are guaranteed by design but not tested.

# SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR IDT7MP9244<sup>(1)</sup>

			7MP9	7MP9244T		4T 7MP9244AT		7MP9244CT	
Symbol	Parameter	Condition <sup>(2)</sup>	Min.(3)	Max.	Min.(3)	Max.	Min.(3)	Max.	Unit
tPLH tPHL	Propagation Delay Dn to On	CL = 50pF RL = 500Ω	1.5	6.5	1.5	4.8	1.5	4.1	ns
tPZH tPZL	Output Enable Time		1.5	8.0	1.5	6.2	1.5	5.8	ns
tPHZ tPLZ	Output Disable Time		1.5	7.0	1.5	5.6	1.5	5.2	ns

#### NOTES:

2836 tbl 08

- Specifications given are for the IDT74FCT244-T components used on the IDT7MP9244. Functional testing is performed on the IDT7M9244 module; switching characteristics for this module is guaranteed by design but not tested.
- 2. See test circuit and wave forms.
- 3. Minimum limits are guaranteed but not tested on Propagation Delays.

# SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR IDT7MP9245<sup>(1)</sup>

			7MP9	9245T	7MP9	245AT	7MP9	245CT	
Symbol	Parameter	Condition <sup>(2)</sup>	Min.(3)	Max.	Mln.(3)	Max.	Min.(3)	Max.	Unit
tPLH tPHL	Propagation Delay I/Oa to I/OB, I/OB to I/OA	CL = 50pF RL = 500Ω	1.5	7.0	1.5	4.6	1.5	4.1	ns
tPZH tPZL	Output Enable Time OE to I/OA or I/OB		1.5	9.5	1.5	6.2	1.5	5.8	ns
tpzh tpzl	Output Disable Time OE to I/OA or I/OB		1.5	7.5	1.5	5.0	1.5	4.8	ns
tPZH tPZL	Output Enable Time T/R to I/Oa or I/OB		1.5	9.5	1.5	6.2	1.5	5.8	ns
tPHZ tPLZ	Output Disable Time T/R to I/Oa or I/OB		1.5	7.5	1.5	5.0	1.5	4.8	ns

#### NOTES:

- Specifications given are for the IDT74FCT245-T components used on the IDT7MP9245. Functional testing is performed on the IDT7M9245 module; switching characteristics for this module is guaranteed by design but not tested.
- 2. See test circuit and wave forms.
- 3. Minimum limits are guaranteed but not tested on Propagation Delays.

# **TEST CIRCUITS AND WAVEFORMS (FOR ALL OUTPUTS)**

# VCC O 7.0V Soon Pulse Generator No V OUT To L Soop To L Soop To L Soon To L To

2836 drw 05

#### **SWITCH POSITION**

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open


#### **DEFINITIONS:**

2836 tbl 10

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to Zout of the Pulse Generator.

#### SET-UP, HOLD AND RELEASE TIMES




2836 drw 06

#### **PULSE WIDTH**




#### PROPAGATION DELAY



2836 drw 07

#### **ENABLE AND DISABLE TIMES**




#### NOTES

7.43

2836 drw 09

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0 MHz; Zo  $\leq$  50 $\Omega$ ; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.

#### **PACKAGE DIMENSIONS**



#### DOMESTIC SALES REPRESENTATIVES

#### ALABAMA

IDT 555 Sparkman Dr., Ste.1200-D Huntsville, AL 35816 (205) 721-0211

#### **ALASKA**

Westerberg & Associates Bellevue, WA (206) 453-8881

#### **ARIZONA**

Western High Tech Mktg. Scottsdale, AZ (602) 860-2702

#### **ARKANSAS**

(S. Central Regional Office) 14285 Midway Rd., Ste. 100 Dallas, TX 75244 (214) 490-6167

#### **CALIFORNIA**

IDT

(Corporate Headquarters) 2975 Stender Way P.O. Box 58015 Santa Clara, CA 95052 (408) 727-6116

(Western Headquarters) 2975 Stender Way Santa Clara, CA 95052 (408) 492-8350

(SW Regional Office) 6 Jenner Dr., Ste. 100 Irvine, CA 92718 (714) 727-4438

(SW Regional Office) 16130 Ventura Blvd., Ste 370 Encino, CA 91436 (818) 981-4438

Quest-Rep San Diego, CA (619) 565-8797

#### **CANADA** (EASTERN)

CMT Renmark, Inc. Kanata, ONT (613) 591-9555

CMT Renmark, Inc. Mississauga, ONT (416) 612-0900

#### CANADA (WESTERN)

Westerberg & Associates Bellevue, WA (206) 453-8881

#### **COLORADO**

(NW Regional Office) 1616 17th St., Ste. 370 Denver, CO 80202 (303) 628-5494

Thorson Rocky Mountain Englewood, CO (303) 799-3435

#### CONNECTICUT

Lindco Associates Woodbury, CT (203) 266-0728

#### **DELAWARE**

(NE Regional Office) Horn Point Harbor 105 Eastern Ave., Ste. Annapolis, MD 21403 (301) 858-5423

#### **FLORIDA**

(SE Regional Office) 1413 S. Patrick Dr., Ste. Indian Harbor Beach, FL 32937 (407) 773-3412

#### IDT

(SE Regional Office) 18167 Ŭ.S. 19 North Ste. 455 Clearwater, FL 34624 (813) 532-9988

(SE Regional Office) 1500 N.W. 49th St., Ste. 500 Ft. Lauderdale, FL 33309 (305) 776-5431

#### **GEORGIA**

IDT

(SE Regional Office) 1413 S. Patrick Dr., Ste. 10 Indian Harbor Beach, FL 32937 (407) 773-3412

#### **HAWAII**

(Western Headquarters) 2975 Stender Way Santa Clara, CA 95052 (408) 492-8350

# (NORTHERN)

Anderson Associates Bountiful, UT (801) 292-8991

#### IDAHO (SOUTHERN)

Thorson Rocky Mountain Salt Lake City, UT (801) 942-1683

#### ILLINOIS

IDT

(Central Headquarters) 1375 E. Woodfield Rd., Ste. 380 Schaumburg, IL 60173 (708) 517-1262

Synmark Sales Park Ridge, IL (708) 390-9696

#### INDIANA

Arete Sales Ft. Wayne, IN (219) 423-1478

Arete Sales Greenwood, IN (317) 882-4407

#### **IOWA**

Rep Associates Cedar Rapids, IA (319) 373-0152

#### KANSAS

Rush & West Associates Olathe, KS (913) 764-2700

#### KENTUCKY

Arete Sales Ft. Wayne, IN (219) 423-1478

#### **LOUISIANA**

IDT

(S. Central Regional Office) 14285 Midway Rd., Ste. 100 Dallas, TX 75244 (214) 490-6167

#### MAINE

IDT

(Eastern Headquarters) #2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

#### MARYLAND

INT

(NE Regional Office) Horn Point Harbor 105 Eastern Ave., Ste. 201 Annapolis, MD 21403 (301) 858-5423

#### MASSACHUSETTS

(Eastern Headquarters) #2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

#### MICHIGAN

Tritech Sales Farmington Hills, MI (313) 442-1200

#### **MINNESOTA**

(N. Central Regional Office) 1650 W. 82nd Street Ste. 1040 Minneapolis, MN 55431 (612) 885-5777

OHMS Technology Inc. Edina, MN (612) 932-2920

#### MISSISSIPPI

(SE Regional Office) 1413 S. Patrick Dr., Ste. 10 Indian Harbor Beach, FL 32937 (407) 773-3412

#### **MISSOURI**

Rush & West Associates St. Louis, MO (314) 965-3322

#### MONTANA

Thorson Rocky Mountain Englewood, CO (303) 799-3435

#### **NEBRASKA**

(Central Headquarters) 1375 E. Woodfield Rd., Sta 380 Schaumburg, IL 60173 (708) 517-1262

#### **NEVADA** (NORTHERN)

(Western Headquarters) 2975 Stender Way Santa Clara, CA 95052 (408) 492-8350

#### **NEVADA** (SOUTHERN)

Western High Tech Mktg. (Clark County, NV) Scottsdale, AZ (602) 860-2702

#### **NEW HAMPSHIRE**

(Eastern Headquarters) #2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

#### **NEW JERSEY**

IDT

(NE Regional Office) One Greentree Centre. Ste. 202 Marlton, NJ 08053 (609) 596-8668

SJ Mid-Atlantic, Inc. Mt. Laurel, NJ (609) 866-1234

#### **NEW MEXICO**

Western High Tech Mktg. Scottsdale, Az (602) 360-2702

#### **NEW YORK**

IDT

(NE Regional Office) 250 Mill St., Ste.107 Rochester, NY 14614 (716) 777-4040

**Quality Components** Buffalo, NY (716) 837-5430

Quality Components Manlius, NY (315) 682-8885

SJ Associates Rockville Centre, NY (516) 536-4242

#### NORTH CAROLINA

Tingen Technical Sales Raleigh, NC (919) 870-6670

#### OHIO

Norm Case Associates Rocky River, OH (216) 333-0400

#### **OKLAHOMA**

IDT

(S. Central Regional Office) 14285 Midway Rd., Ste. 100 Dallas, TX 75244

# (214) 490-6167 OREGON

Westerberg & Associates Portland, OR (503) 620-1931

#### PENNSYLVANIA (WESTERN)

Norm Case Associates Rocky River, OH (216) 333-0400

#### PENNSYLVANIA (EASTERN)

SJ Associates Rockville Centre, NY (516) 536-4242

#### **RHODE ISLAND**

IDT

(Eastern Headquarters) #2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

#### **SOUTH CAROLINA**

IDT (SE Regional Office) 1413 S. Patrick Dr., Ste. 10 Indian Harbor Beach, FL 32937 (407) 773-3412

#### **SOUTH DAKOTA**

OHMS Technology Inc. Edina, MN (612) 932-2920

#### TENNESSEE

IDT

555 Sparkman Dr., Ste. 1200-D Huntsville, AL 35816 (205) 721-0211

#### **TEXAS**

IDT

(S. Central Regional Office) 14285 Midway Rd., Ste. 100 Dallas, TX 75244 (214) 490-6167

#### **IDT**

(S. Central Regional Office) 17314 State Hwy. 19 Ste. 242 Houston, TX 77064 (713) 890-0014

#### UTAH

Anderson Associates Bountiful, UT (801) 292-8991

#### VERMONT

IDT

(Eastern Headquarters) #2 Westboro Business Park 200 Friberg Pkwy., Ste. 4002 Westboro, MA 01581 (508) 898-9266

#### VIRGINIA

IDT

IDT (NE Regional Office) Horn Point Harbor 105 Eastern Ave., Ste. 201 Annapolis, MD 21403 (301) 858-5423

#### WASHINGTON

Westerberg & Associates Bellevue, WA (206) 453-8881 IDT

(NW Regional Office) 7981 168th Ave. N.E., Ste. 32 Redmond, WA 98052 (206) 881-5966

#### **WEST VIRGINIA**

Norm Case Associates Rocky River, OH (216) 333-0400

#### WISCONSIN

Synmark Sales Park Ridge, IL (708) 390-9696

#### WYOMING

Thorson Rocky Mountain Englewood, CO (303) 799-3435

# **IDT TECHNICAL CENTERS**

Integrated Device Technology, Inc. (Western Headquarters) 2975 Stender Way Santa Clara, CA 95052 (408) 492-8350

Integrated Device Technology, Inc. (Southwestern Regional Office) 6 Jenner Drive, Suite 100 Irvine, CA 92718 (714) 727-4438 Integrated Device Technology, Inc. (South Central Regional Office) 14285 Midway Road, Suite 100 Dallas, TX 75244 (214) 490-6167

Integrated Device Technology, Inc. (Eastern Headquarters) #2 Westboro Business Park 200 Friberg Parkway, Suite 4002 Westboro, MA 01581 (508) 898-9266 Integrated Device Technology, Ltd. (European Headquarters/Northern Europe Regional Office) 21 The Crescent Leatherhead Surrey, UK KT228DY

Tel.: 44-0372-363-339/734

# **AUTHORIZED DISTRIBUTORS (U.S. and Canada)**

Alliance

Future Electronics Hall-Mark

Hamilton/Avnet

Insight Electronics Vantage Components Zentronics

Contact your local office.

7

#### INTERNATIONAL SALES REPRESENTATIVES

#### **AFRICA**

Monte Vista International 5673 W. Los Positas Blvd., Ste. 205

Pleasanton, CA 94588 Tel: 510-463-8693

#### AUSTRALIA

George Brown Group Rydalmere, Australia Tel.: 612-638-1999

George Brown Group Hilton, Australia Tel.: 618-352-2222

George Brown Group Blackburn, Australia Tel.: 613-878-8111

#### **AUSTRIA**

Ing. Ernst Steiner Vienna, Austria Tel.: 43-222-827-4740

#### BELGIUM

Betea S.A. St.-Stevens-Woluwe, Belgium Tel.: 322-725-1080

# DENMARK

Exatec A/S Copenhagen, Denmark Tel.: 45-31-191022

#### **FINLAND**

Comodo Oy Helsinki, Finland Tel.: 358-0757-2266

#### **FRANCE**

#### IDT

(So. Europe Reg. Office) 15 Rue du Buisson aux Fraises 91300 Massy, France Tel.: 33-1-69-30-89-00

Scientec REA Bordeaux, France Tel.: 33-56-39-3271

Scientec REA Chatillon, France Tel.: 33-149-652750

Scientec REA Cesson-Sevigne, France Tel.: 33-99-83-9898

Scientec REA Rognes, France Tel.: 33-42-50-1805

Scientec REA Schwerwiller, France Tel.: 33-88-82-5514 Scientec, REA Saint-Etienne, France Tel.: 33-77-79-7970

A2M

Brignolles, France Tel.: 33-1-94-59-2293

A2M

Bron, France Tel: 33-1-72-37-0414

A2M

BUC, France Tel.: 33-1-39-56-8181

A2M

Cesson-Sevigne, France Tel.: 33-1-99-63-3232

A2M

Le Chesnay Cedex, France Tel.: 33-1-39-54-9113

A2M

Merignac, France Tel.: 33-1-56-34-1097

Aquitech Merignac, France

Tel.: 33-56-55-1830

Aquitech Cedex, France Tel.: 33-1-4-96-9494

Aquitech Rennes, France Tel.: 33-99-78-3132

Aquitech Lyon, France Tel.: 33-72-73-2412

#### **GERMANY**

IDT

(Central Europe Reg. Office) Gottfried-Von-Cramm-Str. 1 8056 Neufahrn, Germany Tel.: 49-8165-5024

Jermyn GmbH Limburg, Germany Tel.: 49-6431/508-0

Jermyn GmbH Berlin, Germany Tel.: 49-30/2142056

Jermyn GmbH Dusseldorf, Germany Tel.: 49-211/25001-0

Jermyn GmbH Heimstetten, Germany 49-89/909903-0

Jermyn GmbH Herrenberg, Germany Tel.: 49-7032/203-01

Jermyn GmbH Norderstedt, Germany Tel.: 49-40/5282041 Jermyn GmbH Nurnberg, Germany Tel.: 49-911/425095

Scantec GmbH Planegg, Germany Tel.: 49-859-8021

Scantec GmbH Kirchheim, Germany Tel.: 49-70-215-4027

Scantec GmbH Ruckersdorf, Germany Tel.: 49-91-157-9529

Topas Electronic GmbH Hannover, Germany Tel.: 49-51-113-1217

Topas Electronic GmbH Quickborn, Germany Tel.: 49-4106-73097

#### HONG KONG

IDT

(Hong Kong Reg. Office) Rm. 1505, 15/F The Centre Mark, 287-299 Queen's Road Central Hong Kong Tel.: 852-542-0067

Lestina International Ltd. Kowloon, Hong Kong Tel.: 852-735-1736

#### INDIA

Malhar Corp. Bryn Mawr, PA Tel.: 215-527-5020

#### **ISRAEL**

Vectronics, Ltd. Herzlia, Israel Tel.: 972-52-556070

#### **ITALY**

Lasi Electronica Bologna, Italy Tel.: (3951) 353815

Lasi Electronica Firenze, Italy Tel.: (3955) 582627

Lasi Electronica Milano, Italy Tel.: (39) 266-101370

Lasi Electronica Roma, Italy Tel.: (19396) 5405301

Lasi Electronica Torino, Italy Tel.: (3911) 328588 Microelit SPA & SRL Milan, Italy Tel.: 39-2-4817900

Microelit SPA & SRL Rome, Italy Tel.: 39-6-8894323

#### JAPAN

IDT

(Japan Headquarters) U.S. Bldg. 201 1-6-15 Hirakarasho, Chiyoda-Ku Tokyo 102, Japan

Tel.: 813-3221-9821
Dia Semicon Systems
Tokyo, Japan

Tel.: 813-3439-2700

Kanematsu Semiconductor Corp. Tokyo, Japan

Tel.: 813-3551-7791 Marubun

Tokyo, Japan Tel.: 813-3639-9805

Tachibana Tectron Co., Ltd. Tokyo, Japan Tel.: 813-3793-1171

#### **KOREA**

Eastern Electronics Seoul, Korea Tel.: 822-553-2997

#### **NETHERLANDS**

Eindhoven, Netherlands Tel.: 31-40-816565

#### NORWAY

Eltron A/S Oslo, Norway Tel.: 47-2-500650

#### SINGAPORE

Data Source Pte. Ltd. Lorong, Singapore Tel.: 65-291-8311

#### **SOUTH AMERICA**

Intectra Inc. Mountain View, CA Tel.: 415-967-8818

#### **SPAIN**

Anatronic, S.A. Madrid, Spain Tel.: 34-1-542-5566

Anatronic, S.A. Barcelona, Spain Tel.: 34-3-258-1906

#### **SWEDEN**

Svensk Teleindustri AB Spanga, Sweden Tel.: 46-8-761-7300

#### SWITZERLAND

W. Stolz AG Baden-Daettwil, Switzerland Tel.: 41-56-849000

#### TAIWAN

Johnson Trading Company Taipei, Taiwan Tel.: 886-273-31211

World Peace Industrial Co., Ltd. Taipei, Taiwan Tel: 886-2788-5200

UTC Taipei, Taiwan Tel.: 886-2-7753666

#### UNITED KINGDOM

IDT

(European Headquarters/ No. Europe Reg. Office) 21 The Crescent Leatherhead Surrey, UK KT228DY Tel.: 44-0372-363-339/734

Micro Call, Ltd. Tharne Oxon, UK Tel.: 44-844-261-939

The Access Group Ltd. Hertfordshire, UK Tel.: 0462-480888



# dt Integrated Device Technology, Inc.

2975 Stender Way Santa Clara, CA 95054-3090 (800) 345-7015 FAX: (408) 492-8674

