8048
Family
Applications Handbook


## Family Applications Handbook

The foliowing are trademarks of Intel Corporation and may be used only to describe Intel products: Intel, Insite, Intellec, Library Manager, Megachassis, Micromap, Multibus, PROMPT, RMX/80, UPI, Intelevision, $\mu$ Scope, Promware, MCS, ICE, HSE, ISBC, BXP, ICS, and the combination of MCS, ICE, ISBC or ICS with a numerical suffix.

## Table of Contents

Introduction ..... iii
MCS-48 ${ }^{\text {TM }}$ FAMILY
Single-Chip 8-Bit Microcomputer fills gap between Calculator Types and Powerful Multichip Processors ..... 1-1
Application Techniques for the MCS-48 Family ..... 2-1
Keyboard/Display Scanning with Intel's MCS-48 Microcomputers ..... 3-1
Serial I/O and Math Utilities for the 8049 Microcomputer ..... 4-1
A High-Speed Emulator for Intel MCS-48 Microcomputers ..... 5-1
Microcontroller Includes A-D Converter for Lowest-Cost Analog Interfacing ..... 6-1
Microcomputer's On-Chip Functions Ease Users' Programming Chores ..... 7-1
Designing with Intel's 8022 Microcomputer ..... 8-1
UPI-41
Introduction to the UPI-41A ..... 9-1
Printer Control with the UPI-41 ..... 10-1
Using the 8295 Dot Matrix Printer Controller ..... 11-1
GENERAL
Application of Intel's 5V EPROM and ROM Family for Microprocessor Systems ..... 12-1
CRYSTALS: Specifications for Intel Components ..... 13-1

## INTRODUCTION

The MCS-48 ${ }^{\text {m }}$ family of single-chip-microcomputers has become an industry standard since the introduction of its original member (the 8748) in 1979. The family is now comprised of seven members (see table). All of these components share a common architecture; each of them has unique features which may prove beneficial in a given application.
This manual is a collection of the application information available for the MCS-48 family. Several items concerning Intel's UPI-41 ${ }^{\text {™ }}$ family are also included. The UPI-41 family is a series of universal peripheral interface devices which have an architecture which almost duplicates that of the MCS48. The only significant difference is that UPI-41
devices reside on a system bus as a slave device whereas MCS-48 components are typically bus masters. Because of the similarity between these two series of parts, application techniques can usually be applied equally well to members of both families. It is hoped that the inclusion of the application notes concerning the UPI-41 family will be useful to designers working with MCS-48 family components.
The material included in this manual is believed to be accurate; if you find any errors, or if you have any suggestions for future application notes for the MCS-48 family, we would appreciate hearing from you.

| CHARACTERISTICS | COMPONENT |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM SIZE <br> (KILOBYTES) | 8021 | 8022 | 8035 | 8039 | 8048 | 8049 | 8748 |
| RAM SIZE <br> (BYTES) | 1 | 2 | - | - | 1 | 2 | $1 *$ |
| I/O PINS | 64 | 64 | 64 | 128 | 64 | 128 | 64 |
| CYCLE TIME <br> (MICRO SEC) | 21 | 28 | 15 | 15 | 27 | 27 | 27 |
| A/D CHANNELS <br> Erasable EPROM | 8.5 | 8.5 | 2.5 | 1.4 | 2.5 | 1.4 | 2.5 |




## Single-chip 8-bit microcomputer fills gap between calculator types and powerful multichip processors

Capabilities range from stand-alone computing to high-power data processing; ultraviolet light erases programable ROM of one version


1. Expendable. Although well able to run a stand-alone controller by itself, the new processor can also work with other family members for larger $c^{\prime}$ ntrol systems or with 8080 peripherals to handle complex data processing. This configuration typifies the MCS-48 capability.

Putting an 8-bit microcomputer onto a single chip is achievement enough, but realizing performance nearly equal to multiple-chip devices gives a bonus of added flexibility for the new family. The two devices that are the heart of the family are really high-performance, single-chip microcomputers that fill the gap between 4 bit calculator chips and the 8-bit multichip microprocessors. They can be used for the lowest levels of control, or, by being expanded with other ROM/RAM members of their family or with standard 8080 peripheral memory chips, they can be used in a wide range of high-powered data-processing systems.

The two versions of the microcomputer, the 8748 and the 8048, are like 4-bit calculator devices in that they each contain all the elements needed for stand-alone computing-central processing unit, program read-only memory, data random-access memory, input/output interface, plus clocks and timers. Yet they contain these elements in 8-bit configurations that vastly exceed the power of the calculator types and approach 8080 power.

## Two ROM versions

The MCS-48 family is the first to offer a microprocessor with an erasable programable ROM, which will prove handy for low-volume applications and those in which periodic update of the program memory is required. The family also has a CPU-only chip, the 8035 , which can be used with external memories.

The 8748 has a 2708 -type, 8,192-bit EPROM with a program that can be changed by clearing with ultraviolet light and reprograming electrically in the usual way. The

8048 has an 8-k mask-programable ROM. Together they give the user new flexibility: he can develop the program and build the prototypes with the reprogramable chip and switch to mask ROMs for volume production.

The off-the-shelf 8748 also is perfect for quickturnaround users who require small volumes only, since it can be programed to meet any system specification in any quantity - in contrast to some single-chip controllers requiring mask programing at the factory, which is often available only in large quantities. Equally important, the 8748 can be used in control systems requiring periodic updating in the field, such as point-of-sale price-andinventory controls. New program data can be fed into the system without a new ROM.

The free-standing operations of the 8048 and 8748 are made possible by the 1,024 -by-8-bit ROM or EPROM for program memory, a 64-by-9-bit RAM for scratchpad functions, an 8 -bit CPU consisting of an arithmetic/logic unit and accumulator for all the binary and decimal arithmetic functions, and an input/output facility that includes three 8-bit l/O ports plus three test/interrupt ports directly controlled by program instructions.

Memory and input/output of the processors can be expanded to handle large control applications (Fig. 1). There's an inexpensive expander chip, 8243, which allows the processor chips to handle an additional 16 I/O lines. Also included in the family are combination memory and 1/O expanders, such as a 2,048 -by- 8 -bit ROM with 16 I/O lines (8355), a 2-k-by-8-bit EPROM with 16 t/o lines (8755), and a 256-by-8-bit RAM with 22 I/o lines (8155).

The MCS-48 components also work directly with all

2. Stacked. The 8748 or 8048 processor chip supplies all the functions needed for a stand-alone microcomputer. It has a CPU complete with arithmetic/logic unit and accumulator, a 256-bit RAM, an 8,192-bit program ROM, a timer/event counter, and plenty of $1 / 0$ capability.
the 8080 family of standard memory and peripheral parts, soon to number about 30 large-scalle-integrated circuits. They include timers, programable I/O controllers, universal synchronous/asynchronous receiver/transmitters, decoders, and keyboard/display controllers.

## One-chip advantages

The integration of all the basic blocks of a microcomputer system into one circuit brings about some architectural advantages. When the device is used as a standalone controller, it need interface only with its I/O peripherals. This means that the execution speed of the processing is limited only by the speed of the chip, because there is no slowdown from transferring data between memory and CPU, as in multiple-chip designs.

Moreover, technological upgrades can give enhanced performance without waiting for similar upgrades of external components, as is usually the case with multichip families. More immediately, the inclusion of data and program memories, which otherwise would have to be added separately to the system, simplifies the user's interface problems.

Having an active data store on the chip-the quasistatic 64-by-8-bit RAM-also simplifies system implementation, since all scratchpad operations simply became part of the CPU function. There is no need for refresh circuits operate the RAM; yet the device is dynamic in the sense that internal clocks are used for very fast, low-power access to the array.

The major objective was access to a RAM within a

3. 8imple. Operating the $8748 / 8048$ is extremely straightionward, with each $2.5-\mu \mathrm{s}$ cycle consisting of five states. Instruction inputs are made in state 1, decoding and program incrementing in state 2. Program executions begin in state 3 and run through 4 and 5.

4. Powerful. The on-chip RAM, part of which is reserved for one or two banks of 8 -bit working registers, also accommodates the stack of subroutine addresses, which can be eight levels deep. Each stack location can handle the program counter and status data.
fraction of an instruction cycle, so that those indirect internal instructions that require multiple addresses could still be executed in one instruction cycle. (Indirect ram instructions require three separate accesses: one to fetch the address of the memory location to be operated on, one to fetch the contents of the addressed location, and one to store the results of the operation.) Since the ram is dynamic, its power dissipation, including all decoding and sense circuits, is a mere 75 milliwatts.
Similarly, the EPROM of the 8748 relies on internal clocks for better access and lower power consumption. In this case, however, only one access per instruction cycle is required, since there are no indirect instructions to be processed in program memory.
Having the EPROM on the chip allows for an easy method of verifying a program. To accomplish this, the 8748 can be put into a special instruction cycle (called the third-state mode) for programing and verification of the EPROM: The CPU executes a special double-cycle instruction that allows the address and data information to be transferred to their respective registers during
 controlled by asynchronous inputs.

## Common architecture

The block diagram of the $8748 / 8048$ (Fig. 2) shows how the common internal 8 -bit data bus connects the major circuit blocks (shaded in the figure) - the data store, the program memory, the CPU with its ALU and accumulator, a timer/event counter, l/o structure, and control structure. To pack all the required computer elements onto a single chip, the CPU section has been designed with a minimum of logic redundancies.
For example, to eliminate a multitude of register files scattered throughout the chip, the 8 -level subroutine stack and the directly addressable registers are found in the same addressing space as the scratchpad memory. This allows the programer maximum use of the rAM, yet gives minimum logic for the device. The programer can utilize unused areas of the subroutine stack or direct registers as common scratchpad memory, or he or she can modify the stack and flags under program control.
Likewise, the pipeline organization of memory fetches permits placement of the program counter ( pc ) with the internal timer/counter circuit block rather than in the RAM array. Both elements share the source incrementer, resulting in more efficient use of on-chip hardware.
In addition to executing the required functions of ADD. XOR. AND, and OR. the ALU also performs the bitcomparison operations necessary for conditional jump and test facilities. Through the use of a control-table rom (which holds constant 8 -bit values), and a zerodetect circuit on the ALU output, any bit in the accumulator can be examined and the program flow modified.

This setup is also used to test for any one of the many conditional jumps. Each of the conditional-jump flags and inputs is sent to the ALU as an 8 -bit conditional word and tested with the same circuitry used to examine individual accumulator bits.

An internal oscillator also gives many system and device savings, such as the elimination of external components (except for a crystal or an RC network for setting the system's operating frequency). It also gives the chip designer maximum freedom in the structure of the internal clocking scheme, because there is no need for high-level, accurate clock inputs.

Through efficient use of internal bus transfers, most instructions can be executed in a single-cycle length. The exceptions are those instructions which require a second memory fetch or an external $1 / 0$ transfer. In these cases, only a second cycle is required. Moreover, limiting instructions to two lengths reduces the complexity of the internal state generator. Since $70 \%$ of all instructions are executed in a single cycle, program-execution times and program-storage size are still minimized.

The multiplexed bus for address and data during external memory references maximizes the number of 1/O pins available on a cost-effective 40 -pin dual in-line package. For external program-memory references, bits of an additional to port are used for address lines, with the input/output data being restored after the memory

5. Latching on. Adding standard memories to the system is quickly done with external latch 8212 , which allows standard memory parts to be hooked directly onto the 8748/8048 bus. Operation of the latch is under the control of signals from the processor.

6. Alixing itup. Besides the main system port, 0 , the processor chip has two others, 1 and 2 , which allow inputs and outputs to be mixed on the same port. Here, writing a 0 causes the pull-down devices to sink the TTL load; writing a 1 calls on the 50 -kilohm pull-up resistor.
reference is finished with the address.
One key to the simple operation of the 8748/8048 chip is the straightforward program sequences and timing needed for executing an instruction cycle (Fig. 3). Each cycle consists of five states. Instruction input is made in state 1 , and decoding and pc incrementing is made in state 2. State 3 starts the beginning of the program execution, which can run through states 4 and 5 . Simultaneously, the next cycle's program address is made in state 3, a pipelining (paralleling) of operations that increases device throughput significantly.

Because the chip is built with depletion-load silicongate n-channel technology, it operates off a single 5 -volt supply with inputs and outputs that are compatible with
both transistor-transistor-logic and complementary me-tal-oxide-semiconductor devices. Instruction cycle time is a modest 2.5 microseconds and power consumption is a low 400 mW . Depletion-load techniques also pay off in practical chip sizes for volume production; the 8048 also is slightly over 200 mils on a side, while the 8748 , with its big 8-k EPROM, is 221 by 261 mils.
Storing data in the scratchpad is simple, because part of the rAM can be reserved for one or two banks of 8-bit working registers-eight registers per bank (Fig. 4). The scratchpad also contains the subroutine address stack, which can be eight levels deep. Each location can accommodate the 12 -bit pc and 4 -bit status data.

Since all locations in the stack are indirectly address-

7. Going it alone. This one-chip scale controller is made possible by the extensive $1 / O$ capability of the 8748 processor, which can accommodate a 24-key keyboard and all the interfacing needed to control 14 seven-segment LED arrays, including a decimal point.
able, the second register bank and any portion of the stack may be used for data memory as well. This gives the user an option of having the data memory be 32 by 8 bits if all the stack and both register banks are used for program counting and status data, or 56 by 8 bits if only one register bank is used.

## Program momory

The resident program memories on the 8048/8748 chips are handled so that they can be operated alone for programs of 1,024 bytes or less or combined with external rom for expanded systems requiring larger programs. The program counter that feeds the memory is split into two parts. The low-order 8 bits can either address the resident $1-\mathrm{k}$ ROM or be routed externally when addressing beyond 1,024 bits. (Since the 8035 contains no internal rom, all address fetches are external.) The upper 4 bits of the program counter, located near port 2 (see Fig. 2), are gated out on that port for external reference. Two of these most significant 4 bits are then used for internal addressing requirements.

There are two ways to expand program memory of the MCS-48 family. The special parts such as the 8755 2-k-by-8 EPROM or 8355 2-k-by-8 rom may be used. Besides t/O lines, they also contain appropriate buffers to demultiplex the 8 -bit bus from the microcomputer chips to receive address and send back program-memory instructions. Alternately, standard memory parts, such as a 2708 eprom or 8308 rom may be used (Fig. 5). An external latch, such as the 8212, would latch up the address from the bus (via a signal from the 8048 or 8748) so that data could be returned on the bus. The high-order 4 bits of the address do not have to be latched, since they are not on the multiplexed bus.

The alu, in conjunction with the accumulator, provides a full array of binary-and-decimal arithmetic, logic, shift, and increment/decrement functions. For example, the accumulator may be exchanged between registers, data memory, and program memory. Both the timer/counter and the program-status word are also accessible to the accumulator, through a latch that facilitates the accumulator source/destination instruc-

8. Working together. Proof of the MSC-48's ability to handle large systems is this gas-pump controller. The 8243 I/O expander chips allow the processor to interface with 47 lines and a USART communicating with a central control unit inside the service station.
tions. Here, the alU generates a carry output fully accessible to the programer under program control.

The timer/event counter is an 8 -bit register that can operate in one of two modes, selectable under software control. As a timer, the device measures elapsed time. It is fed by the crystal frequency, divided by 280. At maximum frequency, the result is about $80 \mu \mathrm{~s}$ per increment, or about 20 milliseconds over the counter range. As an event counter, a test line is designated to count 0 to 1 transitions of external events. As many as 256 transitions may be accommodated.

Both the timer and the counter indicate overflow by a maskable internal interrupt or by a testable flag bit. The internal interrupt may also be used to provide the system with a second external interrupt.

The input/output facilities of the $8048 / 8748$ have been designed for maximum flexibility and expansion and are fully TrL-compatible. The basic facilities consist of three 8-bit $1 / 0$ ports plus three test/interrupt inputs.

Port 0 , called the bus, provides for system expansion. In essence, the port makes the bus completely compatible with an 8080 bus, so that all 8080 peripherals can be used with the MCS-48 family. In conjunction with four control and strobe lines, the port may be used for bidirectional interfacing to memories and $1 / 0$ elements. For free-standing operations, it may be statically latched
or used as a general input port.
The remaining two to ports, 1 and 2 , are termed "quasi-bidirectional" (Fig. 6). They allow inputs and outputs to be mixed on the same port. When writing a 0 (low value) to these ports, the pull-down device sinks the TTL load. When writing a 1 , a large current is supplied through both pull-up devices to allow a fast transition. After a short time, they shut off and the pull-up of the 50 -kilohm resistor sustains the 1 level.

## Applying the 8748/8048

Two applications show the range of complexity that can be accommodated with this family. Figure 7 shows a typical minimum-chip MCS-48 system, in this case, a drum printer controller. The three output ports allow the one-chip 8048 to control the printer position, ribbon shift, and line feed. Two interface drivers operate the solenoids.

Figure 8 shows a far more complex system, in which the MCS-48 implements a low-cost point-of-sale terminal. The $1 / 0$ capability of the $8748 / 8048$ chip can be expanded to control and monitor many cash-register operations. These might include cash in the drawer, key switch, totals, audio indicator, as well as matrix printer, cash-register keyboard, seven-segment display, and a variety of optional equipment.

Application Techniques Contents
for the MCS-48 ${ }^{\text {TM }}$ Family Introduction ..... 2-3
The MCS-48 ${ }^{\text {TM }}$ Family ..... 2-3
Analog I/O ..... 2-5
Table Lookup Techniques ..... 2-9
Receiving Serial Codes- Basic Approaches ..... 2-10
Receiving Serial Code- A More Sophisticated Algorithm ..... 2-14
Transmitting Serial Code ..... 2-24
Generating Parity ..... 2-24
Conclusion ..... 2-25

## INTRODUCTION

The INTEL ${ }^{\circledR}$ MCS-48 ${ }^{\text {TM }}$ family consists of a series of seven parts, including three processors, which take advantage of the latest advances in silicon technology to provide the system designer with an effective solution to a wide variety of design problems. The significant contribution of the MCS-48 family is that instead of consisting of integrated microcomputer components it consists of integrated microcomputer systems. A single integrated circuit contains the processor, RAM, ROM (or PROM), a timer, and I/O.
This application note suggests a variety of application techniques which are useful with the MCS-48. Rather than presenting the design of a complete system it describes the implementation of "subsystems" which are common to many micropro-
cessor based systems. The subsystems described are analog input and output, the use of tables for function evaluation, receiving serial code, transmitting serial code, and parity generation. After an overview of the MCS-48 family these areas are discussed in a more or less independent manner.

## THE MCS-48 ${ }^{\text {TM }}$ FAMILY

The processors in the MCS-48 family all share an identical architecture. The only significant difference is the type of on board program storage which is provided. The 8748 (see Figure 1) includes 1024 bytes of erasable, programmable, ROM (EPROM), the 8048 replaces the EPROM with an equivalent amount of mask programmed ROM, and the 8035 provides the CPU function with no on board program storage. All three of these processors


MCS-48 ${ }^{\text {TM }}$ Internal Structure

INSTRUCTION SET


Figure 2. 8048/8748/8035 Instruction Set
operate from a single 5 -volt power supply. The 8748 requires an additional 25 -volt supply only while the on board EPROM is being programmed. When installed in a system only the 5 -volt supply is needed. Aside from program storage, these chips include 64 bytes of data storage (RAM), an eight bit timer which can also be used to count external events, 27 programmable $\mathrm{I} / \mathrm{O}$ pins and the processor itself. The processor offers a wide range of instruction capability including many designed for bit, nibble, and byte manipulation. The instruction set is summarized in Figure 2.
Aside from the processors, the MCS-48 family includes 4 devices: one pure I/O device and 3 combination memory and I/O devices. The pure I/O device is the 8243 , a device which is connected to a special 4 bit bus provided by the MCS-48 processors and which provides $16 \mathrm{I} / \mathrm{O}$ pins which can be programmatically controlled.
The combination memory and I/O devices consist of the 8355 , the 8755 , and the 8155 . The 8355 and the 8755 both provide 2,048 bytes of program storage and two eight bit data ports. The only difference between these devices is that the 8355 contains masked program ROM and the 8755 contains EPROM. The 8155 combines 256 bytes of data storage (RAM), two eight bit data ports, a six bit control port, and a 14 bit programmable timer.

Figure 3 shows the various system configurations which can be achieved using the MCS-48 family of parts. It should also be noted that eight of the processors' I/O lines have been configured as a bidirectional bus which can be used to interface to standard Intel peripheral parts such as the 8251 USART (for serial I/O), the 8255A PPI (provides 24 I/O lines) and the complete range of memory components.
More detailed information concerning the MCS-48 family can be obtained from the "MCS-48 Microcomputer User's Manual" which provides a complete description of the MCS-48 family and its members. A general familiarity with this document will make the application techniques which follow easier to understand.

## ANALOG I/O

If analog I/O is required for a MCS-48 ${ }^{\text {TM }}$ system there are many alternatives available from the makers of analog I/O modules. By searching through their catalogs it is possible to find almost any combination of features which is technically feasible. Perhaps the best example of such modules are the MP10 and MP-20 hybrid modules recently introduced by Burr-Brown Research Corporation. The MP-10 provides two analog outputs and the MP-20 provides 16 analog inputs. Both of these units were
[ ] Number of Available Timers
( ) Number of Available I/O Lines


Figure 3. The Expanded MCS-48 TM System
specifically designed to interface with microprocessors.

A block diagram of the MP-10 is shown in Figure 4. It consists of two eight bit digital to analog converters, two eight bit latches which are loaded from the data bus, and address decoding logic to determine when the latches should be loaded. The D/A converters each generate an analog output in the range of 10 volts with an output impedance of $1 \Omega$. Accuracy is $\pm 0.4 \%$ of full scale and the output is stable $25 \mu \mathrm{sec}$ after the eight bit binary data is loaded into the appropriate latch. The latches are loaded by the write pulse ( $\overline{\mathrm{WR}}$ ) whenever the proper address is presented to the MP-10. The lower two addresses ( $\mathrm{A}_{0}$ and $\mathrm{A}_{1}$ ) are used internally by the device. Addresses $\mathrm{A}_{2} \& \mathrm{~A}_{3}$ are compared with the address determination inputs $\mathrm{B}_{2}$ and B3. If their signals are found to be equal, and if addresses $\mathrm{A} 4-\mathrm{A}_{13}$ are all high, then the device is selected and one of the latches will be loaded. Address bit $\mathrm{A}_{1}$ selects between output 1 and output 2 . If address bit $\mathrm{A}_{0}$ is set then the initialization channel of the DIA is selected. In order to prepare for operation a data pattern of 80 H must


Figure 4. MP-10 Block Diagram
be output to this channel following the reset of the device.
A block diagram of the MP-20 analog to digital converter is shown in figure 5. This unit consists of a 16 input analog multiplexer, an instrumentation amplifier, an eight bit successive approximation analog to digital converter, and control logic. The 16 input multiplexer can be used to input either 16 single ended or 8 differential inputs. The output from the multiplexer is fed into the instrumentation amplifier which is configured so that it can easily be strapped for single ended 0-5 volt inputs, single ended $\pm 5$ volt inputs, or differential $0-5$ volt signals. Provisions are made for an external gain control resistor on the amplifier. The gain control equation is:

$$
\mathrm{G}=2+\frac{50 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{ext}}}
$$



Figure 5. MP-20 Analog Subsystem

With no $R_{\text {ext }}\left(\mathrm{Rext}_{\mathrm{e}}=\infty\right)$ the gain is two and the input is $0-5$ or $\pm 5$ volts full scale. Adding an external resistor results in higher gain so that low level $( \pm 50 \mathrm{mV})$ signals from thermocouples and strain gauges can be accommodated. The output from the amplifier is applied to the actual A/D converter which provides an eight bit output with guaranteed monotonicity and an accuracy of $\pm 0.4 \%$ of full scale. Note that this accuracy is specified for the entire module, not just for the converter itself. The control logic monitors address lines $\mathrm{A}_{15}$ through $\mathrm{A}_{4}$ to determine when the address of the unit has been selected. An address that the unit will respond to is determined by 11 address control pins, labeled $\overline{\mathrm{A}_{4}}$ through $\overline{\mathrm{A}_{14}}$. If one of these pins is tied to a logic 0 then the corresponding address pin must be high in order for the unit to be selected. If the pin is tied to a logic 1 then the corresponding address pin must be low. If the address of the module is selected when MEMR pulse occurs, the lower four addresses ( $\mathrm{A}_{3}-\mathrm{A}_{0}$ ) are stored in a latch which addresses the multiplexer. The coincidence of the proper address and MEMR also initiates a conversion and gates the output of the converter on to the eight bit data bus.

The control logic of the MP-20 was designed to operate directly with an MCS- $80^{\text {TM }}$ system. When a MEMR occurs and a conversion is initiated the MP20 generates a READY signal which is used to extend the cycle of the 8080A for the duration of the conversion. READY is brought high after the conversion is complete which allows the 8080A to initiate a conversion and read the resulting data in a single, albeit long, memory or I/O cycle. The conversion time of the MP-20 depends on the gain selected for the amplifier. With no external resistor ( $\mathrm{R}=\infty$ ) the gain is two and the conversion time is $35 \mu \mathrm{sec}$. For $\mathrm{R}=510 \Omega$ the gain is:

$$
\mathrm{G}=2+\frac{50 \mathrm{k} \Omega}{.51 \mathrm{k} \Omega} \cong 100
$$

and the conversion time becomes $100 \mu \mathrm{sec}$. These settling times are specified in the MP-20 data sheet and range from 35 to 175 microseconds. The READY timing is controlled by an external capacitor. For a gain of 2 no external capacitor is required but if higher gains are selected a capacitor is needed to extend the timing.
A schematic showing both the MP-10 D/A and the MP-20 A/D connected to the 8748 is shown in Figure 6. This configuration, which consists of only four major components, gives an excellent example of what modern technology can do for


MCS-48 ${ }^{\text {TM }}$ Based Analog Processor
the system designer. The four components provide:
a. An eight bit microprocessor
b. 64 bytes of RAM
c. 1024 bytes of UV erasable PROM
d. A timer/event counter
e. 16 digital I/O pins
f. 2 testable input pins
g. An interrupt capability
h. 16 eight bit analog inputs
i. 2 eight bit analog outputs

The MCS-48 communicates with the D/A and A/D converters in a memory mapped mode (i.e., it treats the devices as if they were external RAM). By setting an address in either $\mathrm{R}_{0}$ or $\mathrm{R}_{1}$ and then executing a MOVX the software can transfer data between the accumulator and the analog I/O. When the MCS-48 executes the MOVX instruction it first sends the eight bit address out on the bus and strobes it into the 8212 latch with the ALE (Address Latch Enable) signal. After the address is latched, the MCS-48 uses the same bus to transfer data to or from the accumulator. If data is being sent out (MOVX $\partial R \mathrm{j}, \mathrm{A}$ ) the $\overline{\mathrm{WR}}$ strobe is used; if the data is being moved into the accumulator (MOVX A, $\partial \mathrm{Rj}$ ) the $\overline{\mathrm{RD}}$ strobe is used. The one shots on the $\overline{\text { WR }}$ line are used to delay the write strobe of the MCS-48 to meet the data set up specifications of the MP-10.
In order to provide reset capability for the analog devices without dedicating an I/O pin from the MCS-48, special addresses are used as reset channels. Executing any MOVX with an address of OXXXXXXX will reset the A/D module; a similar operation with an address of X1XXXXXX will reset the D/A; a MOVX with an address of 01XXXXXX will reset both devices. All data transfers are accomplished with the upper two bits of the address field equal to 10 . A summary of the addressing of the analog devices is shown in Table 1. Notice that except for an initialization channel for the D/A (which must

Table 1. Analog Interface Addresses

| INPUT OR OUTPUT |  |  |
| :---: | :---: | :---: |
| $0 \times \times \times$ | $\times \times \times \times$ | Reset $\mathrm{A} / \mathrm{D}$ |
| $\mathrm{X} 1 \times \mathrm{X}$ | $\times \times \times \times$ | Reset D/A |
| INPUT |  |  |
| 0011 | $n \mathrm{n}$ n | Read A/D Channel n n n n |
| OUTPUT |  |  |
| 1011 | 0001 | Initialize D/A |
| 1011 | 0000 | Write Channel 1 |
| 1011 | 0010 | Write Channel 2 |

be written to following a reset to initialize its internal logic) all channels involve some form of data transfer.
As was mentioned previously, the MP-20 was designed to use the READY line of the 8080A. Obviously this presents a problem since the MCS48 does not support a READY line (with its attendant requirement of entering WAIT state). The necessity of a READY input can be overcome by performing a read operation to set the channel address, waiting the required delay ( $35 \mu \mathrm{sec}$ for a gain of two) and then performing a second read to actually obtain the data. The second read will read in the data from the channel selected by the first read irrespective of the channel selected for the second read. Thus it is possible to use the second read to set up the channel for the third read. Each read can read in the current channel and select the next channel for conversion.
The MP-20 is shown in Figure 6 strapped to input 16 single ended $\pm 5$ volts signals. Programs which were used to test this configuration are shown in Figure 7. The first of these programs uses the D/A converter to generate sawtooth waveforms by outputting an incrementing value to the D/A converters. The second program scans the analog inputs and stores their digital values in a table located in RAM.


Figure 7a. D/A Exercise Program


Figure 7b. A/D Exercise Program

## TABLE LOOKUP TECHNIQUES

In the previous section the interface between analog I/O devices and the MCS-48 ${ }^{\text {TM }}$ was discussed. In many applications involving analog $\mathrm{I} / \mathrm{O}$ one quickly finds that nature is inherently nonlinear, and the mathematics involved in 'linearizing it' can tax the computational power of the microprocessor, particularly if it has other tasks to perform. Problems of this nature are good candidates for the use of tables.

As an example of how tables can be used as part of an analog output scheme, consider a system which requires an MCS-48 to output a variable frequency sinusoidal waveform. One method of performing this function would be to use the timer to generate an interrupt at a fixed rate of 256 times the desired output frequency. At each interrupt the appropriate value of the sine function could be calculated from the MacLaurin series:
$\operatorname{Sin} x=x-\frac{x^{3}}{3!}+\frac{x^{5}}{5!}-\frac{x^{7}}{7!} \cdots \frac{(-1)^{k} x^{2 k+1}}{(2 K+1)!}$
Where K is chosen to be large enough to provide the required accuracy.

The above calculation, although conceptually simple, would be time consuming and would severely limit the possible output frequencies which could be obtained. As an alternative to calculating these values in real time, the values could be precalculated off line and stored in a table. Upon each interrupt the MCS-48 would merely have to retrieve the appropriate value from the table and output it to the D/A converter. the MCS-48 provides a special instruction which can be used to access data in a table. If the table is stored in the last 256 bytes of the first kilobyte of MCS-48 memory then the table lookup can be performed by loading the independent variable (time in this case) into the accumulator and executing the instruction.

## MOVP3 A, @ A

This instruction uses the initial contents of the accumulator to index into page 3 of program storage. The location pointed to is read and the contents placed in the accumulator. If (as is often the case) a table of fewer than 256 entries is required, then the table can be located in any page of program memory and the instruction:

## MOVP A, @ A

can be used to retrieve data from the table. This instruction operates in the same manner as does the previous instruction except that the current page of program storage is assumed to contain the table.

If it is possible to devote slightly more of the microprocessor's time to the table look up process, then a much smaller table can often be utilized by taking advantage of interpolation to determine values of the function between values which are actual entries in the table. As an example of this


Figure 8. Flow Monitoring System
process consider the hypothetical system shown in Figure 8. The purpose of this system is to measure the flow through the three pipes, add them, and display the total flow on the control panel. The system consists of three flow meters which generate a differential voltage which is some function of flow, an A/D system with at least three differential inputs, an MCS-48, and a control panel. The schematic shown in Figure 6 could easily become part of this system, with the spare digital I/O of the MCS-48 used as an interface to the control panel. The simplicity of this system is clouded by the flow transducers, which are assumed to be not only nonlinear but also to require individual calibration (this is not an unreasonable assumption for a flow transducer). By using a table look up process and an 8748 the flow transducers can be calibrated and the results of the calibration tests stored directly in tables in the 8748 . (The 8748 has a PROM in place of the ROM of the 8048 and thus makes such 'one off' programming practical.)
The results which might be obtained from calibrating one of the flow meters is shown in Figure 9. The results are plotted as gals/hour versus the measured voltage generated by the transducer. The voltage is shown in hexadecimal form so that it corresponds directly to the digital output of the analog to digital converter. The flow required to generate seventeen evenly spaced voltages $(0 \mathrm{H}-100 \mathrm{H}$ in steps of 10 H ) has been measured and plotted. This information is shown in tabular form in Figure 10. It is necessary to generate a program which will convert any measured input from 00 H to FFH into the flow in units which can be interpreted by a human operator. This can easily be done by simple interpolation.


Figure 9. Flow Calibration Curve

| Voltage (hex) | 00 | 10 | 20 | 30 |  | 40 | 50 | 60 | 70 | 80 | 90 | AO | B0 | co | 00 | EO | Fo | 100 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| measured flow (GAL/HOUR) | 0 | 10 | 22 | 2 |  | 30 | 34 | 38 | 40 | 41 | 42 | 43 | 45 | 48 | 49 | 53 | 56 | 63 |

Figure 10. Tabulated Flow Data

The eight bits of independent variable (voltage) can be looked on as two four bit fields. The most significant four bits (7-4) will be used to retrieve one of the table values. The lower four bits (3-0) will be used to interpolate between this value and the value retrieved from the next higher location in the table. If the upper four bits are given the symbol I and the lower four bits the symbol N , then the interpolation can be expressed as:

$$
\mathrm{F}(\mathrm{x})=\mathrm{F}(\mathrm{I})+\frac{\mathrm{N}}{16}[\mathrm{~F}(\mathrm{I}+1)-\mathrm{F}(\mathrm{I})]
$$

Where x is the measured voltage and $\mathrm{F}(\mathrm{x})$ is the corresponding flow.
If, as an example, the transducer voltage was measured as 48 H then the flow (ref. Figure 10) would be:

$$
\mathrm{F}=30+\frac{8}{16}(34-30)=32
$$

A subroutine which implements this calculation is shown in Figure 11. Before it is called the independent variable ( V ) is placed in the accumulator and register R1 is set to point at the first value in the table. Aside from simple additions and subtractions the only arithmetic required is to multiply two values and then divide them by 16 . The multiplication is handled via a subroutine which is also shown in Figure 11. The division by 16 can be performed by a four place right shift followed by a rounding operation. The routine shown will handle a monotonic increasing function of a single independent variable. Fairly simple modifications are required for nonmonotonic functions. Functions of two variables can be handled by interpolating on a plane rather than along a straight line. Although this is more time consuming, requiring an interpolation for each of the independent variables and a third to interpolate the final answer, it still provides a simple means of quickly calculating the required function. The use of tables can offer a powerful technique for function evaluation to the designer.

## RECEIVING SERIAL CODE-BASIC APPROACHES

Many microprocessor based systems require some form of serial communication. Serial communication is extensively used because it allows two or more pieces of equipment to exchange information with a minimal number of interconnecting wires. The minimization of interconnecting wires results in simpler, cheaper, interconnects because fewer (or smaller) cables and connectors are required. Since the required number of drivers and receivers required is reduced, it can become economically feasible to provide much higher noise immunity


Figure 11. Table Lookup With Interpolation
with more sophisticated (and expensive) line terminators. The final, and usually most persuasive, argument in favor of serial communication is that it may be the only method available to accomplish the job. The obvious example of this is telecommunications where it is necessary to encode parallel information into serial format in order to communicate via the telephone network. The intent of this section is to show how the facilities of the MCS-48 ${ }^{\text {TM }}$ can be brought to bear on the problem of serial communication.


Figure 12. Serial ASCII Code

Probably the most common form of serial communication is that used by the obiquitous Teletypeserial ASCII. This format, shown in Figure 12, consists of a START bit ( 0 or SPACE) followed by eight data bits which are in turn followed by two STOP bits (1 or MARK). In actual practice the
eighth data bit usually consists of even parity on the remaining seven data bits; for the purposes of this discussion the eighth bit will be considered only as data. A minor variation of this format deletes one of the STOP bits. An algorithm which might be used to sample serial data under software control using a microprocessor is shown in Figure 13. Thz basic intent of this algorithm is to minimize the effects of distortion and transmission rate variations on the reliability of the communication by sampling each data bit as close to its center as possible. Upon entry to this routine the software first samples the incoming data in a tight loop until it is sensed as a MARK (logical one). As soon as a MARK is detected, a second loop is entered during which the software waits until the received data goes to a SPACE (logical zero). The purpose of this construction is to detect as accurately as possible the leading edge of the START bit. This instant of time will be used as a reference point for sampling all of the following bits in the character. After sensing the leading edge of the START bit a wait of one half the expected bit time is implemented. The period of the incoming signal is called P for convenience. At the end of this wait the serial line is tested-if it is MARK then the START bit was


Figure 13. Sample Serial Input Routine
invalid and the process is reinitialized. If the line is still a SPACE, then the START bit is assumed to be valid and a delay of one bit time is started. At the completion of the delay the first data bit is sampled and a new delay of one bit time is initiated. This process is repeated until all eight data bits have been sampled. The last bit sampled is checked to determine if it is a valid STOP bit (a MARK). If it is, the character is assumed to be valid; if it is not, the character has a framing error and is probably invalid. A listing of a program which implements the above procedure is shown in Figure 14.
A disadvantage of the approach outlined in Figure 13 is that while the processor is inputting data serially it must totally dedicate itself to this task. Accurate timing can only be maintained if the program remains in a tight wait loop without allowing itself to be diverted to other functions. During reception of a character from a Teletype
the processor will spend only a $100 \mu$ secs or so processing data and the rest of the 100 millisecs waiting to do the processing at the right time. This lack of efficiency (approximately $0.1 \%$ ) in the utilization of processing power is why devices such as the 8251 USART find broad application in microprocessor systems.


Figure 14. Simple Serial Input

The 8251 USART is simple to interface to the MSC-48. Figure 15 shows such an interface. The USART requires a high speed clock (CLK), an initilization signal (RESET), data clocks (TxC and RxC ), and data in order to operate. A circuit showing the connection of an 8748 to an 8251 USART is shown in Figure 15. In the circuit shown the high speed clock (which is used for internal sequencing by the USART) is provided by con-

-install Jumper for 110 Baud Operation $(\div 11)$
Figure 15. MCS-48 ${ }^{\text {TM }}$ to 8251 Interface
necting the CLK signal of the USART to the $\mathrm{T}_{0}$ pin of the MCS-48. The $\mathrm{T}_{0}$ pin of the MCS-48 can either be used as a directly testable input pin or it can become, under program control, an output pin which oscillates at one third of the crystal frequency. (Note that once this pin is designated by the software to be an output it will remain so until the system is reset.) In Figure 15 the crystal frequency is 5.9904 MHz so the clock provided to the 8251 is 1.9968 MHz , which conforms to its specifications.
The initialization signal to the USART (RESET) is provided programmatically by manipulation of bit 5 of port 2 . It was necessary to place the reset of the 8251 under program control for two reasons. The first reason is that the MCS-48 does not supply a reset signal to other devices. The reason for this is that it was felt to be more useful to provide another pin of I/O function instead of a RESET OUT signal
from the MCS-48. Although this situation could have been circumvented by the use of an externally generated reset which drove both the MCS-48 and the 8251 , the second reason for program control of the reset to the USART still stands. The USART requires the presence of the CLK signal during reset in order to properly initialize itself. The ENT0 CLK instruction which the MCS-48 must execute before the 8251 will receive the CLK can obviously not be executed until after the system reset has ended. Reset of the USART can be accomplished by the following code segment:

| ENT0 | CLK | ;TURN ON CLOCK |
| :--- | :--- | :--- |
| ORL | P2, \#00100000B | ;START RESET |
| M0V | R2, \#DELAY | ;DELAY USART |
| LOOP:DJNZ <br> ANL | R2, LOOP | P2, \#11011111B |
|  | ;RESET TIME |  |
|  | ;END RESET |  |

This code first enables the clock, then asserts the reset signal of a time period determined by the constant DELAY. The delay invoked is $(10+$ 5*DELAY) microseconds for DELAY $>0$. The USART requires a reset of approximately 6 CLK periods so DELAY is chosen to be 1 which ensures adequate reset timing. Note that for delays this short, NOP instructions could also be used to time the pulse.

The data clocks required by the USART are provided by the modem if the USART is operated in the synchronous mode. In the more common asynchronous mode, however, these clocks must be provided by circuitry associated with the 8251 .
The 5.9904 MHz crystal was chosen because the resulting 1.9968 MHz clock to the USART can be evenly divided to provide transmit and receive clocks to the USART. Assuming the USART is in the $x 16$ mode (i.e. it requires data clocks 16 times the baud rate) the 1.9968 MHz signal can be divided by 13 to generate the proper clock rate for 9600 baud operation. This 9600 baud clock can be further divided to give $4800,2400,1200,600$, and 300 baud signals. The 1200 baud signal can be divided by 11 to give a 109.1 baud signal which is within $1 \%$ of the 110 baud required by Teletypes.

The MCS-48 communicates with the 8251 in a memory mapped mode (i.e. as if the 8251 were external RAM). The instructions available to do this are MOVX $\partial \mathrm{Rj}$, A which stores the contents of the accumulator at the external RAM location addressed by Rj ( $\mathrm{j}=0$ or 1 ), and its complement, the MOVX A, @ Rj instruction which moves data from the external RAM into the accumulator. Since the MCS-48 multiplexes addresses and data on the same eight bit bus an external latch would be required in order to address the USART with


Figure 16. 8251 Test Program

R0 or R1. In order to minimize the circuitry in Figure 15 an approach utilizing some of the I/O pins of the MCS-48 to address the 8251 was chosen instead. By connecting the chip select ( $\overline{\mathrm{CS}}$ ) input of the 8251 to bit 7 of port 2 (P27) and similarly connecting the $\mathrm{C} / \overline{\mathrm{D}}$ address line of the 8251 to bit 6 of port 2 ( P 26 ) it is possible to address the 8251 without using R0 or R1. The instruction sequence to access the 8251 is to first reset P27 and set P26 to the appropriate state, use a MOVX instruction to perform the appropriate operation, and then finally set P27 to deselect the 8251. As a concrete example of this addressing, Figure 16 shows the code necessary to initialize the 8251 and output an incrementing test pattern on a status driven basis.
If more than one 8251 were to be added to the MCS 48 , or if other types of peripheral circuitry would be required (e.g. an 8253 timer to generate the data clocks) it would probably become desirable
of R0 or R1 to address the USART is shown in Figure 17. Note that only the changes to Figure 15 are shown. The additional component required is the 8212 eight bit latch. This latch is loaded, whenever a valid address is on the bus by the Address Latch Enable (ALE) signal provided by the MCS48. During an external read or write cycle this address is used to address the 8251 in a linear select mode. In the circuit shown, the 8251 will be selected by any address with bit 1 a logical zero (XXXXXX0X) and the selection of control or data transfer ( $\mathrm{C} / \overline{\mathrm{D}}$ ) will be based on bit zero of the address obtained from R0 or R1. Figure 18 shows the program of Figure 16 modified to utilize the addressing inherent in the MOVX instructions.


Figure 17. Modified MCS-48 to 8251 Interface

## RECEIVING SERIAL CODE-A MORE SOPHISTICATED ALGORITHM

Although the USART does an admirable job of performing the serial I/O function for the MCS$48^{\mathrm{TM}}$, there are some situations where it can not be used. These situations may be caused by economic factors, such as an extremely cost sensitive design, or because the code which must be utilized cannot be accommodated by the USART. An example of of such a code will be discussed later. Recall that the principal objection to the approach to serial input shown in Figure 13 was that it consumes much of the processor's power by merely spinning in loops in order to wait preset time delays.


Figure 18. Modified 8251 Test Program

The timer resident on the MCS-48 provides a solution to this problem. Instead of spinning in a loop the program can set the timer for a given interval, start it, and proceed to other tasks. When the timer overflows, an interrupt will be generated to notify the software that the present time period has elapsed. An extension of the algorithm of Figure 13 which uses the timer in this fashion in shown in Figure 19. This algorithm is identical to the preceding one up until the detection of the leading edge of the start bit. At this point the timer is set to one half of the bit time ( P ) and a return is made to the calling program which can start additional processing. At the completion of this time interval a timer overflow interrupt is generated. When the first interrupt is detected, the serial line is checked to ensure that it is in a spacing condition (valid START bit). If it is, the timer is set to $P$ (to sample the middle of the first data bit) and a return is made to the program which was running when the
interrupt occurred. If the serial line has returned to the MARK state, a status flag is set to indicate an error and a return is made. On subsequent interrupt detection, the data is sampled, the timer is reinitiated, and control is returned to the program which was running when the interrupt occurred. When the last (i.e. STOP) bit is detected a completion flag is set and a return is made to the program running when the timer overflow occurred. By periodically checking the error and completion flags the running program can determine when the interrupt driven receive program has a character assembled for it.


Figure 19. Improved Serial Input Routine

Using the timer to implement time delays as shown in Figure 19 results in considerable savings in processing time; two problems remain, however, which must be solved before an adequate software solution to the problem of receiving serial code can be found. The first problem is that even though the delays between bit samples are implemented via the timer rather than program loops the loop construction is still used to detect the leading edge of
the START bit. Although this results in the waste of processing power, the second problem is even more serious. For longer messages the required accuracy of the clocks becomes more and more stringent. Using the sampling technique discussed a cumulative error of one half a bit time in the time at which a bit sample is taken will result in erroneous reception. The maximum timing error which can be tolerated and yet still allow proper detection of an 11 bit ASCII character is then:

$$
\text { Emax }=\frac{0.5 * \text { BIT TIME }}{\text { CHARACTER TIME }}-\frac{0.5 \mathrm{P}}{11 \mathrm{P}}=4.5 \%
$$

where $P$ is the period of single bit. The corresponding calculation for a 32 bit character yields:

$$
\operatorname{Emax}=\frac{0.5 \mathrm{P}}{32 \mathrm{P}}=1.6 \%
$$

Since this calculation does not allow for distortion on the signals, it is obvious that either extremely stable clocks will be required or a more tolerant algorithm must be devised. This problem is particularly serious at relatively high baud rates where the resolution of the counter ( $80 \mu \mathrm{secs}$ with a 6 MHz crystal) becomes a significant percentage of the period of the received signal. At the 110 baud rate of the Teletype the $80 \mu \mathrm{sec}$ resolution of the clock allows a maximum accuracy of $0.33 \%$; at 2400 baud this figure is reduced to $3.8 \%$.


Figure 20. Detecting RxD Edges

Both efficient detection of the start bit and increased timing accuracy can be obtained if the MCS-48 can detect edges on the incoming received data (RxD). A hardware construct which allows this is shown in Figure 20.
The received data ( RxD ) is Exclusive NORed with bit seven of port two and fed into the TEST (T1) pin of the MCS-48. By manipulating P27 the program can now cause T 1 to be either RxD or RxD. (If P27 $=1$ then $\mathrm{T} 1=\mathrm{RxD}$; if $\mathrm{P} 27=0$ then $\mathrm{T} 1=$ RxD.) Note that not only can T1 be tested directly by the software but that it is the input which is used when the MCS-48 timer is in the event counter mode. The significance of this will be discussed later. The relationship between T1, P27, and RxD is given by the Boolean expression:

$$
\overline{\mathrm{T} 1}=\mathrm{P} 27 \cdot \overline{\mathrm{RxD}}+\overline{\mathrm{P} 27} \cdot \mathrm{RxD}
$$

Figure 21 flowcharts a means of utilizing this hardware construct to avoid the necessity of wasting time in program loops to detect the leading edge of the start bit. The receive operation is initialized when the program desiring to receive serial data calls the INIT subroutine (Figure 21a). Since INIT is going to manipulate the timer the first action it performs is to disable the timer overflow interrupt. Its next step is to set P27 to a logical 1. Setting P27 in this manner causes the TEST 1 input to the MCS-48 to follow $\overline{\mathrm{RxD}}$. By setting up the receive circuitry in this manner a high to low transition will occur on TEST 1 when the RxD goes from the MARKING to SPACING state (i.e. the START


Figure 21a. Interrupt Driven Serial Receive Flowchart


Figure 21b. Interrupt Driven Serial Receive Flowchart


Figure 21c. Interrupt Driven Serial Receive Flowchart
bit occurs). By setting the timer to $0 \mathrm{FFF}_{\mathrm{H}}$ and enabling it in the event count mode, the INIT routine sets up the $\mathrm{MCS}-48$ to generate a timer overflow interrupt on the next MARK to SPACE transition of RxD (the TEST 1 input doubles as the event counter input). Before returning to the calling program the INIT routine sets a flag (RDF) which will be cleared by the receive program when the requested receive operation is complete. INIT also sets a value into a register called BCOUNT. The receive program interprets BCOUNT as follows:


In order to request the reception of the 11 bit ASCII code INIT would set BCOUNT to 11001011 B . The start bit has been neither verified nor detected and 11 bits ( 1011 B ) are required.
After INIT is called the reception of the individual serial data bits will proceed on an interrupt driven basis until a complete character has been assembled. When this occurs the interrupt driven program will set the RDF (Receive Done Flag) to a zero to indicate that it has completed the requested operation and then terminate itself. The procedure which is used to accomplish this is shown in Figures 21b and 21 c .

Since all operations of this program are the result of the occurence of a timer overflow interrupt, it is necessary to briefly review the interrupt structure of the MCS-48. There are two sources of interrupt; an external interrupt which is the result of a logical zero signal applied to the INT pin of the MCS-48, and an internal interrupt which is caused by a timer overflow condition. The timer overflow occurs whenever the timer is incremented from OFFH to zero whether it be in the timer or event count mode. When one of these events occurs the hardware in the MCS-48 forces the execution of a CALL. This CALL has a preset address of location 3 if it is due to the external interrupt and location 7 if it is due to a timer overflow. If both of these
... ........... v. win pivsiall cuuliter ior the running program and its PSW (program status word) on a stack the hardware maintains in RAM locations 8-23. Although the hardware saves the program counter and PSW, it remains the responsibility of any interrupt driven software to make absolutely certain that it does not modify any memory locations or registers which are being used by the main program. The most convenient way of ensuring this in the MCS-48 is to dedicate the second bank of registers (RB1) to the interrupt driven program. One of these registers has to be used to save the accumulator (which is not part of the register bank) but seven registers remain; including two which can be used as pointers to the rest of the RAM (R0 and R1). Note that if this approach is taken then these registers have to be allocated between the program which services the external interrupt and the one which services the timer overflow. This problem is somewhat alleviated by a hardware lockout which prevents the timer overflow interrupt from interrupting the external interrupt service routine and vice versa. This is implemented by locking out new interrupts between the time an interrupt is recognized and the time a RETR instruction is executed. The RETR instruction is like a normal RET (return from subroutine) except that the PSW as well as the program counter is restored. The RETR instruction can be very much thought of as a return from interrupt instruction in the MCS-48.

The receive program under discussion uses register bank 1 in the manner described. Whenever a timer overflow occurs (e.g. on the next MARK to SPACE transition of RxD after INIT is called), control is passed (by the hardware generated CALL) to the point labled TIMER OFLO in Figure 21b. This program segment immediately selects register bank 1 (RB1) and then saves the accumulator (A) in a location called ATEMP which is actually R7 of RB1. The program then tests bit seven of BCOUNT (R6 of RB1) to find out if a START bit has been verified (i.e. the edge of the START bit has first been detected and then verified to still be a SPACE one-half a bit time later. If BCOUNT [7] is a zero the START has been verified and the program proceeds to set the timer to $P$ (the period of the serial bit), get the current serial data into the carry bit, and then shift the carry bit into a buffer. After saving the data the program decrements BCOUNT and tests it for zero. If BCOUNT is zero the receive operation is complete so the program sets RDF to a zero and disables timer overflow interrupts. Whether or not BCOUNT is zero, control is passed to EXIT where $\mathbf{A}$ is loaded with ATEMP and a
the PSW, the execution of RETR automatically selects the register bank which was active when the interrupt occurred.

If BCOUNT [7] is still set when it is tested, control is passed to START (Figure 21c) where bit 6 is tested to determine if the START has been detected yet. If BCOUNT [6] is set it indicates that this is the first occurrence of a timer overflow since the receive process was initialized by the INIT subroutine. If this is so, the program assumes that the START bit has just started and therefore it sets the timer to one-half of a bit time ( $1 / 2 \mathrm{P}$ ), starts the timer in the timer mode, and clears BCOUNT [6] to indicate that the START bit has been detected. The next overflow will again result in the execution of the program in Figure 21 b and again BCOUNT [7] will be found to be set. This time, however, BCOUNT [6] will be reset and the program will know that it should test the START bit to ensure that it is still a SPACE. This test is performed and if successful the timer is set for a bit period P and BCOUNT [7] is reset so that on the next occurrence of a timer overflow the program will know that it should start assembling serial bits into a character. If the test is unsuccessful, the subroutine INIT is used to reinitialize the receive program. In either case control is passed to EXIT where a return from interrupt mode occurs.

This receive program, listings of which appear in Figure 22, allows the reception of serial characters transparently to the main running software. After INIT is called the main program has only to check RDF periodically to find out if there is data in the buffer for it. It would be fairly easy to 'double buffer' this operation by providing a buffer which the receive program uses to deserialize the incoming code and a second buffer to store the assembled character. If the program would reinitialize itself upon completion, the reception of a string of characters could proceed in much the same way as it would if a status driven USART were being used.

Although this program solves the first problem of software controlled reception (lack of efficiency) the second problem-sensitivity to frequency variations-remains. An example of a code which would be susceptible to this problem is the 31,26 BCH code commonly used in supervisory control systems. (A supervisory control system is, in essence, a remote control system which allows a human or computer operator the control of a system via a serial communications link.) The BCH codes are used because of their error detection capabilities and are a class of cyclical redundancy


Figure 22. Interrupt Driven Serial Receive Program
codes such as those used in synchronous data communications (e.g. BISYNC or SDLC). BCH codes, named for their originators Bose, Chaudhuri, and Hocquenghem, are characterized by having a length of $n=2^{m}$. The number of redundant check bits can be mt where t is a positive integer (clearly mt $\leqslant \mathrm{n}$ ). The 31,26 code fits this format with $\mathrm{m}=5$ and and $t=1$. The length of each message is $n=2^{5}-1=31$ with 5*1 redundant bits, leaving 26 bits available for data transmission. With an appropriate poly-
nominal BCH codes can detect all errors consisting of $2 t$ error bits and all burst errors of mt or fewer bits. The 31,26 BCH code will therefore detect any erroneous messages with 1 or 2 errors or bursts of errors of less than 5 bits. The 31,26 format (shown in Figure 23) requires the reception of a start bit followed by 31 information bits, clearly beyond the capability of the USART but perhaps within reach of a program controlled approach using the MCS-48 itself.


Figure 23. $\mathbf{3 1 , 2 6}$ BCH Code

A concept which reduces sensitivity to frequency deviations and thus allows the reception of longer codes is shown pictorially in Figure 24. The first line of this timing chart shows an alternative ones and zeros pattern on the RxD with a period of 5 milliseconds. The second line shows that by sampling at a period of exactly 5 milliseconds the data can be properly interpreted. The third and fourth lines show the effects of sampling with a period of six and four milliseconds respectively. In either case, an error occurs at the third sample where both periods result in sampling on an edge of the RxD signal. The third line of Figure 24 shows a hybrid sampling scheme which, based on some additional information, switches sampling periods between the two values. As can be seen in Figure 24, the data is sampled with a 4 millisecond period until the sampling begins to fall behind the data; at this point the sampling period is increased to six milliseconds and the sampling first catches up and then passes the center point of the data. As soon as this happens, the sampling period reverts to the 4 millisecond period and the cycle repeats. It can be seen that this scheme sets up a pattern which repeats indefinitely and the data can be successfully sampled. Note that the sampling pattern established is alternating periods of four and six milliseconds. The average period of this pattern, as might be expected, is 5 msec . Line 5 of Figure 24 shows the effect of a change in transmission speed to a period of 5.5 msec with no change in the sampling time. The sampling is again successful but the new sampling pattern is $4-6-6-6 ; 4-6-6-6$, etc. Note that the average sample is again equal to the period of the received data (5.5). While this scheme


Figure 24. Various Sampling Alternatives
does seem to work, the question of what additional information is needed remains.
The MSC-48 must somehow decide when it is drifting out of synchronization and take corrective action. By referring back to Figure 24 it can be seen that if the MCS-48 could determine where the edges of RxD occurred with respect to its sampling times then the additional information would be available. As can be seen in the figure the choice of sampling period can be based on the following rule:

> If an edge on the RxD line occurs during the first half of the current sampling period, then use the short period for the next sample. If an edge occurs during the second halfof the period, then use the long sampling period for the next sample.

If the data on the RxD line does not change, of course, the MCS-48 will drift out of synchronization just as the original algorithum did. As long as edges occur on TxD, however, synchronization can be maintained. To maximize the allowable time between edges, the following addition could be made to the above rule:

> If no edge occurs on the RxD line during a sample, then change sampling period from short to long or vice versa.

Note that this addition to the rule will result in using an average of the two sampling periods when no edge occurs for several bit times.
The edges of RxD can be easily detected by the use of the same structure (the Exclusive - NOR gate) which was added to the MCS-48 in Figure 20. This gate, which is used to detect the edge on RxD which begins the START bit, can naturally be used to detect any edge. Since the timer is being used to time the bit period, however, the event count input (T1) is not useful during the receive itself. By connecting the output of this gate, however, to the INT input to the MCS-48 (see Figure 25) it is possible to detect edges on RxD with the event counter when the program is trying to detect the START bit and by the external interrupt when the program is using the timer to control the sampling times.


Figure 25. Modified Edge Detection

A modification to the program of Figure 21 which implements this new sampling algorithm is shown in Figure 26. The first deviation from the original program is the addition of a routine (XISR, Figure 26a which is called when an external interrupt occurs (i.e. when an edge occurs on RxD). This routine saves the status of the running program and then stores the current value of the timer register in a location called SNAP (R5 of RB1). After doing these operations the program complements bit 7 of port 2. Manipulating P27 in this manner will cause the Exclusive NOR gate to turn off the external interrupt and will set it up to generate another interrupt when the RxD line changes again (has another edge).


Hybrid Sampling Flowchart

Because of this edge detection it is important to condition RxD with hardware filters to ensure that the edges of RxD are clean. Any ringing will cause repeated CALLs to XISR and probable erroneous operation. The changes to the START process (Figure 26c) are two-fold; first the TIMER is set to one half the average of the two sample periods when the START bit is first detected (BCOUNT $[6]=1$ ), and second the processing of the edge information is initialized by presetting SNAP and clearing P27.
SNAP is preset so that when the reception of data actually begins (Figure 26b BCOUNT [7] = 0), the decision block which tests SNAP against LIMIT will be initialized. This block actually compares the value in SNAP with a LIMIT value which is used to determine if the sampling point is ahead or behind the actual midpoint of the serial data. If the sampling is ahead then the timer is set for TMIN; if the sampling is behind then the timer is set for


Hybrid Sampling Flowchart


Hybrid Sampling Flowchart
TMAX. By presetting SNAP in the manner shown in the flowcharts the second rule of the algorithm, (if no edge appears on the $R x D$ line during $a$ sample, then change the sampling periods short to long or vice versa) is automatically met. If an edge occurs then XISR will modify SNAP, if XISR is not invoked between two samples then the choice of timer periods will alternate. The only other significant change to the algorithm is that the INIT routine must now lock out all interrupts, not just the timer overflow interrupt, while it is operating. A program which uses this algorithm to receive a 32 bit message is shown in Figure 27.


Figure 27. Hybrid Sampling Program


Figure 27. Hybrid Sampling Program

## TRANSMITTING SERIAL CODE

Serial transmission is conceptually far simpler than serial reception since no synchronization is required. All that is required is to use the timer to generate interrupts at the bit rate and present the character to be transmitted serially at an I/O pin. A program which does this is shown in Figure 28. The transmission of serial data becomes much more complicated if it must occur simultaneously with reception.

If both reception and transmission are to occur simultaneously then obviously contention will exist for the use of the timer. It is possible to allow the simultaneous reception and transmission of serial data using the timer as a general clock which controls software maintained timers. The attainable baud rates using such techniques are, however, limited and the use of a 8251 USART is probably
indicated in all but the most cost sensitive applications. An exception to this rule occurs when the system, although full duplex in nature, actually transmits the same data as it receives. An example of this is a microprocessor driving a terminal such as a Teletype. Although the circuit to the terminal is full duplex, the data that is transmitted is generally the same as that received. A minor modification to the program shown in Figure 26 would implement this mode of operation. The modification would be to the XISR routine and it would add the code necessary to place the TxD I/O pin in the same state as the RxD line. Since any change in RxD results in a call to XISR, this modification would cause the retransmission of any received data. Whenever it becomes necessary to transmit data which is not being received, the program of Figure 28 could be used in a half duplex manner.


Figure 28. Serial Transmission

## GENERATING PARITY

Many communications schemes require the generation and checking of parity. If a USART is used it can be programmed to automatically generate and check parity. If the communications is handled by software within the MCS-48 ${ }^{\text {TM }}$ then the program must perform parity calculations. Calculating parity is easy if one remembers what parity really means. A character has even parity if the number of one bits in it is even. A character has odd parity if it has an odd number of ones. The program segment shown in Figure 29 can be caused to calculate parity. It starts by setting a loop count to eight and


Figure 29. Parity Generation
clearing the CARRY flag. After this initialization a loop is executed eight times. During each execution the accumulator is rotated and the least significant bit is tested. If the bit is a zero the CARRY flag is complemented, if the bit is a one no further action is taken. Since an even number of zeros implies an even number of ones for an eight bit character, after all eight loops have been accomplished the CARRY bit will be set if an odd number of ones were encountered; it will be reset if the number were even. Since the RR instruction does not involve CARRY the net result of executing this program loop is to set CARRY if parity is odd without effecting the character in the accumulator.

## CONCLUSION

This Application Note has presented a very small sampling of the application techniques possible with the MCS-48 ${ }^{\text {TM }}$ family. The application of this new single chip computer system to tasks which have not yet yielded to the power of the microprocessor will present a fascinating challenge to the system designer.
-

Keyboard/Display Scanning With Intel ${ }^{\text {® }}$ 's MCS-48 ${ }^{\text {TM }}$ Introduction ..... 3-3
Microcomputers Hardware Schematic ..... 3-6
Software Listing ..... 3-7
Configuration Equates ..... 3-11
Utility Subroutines ..... 3-18
Assembly Cross Reference ..... 3-25

## INTRODUCTION

This application notes presents a software package for interfacing members of Intel's MCS-48 ${ }^{\text {TM }}$ family of single-chip microcomputers with keyboards and displays using a minimum of external components. Because of the similarity of the architectures of the various members of the family (the $8035,8048,8748,8039$, 8049, 8021, and 8022 microcomputers; also the 8041 and 8741 universal peripheral interfaces in the UPI-41 ${ }^{\text {® }}$ family), the code included here could run with minor modifications on any member of the family.

Since keyboard and display logic can be just one of several functions handled by a microprocessor, the added cost of including these functions in a system is minimal. In fact, considering the extremely low cost of standard $X-Y$ matrix keyboards and integrated displays, their use is often more cost effective than even a handful of discrete switches and indicators. Thus, the additional flexibility of keyboard input and display output can be added to inexpensive consumer products (such as games, clocks, thermostats, tape recorders, etc.), while producing a net savings in system cost.

Since each potential application will have its own unique combination of keys and display characters, the program is written so that very little modification is needed to interface it with a wide variety of hadware configurations. In general, the only changes required are within the set of initial EQUates at the beginning of the program.

Along with the basic software for driving a multiplexed display and/or scanning and debouncing an $X-Y$ matrix of key switches, a collection of utility subroutines is also included for implementing the most commonly used keyboard and display utility functions, such as copying simple messages onto the display or determining the encoded value of each key in the key matrix. As a result of the versatile architecture and applicationsoriented instruction set of the MCS-48 family, the entire package fits into about 250 bytes of internal program ROM or EPROM, leaving the rest of the ROM space for the program to cook the perfect piece of toast, or whatever. By tailoring the software to match a known hardware configuration, or by selecting only those functions needed for a given application, the program size could be even further reduced.

Since what is being presented in this application note is a software package, rather than the usual hardwarel software system design, the format of this note is somewhat different from most - it consists primarily of a long program listing reproduced in the following pages. For the most part, the listing is self-explanatory, with comments introducing each subroutine and major code segment. Some parts of this introduction are reproduced in the program listing itself, explaining the configuration of the prototype system. However, an additional bit of explanation would make the listing easier to understand, especially for those readers unfamiliar with the concept of multiplexed displays and keyboards.

In traditional digital system design, various hardware registers or counters were used to hold binary or BCD values which had to be conveyed to the user. The standard way of presenting this information was by connecting each register to a seven-segment encoder (such as the 7447) driving a single display character, as represented by Figure 1. Thus, two ICs, seven current limiting resistors, and about 45 solder joints were required for each digit of output. Consider how traditional techniques might be (mis-)applied in designing a microprocessor system: the designer could add a latch, encoder, and resistors for each digit of the display. Still another latch and decoder could be used to turn on one of the decimal points (if used). The characters displayed could only be a sequence of decimal digits. In the same vein, a large matrix of key switches could be read by installing an MSI TTL priority encoder read by an additional input port. Not only would all this use a lot of extra I/O ports and increase the system price and part count drastically, but the flexibility and reliability of the system would be greatly reduced.


Figure 1. Wrong Way to Design Multiple Digit Displays for Microcomputer Systems

Instead, a scheme of time-multiplexing the display can be used to decrease costs, part count, and interconnections, while allowing a wider range of character types to be used on the display. The techniques used here are fairly typical of today's integrated subsystems designed especially for controlling keyboards and displays (such as in calculators or the Intel ${ }^{\top}$ 4269, 8278, and 8279 Keyboard/Display Controller Devices).

In a multiplexed display, all the segments of all the characters are interconnected in a regular two-dimensional array. One terminal of each segment is in common with the other segments of the same character; the other terminal is connected with the same segments of the other characters. This is represented schematically in Figure 2. A digit driver or segment driver is needed for each of these common lines.


Figure 2. Schematic Representation of 6-Digit, 7-Segment Commor-Cathod LED Multiplexed Display

The various characters of the display are not all on at once; rather, only one character at a time is energized. As each character is enabled, some combination of segment drivers is turned on, with the result that a digit appears on the enabled character. (For example, in Figure 3 , if segment drivers ' $a$ ', ' $b$ ', and ' $c$ ' were on when character position \#6 was enabled, the digit ' 7 ' would appear in the left-most place.) Each character is enabled in this way, in sequence, at a rate fast enough to ensure that the display characters seem to be on constantly, with no appearance of flashing or flickering.

In the system presented here, these rapid modifications to the display are all made under the control of the MCS$48^{\mathrm{TM}}$ microcomputer. At periodic intervals the computer quickly turns off all display segments, disables the character now being displayed and enables the next, looks up the pattern of segments for the next character
to be displayed, and turns on the appropriate segments. With the next character now turned on, the processor may now resume whatever it had been doing before. The whole display updating task consumes only a small fraction of the processor's time.


Figure 3. Segment and Digit Drivers used with 6.Position, 7.Segment LED Display

Moreover, since the computer rather than a standard decoder circuit is used to turn the segments off and on, patterns for characters other than decimal digits may be included in the display. Hexadecimal characters, special symbols, and many letters of the alphabet are possible. With sufficient imagination this feature can be exploited for some applications, as suggested by the examples in Figure 4.


Figure 4. Examples of Typical Messages Possible with Simple 7-Segment Displays

As each character of the display is turned on, the same signal may be used to enable one row of the key matrix. Any keys in that row which are being pressed at the time will then pass the signal on to one of several "return lines", one corresponding to each column of the matrix. (See Figure 5.) By reading the state of these control lines, and knowing which row is enabled, it is possible to compute which (if any) of the keys are down. Note that the keys need not be physically arranged in a rectangular array; Figure 5 is merely a schematic.


Figure 5. Schematic of X-Y Matrix Multiplexed Keyboard

Since each character is on for only a small fraction of the total display cycle, its segments must be driven with a proportionately higher current so that their brightness averages out over time. This requires character and segment drivers which can handle higher than normal levels of current. Various types of drivers can be used, ranging from specially designed circults to integrated or discrete transistor arrays. The selection depends on several factors, including the type of display being used (LED, vacuum flourescent, neon, etc.), its size, the number of characters, and the polarity of the individual segments. Some drivers have active high inputs, some active low. Some invert their input logic levels, some do not. Some require insignificant input currents, some present a considerable load. Some systems use external logic to enable one of $N$ characters or to produce the appropriate segment pattern for a given digit, some systems implement these functions through software.

Because of these and the other variables which make each application unique, provisions are made in the first page of symbol EQUates to allow the user to specify such things as the number of characters in the display or the polarity of the drivers used, and the program will be assembled accordingly. The display is refreshed on each timer interrupt, which occurs every $32 \times$ (TICK)
machine cycles. (One machine cycle occurs every 30 crystal oscillations for the 8021 and 8022, or every 15 oscillations for all other members of the family.) A more detailed explanation of these variables is included in the listing.

Port assignment is also at the discretion of the user all port references in the listing are "logical" rather than physical port names. The port used to specify which character is enabled is referred to as "PDIGIT". The output segment pattern is written to "PSGMNT" and the keyboard return lines are read by "PINPUT". These logical port names may be assigned to whichever ports the user pleases.

By way of example, the breadboard used to develop and debug this software used a matrix of 16 single-pole pushbuttons and an 8-character common-cathode LED display with right-hand decimal point. No decoders external to the 8748 microcomputer were used; all logic was handled through software. PDIGIT was the 8 -bit bus, PSGMNT was port 1, and PINPUT was port 2. The drivers used were 75491 and 75492 logically noninverting buffers: high level inputs were used to turn a segment or character on. Pull-up resistors were used on the 8748 output lines to source the current levels needed by the buffers. The 8748 was socketed on the breadboard, and was driven with an inexpensive 3.59 MHz television crystal. The short test program included in this listing was used to echo key depressions as they were detected, and to invoke four demonstration subroutines. A summary of the subroutines included in this listing with a short explanation of the function of each is included in Figure 6; Figure 7 shows how the various utilities interact.

| KBDIN | Keyboard Input. Waits until one keystroke input has been received <br> from the keyboard: determines the meaning or legend of that key, and <br> returns with the encoded value in the accumulator. |
| :--- | :--- |
| CLEAR | Blank out the display. |
| ENCACC |  |
| Encode accumulator with bit pattern corresponding to the segment |  |
| pattern needed by the display to represent that symbol or character. |  |
| Uses the value of the accumulator when calied to access a table con- |  |
| taining the patterns for all legal input values. |  |
| Write into Display. Writes the bit pattern in the accumulator into the |  |
| next character position of the display. Maintains a character position |  |
| counter so that repeated calls will automatically write characters into |  |
| sequential positions. |  |

Figure 6. Utility Subroutine Definitions


Figure 7. Subroutine Interrelationships


15IS-II MC5-48, UFI-41 MACRU FSSEPBLER, V2 8

LOC OBJ SEQ SOUFCE STRTEMENT

1 SWRCRIFILE KREF

$3:$
4 : THE FOLLOWING SOFTWARE PACKAGE PROYIDES \& SEVEN SECIMENT DISPLIHY
5 ; INTEPFFGE FGR MIORMCOFFUTERS IN THE INTEL MCS-45 FBHIL''
6. THE COCE IS WITITTEN 50 THAT JFRIDUS HAROUFRE

8, IN MOST SITUATIONS, THE KETBOARDNIGFLAY INTERFFCE WILL EE RERIIFED TO
9. IMFLEMENT MTRE SOPHISTICATED SINGLE-CHIF SUSTEAS (CALCLHATDRS. SERLES.CLOKKS.

11 : FOF EACH APFLICATIOW.
12:

14 : MILTIPLEXING ANO KEYBOARD SCZ甘AING. USIMG THE SOME SIGNRL BUTH TO EAHELE
15 ; OHE CHARACTER DF THE DISFLFY FNO TO STROGE GHE FTON OF THE X-Y KEY MRTRIX.
15; THE SUBROUTINE PUST BE CFLLEE SUFFIGIENTLY OFTEN TO ENSINE THE OISPLRY
17:CHFARACTEFS DO NOT FLICKER- AT LEAST 5A COMFLETE OISPLAY SCARS PER GECOND.
13:TO HLCCHOATE SHITCHES OF ARBITFHPY CHEFPNESS. THE DEBOHNOE TIPE DRN EE
19:SET TO BE RNY DESIRED NMMER OF COWFLETE SCOWS
 21 : OF CONSTANT 'DEBNE'.
22 ;
23 :IN THIS LISTING, THE INTERNAL TIMER IS USED YO GENERATE INTERRUF'IS THRT
24 ; SERYE RS B TIME EASE FOR THE REFRESH SUBRTNTINE.
 26 :FIN OR FOLLED BY' $A$ TEST OR INPITT PIN: A SOFTWFEE DELRY LUDP IN THE EFCKGROUND 27 :FFOGRPM, DF FERIDOIC CALLS TO THE SUBROUTINE FROM THFOUGHOUT IHE USER'S PRUGRPA 28 : RT APPROPRIATE PLACES
29 ; IN THESE CASES, THE CONE STARTING AT LABEL TIINT (TIMER INTERRUFT) AND TIRET
30 : (TIINT REIURN) COLLD STILL BE USED TO SAYE FAD RESTOFE ACCUMULATOR CONTENTS
31 : THE INTEREIFT SERVICIMG ROMTIME SELECTS REGISTER BANK 1
32 ; FOR THE MEEDED REGISTERS
33 ;
34 ;

36 ;
37 SEJECT

39: BE RELATIYELY LITTLE I/O OTHER THAN FOR THE KEYBUHRDOISFLAY

41 . LOGIC SSUCH RS ONE-Ot-EIGHT DECODERS DR SEVEN-GEGHENT ENDOUERS: THOUGH
42. THERE WILL STILL BE A NEED FOR DJFRENT OR WOLTGSE CRIWERS, PCCOROING TO

43 : THE THPE OF DISPLAN EEINS USED.
44 :
45: in ThIS LISTINJ, THE PROCESSOR IO FIORTS AFE LOGICHLLY UIVIOED RS FOLLOWS
46 :
47 :FOIGIT-EISHT BIT FORT USEO TO ENFELE. INE RT G TIME THE INOIYIDHAL
48; CHARACTEFS OF GN EIGHT DIGIT SEVEN-SEIMANT DISFLHY, WHILE FLGO
43. STROEING THE ROWS OF AN X-' MATRIX KETEOARC
50. BITC ENABLES THE LEFTMOST CHARTITEF GND THE BOTTOH FOW OF IHE VEC:

52: BITG EMABLES THE RIGHTMOST CHFRACTER

54. THO EXTENOING OR ELIMINRTINGj THE THELE. "LEGNHS";
55. THE ENABLING OF DNE BIT (ACTIVE HIGH OR LOW) IS RCCOMODATED BY

56: ACEESSING A LOOK-UP TAELE CHLLED CHFSTE
5i. THIS TECHIIQUE THKES FEOHT FOHR EYTES MORE FIM THAN A TECHNIQUE
58: OF ROTRTING H OAE' THRCHGH A FIELD OF 'ZERUES' IN THE RCL
59; AN APPROPRIATE NUMEER OF TIMES, BITT IT RLLIOAS SOHE ROCITIONAL
60: FLEXABILITY: IF THE ORIMERS BEING USED HAVE A COMBINATORIAL INFIJT
61: (AS IN THE 7545\% FFWILY OF HIGH-CIFFENT. HIBH-YOLTRGE [KIYEK5).
62: THE OHFSTB TRELE COHLD PROVIDE ENCODED DUTFUTS. NINE DIGITS, FUR
63: EXAMFLE CORLD EE ENRBLED WITH SIX BITS OF (EUFFERED, UUTPIUT:

65, IF I/O LINES NEED TO BE CONGERYED, DF IF MANY DIGITS
66; MUST BE GISFLIVED, FN EXTERNAL DECOUER COHLO BE ADDED TO THE SHSTEM
67. DURIMG OHARGETER TRHWSITIONS H 'BLANK' CHAFFICTER IS

68: EXPLICITL'' WRITTEN TO THE DISPLRY. THJS:
69: THERE WILL BE NO CHRPRCTER SHACOHING' CRILSEO BY'THE
79; FFCT THAT THE HARDUARE OF SOFTHARE DECTIDER KEEPS ONE
71: OUTPUT, AND THUS DHE CHHFRLTER ACTIYE GT ALL TIMES
72 ;
73 :FSGMNT-EIGHT BIT FORT TO ENGBLE THE SEVEN SEGHENTS \& I P OF A STRUGGRD
74: DISPLRY.
75: BITT-BITO CORRESFOND TO THE DP AMD SEGMENTS G THRONGH R, RESPECTIVELY.
76. IT IS POSSIBLE TO RCCOMOGATE

77: GRIVERS WHICH ARE EITHER LUGICALLY INYERTING OR NON-INYERTING BY
78: SETTING YARIAELE 'SERPOL' (SEGMENT POLRRITY).
79: NOTE THHT GY HAVING FRRITRAFY' CONTROL ONER EACH SEGTGENT. NON-NHMERIC
80: CHFRACTEES CFA EE REPRESENTED ON A SEVEN SEGMENT DISPLAY:
81: RS SHOWH IN EXRMFLE SUBROUTINE 'TEST2'.
82 :


84: FINPUT-FOHR HIGH-DRDER BITS USED HS INPUTS FROM THE KEYBOHRD RETITKN LINES
85: ASSIMES THRT A KEY [HHA IN THE CURRENTLY ENHELED RTW WOHLOU RETURN
86 : A LON LEVEL.
87: IN THIS CASE BIT7 RETURNS THE LEFTMOST COLIMN, BIT4 THE RIGHTMOST.
S8: THE HIGH-TFOER BITS GRE USED SO THPT IF PN OFF-CHIP DECOOER 15 USED
89; TO ENABLE UF TO 16 CHARACTERS FOR EXAMPLE: IT COULD BE DRIVEN By
98; THE LON OROEK BITS OF THE SHWE PIKT.
91: NDTE FLSOU THFT IF F SIXTEEN KEY MATEIX WERE ELECTEICFLL'' URGRNIZED
92; IN A $2 \times 8$ ARRAY. ONLY THO RETIHN LINES WOLLD EE NEEDED.
93: (IN THIS CASE, FERHIPS Th I\#U T1 COULO BE USE[ FOR INFIT EITS)
94 :
95 : FULLL-UF FESISTORS ON THE RETUNN LINES MIGHT BE IN BRDER IF THEPE IS ANY 96 : POSSIBILITY OF A HIGH IAPEDENCE CONDUCTIVE PATH THRGUGH THE SWITOH WHEN
97 ; IT IS SUPPUSED TO BE 'OFEN'.
98 ; (THIS PHENOHENON HRS ACTUPLLY GEEN GESERYEL )
99;
10月. THE ORIHERS USED IN THE FRDTOTYPE WERE FLL HON-INYERTING IN THAT
161:A HIGH LEVEL ON GN GUTPUT LINE 15 USED TO TIIRN F CHTFRACTER OR SEGPENT ON
102 : THERE RRE A TUTAL DF SEVEN $1 / 9$ LINES LEFT OUER.
193:
194 ; THE PLGORITH井 FOR DRIVING THE DISPLRY USES A BLOCK OF INTERNRL RAN
105 : AS UISPLAY REGISTERS. WITH UHE BYTE CORRESPONDINS TO EACH CHARACTER OF THE
106 ; DISPLAY THE EIGHT BITS DF ERCH BYTE CORRESPOMD TO THE SEYEN SEIMENTS \& bF
107; OF EACH CHARACTER. IF RN EXIERNAL ENCTNER IS USED (5UCH AS A FOUK-EIT TO
198: SEVEN-SEGMENT EMCOUER OR A ROM FOR TRFHSLRTING ASCII TO
109 ; SIXTEEN-SEGMENT "STAFSHRST" DISFLAY FRTTERNS", THE TABLE ENTRIES WUULD HOLD
110: THE CHARACTER CODES (IN THE FORMER CRSE, RN INUSED BIT CUHLO BE USED TO
111 : EMAELE THE DP.)
112; THUS, WRITING CHARFCTERS TO THE OISPLAH FROM THE BACKGROUND PROGRAM
113 ; REFLLY ENTAILS WRITING THE AFPRROFFIATE SEGHENT
114 : PATTERNS TO A UISPLRY REGISTER- THE RCTURL OUTPUTTING IS FUTOHATIC.
115 ; THE LEFTMOST CHARFCTER CORRESPONOS TO THE LAST BYTE OF THE DISFLAY
116 ; REGISTERS, PND 15 FCLESSED BY NEXTFL $=8$ (SEE SOURCE); THE RICHTPOST
117 : CHARACTER IS THE FIRST DISPLFY BYTE. HHEN NEXTFL=1.
118 ; UTILITY SUBROUTINES RRE INCLUVED HERE TO TRANSLATE FOUR BIT NUMBERS TO HEX
119 ; DIGIT PFITERNS. PMD LRITE THEM INTG THE DISFLRY REGISTERS SEOUENTIRLLY
120: (EITHER FILLING FROM THE LEFT- H.P. CALCLLATOR STYLE OR FROM THE
121 ; RIGHT- T. I. STYLE SUBROUTINES HOISP AND RENTEY, RESPECTIVELY;
122 ;
123 ; THE KEYGOFFRD SCAWNING FLGORITHM SHONN HERE REQUIRES A KEY BE DOUN FOR
124 ; SOME NUMBER OF COMFLETE DISPLRY SCRNS TO EE ACKMOHLEGED. SINCE IT 15
125 ; INTENDED FOR 'ONE-FINGER' GPERRTION, TWO-KEY ROLLDYER/N-KEY LOCKOUT HAS
126 : EEEN IAPLEMENTED. HOWEVER, MODIFICATIONS WOLLD BE POSSIBLE TO RLLON, FOR
127 : EXAMFLE, ONE KEY IN THE MATRIX TO BE USED RS A SHIFT KEY OR CONTROL KEY 128; TO BE HELD DOUN WHILE PMOTHEF KEY IN THE MATRI'; IS PRESSED. "GEE NUTE WITHIN
129; THE BODH OF THE LISTIMG.)
130;
131 FE.JECT

15IS-II MC5-48/UPI-41 MACRO HSSEMELER, V2 A PAGE 4
AP49: INTEL MC5-48 KEYEDARD/DISFLAY APFLICATION NOTE RPFENDIX

LOC OEJ SEQ SOHRCE STRTEMENT

132: (BE RIWARE THAT NO HORE THPN TWIJ KEHS CAN EYER BE COMWN UMLESS D100ES
133 : ARE FLACED IN SERIES WITH FLL OF THE SWITCHES- CERTHINL'Y NOT THE CASE FOR EL
134 :CHEFFTS KEYBORFDS- BECFUSE SOME CIMBINATIONS OF THEEE KEYS DOWN HILL RESILT
135: IN G 'PHANTIA' FOIRTH KEY EEING PERCEIVED
136 : THE FHFNTISM KEY WOULD EE THE FIURTH 'CORNER' WHEN THPEE KEYS FORTING
137: A RECTRAGILRR FATTERN (IN THE X-Y KEY MRTRIX) ARE COWNN.)

139 : ABOUT HOW THE DIOGE VOLTAGE DFOF WILL HFFECT INFIT LOGIC LEVELS.
149;
141 : hHEN fi liebonaced key is detected, The namber of ITS pusition in the key
142 : MATRIX (LEFT-TO-FIIGHT, BDTTUM-TD-TOF: STAFTING FROM GB) IS PLACED INTO
143 ; RAM LOCRTION 'KBCBIF' AN INFITT SUBROUTINE THEN NEED ONLY REAO THIS LOCATION
144 : REPEFTEDLY TO DEIERMINE WHEN A KEY HRS BEEN FRESSED. WHEN H KEY IS DETECTED,
145 : A SFECIRL CODE EYTE SHOLLD BE WRITTEN BACK TII INTO 'KBOBLF' TO FREYENT
146: REPERTED DETECTIONS OF THE SAPFE KEY'
147 : THE ROUTINE KBDIN' OEPGNSTRGTES H TYFICHL INPUT FROUOCOL, ALONG WITH F METHOG
148 ; FOK TRANGLATING A KEY POSITION TO ITS ASSOCIATED SIGNIFICFACE BY FCCESSING
149 : TRELE 'LEGNG' IN ROM.
150.

151 \$EJECT

| ISI5－II MS－48／UFI－41 MACRO ASSEMELER，V2． 0 |  |  |  | PRGE 5 |
| :---: | :---: | :---: | :---: | :---: |
| FFin：INTEL MSS－48 KEYBOARDOISPLAY APPLICAIION NOTE AFPENDIX |  |  |  |  |
| LOC 0 （1）！ | SEd | SOMRCE STRTEMENT |  |  |
|  | 152；${ }^{*} * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~$ |  |  |  |
|  |  153： |  |  |  |
|  | 154 ： | InItial endates to define systea configuration |  |  |
|  | 155 ； |  |  |  |
|  |  |  |  |  |
|  | 157； |  |  |  |
| 40110 | 158 Pdigit | เ\％ | EUS | ；USED TO ENABLE CHPRRCTERS ANO STROBE ROWS OF KEYBOARD |
| Quens | 159 PSGTNT | EQU | F1 | ；USED TO TURN ON SEGMENTS OF CURRENTLY ENABLED Digit |
| ¢1099 | 160 PINPIT | E［ $\mathrm{S}_{1}$ | P2 | ；PORT USED TO SCFAN FOR KEY CLOSURES |
|  | 161 |  |  | －（MOTE THAT THIS PORT RLLOCAIION USES THE HIGHER |
|  | 162 |  |  | ；CIIRRENT SOARCING ABILITY OF THE BUS TO SHITCH ON THE |
|  | 163 |  |  | －DIGIT DRIVERS，FNO LEAVES P23－P29 FREE FOR USING |
|  | 164 |  |  | ：AN 8243 PORT EXPRNCER IN THE SYSTEM．） |
|  | 165 ； |  |  |  |
| 98909 | 166 P0SLOG | E［9］ | 80\％ |  |
| geff | 167 NESLILIS | ENO | QFFH |  |
|  | 168 |  |  |  |
| 98180 | 159 CHFFOL | ERUN | FOSLOG | ；DEFINES LHETHER OUTPUT LINES PRE PCTIYE HI OR LOW |
| 9000 | 170 SEGPOL | ExM | FOSLOG | ；VFCR DRIVING CHARACTERS ARU SEGTENT PATTERNS |
|  | 171 INFHSK． | E（x） | 9F9H | ，CEFINES BIIS USED AS INPUT |
|  | 172 ： |  |  |  |
| amas | 173 CHffrwo | ECN | 8 | ：NUMBER OF DIGITS IN OISPLAY |
| 0604 | 174 NRPWS | ESI | 4 | ：ROWS Of KEYS（LESS THFW OR EQurL TO CHARNO） |
| 8004 | 175 NCOLS | E则 | 4 | LESSER DIMENSION OF KEYBRARD MATRIX |
|  | 176 ： |  |  |  |
| FFF0 | 177 TICK | E［淔 | －18H | ，DETERMINES INTERRUPT INTER4AL |
| 46164 | 178 DEENSE | EM | 4 | ：NUMBER OF SUCESSIVE SCANS BEFORE KEY CLOSURE ACCEPTED |
| 8090 | 179 BLAMK | E则 | 094 | －CODE TO ELAMK DISPLFY CHPRACTERS． |
|  | 188 |  |  | ：CWOMLD EEE 2EH IF ASCII DECODING ROM USED OR MFH IF |
|  | 181 |  |  | ；7447－TYPE SEYEN－SEGMENT DECOOER EXTERNAL 10 8748） |
|  | 182； |  |  |  |
| 6469 | 183 ENCMSK | E（X） | bFH | ：SELECTS WHICH BITS ARE RELEYANT TO ENCACC SUBROUTINE |
|  | 184 ： |  |  |  |
|  | 185 镇JECT |  |  |  |




ISIS－II MCS－48／JPI－41 MACRO RSSEMELER，VE．$a$ PRSE 8 AP40：INTEL MCS－48 KEYBOARO／DISFLRY APFLICRTIO NOTE AFFEENDIX
LOC OB．J SEQ SOURCE STRTEMENT

，

384 ：＊＊THIS ELOCK OF CODE IS NJT NEEDED EY THE KEYBOARD SCAN LOGIC．＊＊＊
305；HOWEVER ITS IMCLUSION WGHD SPEED THINGS UF A EIT ETY＊＊
306；SKIPPING OWER ROHS IN WHICH NO KEYS RRE LOON．
397 ；制 IT HFFS OMITTED HERE TO CONSERVE ROM SPFICE，BUT MIGHT BE
388；䊕 RESTORED IF YERY LRRGE KEYBORRDS（ESPECIPLL＇Y THOSE WITH EIGHT＊＊＊
309：K K \＃K


312；䍻 FANL F，\＃INPMSK 粈

314 ；\＃\＃\＃NO KEY IS NOLN DOUN 50 THE KEYLOC COUNT MFY＇BE IPDPATED DIRECTLY \＃\＃\＃





S20；制 IF THIS CODE IS USED，SIJBSTITUTE THE •JC SCFN5 FGUIR LINES 楼
321 ；粠 HENCE WITH＇JNC SCAN5＇TO RCCOMODATE THE INYERTED FOLARITY 鞾

323 SEJECT


| $\cdots$ | 2cu | surfict SIMIEPIENI |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  | 366 ; | A different key uhs read on this cycle than on the preyious cycle. |  |  |
|  | 367 ; |  |  |  |
|  |  |  |  |  |
|  | 369 ; |  |  |  |
| 8938 E804 | 370 | Moy | OPNTR9. \#PEBMCE |  |
| 8032 843F | 371 | JMP | SCAN5 |  |
|  | 372 ; |  |  |  |
|  |  |  |  |  |
|  | 374 ; | SPWE KEY WAS CETECTED AS ON PREYIOUS CYCLE |  |  |
|  | 375 ; | LOOK AT HREPTS: If RLREAUY ZERO. DO MOTHING. |  |  |
|  | 376 ; | ELSE DECREMENT NREFTS. |  |  |
|  | 377 ; | IF THIS RESILTS IN ZERO, MOHE LASTKY INTO KBDBUIF. |  |  |
|  |  |  |  |  |
|  | 379; |  |  |  |
| 0034 Fa | 388 SCANS: | MOY | A, EPNTR |  |
| $8035 \mathrm{C63F}$ | 381 | $\sqrt{2}$ | SCPAS | ; IF RLRERDY ZERO |
| 8035197 | 382 | DEC | A | ; INDICATE OHE HRRE SUCCESIYE KEY [IETECTION |
| 6038 ${ }^{6}$ | 383 | MOY | EFNTRO, A |  |
| 9039 963F | 384 | JNZ | SCAN5 | ; IF DECREMENT DUES NOT RESULT IN ZERO |
| g038 FE | 385 | MOV | A, LASTKY |  |
| 903C 8822 | 386 | MOY | PNTR9, \#KBCRUF |  |
| 603E A 9 | 387 | MOY | EPNTRE, A | ; TO MRRK NEW KEY CLUSURE |
|  | 388 ; |  |  |  |
| 963F E821 | 389 SCAN5: | MOU | PNTRA. WKEYLCC |  |
| 804110 | 390 | INC | EPNTR0 |  |
| 0442 FC | 391 | moy | Fs ROTPAT |  |
| 4043 ED23 | 392 | OJN2 | ROTCHT, NXTLOES |  |
|  | 393 , |  |  |  |
|  | 394 : |  |  |  |
| 0945 EF57 | 395 SCAN6: |  | D.JNZ | CUROIG, SCFAN |  |
|  | 396 ; |  |  |  |  |
|  | 397 SEJECT |  |  |  |

15I5-1I MCS-48/UPI-41 MACRO ASSEMELER, Y2. 0 PAGE 11
PP40: INTEL MCS-48 KEYBCARD/DISPLAY FFPLICATION NOTE APPENDIX

ISIS-II MES-48/UFI-41 MRCKO RSSEMELER V2 PFGE 12

PP40: INTEL MCS-48 KEYBOARDPOISPLAY APPLICATION NOTE APFEMCIX

ISI5-11 MCS-48/JFI-41 MACRO FSSEMELER, V2. 0 FASE 13 FF4
LOE DET SEG STHRCE STRTEMENT

8083 892?
40852380
2089721
10088 F283
6098 038 E
1988 R P
008083
497
498

LOE：SET SEQ SOHPCE STATEMENT

| H09E 2390 | 531 CLERR | MOY | F，\＃ELRMK KOR SEGFOL |
| :---: | :---: | :---: | :---: |
| 4610 6938 | 53.2 FILL | MOY | FNTR1，\＃SEGMAP +1 |
| BPA2 BF 98 | 53 | MOY | NEXTFL，\＃CHARNO |
| 80874 R1 | 534 CLE 1 | MIN | GPNTR4． H ：STORE THE BLFAKK COOE |
| R日A5 19 | 55 | INC： | PNTR1 POINT TO NEXT CHRRACTER TO THE LEFT |
| G10A6 EFF4 | 536 | DIME | MEXTPL，DLE1 |
| Wens $8 F 98$ | 537 | MOY | NEXTPL，\＃CHARND |
| Q10AR 83 | 538 | RET |  |
|  | 539 ； |  |  |
|  | 549；＊＊＊＊＊＊ | ＊＊＊＊＊＊ | ＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ |
|  | 541 ； |  |  |
|  | 542 ；PRINT | SIMBR | InE TO COPY A STRING OF BIT PATTERNS FROM ROM TO THE |
|  | 543 ； | DISPL | REGISTEKS STRING STARTS AT LOCATION POINTED TO BY PNTRO． |
|  | 544 ； | CONTI | ES UNTIL PN ESCAPE CODE（OFFH）IS REACHED． |
|  | 54. | MOTE | RT THE CHARGCTER STRING PUT OUT MUST BE LOCATED ON THE SPME |
|  | 546 | Phaig | THIS SIBRROUTINE，SINCE SRME－PAGE MOYES ARE USED． |
|  | 547 ； | PRINT | N TURN CRLLS EITHER SIMEROUTINE＇WISIS＇OR＇RENTRY＇ |
|  | 548 ； | TO AC | PLL＇＇EFFECT WKITINS INTD THE DISPLH＇Y REGISTERS． |
| gaft F8 | 549 PRINT： | MOY | F，FNTRG ：LOAD NEXT CHPRRCTER LOCATION |
| 619HC R3 | 559 | MOUP | A en ；LOAD BIT PATTERN INDIRECT |
| 99P0 C6B4 | 551 | 12 | FRNT1 ；ESCAPE PGTTERN |
| PRAF 1409 | 552 | CHLL | WOISP $\quad$ OUUTPUT TO NEXT CHPRRCTER POSITION |
|  | 553；嫤 | CALL | RENTRY INSTEFD IF HESSAGE IS TO BE RISHT JUSTIFIED） |
| 808118 | 554 | IN： | FNTRE ；IMOEX POINTER |
| QAB2 ${ }^{\text {U4AB }}$ | 555 | JPf | FRINT |
| 968483 | 556 PRNT1 | EET | ；DOME |
|  | 57 ； |  |  |
|  | 558：＊＊＊＊＊ | ＊＊＊＊＊＊＊ | ＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ |
|  | 559 ； |  |  |
|  | 569 ：JOHN | FRREPY | OLOS THE BIT PRTTERNS FOR THE LETTERS＇JOHN＇（SEE＇TEST2＇） |
|  | 561 ： | （NOTE | HHT＇OHN＇IS WRITTEN IN LSHER CRSE LETTERS） |
| 8085 | 562 JOHN | Efil | \＄AND BFFH |
| 868.515 | 563 | CE | SPO111188 XOR SEGPOL |
| U9B6 56 | 564 | 18 |  |
| Gue7 74 | 565 | 08 | U11101108 XOR SETPOL |
| 4148854 | 566. | ［18 | 610191008 XOR SEGPGL |
| 94B9 以 | 567 | OB | 日戈 |
|  | 568； |  |  |
|  | 569 \＄E．JECT |  |  |

```
I5I5-II MCS-48/IFI-41 MARCRO ASSEMELER, V2.0 PRGE 15
```

FF49: INTEL MCS-48 KEYBDAPD/OISPLFY FFPLICATION NOTE APPENDIX


15I5-II MCS-4SAIFI-41 MACKO RSSEMELER: Y2. 1 PRGE 16 AP46. INTEL PD:5-48 KEYBUHRD/OISPLAY FFPLICATION NUTE APFENDIX

LOE IEJ SEQ SOMRCE ETATEMENT



1515-II MC5-48:'UFI-41 MACRO ASSEMELER, V2. 0 PAGE 18
AP48: INTEL MCS-48 KEYBORRD/OISFLA' APPLICATION NOTE AFFEMDIX
LOC OBJ SEQ SOHRCE STATEMENT


USER SYMEDLS

| ASFYE | 01402 | blank | 8809 |  | 98 | POL 8080 | CHM | 98 | CLEAR | 099E | CLR1 | 08R4 | IG 8007 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DEBNCE | 09184 | DELAY | C6F? | DELAY1 | BPFF | DGPATS BACC | DPPDO | 98E8 | ECHO | 0077 | ENCACC | 88BA | ENCMSK 80, |
| FILL | 10月40 | FKEY | 81891 | FIMCT1 | 8112 | FINCT2 018E | FIMUCT3 | 0189 | FUMCT4 | 0106 | FUACTN | 0100 | HOLD BEFD |
| INIT | 9068 | INFHSK | Q8FEO | JOHN | 068.5 | KBDBUF 8922 | KBDIN | 8883 | KEYLOC | 8821 | LASTKY | 8806 | LEGNOS 998 E |
| nCOLS | 8884 | NESLOG | defF | NEXTPL | 0097 | NREPTS 9029 | MROWS | 8064 | NXTLO | 9823 | PDIGIT | 0918 | PINPUT 0909 |
| PNTR ${ }^{\text {a }}$ | 2909 | PNTR1 | 9081 | POSLOG | 9693 | PRINT OAAB | PRNTI | 0884 | PSGTNT | 9888 | RDELAY | 4023 | RDPPDD ERE6 |
| PEFR1 | Q01? | REFRSH | 8019 | RENTR1 | 9ADF | RENTRY G9DB | ROTCNT | 8905 | ROTPA | 0904 | SCAN | 801E | SCAN1 0021 |
| Scan3 | 0034 | SC.FM5 | 603F | SCAN6 | 984.5 | SCAN8 B94F | SCANG | 08.57 | SEGMP | 0937 | SEGPOL | 0808 | TEST1 |
| EST2 | 0124 | EST3 | 812E | ICK. | F0 | INT 0907 | TIRET | 980 | ST1 |  | DIS | 009 | DIS |

ASSEMELY COMFLETE, NO ERRORS

ISIS-II ASSEMELER SYMROL CROSS REFERENCE. Y2. 1
PAGE 1



CROSS REFERENCE COMPLETE

Application Techniques Contents for the introduction ..... 4-3
8049 Microcomputer Full Duplex Serial Communications ..... 4-3
Multiply Algorithms ..... 4-12
Divide Algorithms ..... 4-15
Binary \& B C D Conversions ..... 4-18
Conclusion ..... 4-24

## INTRODUCTION

The Intel ${ }^{\circ}$ MCS-48 family of microcomputers marked the first time an eight bit computer with program storage, data storage, and I/O facilities was available on a single LSI chip. The performance of the initial processors in the family (the 8748 and the 8048 ) has been shown to meet or exceed the requirements of most current applications of microcomputers. A new member of the family, however, has been recently introduced which promises to allow the use of the single chip microcomputer in many application areas which have previously required a multichip solution. The Intel ${ }^{(8)} 8049$ virtually doubles processing power available to the systems designer. Program storage has been increased from 1 K bytes to 2 K bytes, data storage has been increased from 64 bytes to 128 bytes, and processing speed has been increased by over $80 \%$. (The 2.5 microsecond instruction cycle of the first members of the family has been reduced to 1.36 microseconds.)
It is obvious that this increase in performance is going to result in far more ambitious programs being written for execution in a single chip microcomputer. This article will show how several program modules can be designed using the 8049. These modules were chosen to illustrate the capability of the 8049 in frequently encountered design situations. The modules included are full duplex serial I/O, binary multiply and divide routines, binary to BCD conversions, and BCD to binary conversion. It should be noted that since the 8049 is totally software compatible with the 8748 and 8048 these routines will also be useful directly on these processors. In addition the algorithms for these programs are expressed in a program design language format which should allow them to be easily understood and extended to suit individual applications with minimal problems.

## FULL DUPLEX SERIAL COMMUNICATIONS

Serial communications have always been an important facet in the application of microprocessors. Although this has been partially due to the necessity of connecting a terminal to the microprocessor based system for program generation and debug, the main impetus has been the simple fact that a large share of microprocessors find their way into end products (such as intelligent terminals) which themselves depend on serial communication. When it is necessary to add a serial link to a microprocessor such as the Intel ${ }^{\circ}$ MCS-85 or 86 the solution is easy; the Intel ${ }^{\oplus}$ 8251A USART or 8273 SDLC chip can easily be added to provide the necessary protocol. When it is necessary to do the same thing to a single chip microcomputer, however, the situation becomes more difficult.

Some microcomputers, such as the Intel 8048 and 8049 have a complete bus interface built into them which allows the simple connection of a USART to the processor chip. Most other single chip microcomputers, although lacking such a bus, can be connected to a USART with various artificial hardware and software constructs. The difficulty with using these chips,
however, is more economic than technical; these same peripheral chips which are such a bargain when coupled to a microprocessor such as the MCS-85 or 86 , have a significant cost impact on a single chip microcomputer based system. The high speed of the 8049, however, makes it feasible to implement a serial link under software control with no hardware requirements beyond two of the I/O pins already resident on the microcomputer.
There are many techniques for implementing serial I/O under software control. The application note "Application Techniques for the MCS-48 Family" describes several alternatives suitable for half duplex operation. Full duplex operation is more difficult, however, since it requires the receive and transmit processes to operate concurrently. This difficulty is made more severe if it is necessary for some other process to also operate while serial communication is occurring. Scanning a keyboard and display, for example, is a common operation of single chip microcomputer based system which might have to occur concurrently with the serial receive/transmit process. The next section will describe an algorithm which implements full duplex serial communication to occur concurrently with other tasks. The design goal was to allow 2400 baud, full duplex, serial communication while utilizing no more than $50 \%$ of the available processing power of the high speed 8049 microcomputer.
The format used for most asynchronous communication is shown in Figure 1. It consists of eight data bits with a leading 'START' bit and one or more trailing 'STOP' bits. The START bit is used to establish synchronization between the receiver and transmitter. The STOP bits ensure that the receiver will be ready to synchronize itself when the next start bit occurs. Two stop bits are normally used for 110 baud communication and one stop bit for higher rates.


Figure 1.

The algorithm used for reception of the serial data is shown in Figure 2. It uses the on board timer of the 8049 to establish a sampling period of four times the desired baud rates. For 2400 baud operation a crystal frequency of 9.216 MHz was chosen after the following calculation:
$f=480 \mathrm{~N}(2400)(4)$
where 480 is the factor by which the crystal frequency is divided within the processor to get the basic interrupt rate
2400 is the desired baud rate
4 is the required number of samples per bit time
$N$ is the value loaded into the MCS-48 timer when it overflows

The value N was chosen to be two (resulting in $\mathrm{f}=9.216$ MHz ) so that the operating frequency of the 8049 could be as high as possible without exceeding the maximum frequency specification of the $8049(11 \mathrm{MHz})$.

```
;
;START OF RECEIVE ROUTINE
;
1 IF RECEIVE FLRG=O THEN
    IF SERIAL INPUT=SPPCE THEN
        RECEIVE FLGG:=1
        BYTE FINISHDD FLRG:=0
    ENDF
1 ELSE SINCE RECEIVE FLRG=1 THEN
    IF SMC FLRG=0 THEN
        IF SERIFL INPUT=SPPCE THEN
            SMC FLOG:=1
            DATA:=80H
            STMPLE CNTR:=4
        ELSE SIMCE SERIRL INPUT=HRRK THEN
            RECEIVE FLRG:=0
        ENDF
        ELSE SINCE SWMC FLRG=1 THEN
            SAPPL CONTIER:=SPMPLE COUNTER-1
            IF SPMPLE CONNTER=0 THEN
                SPHPLE COUNTER:=4
                IF BYTE FINISHDD FLRG=O THEN
                    CPRRY:=SERIFL INPUT
                    SHIFT DATA RIGFT HITH CARRY
                    IF CPRRY=1 THEN
                        OXDATA: =DATA
                            IF DATA REROY FLRG=9 THEN
                                    BYTE FINISHED FLRG=1
                    ELS
                        BYTE FINISED FLRG:=1
                            OVERRLN FLRG:=1
                    ENDIF
                    ENDIF
                ELSE SINCE BYTE FINISED FLRG=1 THEN
                    IF SERIPL INPUT=HRPK THEN
                        DATA REROY FLRG:=1
                        ELSE SINCE SERIRL INPUT=SPACE THEN
                        ERROR FLPG:=1
                    ENDF
                    RECEIVE FLAG:=0
                    SWC FLRG:=0
                ENDF
            ENDF
        ENDIF
ENDIF
```

Figure 2
The timer interrupt service routine always loads the timer with a constant value. In effect the timer is used to generate an independent time base of four times the required baud rate. This time base is free running and is never modified by either the receive or transmit programs, thus allowing both of them to use the same timer. Routines which do other time dependent tasks (such as scanning keyboards) can also be called periodically at some fixed multiple of this basic time unit.
The algorithm shown in Figure 2 uses this basic clock plus a handful of flags to process the serial input data.

Once the meaning of these flags are understood the operation of the algorithm should be clear. The Receive Flag is set whenever the program is in the process of receiving a character. The Synch Flag is set when the center of the start bit has been checked and found to be a SPACE (if a MARK is detected at this point the receiver process has been triggered by a noise pulse so the program clears the Receive Flag and returns to the idle state). When the program detects synchronization it loads the variable DATA with 80 H and starts sampling the serial line every four counts. As the data is received it is right shifted into variable DATA; after eight bits have been received the initial one set into DATA will result in a carry out and the program knows that it has received all eight bits. At this point it will transfer all eight bits to the variable OKDATA and set the Byte Finished Flag so that on the next sample it will test for a valid stop bit instead of shifting in data. If this test is successful the Data Ready Flag will be set to indicate that the data is available to the main process. If the test is unsuccessful the Error Flag will be set.
The transmit algorithm is shown in Figure 3. It is executed immediately following the receive process. It is a simple program which divides the free running clock down and transmits a bit every fourth clock. The variable TICK COUNTER is used to do the division. The Transmitting Flag indicates when a character transmission is in progress and is also used to determine when the START bit should be sent. The TICK COUNTER is used to determine when to send the next bit (TICK COUNTER MOD. ULO $4=0$ ) and also when the STOP bits should be sent (TICK COUNTER = 9 4). After the transmit routine completes any other timer based routines, such as a keyboard/display scanner or a real time clock, can be executed.

```
;
; START OF TRANGNIT ROUTINE
```



```
;
;1
1 TICX COUNTER:=TICK CONNTER+1
1 IF TICK COUNIER MOO 4-0 THEN
        IF TRPNSHITTING FLRG=1 THEN
            IF TICK COUNTER=60 1010 00 BINPRY THEN
                TRPWSNITTIMG FLRG:=\emptyset
            ELSE IF TICK COUNTER=60 1801 69 BINPRY THEN
                    SEN ED MiPK
                TRFNGHITIING FLRG:=0
            ELSE SINCE TICK COUNTEROTHE RBOVE COUNT THEN
                SEDD NEXT BIT
            ENDIF
        ELSE SINCE TRRNSMITTIMG FLAG=0 THEN
            IF TRPNSHIT REQUEST FLFG=1 THEN
                XATBYT:#NTBYT
                TRRNGHIT REQUEST FLAG:=0
                    TRANSHITIING FLRG:=1
                        TICK COUNTER:=0
                SEN SHMC BIT (SPACE)
            ENDIF
        ENDIF
ENDIF
```

Figure 3

Figure 4 shows the complete receive and transmit programs as they are implemented in the instruction set of
the 8049. Also included in Fig. 4 is a short routine which was used to test the algorithm.

ISIS-II AC5-48AIPI-41 MACRD ASSEMELER, 甘2. 0

LOC OBJ
SEQ SOARCE STATEMENT

2;* *
3;* THIS PROGRAM TESTS THE FILL IUPLEX COMPMAICRTION SUFTMRRE *
4 ;* *

6 ;
7 SIMCLUDE (:F1:IRTEST. POL)
$=8$;
= 9; STRRT DF IEST ROUTINE
= $10 ; \quad===============$
$=11$;
= 12 ;
$=13$;
$=14$;
$=15$;
$=16 ; 1$ ERROR COLNT $:=0$
$=17: 1$ REPEAT
$=18 ; 2$ PATTERN: $=0$
$=19 ; 2$ INIYIRLIZE TIMER
$=20 ; 2$ CLEAR FLAGBYTE
$=21 ; 2$ FLPG1= MARRK
$=22: 2$ REPERT
$=23: 3$ IF TRANSHIT REQRIEST FLRG=0 THEN
$=24: 4$ NXTBYTE:=PATTERN
$=25: 4 \quad$ TRRHSMIT REQUEST FLRG=1
$=26 ; 3 \quad$ ENDIF
$=27: 3$ IF DRTR RERDY FLAGS=1 THEN
$=28 ; 4 \quad$ PRTTERN: $=$ OKDRTA
$=29 ; 4 \quad$ DATA REAOY FLAFA $=0$
$=30 ; 3$ ERDIF
$=31: 2$ UNTIL ERPDR FLRAS OR OUERRUN FLAGS
$=32: 2$ INCREMENT ERROR COUNT
$=33: 1$ INTIL FOREYER
$=34$ EDF

6000

8000 C5
60012400

```
36 ORG 0
    37 ;1 SELECT REGISTER BPMK 0
    38 SEL RB0
    39;1 GOTO TEST
    40 JMF TEST
    41$ INCLUDE( F1:IGRRT)
= 42;
= 43;
= 44; FSMWCHRONOUS RECEIVE/TRANSMIT ROUTINE
= 45; =================================
= 46; THIS ROITINE RECEIVES SERIRL COOE USING FIN TO AS RXD
= 47: AND CONCURRENILY TRFWSMITS USING PIN P27
= 48: NOTE:
= 49: THIS ROUTINE USES FLAG 1 TO BLIFFER THE TRANSMITTED
```



## Figure 4 (continued)




[^0]




USER SYMEDLS

| ATEMP | 9697 | BYFNFL |  | DRDYFL 9988 | ERRCNT 6 P09 | ERRFLIS 9810 | FLGBYT 90066 | MARK | 8080 | MOFTR 9021 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MFLGEY | 601 E | M MXTBY | 9023 | MTKKDAT 0820 | MSAMCT 091D | MTCKCT 801C | MXMTBY 90.22 | OHAFK | 0015 | USPRCE 6011 |
| OYFIN | 4688 | PATT | 0096 | RCYogn 9017 | KCYO10 8024 | RCH029 06S3 | RCY930 0038 | RCYO40 | 9842 | KCV045 9054 |
| RCY850 | 38.59 | RCV060 | 2005F | RCV979 9961 | RCYFLG 0101 | RES0 | RETIRN 009\％ | SHMCTR | 8005 | SPACE FFFF |
| STPBT5 | 9090 | SYMFLG | 0882 | TCKCTR G604 | TEST 0180 | TESTA 8122 | TESTB U136 | TILOP | b1看 | TIMCNT FFFE |
| TISR | 0987 | TLOP | 0192 | TREC 0124 | TRECE 8138 | TRNIFFL 9040 | TERQFL 0928 | UART | D日B | XMI） 11064 |
| XMTA1发 | 6156E | XMTB20 | 0978 | XMT049 9686 |  |  |  |  |  |  |

ASSEMELY COHPLETE NO ERRORS

Figure 4 （continued）
All mnemonics copyrighted © Intel Corporation 1979.

## MULTIPLY ALGORITHMS

Most microcomputer programmers have at one time or another implemented a multiply routine as part of a larger program．The usual procedure is to find an algo－ rithm that works and modify it to work on the machine being used．There is nothing wrong with this approach． If engineers felt that they had to reinvent the wheel every time a new design is undertaken，that＇s probably what most of us would be doing－designing wheels．If the efficiency of the multiply algorithm，either in terms
of code size or execution time is important，however，it is necessary to be reasonably familiar with the multipli－ cation process so that appropriate optimizations for the machine being used can be made．
To understand how multiplication operates in the binary number system，consider the multiplication of two four bit operands A and B．The＂ones and zeros＂in A and B represent the coefficients of two polynomials．The operation $A \times B$ can be represented as the following multiplication of polynomials：

$$
\begin{aligned}
\mathrm{A} 3 * 2^{3} & +\mathrm{A} 2 * 2^{2} \\
\mathrm{~B} & +\mathrm{A} 1^{*} 2^{1} \\
\mathrm{~B} & +\mathrm{A} 2^{3}+2^{0} \\
\mathrm{~B} 2^{2} 2^{2} & +B 1 * 2^{1}+B 0^{2} 2^{0}
\end{aligned}
$$

The sum of all these terms represents the product of $A$ and $B$. The simplest multiply algorithm factors the above terms as follows:

$$
A * B=B 0^{*}(A)^{*} 2^{0}+B 1^{*}(A)^{*} 2^{1}+B 2^{*}(A)^{*} 2^{2}+B 3^{*}(A)^{*} 2^{3}
$$

Since the coefficients of B (i.e., B0, B1, B2, and B3) can only take on the binary values of 1 or 0 , the sum of the products can be formed by a series of simple adds and multiplications by two. The simplest implementation of this would be:

```
MULTIPLY:
    PRODUCT=0
    IF BO=1 THEN PRODUCT:= PRODUCT + A
    IF B1=1 THEN PRODUCT:= PRODUCT + 2*A
    IF B2=1 THEN PRODUCT:= PRODUCT +4*A
    IF B3=1 THEN PRODUCT:= PRODUCT + 8*A
END MULTIPLY
```

In order to conserve memory, the above straight line code is normally converted to the following loop:

```
MULTIPLY:
    PRODUCT: \(=0\)
    COUNT:=4
    REPEAT
    IF \(\mathrm{B}[0]=1\) THEN PRODUCT: = PRODUCT + A ENDIF
    \(A:=2^{*} A\)
    \(B:=B / 2\)
    COUNT: = COUNT - 1
    UNTIL COUNT: \(=0\)
END MULTIPLY
```

The repeated multiplication of $A$ by two (which can be performed by a simple left shift) forms the terms $2^{*} A$, 4*A, and 8*A. The variable B is divided by two (performed by a simple right shift) so that the least significant bit can always be used to determine whether the addition should be executed during each pass through the loop. It is from these shifting and addition opera-
tions that the "shift and add" algorithm takes its common name.
The "shift and add" algorithm shown above has two areas where efficiency will be lost if implemented in the manner shown. The first problem is that the addition to the partial product is double precision relative to the two operands. The other problem, which is also related to double precision operations, is that the $A$ operand is double precision and that it must be left shifted and then the B operand must be right shifted. An examination of the "longhand" polynomial multiplication will reveal that, although the partial product is indeed double precision, each addition performed is only single precision. It would be desirable to be able to shift the partial product as it is formed so that only single precision additions are performed. This would be especially true if the partial product could be shifted into the " B " operand since one bit of the partial product is formed during each pass through the loop and (happily) one bit of the " $B$ " operand is vacated. To do this, however, it is necessary to modify the algorithm so that both of the shifts that occur are of the same type.

To see how this can be done one can take the basic multiplication equation already presented:

$$
A^{*} B=B 0^{*}\left(A^{*} 2^{0}\right)+B 1^{*}\left(A^{*} 2^{1}\right)+B 2^{*}\left(A^{*} 2^{2}\right)+B 3^{*}\left(A^{*} 2^{3}\right)
$$

and factoring $2^{4}$ from the right side:

$$
\begin{aligned}
A^{*} B & =2^{4}\left[B 0^{*}\left(A^{*} 2^{-4}\right)+B 1^{*}\left(A^{*} 2^{-3}\right)\right. \\
& \left.+B 2^{*}\left(A^{*} 2^{-2}\right)+B 3^{*}\left(A^{*} 2^{-1}\right)\right]
\end{aligned}
$$

This operation has resulted in a term (within the brackets) which can be formed by right shifts and adds and then multiplied by $2^{4}$ to get the final result. The resulting algorithm, expanded to form an eight by eight multiplication, is shown in figure 5. Note that although the result is a full sixteen bits, the algorithm only performs eight bit additions and that only a single sixteen bit shift operation is involved. This has the effect of reducing both the code space and the execution time for the routine.

I5I5-II MC5-48UPI-41 MACRO ASSEMBLER, Y2. 0

LOC OB.J SEQ SOMRCE STATEMENT

```
    1 SHACROFILE
    2 $INCLUNE(:F1:N#Y8. HED)
= 3;*************************************************************************************************
=4;* *
=5;* MPY8X8 *
=6:* *
```



```
= 8;* *
= 9;* THIS UTILITY PROYIDES PN 8 BY & UNSIGNED M&LTIPLY *
= 10;* RT ENTRY: *
=11;* A = LONER EIGHT BITS OF DESTINRTION OPERRAND *
= 12;* XR= DON'T CPRE *
= 13;* R1= POINTER TO SOURCE OPERPND (PILTIPLIER) IN INTERHAR MEMEORY *
Figure 5
```

```
        = 14;*
        = 15;* AT EXIT.
        = 16;* A = LOMER EIGHT BITS OF RESHLT
        = 17;* XA= UPFER EIGHT BITS OF RESULT
        = 18;* C = SET IF OUERFLOH ELSE CLEFRED
        = 17:*
        =20;*************************************************************************************
        21;
        22;
        23 $INCLUOE(:F1:MPYS PCL)
        = 24;1 MPY8xS.
        = 25;1 MLLTIFLICAMO[15-8]:=5
        = 25:1 COLNT:=8
        = 27:1 REPERT
        = 20:2 IF MULTIFLICAML[0]=0 THEN BEGIN
        =23.3 MLTIFLICONO =14LTIFLICFNO/2
        = 30:2 ELFE
        = 31:3 MLLTIFLICHNC[15-8]:=M&TIFLICANC[15-8]+MULTIPLIER
        =22:2 MLLTFLICAN:=㭌LTIFLICTND/2
        = 33:2 ENDIF
        = 34:2 SOHNT =COMNT-1
        = 35:1 INTIL COUNT=0
        = 25:1 END MPUSN8
        7:
        30 EOMATES
        39: =======
        40;
9002
0900?
0904
0003
    = 52 吘年
        PWOY XA,#0日
            = 53:1 COUNT:=8
B0D2 BEO8 = 54 MO'V COWNT, %
    =55:1 REPERT
    = 56 MPYSLP
    = 57:2 IF PNLTIPLICPND[0]=0 THEN BEGIN
0004 120E = 58 JB8 MFYSA
    = 59:3 MULIIPLICANG:=MULTIPLICAND/2
0806 2A =60 XCH A.XA
OQ S7 = 61 CLR C
0088 67 =62 RRC A
080942A =63 XCH A, XA
800% 67 = 54 RRC A
B01B ERO4 = 65 D.JNZ COHNT.MPY'GLF
OCDD 83 = 66 RET
```



USER STMBCLS

ASSEMELY COMPLETE MO ERPORS

## All mnemonics copyrighted © Intel Corporation 1979.

## DIVIDE ALGORITHMS

In order to understand binary division a four bit operation will again be used as an example. The following algorithm will perform a four by four division:

```
DIVIDE:
    IF 16*DIVISOR> = DIVIDEND THEN
        SET OVERFLOW ERROR FLAG
    ELSE
        IF 8*DIVISOR> = DIVIDEND THEN
            QUOTIENT[3]: = 1
            DIVIDEND: = DIVIDEND - 8*DIVISOR
        ELSE
            QUOTIENT[3]: \(=0\)
        ENDIF
        IF 4*DIVISOR> = DIVIDEND THEN
            QUOTIENT[2]: = 1
            DIVIDEND: = DIVIDEND - 4*DIVISOR
        ELSE
            QUOTIENT[2]: \(=0\)
        ENDIF
        IF 2*DIVISOR> = DIVIDEND THEN
            QUOTIENT[1]: = 1
            DIVIDEND: = DIVIDEND - 2*DIVISOR
        ELSE
            QUOTIENT[1]: \(=0\)
        ENDIF
        IF 1*DIVISOR> = DIVIDEND THEN
            QUOTIENT[0]:=1
            DIVIDEND: = DIVIDEND - 1*DIVISOR
        ELSE
            QUOTIENT[O]: \(=0\)
        ENDIF
    ENDIF
END DIVIDE
```

IF 16*DIVISOR> = DIVIDEND THEN SET OVERFLOW ERROR FLAG
ELSE
IF 8*DIVISOR> = DIVIDEND THEN
QUOTIENT[3]: = 1
DIVIDEND: = DIVIDEND - 8*DIVISOR
ELSE
QUOTIENT[3]: $=0$
ENDIF
IF 4*DIVISOR $>=$ DIVIDEND THEN
QUOTIENT[2]: = 1
DIVIDEND: = DIVIDEND - 4*DIVISOR
ELSE
QUOTIENT[2]: $=0$
ENDIF
IF 2*DIVISOR> = DIVIDEND THEN
QUOTIENT[1]: = 1
DIVIDEND: = DIVIDEND - 2* DIVISOR
ELSE
QUOTIENT[1]: $=0$
ENDIF
IF 1*DIVISOR> = DIVIDEND THEN
QUOTIENT[0]: = 1
DIVIDEND: = DIVIDEND - 1*DIVISOR

## ELSE

QUOTIENT[O]: $=0$
ENDIF
END DIVIDE

The aigorithm is easy to understand. The first test asks if the division will fit into the dividend sixteen times. If it will, the quotient cannot be expressed in only four bits so an overflow error flag is set and the divide algorithm ends. The algorithm then proceeds to determine if eight times the divisor fits, four times, etc. After each test it either sets or clears the appropriate quotient bit and modifies the dividend. To see this algorithm in action, consider the division of 15 by 5 :

| $\begin{array}{r} 00001111 \\ -01010000 \end{array}$ | $\begin{array}{r} (15) \\ (16 * 5) \end{array}$ |
| :---: | :---: |
|  | Doesn't fit-no overflow |
| 00001111 | (15) |
| -00101000 | (8*5) |
|  | Doesn't fit-Q[3] $=0$ |
| 00001111 | (15) |
| -00010100 | (4*5) |
|  | Doesn't fit-Q[2] $=0$ |
| 00001111 | (15) |
| -00001010 | (2*5) |
| 00000101 | Fits-Q[1] = 1 |
| 00000101 | (15-2*5) |
| -00000101 | (1*5) |
| 00000000 | Fits-Q[0] = 1 |

The result is $\mathrm{Q}=0011$ which is the binary equivalent of 3-the correct answer. Clearly this algorithm can (and has been) converted to a loop and used to perform divisions. An examination of the procedure, however, will show that it has the same problems as the original multiply algorithm.

The first problem is that double precision operations are involved with both the comparison of the division with the dividend and the conditional subtraction. The second problem is that as the quotient bits are derived they must be shifted into a register. In order to reduce the register requirements, it would be desirable to shift them into the divisor register as they are generated since the divisor register gets shifted anyway. Unfortunately the quotient bits are derived most significant bits first so doing this will form a mirror image of the quotient-not very useful.
Both of these problems can be solved by observing that the algorithm presented for divide will still work if both sides of all the "equations" involving the dividend are divided by sixteen. The looping algorithm then would proceed as follows:

```
DIVIDE:
    QUOTIENT:=0
    COUNT:=4
    DIVIDEND: = DIVIDEND/16
    IF DIVISOR> = DIVIDEND THEN
    OVERFLOW FLAG:=1
    ELSE
    REPEAT
        DIVIDEND: = DIVIDEND*2
        QUOTIENT:= QUOTIENT*2
        IF DIVISOR> = DIVIDEND THEN
            QUOTIENT: = QUOTIENT + 1/*SET QUOTIENT[0]*/
            DIVIDEND: = DIVIDEND - DIVISOR
        ENDIF
        COUNT:= COUNT - 1
    UNTIL COUNT = 0
    ENDIF
END DIVIDE
```

When this algorithm is implemented on a computer which does not have a direct compare instruction the comparison is done by subtraction and the inner loop of the algorithm is modified as follows:

```
*
*
REPEAT
    DIVIDEND: = DIVIDEND*2
    QUOTIENT: = QUOTIENT*2
    DIVIDEND: = DIVIDEND - DIVISOR
    IF BORROW = O THEN
        QUOTIENT: = QUOTIENT + 1
    ELSE
        DIVIDEND: = DIVIDEND + DIVISOR
    ENDIF
    COUNT: = COUNT - 1
UNTIL COUNT =0
*
```

An implementation of this algorithm using the 8049 instruction set is shown in figure 6. This routine does an unsigned divide of a 16 bit quantity by an eight bit quantity. Since the multiply algorithm of figure 5 generates a 16 bit result from the multiplication of two eight bit operands, these two routines complement each other and can be used as part of more complex computations.

ISIS-II MCS-43.UPI-41 MACRO RSSEMELER, V2.0

LOR OBJ SEQ SOURCE STATEMENT

| 1 FMPCROFILE |  |  |
| :---: | :---: | :---: |
| 2 SINCUMOE (:F1:DIY16. HED) |  |  |
|  |  |  |
| = 4;* |  | * |
| = 5;* | DIY16 | * |
| $=6 ; *$ |  | * |
|  |  |  |
| = 8;* |  | * |
| = 9;* | THIS UTILITY PROYIDES AN 16 BY 8 INSIGNED DIYIDE | * |
| = 10;* | AT ENTRY: | * |
| = 11;* | A = LOMER EIGHT BITS OF DESTINATION OPERAMD | * |
| = 12;* | $X A=$ UPPER EIGHT BITS OF OIVIDEND | * |
| = 13;* | R1 = PDINTER TO DIUISOR IN INTERNPL MEMORY | * |
| = 14;* |  | * |
| = 15;* | AT EXIT: | * |
| = 16;* | $A=$ LOWER EIGHT BITS OF RESILI | * |
| = 17;* | X $A=$ REMAINDER | * |

Figure 6
All mnemonics copyrighted © Intel Corporation 1979.

```
LOC OBJ
0002
0003
    49 KA EOU R2
50 COLNT EQUI R3
51;
52 $E.JECT
53 $INCLIDE(:F1:DIY16)
= 54;1 DIH16:
0800 29
= 55 DIY16: XCH A,XA ; ROUTINE WORKS WOSTLY WITH BIIS 15-8
= 56;1 COUNT:=8
6001 B688 = 57 MOY COUNT, *S
= 58;1 DIYIDENCX 15-8]:=DIYIDEMCK 15-8 -0IVISOR
800337 = 59 CFL A
000461 = 69 ADD A. PR1
0005 37 = 61 CPL A
    = 62;1 lF BORROW=0 THEN /* IT FIIS*/
0006 F688 = 63 JC DIYIA
    = 64:2 SET OYERFLOW FLRG
gne8 AT =65 CPL C
00990424 = 66 JMF DIVIB
    = 67:1 ELSE
    = 68 DIWIH:
    = 69:2 KESTORE DIVIDEND
9POB 61 = 70 ADD A, ER1
    = 71:2 REPEAT
    = 72 DIVILP:
    = 73:3 DIYIDEND:=OIYIDEND*2
```



Figure 6 (continued)
All mnemonics copyrighted © Intel Corporation 1979.

## BINARY AND BCD CONVERSIONS

The conversion of a binary value to a BCD (binary coded decimal) number can be done with a very straightforward algorithm:

```
CONVERT_TO_BCD:
    BCDACCUM:=0
    COUNT:= PRECISION
    REPEAT
        BIN:= BIN * 2
        BCD:=BCD * 2+CARRY
        COUNT:= COUNT - 1
    UNTIL COUNT=0
END CONVERT_TO_BCD
```

The variable BCDACCUM is a BCD string used to accumulate the result; the variable $B I N$ is the binary number to be converted. PRECISION is a constant which gives the length, in binary bits of BIN. To see how this works, assume that BIN is a sixteen bit value with the most significant bit set. On the first pass through the loop the multiplication of BIN will result in a carry and this carry will be added to BCD. On the remaining passes through the loop BCD will be multiplied by two 15 times. The initial carry into BCD will be multiplied by $2^{15}$ or 32678, which is the "value"' of the most significant bit of BIN. The process repeats with each bit of BIN being introduced to BCDACCUM and then being scaled up on successive passes through the loop. Figure 7 shows the implementation of this algorithm for the 8049.

ISIS-11 MC5-43/UPI-41 MACRO RSSEMELER, Y2. Й

LOC OBJ SEQ SOURCE STATEPENT

SMACROFILE
SINCLUDE (:F1:CONBCD

$=4$ i
$=5: \operatorname{CONECD}$ *
= 6;* *

= 8;*
$=9: *$ THIS IJTILITY CONYERTS A 16 BIT BINAPY YALIIE 10 BCD *
= 10;* AT ENTRY *
$=11 ; * \quad A=$ LOHEF EIGHT BITS OF BIHARY YALUE
= 12;* 3 : $\mathrm{K}=$ IJPPER EIGHT BIIS OF BINARY YRLUE *
$=13 ; * \quad$ RQ $=$ POINTER TO A FACKED BCO STRING *
= 14:* *
= 15 :* AT EXIT . *
$=16 ; * \quad A=$ LHOEFINED *
= 17;* $\mathrm{ZA}=\mathrm{I}$ IRDEFIRED *
$=18 ; * \quad C=$ SET IF OYERFLOH ELSE ILERRED *
$=19 ; * \quad *$

21 ;
22 ;
23 SINCLIAE ( F1:CONBCD. POL)
$=24 ; 1$ CONYERT_TO_BCD
$=25 ; 1$ ECDACC: $=0$
$=26: 1$ COHNT $=16$
$=27.1$ FEPEAT
$=28: 2 \quad \mathrm{BIN}:=\mathrm{BIN} * 2$
$=29: 2 \quad B C D:=B C D * 2+C A R R Y$
$=30$;2 IF CRRRY FROM BCCFACC GOTO ERROR EXIT
$=31 ; 2$ COUNT: $=$ COUNT-1
$=32 ; 1$ INTIL COANT $=9$
$=33 ; 1$ END CONYERT_TO_BCD
34 ;
35 ; EROATES
36: =ニ====
37 ;

8002
0003
8504
0093
38 呺
39 COUNT EQU
39 COUNT EQU R3
4 ICNT EQU
$k 4$
41 ;
42 DIGPR ERU 3
43:
44 SE.JECT

$=46$;
0055 = 47 TEMP1 SET R5
$=48$;
= $49: 1$ CONMERT_TO_BCD
$=50 \mathrm{CNBCD}$
$=51 ; 1$ BCDACC: $=9$
180928


USER SHMBRLS


HSSEMEL'Y COMFLETE, NO ERRORS

The conversion of a BCD value to binary is essentially the same process as converting a binary value to $B C D$.

```
CONVERT_TO_BINARY
    BIN: = 0
    COUNT: = DIGNO
    REPEAT
        BCDACCUM: \(=\) BCDACCUM * 10
        BIN: = 10 * BIN + CARRY DIGIT
        COUNT: = COUNT - 1
    UNTIL COUNT \(=0\)
END CONVERT_TO_BINARY
```

The only complexity is the two multiplications by ten. The BCDACCUM can be multiplied by ten by shifting it left four places (one digit). The variable BIN could be multiplied using the multiply algorithm already discussed, but it is usually more efficient to do this by mak-
ing the following substitution:

$$
\mathrm{BIN}=10^{*} \mathrm{BIN}=(2)^{*}(5)^{*}(\mathrm{BIN})=2 *(2 * 2+1)^{*} \mathrm{BIN}
$$

This implies that the value 10 * BIN can be generated by saving the value of BIN and then shifting BIN two places left. After this the original value of BIN can be added to the new value of BIN (forming 5 * BIN) and then BIN can be multiplied by two. It is often possible to implement the multiplication of a value by a constant by using such techniques. Figure 8 shows an 8049 routine which converts BCD values to binary. This routine differs slightly from the algorithm above in that the BCD digits are read, and converted to binary, two digits at a time. Protection has also been added to detect BCD operands which, if converted, would yield binary values beyond the range of the result.

ISIS-I! MCS-43/UPI-41 MRCRO ASSEMELER, Y2. 0

LOC OET SEQ SOUPCE STATEMENT

```
    1 $HACROFILE
    2 $INCLINE( F1:CONBIN. HED)
= 3;**********************************************************************************************
= 4;***
= 5;* CONBIN *
=6;* *
```



```
= 8;* *
= 9;* THIS UIIILITY CONYERTS A 6 DIGIT BCD URLUE TO BINARYY *
= 10:* AT ENTRY. *
=11;* RG= FOINTER TO A PRCKED BCD STRING *
= 12:* *
= 13;* AT EXIT: *
= 14;* A = LOMER EIGHT BITS OF THE BINFRY RESUHTI
= 15;* Xfi= IPPER EISHT BITS OF THE EINPFY RESULT *
= 16;* C = SET IF DYERFLOW ELSE CLEARED *
= 17;* *
= 18:*********************************************************************:**************
        19;
        28;
        21 $INCLUDE(:F1:SINBIN. PDL)
= 22;
= 23;
= 24;1 CONMERT_TO_BINARY
= 25;1 POINTER0:=POINTERO+DIGIITPAIR-1
= 26;1 COUNT:=DIGITPAIR
= 27;1 BIN:=8
= 23:1 REPERT
= 29:2 EIN:=BIN*16
= 30;2 BIN:=BIN+MEM(RO)[7-4]
= 31:2 BIN:= BIN*10
= 32:2 BIN:=BIN+MEM(RO)[3-0]
```



| LOC. OB.J | SEQ | SOIJRCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 09221300 | $=88$ | ADOC | A, \#0日 |  |
| 8824 2F | $=89$ | XCH | A, XA |  |
| 0085 +624 | $=98$ | JC | CORAER |  |
|  | $=91: 2$ | POINTERO | =POINTER0 |  |
| 0027 c8 | $=92$ | OEC | R0 |  |
|  | $=93: 2$ | COURT : $=0$ | WT-1 |  |
|  | = 94:1 INNI | IL Cound |  |  |
| 0028 EB68 | $=95$ | D.N2 | COINT, CO |  |
|  | $=96: 1$ END | CONVERT | TO_BINAR' |  |
| 0022 83 | $=97$ COMEER | : PET |  |  |
|  | $=98$ SEJECT |  |  |  |
|  | = 99 ; |  |  |  |
|  | = 1400 ; |  |  |  |
|  | $=181$; | UTILIT | T0 MLTI | PLY BIN EY 10 |
|  | $=102$; . | CRRRY | ILL BE SE | T IF OVERFLOW OCCURS |
|  | $=103$; |  |  |  |
| gazb AD | $=104$ Coder | ( MO | TEMP1, A | - SAME A |
| 6022 2 H | $=145$ | XCH | R, XA | ; SAME XA |
| 8020 AE | $=106$ | MOY | TEMF2, A |  |
| b92E 2 A | $=197$ | XCH | A, ${ }^{\text {X }}$ |  |
|  | $=108$; |  |  |  |
| 802 F 97 | $=109$ | CLR | C |  |
| 06397 | $=110$ | RLC | A | ; BIN: $=\mathrm{BIN} * 2$ |
| 88312 2 | $=111$ | XCH | A, X ${ }^{\text {A }}$ |  |
| 0932 F7 | $=112$ | RLC | A |  |
| 00332 A | $=113$ | XCH | A, XR |  |
| 0034 F646 | $=114$ | J. | CONG1E | ERROR ON OVERFLON |
|  | $=115$; |  |  |  |
| 0936 F7 | = 116 | RLS. | H | ; BIN $:=$ BIN*4 |
| 0037 2h | $=117$ | XCH | A, XA |  |
| 0638 F7 | $=118$ | RLC | H |  |
| 093927 | $=119$ | XCH | A. XA |  |
| 0634 F646 | $=128$ | IT | CONBEIE | ; ERROR ON OYERFLON |
|  | = 121 ; |  |  |  |
| 8035 60 | $=122$ | PRD | A, TEMF1 | ; BIN $:=$ BIN*5 |
| 90302 C | $=123$ | XCH | A. $\mathrm{XA}^{\text {A }}$ |  |
| DGEE TE | $=124$ | PDOC | A. TEMF2 |  |
| O63F 2R | $=125$ | XCH | A. CR |  |
| 0049 F646 | $=126$ | JC | COHR1E | ERFOR ON OYERFLOW |
|  | = 127 ; |  |  |  |
| 6042 F7 | $=128$ | RLC | A | ; $\mathrm{BIN}=\mathrm{=} \mathrm{IN} * 10$ |
| 0943 2A | $=129$ | XCH | A, XB |  |
| 0044 F7 | $=130$ | RLC | A |  |
| 8045 2R | $=131$ | XCH | A, XA |  |
|  | $=132$; |  |  |  |
| 004683 | $=133$ CONB1E | : RET |  |  |
|  | $=134$ |  |  |  |
|  | $\begin{aligned} &= 135 ; \\ & 136 \end{aligned}$ |  |  |  |

USER SYMBOLS

TEMP1 0985 TEMF2 0896 'K 18982
ASSEMELY COMPLETE, NO ERRORS
real time available to the 8049 will be consumed by the serial link. This implies that an 8049 running full duplex serial I/O will still outperform earlier members of the family running without the serial I/O requirement. It is also possible to run this program in an 8048 or 8748 at 1200 baud with the same 42 percent CPU utilization.
The execution times for the other routines that have been discussed have been summarized in Table 1. All of these routines were written to maintain maximum useability rather than minimum code size or execution time. The resulting execution times and code size are therefore what the user can expect to see in a real application. The results that were obtained clearly show the efficiency and speed of the 8049. The equivalent times for the 8048 are also shown. It is clear that the 8049 represents a substantial performance advantage over the 8048. Considering, in most applications, that the 8048 is
maveisyumen ivo mucti computer power for a singie chip approach.

|  | EXECUTION TIME (MICROSECONDS) |  |  |
| :---: | :---: | :---: | :---: |
|  | BYTES | 8049 | 8048 |
| MPY8 | 21 | 109 | 200 |
| DIV 16 | 37 | $\begin{aligned} & 183 \text { MIN } \\ & 204 \text { MAX } \end{aligned}$ | $\begin{aligned} & 335 \text { MIN } \\ & 375 \text { MAX } \end{aligned}$ |
| CONBCD | 36 | 733 | 1348 |
| CONBIN | 70 | 388 | 713 |

Table 1. Program Performance

A High-Speed Emulatorfor Intel MCS-48 ${ }^{\text {TM }}$I. Purpose and Scope5-3
Microcomputers II. The HSE-49 ${ }^{\text {TM }}$ Development Tool ..... 5-3
III. General Hardware Overview ..... 5-3
IV. Interprocessor Communication ..... 5-5
V. Command Description ..... 5-6
VI. System Limitations ..... 5-9
VII. Hardware Configurations ..... 5-10
Appendix A. Schematic Diagrams ..... 5-12
Appendix B. Monitor Listings ..... 5-16
Appendix C. Command Summary ..... 5-104
Appendix D. Error Messages ..... 5-104

## I. PURPOSE AND SCOPE

This Application Note presents a description of the design and operation of a high-speed emulator for the Intel ${ }^{(\$ 1}$ MCS-48 ${ }^{\text {TM }}$ family of single chip microcomputers. The HSE-49 ${ }^{\text {TM }}$ emulator provides a simple and inexpensive means for executing and debugging 8049 programs which require the full $11-\mathrm{MHz}$ operating speed of the part.
Section II of this Application Note describes some of the features of this development tool and how it may be used. Section III briefly discusses the hardware used to implement these features, while Section IV describes the manner in which program execution status is made available to the operator.

A detailed description of all of the operator commands is presented in Section $V$ of this note, along with the modifiers and options which may be specified for each command. Known restrictions and limitations of the HSE-49 system are listed and explained in Section VI. Section VII shows how the basic circuit may be modified to provide options on memory organization, I/O configurations, etc.
Full schematics of the system hardware, as well as monitor software listings, are presented in Appendices $A$ and $B$, respectively. A short summary of the command syntax is presented in Appendix C,. Appendix D explains the error message codes which may appear during use.
It is assumed that the reader is already familiar with the operation of the 8048 or 8049 microcomputers. Some knowledge of the 8048 architecture is needed to understand sections of the command and modifier descriptions. Most users will already have this background. Other readers are referred to the MCS-48 Microcomputer User's Manual, Intel publication number 9800270.

## II. THE HSE-49 DEVELOPMENT TOOL

In essence, the HSE-49 emulator provides the user a means for executing an MCS-48 program located in external RAM rather than internal ROM or EPROM. This allows programs being debugged to be modified easily and quickly during the debug cycle. A user's program may be entered into system RAM either manually or via a serial link from a host computer such as an Intellec® Microcomputer Development System. Once loaded, the program can be modified using an on-board keyboard and display, and executed in real-time in a number of breakpoint modes. The internal state of the processor, including RAM, accumulator, timer/counter, and status register contents, can also be read and modified through the keyboard.
Breakpoint and debug facilities are extremely flexible. The following execution modes are provided.

- Programs may be run in full ( 11 MHz ) real time;
- Programs may be single-stepped;
- In break mode, programs run in full real time until break occurs;
- Breaks may be triggered by either program or external data RAM accesses;
- Any number of breakpoints may be used in any combination;
- "Auto-Step" operation causes the current program counter and Accumulator contents to be printed on the display for a short time on every instruction cycle;
- "Auto-Break" provides the above display only when a break flag is encountered, with real time operation otherwise;
- While running in non-break mode, a TTL-level pulse is generated whenever a break flag is encountered. This signal may be used to trigger an oscilloscope or Logic Analyzer to assist in hardware and software debug.
- While running in any mode, the keyboard and display are "alive". Execution may be suspended or terminated by commands from the keyboard.


## Intent of this Note

While the HSE-49 emulator can assist a new microcomputer user in becoming familiar with the 8048 and 8049 microcomputers, its inherent debug capabilities will also prove helpful to design engineers. The design could be used for new system development and verification or adapted for prototype production.
The main concern in designing the HSE-49 emulator was to keep the basic design simple, while maximizing the system's flexibility. The design allows the use of jumpers, hardware and software switches, etc. to allow the user to reconfigure the system according to the way he dedicates chip-select pins, I/O, etc. The emulator can be changed to fit each user's unique needs, rather than forcing the user to alter his needs to what is provided.
The primary intent of note is to provide the reader with the information needed to reconstruct and make full use of the HSE-49 emulator. Less emphasis is placed on describing how the hardware operates or how the commands are implemented. This information may be found in the schematic diagrams and software listings included in the Appendices.

## III. GENERAL HARDWARE OVERVIEW

## User Program Emulation

The actual errulation of the user's program is done using an 8039 microcomputer (IC29 on the schematics in Appendix A) executing a program stored in external RAM. The basic minimum configuration includes the 8039 microcomputer, an 8282 address latch (IC19), and 2K bytes of 2114 RAM to use for program development and real-time execution (ICs B1, C1, B2, and C2). Additional RAM may be added to allow the user to expand his program and data memory to 4 K each. (If an $11 \cdot \mathrm{MHz}$ crystal is used with the microcomputer, type 2114-3 RAMs must be used.)
keyboard and display, interpret and implement commands, drive serial interfaces, etc. In general, the master processor is used to interface the execution processor's memory spaces with the outside world and control the operation of the execution processor. In this note the two processors will be abbreviated "MP" and "EP", respectively. Figure 1 shows how the two processors interrelate with the rest of the system. system.

## Keyboard/Display

The 33-key keyboard shown in Figure 2 includes a 16-key hexidecimal keypad and 17 special function keys for specifying commands and modifiers. Readers already
ditional keys are used to generalize and augment the PROMPT-48 capabilities, as described in Section V.

The eight-character seven-segment display (DS1-DS8) is used for displaying addresses, data, and pseudoalphanumeric messages. The display responses printed in Section $V$ and throughout this note use a mix of upper and lower case letters to indicate what seven-segment patterns appear. An 8243 (IC9) and eight DIP packages (resistor packs, current buffers, etc.) are used for multiplexing the display and scanning the keyboard.

## Breakpoint Detection

Breakpoints are specified and detected using a 2102A $1 \mathrm{~K} \times 8$ RAM corresponding to each pair of 2114s (ICs A1


Figure 1. HSE-49 ${ }^{\text {TM }}$ Emulator Signal Flow Dlagram


Figure 2. HSE-49 ${ }^{\text {TM }}$ Emulator Command Keyboard Organization
and A2). In effect, each program or data address accesses a 9 -bit word. Eight bits are used normally for code or data storage. The ninth bit, accessed in parallel with the other eight, is used to indicate if a breakpoint has been set for that address. This output, when asserted, is latched (IC27 and IC36) and used to halt the . execution processor via the single-step input. (In other modes, the break logic can be reconfigured to set the break requested flip-flop on any EP machine cycle or any EP "MOVX" instruction.)

## Link Register

An 8212 8-bit latch (IC18) is used to communicate data and commands between the master and control processors. Under control of the MP, this register, called the "Link" register, may be logically mapped into either the program or data RAM address spaces. When this is done, the 2114 s in the respective memory space are disabled and the link responds to all accesses, regardless of address. The link will be discussed in greater detail in Section IV.

## Control Logic

In addition to the devices mentioned above, the minimum configuration requires about 10 additional ICs for bus arbitration, system control, and breakpoint and single-step logic. Additional parts may be optionally added for serial port interfacing, I/O reconstruction, etc.

## MP Monitor

The monitor program executed by the MP includes commands for filling, reading, or writing the various memory spaces, including the execution processor's program RAM, external ('MOVX') data RAM, accumulator, PSW, PC, timer/counter, working registers, and internal RAM; to execute the user's program from arbitrary addresses in various debugging modes; and to upload or download object or data files from diskettes using an In tellec ${ }^{\infty}$ development system. No special software is needed for the Intellec ${ }^{\oplus}$ other than ISIS Version 3.4 or later. The data format is compatible with the standard Intel hex file format produced by ASM-4; the baud rate may be altered from 110 baud (default state) up to 2400
baud from the on-board keybad. Blocks of data may be transmitted to a CRT or printer and displayed in a tabular format.

## IV. INTERPROCESSOR COMMUNICATION

## Program Break Sequence

When the MP detects that the EP has been halted by the breakpoint hardware, or when the operator presses a key while the program is executing, the program break sequence is initiated. The low-order 23 bytes of user program memory is read into a buffer within the internal RAM of the MP. A short program for reading and transmitting internal EP status is written over the loworder program memory. (This is one of several "minimonitors" overlayed over the user program area.) The link register is mapped logically over the user program memory, and loaded with the 8049 machine code for a "CALL" instruction to the mini-monitor program area. The EP is then allowed to fetch a single instruction from the link, i.e., the "CALL" to the mini-monitor is forced onto the EP data bus.

From this point on, the EP executes code contained in the mini-monitor. The link is logically mapped over the data RAM address space (whether or not any 2114 data RAMs are present). A block diagram of the system at this point is shown in Figure 3. The break logic is reconfigured so that any "MOVX" (RD or WR) operation executed by the EP will cause it to halt.

For example, after entering the first mini-monitor, the EP executes a "MOVX @RO,A" instruction. This writes the contents of the accumulator prior to the execution termination into the link, and causes the EP to halt. The MP may then read and retain the link contents to determine the EP accumulator value. The EP timer/counter and PSW are preserved in the same manner.

## Accessing EP Internal RAM

After reading and saving EP internal status, the MP loads a different mini-monitor into the same RAM area. This monitor allows the internal RAM of the EP to be read and written by the MP by passing address and data


Figure 3. Communication between EP \& MP
values between the two processors using the link register.
This is needed for two reasons. First, the EP program counter prior to the forced "CALL" instruction may be derived from the EP stack contents, and may be modified to cause the EP to resume execution at any desired address. Secondly, the internal RAM of the EP may then be accessed and modified in the process of executing a number of the monitor commands.

## Resuming User Program Execution

In order to resume user program execution, a statusrestoration mini-monitor is overlayed. This restores the EP internal status using a scheme analogous to the one in which the status was originally saved. The final step of the last mini-monitor is an "RETR" instruction, after which the EP is again halted. The low-order program memory saved earlier is rewritten into the appropriate area, the break logic is reconfigured for the desired execution mode, and the EP is released to run at full speed until the next break situation is encountered.

Note that all commands are implemented using "logical" rather than "physical" addressing. Thus the operator need not be concerned with the intricacies of the system design. For example, when any monitor command refers to low-order user program memory, the appropriate byte of storage within the MP internal RAM is accessed instead. If the location is altered, the internal RAM is modified appropriately. When program memory is reloaded prior to resuming user program execution, the modified version of the user program will be the one loaded.

| Baud | HR06 | HR07 |
| :---: | :---: | :---: |
| 110 | 93 H | 04 H |
| 150 | 96 H | 03 H |
| 300 | 45 H | 02 H |
| 600 | 9 H | 01 H |
| 1200 | 44 H | 01 H |
| 2400 | 1 AH | 01 H |

Table 1. Serial Interface Data Rate Parameters

## V. HSE-49 COMMAND DESCRIPTION

Whenever the characters "HSE-49" are present on the system display, a command string may be entered by the operator. In general, all command strings consist of a basic command initiator, an optional command modifier or type-designator, and a number of parameters or delimiters entered as hexidecimal digits. A command is executed, or a command in progress terminated, by pressing the [END/.] key. Logical default values are assumed for the modifier and parameters if either (or both) are omitted. A defualt parameter assumed for the command modifier will be presented on the display when the first parameter is entered.
Each parameter is a string of up to three hexidecimal digits. If more than three digits are entered, only the most recent three are considered. This allows an erroneous digit to be corrected without respecifying the entire command. A parameter is completed by pressing the [NEXT/,] key. Some commands may only need the
low order part of a parameter; i.e., a command incorporating a data byte (such as [FILL]) will use only the low-order 8 bits of the corresponding parameter; Internal RAM and hardware register addressing uses only seven. In each case, higher order bits are ignored.
A command string is terminated and the command invoked by pressing the [END/.] key. The command will also be invoked by pressing the [NEXT/,] key when no additional parameters are allowed. A command string may be aborted at any point before the command is invoked by pressing the [CLEAR/PREV] key, and the sign-on message will appear.

## Errors

An illegal command string, command terminator, or hardware failure will cause an error message and error code number to appear on the display (e.g., "Error-3"). When this occurs, the monitor can be returned to command mode by pressing the [CLEAR] or [END/.] keys. An explanation of the various error codes is given in Appendix D.

## Command Classes

Commands for the HSE-49 emulator are divided into general classes, where all commands in each class have the same choice of options or modifiers. A brief description of each command, followed by a description of the allowed options, is presented below by class.

## Data Manipulation/Control Command Group

Commands:

## [EXAM/CHA]

Display Response - "ECh."
Function - Examine/change memory location.
Causes the memory address specified to be read and presented on the display. New data may be entered (if desired) from the hexidecimal keypad. New data is verified before appearing on the display. Subsequent or previous locations may be read by pressing the [NEXT/,] or [PREV] keys, respectively. Command terminated with [END/.] key.
[FILL]
Display Response - "FIL."
Function - Fill range of memory addresses with a single data value.

Fill the appropriate memory space between the addresses specified by the first two parameters with the low-order byte of the third parameter. If second parameter less than first, only the location specified by the first is affected. If third parameter omitted, zero is assumed. If second and third parameters omitted, individual address specified is cleared. Command is useful for setting a large range of breakpoints; e.g., all of page 3 may be enabled for break with the command:
[FILL][PROG BRK]<300>[, $<3$ FF $>[, \ll 1>[$.]
[LIST]
Display Response - "LSt."
Function - List memory to output device through HSE-49 serial port.

Display the contents of a range of addresses given by two parameters to a teletype or CRT screen. Data is formatted, 16 separated bytes per line, with the starting address of each line printed. If used with an Intellec ${ }^{\top}$ system, the operator first uses ISIS-II to transfer the TTY input to the CRT output ("COPY :TI: TO :CO:') then invokes this command from the keypad. Alternatively, any ISIS device or disk file name(:TO:, :LP:, :F1:HRDREG.SAV, etc.) may be used as the destination.

## [DNLOAD]

Display Response - "dnL."
Function - Download memory through HSE-49 serial port

Load data in hex file format through the serial input port. If used with Intellec ${ }^{\text {® }}$ system, the operator first invokes this command from the keypad, then uses ISIS-II to transfer a disk file to the teletype port ('COPY : Fn:file.HEX TO :TO:').
The use of the checksum field for the download command is expanded slightly over the Intel hex file format standard. If the first character of the checksum field is a question mark ("?'), the checksum for that record will not be verified. This allows large object files produced by the assembler to be patched using the ISIS text editor without the necessity of manually recomputing the checksum value.

## [UPLOAD]

Display Response - "UPL."
Function - Upload memory through HSE-49 serial port.

Output the contents of a range of addresses specified by the two parameters through the HSE-49 serial port in standard Intel hex file format. If used with Intellec ${ }^{\oplus}$ system, the operator first uses ISIS-II to transfer the TTY input to a disk file ('COPY :TI: TO :Fn:file.HEX'), then invokes this command from the keypad.

Data types allowed:
[PROG MEM]
Display Response - "Pr."
Function - User program memory.
Memory used to develop and execute user program. Addresses 000 through 7FF are the execution processor's memory bank 0; 800 through FFF are memory bank 1.

Function - Register memory and RAM.
Internal RAM of execution processor. Locations $0-7$ are working register bank $0 ; 18-1 \mathrm{~F}$ are working register bank 1 . Only the low-order 7 bits of an address are considered.

## [DATA MEM]

Display Response - "dA."
Function - External data memory (if installed).
Memory accessed by execution processor "MOVX A,@Rr" or "MOVX @Rr,A" instructions. High-order 4 bits may or may not be relevant, depending on jumpering option selected (explained in Section VII of this note).

## [HARD REG]

Display Response - "Hr."
Function - Hardware registers.
The execution processor (EP) hardware registers (accumulator, timer/counter, etc.), as well as several parameters for controlling HSE-49 system status, are accessible through this catch-all memory space. Addresses are as follows:

$$
00-E P \text { accumulator. }
$$

01 - EP PSW.
Bits correspond to 8049 PSW except that bit 3 (unused in the 8049) is used to monitor and alter the state of F1. Bits 2-0 correspond to the stack pointer value after the EP executes a CALL to the mini-monitor; i.e., one greater than when EP was running the user's program.
02 - EP timer/counter.
03 - EP internal RAM location 00.
(This value is also accessible through [REGISTER] space.)
04 - EP program counter (low byte).
05 - EP program counter (high nibble).
06-07 - HSE-49 serial interface baud rate parameters. Defaults to 110 baud; other rates may be selected by loading the values listed in Table 1.
08 - HSE-49 automatic sequencing rate parameter. Used in [GO][AUTO STP] and [GO][AUTO BRK] execution commands. $00 \rightarrow$ fastest; FF $\rightarrow$ slowest. Defaults to 20 H ; approximately two steps per second.
09 - Monitor version/release number (packed
OA-0F - Currently unused by the monitor program.
10-7F - Variables used by master processor (MP) monitor. Should not be altered by operator.
[PROG BRK]
Display Response - "Pb."
with breakpoints enabled ([GO][W/ BRK] and [GOI[AUTOBRK]). Break will occur if enabled byte is read as the first or last byte of a 2-byte instruction, or read in executing a MOVP, MOVP3, or JMPP instruction. Memory is only 1 bit per location; 00 indicates continue, 01 causes a halt. Addresses 000 through 7FF are the execution processor's memory bank $0 ; 800$ through FFF are memory bank 1.

## [DATA BRK]

Display Response - "db."
Function - External data RAM breakpoint memory.
Memory space used to indicate points where data accesses should halt when running in a mode with breakpoints enabled ([GO][W/ BRK] and [GOI[AUTOBRK]). Memory is only 1 bit per location; 00 indicates continue, 01 causes a halt. High-order 4 bits of breakpoint address may or may not be relevant, dependent on jumpering option selected for the corresponding data RAM (explained in Section VII of this note).

## User Program Execution Control Group

Commands:
[GO]
Display Response - "Go."
Function - Begin execution.
If a parameter is given as part of the command string, execution will begin at that address. Otherwise, the EP program counter (hardware registers 04 and 05 ) will be used. These will contain the program counter from an earlier program execution break unless they have since been explicitly modified by the operator.
If command is terminated by [END/.], the EP's F1, PSW and stack pointer will be cleared. If command string is terminated by [ $N E X T /$,], PSW will be taken from the EP PSW contents (hardware register 01).
While running the user's program, the characters "-run-." are written on the display. Execution may be halted and another command initiated by pressing the appropriate command key. Execution may be suspended at any time in any mode by pressing the [END/.] key. This will cause the current value of the execution processor program counter and accumulator to appear on the display in the form "PC.234-56". System status is saved in the appropriate hardware registers. At this point, or when an enabled breakpoint is encountered, pressing the [ $N E X T /$,$] key will cause the program to con-$ tinue in the same mode as before. Any other command may be invoked by pressing the appropriate command string.

## [GO/RESET]

Display Response - "Gr."
All mnemonics copyrighted © Intel Corporation 1976.
user s program rrom iocation U00H. No parameters are allowed. F0, F1, PSW, stack printer, memory bank flip-flop, etc., are cleared.
Note that this command does not require the use of mini-monitors to initiate program execution. As the last phase of the program development cycle, the 2114 program RAMs and address decoder may be removed and replaced by a ROM or EPROM part (not shown in schematics). This command may be used to start execution when the program RAM has been removed. No interrogation of EP status or internal RAM may be done, nor are break or singlestep modes allowed in this case, though the 2102A breakpoint RAM outputs may still be used to trigger a logic analyzer.

Execution modes allowed:

$$
\begin{aligned}
& \text { [NO BRK] } \\
& \text { Display Response - "nb." }
\end{aligned}
$$

Function - Without breakpoints.
Full-speed execution without breakpoints enabled. Does not affect the state of the breakpoint memories.
[SING STP]
Display Response - "SSt."
Function - Single Step.
Step through program one instruction at a time. After each instruction is executed, execution halts with the current value of the Execution Processor Program Counter and Accumulator appearing on the display in the form "PC. 234-56". System status is saved in the appropriate Hardware Registers. At the point, [NEXT/,] will cause the program to execute one more instruction, or any other command may be invoked by pressing the appropriate command string. Does not affect the state of the Breakpoint Memories.

## [W/ BRK]

Display Response - "br."
Function - With breakpoints.
Full-speed execution with breakpoints enabled. When a breakpoint is encountered, execution halts with the current value of the execution processor program counter and accumulator appearing on the display in the form "PC.234-56". System status is saved in the appropriate hardware registers. At this point, [NEXT.,] will cause the program to continue until the next breakpoint is reached, or any other command may be invoked by pressing the appropriate command string.

## [AUTO STP]

Display Response - "ASt."
Function - Automatically sequence through a series of instructions.

Step through program one instruction at a time. After each instruction is executed, execution halts with the current value of the execution processor program counter and accumulator appearing on the display in the form "PC.234-56". System status is saved in the appropriate hardware registers. Execution resumes after a time determined by contents of hardware register 08. Does not affect the state of the breakpoint memories.

## [AUTO BRK]

Display Response - "Abr."
Function - Automatically sequence between breakpoints.

Execute a series of instructions in real time between breakpoints. When breakpoint is encountered, halt EP temporarily while program counter and accumulator contents are displayed, then continue. Display is sustained after execution resumes. Does not affect the state of the breakpoint memories.

## Breakpoint Control Command Group

Commands:
[B]
Display Response - "Stb."
Function - Breakpoint set.
Set breakpoint for the address given. Multiple breakpoints may be set by entering additional addresses, separated by the [NEXT/,] key. Command terminated by pressing [ENDI.]. Action taken is to fill the appropriate breakpoint memory locations with logical ones.
[C]
Display Response - "CLb."
Function - Clear breakpoint.
Clear breakpoint for the address given. Multiple breakpoints may be cleared by entering additional addresses, separated by the [NEXT/,] key. Command terminated by pressing [END/.]. Action taken is to fill the appropriate breakpoint memory locations with logical zeroes.

Data types allowed:
[PROG MEM]
Display Response - "Pr."
Function - Break on program memory fetch.
Applies command to the program breakpoint memory space.

## [DATA MEM]

Display Response - "dA."
Function - Break on data memory access.
Applies command to the external data breakpoint memory space.

## System Control Command Group

Command:

```
[SYS RST]
Display Response - "HSE-49."
Function - System reset.
```

    Reset both the MP and EP and clear all breakpoints
    (requires approximately one second). CAUTION -
    If reset while EP is executing the user's program,
    the low order section of program memory (about 23
    bytes) will be altered.
    
## VI. SYSTEM LIMITATIONS

In designing the HSE-49 emulator, certain compromises were made in an attempt to maximize the usefulness of the emulator while keeping the circuitry simple and inexpensive. As a result, the following limitations exist and must be taken into account when using the system.

1. As explained in Section IV, user program execution is terminated (by single-stepping, breakpoints, pressing the [END/.] key, etc.) by forcing the execution processor to execute a "CALL" instruction to the mini-monitor. This uses one level of the EP subroutine stack. The EP PSW reflects the value of the stack pointer after processing this CALL. As a result, the value indicated for stack depth by examining the EP PSW (hardware register 01) is one greater than the depth when the break was initiated. The user program must not be using all eight levels of stack when a break is initiated or the bottom level will be destroyed.
2. User program is initiated (by the [GO] command or when resuming execution after a breakpoint, singlestepping, etc.) by forcing the EP to execute an "RETR" instruction. This will clear the EP interrupt-in-progress flip-flop. If the user program allows both external and timer interrupts to be enabled at the same time, care must be taken to avoid causing a break while the EP is within an interrupt servicing routine. No limitation is placed on breakpoints or single-stepping in the background program because of this.
3. When the user program execution is terminated (by a break, single-stepping, etc.) and later resumed, the EP timer/counter is restored to its value when the break occurred (unless modified by the user). The prescaler, however, will have changed. Thus, up to 31 machine cycles may be "lost" or "gained" if a break occurs while the timer is running.
4. Timer interrupts occurring at the same time as an EP break may be ignored if the timer overflow occurs after breaking user program execution before the timer value is saved.
5. The 8049 "RET" and "RETR" instructions are each 1-byte, 2-cycle instructions. During the second cycle the byte following the return instruction is fetched and ignored. If a program breakpoint is set for a location following a "RET" or "RETR" instruction, a break will be initiated when the return is executed.
6. Breakpoints should not be placed in the last 3 bytes of an EP memory bank (locations 7FDH-7FFH and OFFDH-OFFFH). User program should not be singlestepped or auto-stepped through these locations.
7. Since I/O configuration is determined by external hardware rather than software, I/O modes may not be altered while a program is executing. (See Section VII for further details.)
8. The "ANL BUS,\#nn" and "ORL BUS,\#nn" instructions may not be used in the user program, as external hardware cannot properly restore these functions.
9. The memory bank select flag is not affected by the user program break sequence. Upon resuming execution with the [GO] command this flag will remain in the same state as before the preceding break. The flag may be cleared only by executing the [GO/RESET] or [SYS RST] commands.

## VII. HARDWARE CONFIGURATIONS

A number of control and status lines are available to the user. All are low-power Schottky TTL-compatible signals.

TP1 - Unused MP input.
TP2 - Unused MP output.
TP3 - User program suspended. Low when EP running user code. High when halted or running minimonitors.

TP4 - Breakpoint encountered. Normally low. Highlevel pulse generated when breakpoint passed. Useful for triggering logic analyzers, oscilloscopes, etc.

TP5 \& TP6 - Memory matrix mode control. Select program vs. data RAM, link mapping configuration, etc. (See Appendix B for details.)
TP7 - Bus control. Low when MP controls common memory buses. High when EP controls memory buses.
The HSE-49 emulator hardware is designed to allow the user to reconfigure the system for a wide variety of different applications by installing or removing jumper wires or additional components. The schematics in Appendix $A$ show the components needed for a variety of different configurations. In general, not all of the devices are required (or allowed) for any one configuration. The devices which are required are included in the following description.

The types of options allowed are divided below into several general classes and subdivided into mutuallyindependent features. Within some of these features there are numbered, mutually exclusive configurations; i.e., the serial interface (if desired) may use either
current-loop or RS-232C current buffers, but not both at one time.

## Standard Operating Configuration

(Minimum system configurations - up to 4 K program RAM; no data RAM; no serial interfaces; no execution processor I/O reconstruction.)
A. Basic 2 K monitor from Appendix B:

Install resistors R4-R6
Install transistor Q1
Install crystals Y1-Y2
Install capacitors C5-C38
Install switches S1-S33
Install displays DS1-DS8
Install IC1-IC2
Install RP3-RP5
Install IC6-IC7
Install RP8
Install IC9
Install IC15-IC20
Install IC25-IC30
Install IC34
Install IC36-IC38
Install A1-A2
Install B1-B2
Install C1-C3
Install jumpers 13-15
Install jumpers 17-18
Install jumper 20
B. Expansion 2 K monitor:

Install IC14
Remove jumper 17

## Serial Interface Buffer Selection

A. Current loop serial interfaces (4N46s) installed for use with full Intellec ${ }^{\circledR}$ Model 800 development system TTY port.

Install IC21-IC22
Install resistor R1-R3
Install jumpers 4-9
(Remove RS-232 jumpers)
B. RS-232C serial interfaces (MC1488 and MC1489) installed for use with CRT as output device for data dumps:

```
Install IC23-IC24
Install jumpers 1-3
Install jumpers 10-11
(Remove current-loop jumpers)
```


## External Data RAM Address Decoding Scheme for Ex-

 ecution ProcessorA. Up to 16 pages of on-board external data RAM installed for execution processor (addresses 0 through
. $\mathrm{OFFFH}=4 \mathrm{~K}$ bytes); port 2 used for addressing pages 0 through 15:

Install jumpers 21-25
Install jumper 27
Install A5-A8
Install B5-B8
Install C5-C8
B. One page of on-board external data RAM installed for execution processor (addresses 0 through 0FFH); port 2 not used for data addressing:

Install jumper 26
Install jumper 28
Install A5
Install B5
Install C5
Connect the outputs of IC20, pins 7, 9, 10, \& 11 to the inputs of a 74LS21 AND gate (not shown). Connect the output to CE and CS inputs of A5-C5. (Note: these signals are all present at jumpers 21-24 on the schematics.)

## Reconstructing I/O for Execution Processor

A. Application of port 2, pins P23-P20:
(1) Using P23-P20 for latched output data (used with "OUTL P2,A", "ANL P2,\#data", and "ORL P2,\#data" instructions):

Install IC31
(2) Using P23-P20 for interfacing to an 8243 in user's prototype:

Connect D3-D0 pins on IC31 socket to corresponding Q3-Q0 pins.
B. Application of execution processor BUS:
(1) Use of BUS as latched output port ("OUTL BUS, $A^{\prime \prime}$ ):

Install IC32

## Appendix A <br> Schematic Diagrams


Key Board Display


Ram Memory


Central Processor

## Appendix B <br> Monitor Listings

1 SMPCROFILE MGGEN NOCOMD XREF
2 \$TITLE ('HSE-42(TM) EMELATUR MONITOR VERSION 2.5 ')
3.

5 ;
6: FKOGXMM: HEE-49(TM) EMALITOR HONITOR
7 ; YERS 2. $5 / 769$
8 ;
9: COPMRIGHT (C) 1979
10: [NTEL CTRPOKATION
11; SUS5 BOUERS PVCNE
12; SINTP CLARA, COLIFORNIA 95051
13;

15;
16; RESIRNCT
17; =======
13 :
13: THIS PROKSRPM CONTAINS THE SOFTUARE NECESSARI' 10 RIUN THE HSE-49(TM)
29: HIGH-5FEED EMLLGTOR FOR INTEL'S MCS-48(TM) FFWILY' FPMILY OF MICROCOWYUIERS.
21: HE EMNLPTOR PROVIDES PN BSSOKTMENT OF UTILITY FIHCYIONS FOK
22; DEVELOFING FAD DEEUGGINS 3049 -BASED PPFLICRIIONS, INCLLDING THE
23; REILITY TO ENTLE ANLO MOMFY PROSRRMS IN FROCRRM RRM,
24: ILTER IRTM. SIMGEE-SIEF EETICNS OF A PRISRAM, FAD EXECUIE PROKRRMS
25: FT SPEEDS Of I耳 TO 11 MHE. WITH ON WITHONT ERERKPOINTS ENPESED.
2C: ; IIE EMMLATOR IS OESORIbED IN GREMEK DEFTH IN INTEL'S APFLICATION NOTE
¿27; AP-S5. "R HISH-SPEED EMLRFTOR FOR INIEL MLS-48(TM) MICROCOMPUIERS."
28.

29: PROGRFM ERGTHIZATIDN

31 ;
32: TIIS LISTING IS ORGRNIZED AS FOLLONS:
3: ;
34: INTROOUCTION THD HFRDHARE OUERUIEW;
35: YPRIAELE DECLRFFTION ANO DETINITION;
36: FOWEF ON STSTEM INITIRLIZRTION:
37: KEMBDRED CONWHND FARSER PMD ASSOCIRTED TRELES;
38: IMFLEMENTATIONS OF THE FRIMARY COMARND;
35: LITTA RCCLSEING ITILITY SLLFOUTINLS USED THROUGHOUT;
49: KEYBORSO SCRHNING FWD DISPLPY DRIVING GJEAOUTIRE;
41: KEYBRRF GND GISFLOU INTERFACING UTILITIES;
42; FOUTINES RHD UTILITY SJEROUTINES WHICH INTLRFCT BETLEEN MP AND EP.
43;
44 ;
45 SEJECT

46 ;
47; IMTKODICTION PAD HAROHHRE OUERYIEH
48; =========== === ===============
49 :
50; THE CMLRATDR OESIGN ISES TWO MICROPKUCESSORS. OHE PRUCESSOR CONIROLS
51 ; SKOTEM STAT!S, INTERFRETS MDNITOF COMHTNDS, FMD CONWNICATES
52 ; WITH THE OUTSIDE WORLD THFOIGGH TIE ON-BOAFD KEYEOHRD, DISFLAY, GERIFL
INTERFACES. CONTROL SIGNALS ETC.
H SECONO PGTOCESOK IS USED TO MCTURLLY
EXECUTE TIE USER"S PROGRRA IMMDER THE CONTKOL OF THE FIKST.
THESE PKOCESSOF5 ARE REFERRED TO

FROCESSDR (EP) PESPECTIVELY.
59 .
SQ ; THE PROGRRM IN THIS LISTING IS EXECUIED ETH ME: MISTER FROCESSOR.
61: AT TIA EMO OF THIS LISTING AKE SKVERFR SHORT "MIHI-HONIIOR OYEKLFY5"
62: WHIICH THE EXECUTION FROCESSOR EXCCUTES WHEN INTEKKCTION BETWEEN IHE:
63 ; 1 WO FROCESSORS IS RECESSARY
64 :
65: THIS PROGRRM WRS URITTEN USING A NUHEER OF MACROS TO HBDLE IHL RLLOCATION
66: IFF MFY RESOMRCES, (WURKIMG REGISTERS, INTERWFL RAFI, FHD MP MONITOR ROM
6.7 : FOR COOE FAD DRTA STORRGE). THESE MACND DEF INIIIIONS GRE INCLIDED IN A FILE

69; RNOTHER STT OF MRCROS IS UGED TO SIMFLIFY THE RCCESSING OF WRRIAELES
79: STDRED IN INTERNHL RHM (RS OPPOGED TO WOKKING REGISTEKS) EY USING K1 TO
71 : INDIRECTLY ADDFESS THE APPRDPRIATE RPMM LOCATION WHEN NECESSPRKY.
72: THESE MPCROS RRE INCLUDED IN "MOHCOD MEK", FiNO RPE RLSO PRINTED HELE.
73 ; COAPLETE UDERSTRNDING OF TRESE MPCRUS IS NDT REQUIRED TO UNEESTRAD THE
74 ; MONITOR PROPER: FEL LINES WAIICH RCTUALLY PROOUCE OBJECT LOUE IAPEAR IN
75 : THE LISTING ITSELF, INDENTED TWO SFPRES FROM THE NORFFFL TFRULRITION COLUNSS.
'6; IHE ACTURL MONITOR PROGRMM FOR THE EMILLRTOR BEGINS AT PPFROXIMATELY'
77 : SIMRCE LINE NUNEER 500.
78 ;
79:
80 ;
81; A NMMEER OF LINES FROM THE YFRIOUS MACRO DEFINITIONS WHICH DO NOT
32: PRONICE ARN' DEJECT CODE FRE PROCESSED BY THE ASSEMELER
83: HS THESE MFCROS RRE EXPANDED. WHEN THIS IS THE CASE, THESE LINES RRE
84; SLIPPRESSED FROM THE LIST FILE AS A RESULT, IIE LINE MMGERS PRE
35: NOT FLLAR'S CONSECUTIVE WHEFE A MRCRO IS BEING INYOKED.
6\%;
87 ; NOTE:
88; ===
89; "SOURCE-LINE" REFERS TO THE DECIMNL MMEERS LEFT OF EROH INSTRUCTION.
30: RT THE END OF THE LISTING IS AN ASSEPMRI' CKOSS-REFERENCE TRELE INOICATING
91: THE SEOUENTIRL SOARCE-LIME MHTEEK OF RLL INSTRHCLS WHERE FWY YFRIRELE
92 : IS DEFINED OR REFERENCED. IHIS WILL BE DF GRERT MSSISIPMICE IN
93: LOCAIING SPECIFIC SUBROUTINES, ETC. IN THE LISTING.
94;
95: WNEMONICS COPIRISHT (C) 1976 INTEL CORPORATION
96;
97 SEJECT


|  | $=140 ; \quad$ ST | STRRT OF PLLTECRTION MACROS |
| :---: | :---: | :---: |
|  | = 141; |  |
|  | = 142 : ********** | ****************:*******:t************************************ |
|  | = 14? ; |  |
|  | $=144$ TRSANE M | MACRD SIMROL, BRNK, PNTYAL |
| - | $=145 \mathrm{IF}$ PN | INTVAL ED 8 |
| .. | $=146$ [ | LRROR 2 |
| - | $=147$ E | EXITM |
| - | $=148$ ENDIF |  |
| .. | $=149 \mathrm{~S}$ | SRVE GEN |
| - | $=150$ S | SHFEOL SET REFNTYFI |
| - | $=151 \pm$ RL | RESTORE |
| - |  | K\&FNT SLT ?E\&EFAKCRRPNTVAL |
|  | = 15? El | ENDM |
|  | = 154 ; |  |
|  | = 155; |  |
| 0628 | = 156 MINDX SE | SET 20H |
|  | = 157 ; |  |
|  | = 158 ? MSRVE M | MTCAD SYTEOL, LENGTH, PIDCR |
|  | $=159$ ¢ | STIVE GEN |
| .. | $=160$ S | STMEDL EOSJ RODR |
| - | $=161 \pm$ KL | RESTORE |
| . | $=162$ ? MINOX | SET TMINDXILENGTH |
|  | $=163 \mathrm{ERDM}$ |  |
|  | $=16.4$ : |  |
|  | $=165$ MELOCK | MACRO SHMEOL, LENGTH |
| - | $=10638.15 \mathrm{MEO}$ | 2 EQJ 3 |
| - | = 167 ? | ?NSNE SHTEOL, LENGTH, \%?MINDK |
|  | $=168$ ENDM |  |
|  | = 169 ; |  |
|  | $=170$ DECLARE | MFCRO STMBOL, TYFE |
| - | = 171 ? 75 FMEOL | OL SET ? PTYPE |
| - | = 172 IF ? | ? ${ }^{\text {STUPE }}$ EQ 2 |
| - | $=173$ - | FWSTYE SYMEOL, 1,\% MIMDX |
| -- | $=174 \quad$ E | EXITM |
| - | $=175$ [NDIF |  |
| - | $=176 \mathrm{IF}$ ? | ? ${ }_{\text {PTPE }}$ EQ 0 |
| - | $=177$ ? | TKSFME SUMEOL, $0, \%$ PGEFNT |
| - | $=178$ E | EXITM |
| - | $=179$ ENDIF |  |
| - | $=180 \mathrm{lF}$ ? | ? \& TYPC EQ 1 |
| .. | = 181 ? | ?RSANE SHFBOL, 1,\%?CIPNT |
| - | $=182$ E | EXITM |
| . | $=183$ ENDIF |  |
|  | = 184 E | ENDM |
|  | $\begin{aligned} & =185 ; \\ & =186 ; \end{aligned}$ | EJECl |




| LOC UAJ | LIME S | SORRCE STATEMENT |
| :---: | :---: | :---: |
|  | 290 ; |  |
|  | 291 \$ | INCLUOE ( FD: MOPCOD. MAC) |
|  | = 292; |  |
|  | = 293 ; PTORH1 | PACRO FOR GENERRLIZING OFCODE INSTRUCTION |
|  | = 294; |  |
|  | = 295 ? $\mathrm{FOR}+1$ | MACRO OFCOOE, SKC |
| - | = 296 IF | ? ${ }^{\text {SRRC EQ } 2}$ |
| . | = 297 \$ | SPME GEN |
| - | = 298 | HOY R1, \#SRC |
| - | $=299$ | OPCODE H, er1 |
| - | $=300$ \% | RESTORE |
| - | $=301$ | EXITM |
| - | $=3602$ EMDIF |  |
| .. | $=303 \mathrm{IF}$ | ? ${ }^{\text {SSRC }}$ EQ 0 OR ? ${ }^{\text {PSRC }}$ EQ 1 |
| - | $=394 \%$ | SPME GEN |
| .. | $=385$ | OPCODE AISRC |
| - | $=306 \mathrm{~s}$ | RESTORE |
| - | $=-307$ | EXITM |
| - | $=308$ ENDIF |  |
| .. | $=309 \mathrm{IF}$ | ? ${ }^{\text {S }}$ SRC EQ 3 |
| - | $=310$ \$ | SAME GEN |
| - | $=311$ | OPCOOE R, \#SRC |
| . | $=312$ \% | RESTORE |
| . | $=313$ | EXITM |
| .- | = 314 EMDIF |  |
| - | $=315$ | ERROR 1 |
|  | $=316 \mathrm{EMDH}$ |  |
|  | $=317$; |  |
|  | = 318 ; PFORH2 | 2 MICRO FOR GENERRLIZING MONES HROH THE ACC 10 A WRRIPBLE |
|  | = 319 ? $\mathrm{FORH2}$ | MFCKU DES |
| - | $=320 \mathrm{IF}$ | ? ${ }^{\text {SAEST EQ } 2}$ |
| - | $=321$ \$ | SPAL GEN |
| - | $=322$ | HOY R1, WDEST |
| - | $=323$ | MOY ERI, $A$ |
| - | $=324$ \% | RESTORE |
| - | $=325$ | EXITM |
| - | = 326 ENDIF |  |
| - | $=327 \mathrm{IF}$ |  |
| $\cdots$ | $=328$ \$ | STME GEN |
| - | $=320$ | MOY DEST, f |
| - | $=330 \mathrm{~s}$ | RESTONE |
| - | $=331$ | EXITM |
| - | $=332 \mathrm{ndif}$ |  |
| - | $=333$ | ERROR 1 |
|  | = 334 ENDM |  |
|  | = 335 ; |  |
|  | = 336 ; P\%OMH | 3 PRCRO FOR GENERRLIZING MOVES FKOM THE FCC TO A YARIPELE |
|  | = 337 ; | WHEN IT IS KNOUN THRT R1 (IF MEEDED FOR INDIRECT RDDRESSIM() |
|  | = 338 ; | IS ALREHDY PMESET. |
|  | = 339 ? 70 RM 3 | MFCRO DEST |
| - | $=349$ If | ?EDEST EQ 2 |
| - | $=341$ \$ | SPYE GEN |
| $\cdots$ | $=342$ | MOY ER1, $A$ |
| - | $=343 \%$ | RESTORE |
| - | $=344$ | EXITM |

```
= 346 IF ?&DEST EQ O OR ?&DEST EQ 1
= 347 $ SRME GEN
= S48 MOV DEST,A
= 349 $ FEETORE
= 350 EXIIM
= 351 ENDIF
    = 352 EKROK 1
    = 553 ENDM
    = 354;
    = 355; FFONM4 PFKRO FOR GENERPLIZING 'MOY H,SRC' INSTRUCTIUN
    = 356. ?FORH4 MPCRO SKC
    = S5% IF ?&SRC EQ 2
    = 358 $ SRME GEN
    = 359 NOY R1, ESNC
    = 360 MOV R, ER1
    = 361 $ RESIORE
    = 362 EXITM
    = 363 ENDIF
    = 364 IF ?4SRC EQ 0 OR ?&SRC EQ 1
    = 365 $ SRME GEN
    = 366 MOY A, SKK
    = 367 % RESTORE
    = 368 [XITM
    = 369 [NDIF
    = 370 IF ?&SKC EQ 3
    = 371 % SRVE GEN
    = 372 MOY A, ESRC
    = 373 % RESTORE
    = 374 EXITM
    = 375 ENDIF
    = 376 ERKOR 1
    = 377 ENDM
    = 378;
    = 379;?FORMS MPCRO FOR GENERRLIZINS MOVING A CONSTANT INTO R URKIFELE
    = SOH TFONMS MACKD DEST, CONST
    = 381 1F ?&OEST EQ O OR ?SDEST EQ 1 OR ?&DEST EQ 4
    = 302 $ SRVL GEN
    = 383 MOW DEST, *CONST
    = 384 $ RESTORE
    = 385 EXITM
    = 386 EMDIF
    = 387 IF ?&DEST EQ 2
    = 398% SRVE GEN
    = S89 MOY R1, NEST
    = 390 HOY EK1,*CONST
    = 391 % RESTDRE
    = 392 EXITM
    = 393 ENDIF
    = 394 ERROR 1
    = 395 ENDM
    = 395;
    = 397: MHOY MACRO GENEFFLIZED MOYE FROH SRC TO DEST
    = 398 MHOY MACRO DEST,SRC
    = 399 IF ?&SRC EQ 3
```

| LOC NET | LINE | SOURCE STRTEMENT |  |
| :---: | :---: | :---: | :---: |
| $\cdots$ | $=4900$ | ?FOPMS | UEST. SKC |
| . | $=401$ | EXITM |  |
| .. | $=402 \mathrm{ENDIF}$ |  |  |
| - | $=403 \mathrm{lF}$ | ? ${ }^{\text {P }}$ OEST EQ 4 |  |
| ..- | $=494$ | ?FORI41 | MOU, SRC |
| .- | $=405$ | EXITM |  |
| - | $=486 \mathrm{ERDIF}$ |  |  |
| - | $=407 \mathrm{IF}$ | ? ${ }^{\text {S SRC }}$ EQ 4 |  |
| - | $=480$ | PGRM2 | DEST |
| - | $=469$ | EXITM |  |
| - | = 410 EMDIT |  |  |
| - | = 411 | ?FORM1 | MOY. SRC |
| - | $=412$ | SFORH2 | OES |
|  | $=413 \mathrm{ENMM}$ |  |  |
|  |  | M PCR C 0 | GENERFLIZES ARIIINETIC ARD LOGICAL OPEKRTIONS |
|  |  | MPCRD | OFCODE, DEST, SRC |
| - | $=416 \mathrm{IF}$ | ? PDEST EQ 4 |  |
| - | $=417$ | TORTM | OFCCOE SRC |
| ... | $=418$ | EXITM |  |
| . | $=419$ [PDIF |  |  |
| - | $=420 \mathrm{IF}$ | 9*5RC EQ 4 |  |
| .. | $=421$ | FFIRM1 | OPCODE, DEST |
| . | $=422$ | TOMM3 | DEST |
| - | $=423$ | [XITM |  |
| .. | $=424$ EMOIF |  |  |
| . | $=425$ | TFORM1 | HOU, 5KC |
| - | $=426$ | ?FORM1 | OFCODE, DEST |
| ... | $=427$ | ?FORH: | CEST |
|  | $=428 \mathrm{ENCM}$ |  |  |
|  | $=429$ : MRDO | MACRO | FOR GENERPLILING ROD INSTRUCIION |
|  | $=430 \mathrm{MRDD}$ | MFCCRO | DEST, SRC |
| - | $=431$ | ?BINOF | PWD, DEST, SRC |
|  | $=432$ | ENDM |  |
|  | $=433$ : |  |  |  |
|  | $=434: \mathrm{MFRDC}$ | MFCRO | FOR GEMERFLICING RDDC INSTRUCTION |
|  | $=435 \mathrm{MFDOC}$ | Pficko | DEST, Sk' |
| - | $=436$ | ? PINTP | HODE, OLST, SRC |
|  | $=437$ | ENDM |  |
|  | $=438$; |  |  |  |
|  | $=439$; MPNL | MACRO | FUS GENERFLIZING PAL INSTKUCTION |
|  | $=440 \mathrm{PanNL}$ | MMCRO | DEST, SRC |
| $\cdots$ | $=441$ | ?BINOF | GNK. DEST: SRC |
|  | $=442$ | EMDM |  |
|  | $=443$; |  |  |
|  | $=444$; MRRL | MMCRO | FOR GENERALIZING ORL INSTKUCTION |
|  | $=445 \mathrm{mmRL}$ | MICRU | DEST, SRC |
| - | $=446$ | ?BINOP | DRL. DEST. SRC |
|  | $=447$ | ENDM |  |
|  | $=448$; |  |  |
|  | $=449$; M MFL | MHCKD | FOR GENERPLIZING XRL INSTEUCTION |
|  | $=450 \mathrm{mXRL}$ | MFCRO | DEST, SRC. |
| - | $=451$ | TBINOF | XRL. DEST, SRC |
|  | $=4.52$ | CNDM |  |
|  | $=453$; |  |  |  |
|  | $=454: \mathrm{MXCH}$ | MACRO | FOR CENERFLIIZING XCH INSTRUCTION |


| LINE | SCURCE STRTEMENT |  |
| :---: | :---: | :---: |
| $=455 \mathrm{MXCH}$ | Mficro | DEST, SKC |
| $=456$ | ? 81 INOP | XCH, DEST, SRC |
| $=4.57$ | ENDH |  |
| $=458$; |  |  |
| = 459 T TAMRY | MACRO | OPCODE, DEST |

$=468$ ?FORM1 MOY, DEST
$=461$ \$5AVE GEN
$=462 \quad$ OPCOOE
A
$=463$ FRESTDRE
$=464$ TFORM3 DEST
$=455 \quad$ ENDM
$=466$;
$=467$ MINC $\operatorname{HRCRO}$ DEST
$=468$ ? TANRY INC., DEST
$=469 \quad$ ENDH
$=479$;
$=471$ MOEC MFACRO DEST
$=472$ ? NHPRY DEC, DEST
$=473$ ENDM
$=474$;
$=475$ MOJNR MACRO DEST, PDDR
$=476$ ?
$=477$ SSRVE GEN
$=478$ JNV RDOR
$=473$ 畳ESTORE
$=488$ ENDM
$=481$;
$=482$ MRL MACRO DEST
$=483$ ?UNRRY RL, DEST
$=484$ ENDP
$=485$;
$=486$ MRR MRCRO DEST
$=487$ ?UNRYY RR, DEST
$=488$ ENDH
$=489$;
$=490$ MRRC MACKD DEST
$=431$ ? THWRY KRC, DESI
$=492 \quad$ ENDM
$=493$;
$=494$ MRLC MACRO DEST
$=495$ ?
$=496$ ENDH
$=497$;
$=498$ SEJECT

LOC OBJ LINE SOLRCE STRTEMENI

|  | 499: |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 500 ; $===$ | $=$ | - $=-==$ |  |
|  | 5911 ; $=$ | $=$ |  |  |
|  | 582; |  | begiming | PROGRSN PROPER |
|  | 583 ; $===$ | $=$ |  |  |
|  | 584 | $=$ | - $=-$ | - |
|  | 565 ; |  |  |  |
|  | $596 ;$ |  |  |  |
|  | 587; ****** | **** | ********* | ****************************** |
|  | 598 |  |  |  |
|  | 589 ; | fllo | ION or IP I | 0 PORTS: |
|  | 518 ; |  |  |  |
|  | 511; ****** | ***** | :********* | ********************************* |
|  | 512 ; |  |  |  |
|  | 513; | 645 |  | EED FOR BIDIRECTICNFL PDOOKESS RAD DHTA IRATSFERS |
|  | 514 ; | P1 |  | SED AS INDIVIDUFL CONTROL OUTPUTS PND BREFK LOCIC |
|  | 515 ; | $\mathrm{H}_{2}$ |  | GH ORDER RODCESS PMD PIDORE55 SPPCE SELECIION |
|  | 516 ; |  |  |  |
| OPOE | 517 POICIT | EQU | P7 ; | ED TO ENAELE CHPRRCTERS SIO STKOBE ROWS Of KEYBOHKV |
| 8080 | 518 PSECHI | EQU | 16 ; | SED TO TURN ON HI SLGMENTS Of CUKRENTLY ENPELED DIGIT |
| ceac | 519 PSECLO | EQU | P5 ; P | Sort ror louck four segrents |
| 060 | 528 FINPM | EQU | P4 :P | CORT USED 10 SCAN FOR KEY CLOSLKES |
|  | 521; |  |  |  |
|  | 522; ****** | ***** | *********** | ******************1************** |
|  | 523 ; |  |  |  |
|  | 524 ; | INOI | PR PINS OF | PORT 1 USED RS FOLLOUS: |
|  | 525 ; |  |  |  |
|  | 526:****** | **** | ********** | ********************************* |
|  | 527 ; |  |  |  |
| 8001 | 528 ENCRPM | EQU | ع090.ce918 | ;P10 - HI Empries break on brefk ram OUTPU SIGNPL |
| 4802 | 529 EMELM ${ }^{\text {a }}$ | EQU | 800480106 | ; P11 - HI ENPELES BKEFK ON RD OK HR TO LINK Ei' EF |
|  | 538 |  |  | ; (NOIE: P11 \& P19 BOTH HI ENRELES |
|  | 531 |  |  | ; EREFK ON PNH EP INSTRUCTION CYCLE) |
| 0004 | 532 EPSSTP | EQU | 808001088 | ;P12 - LO FORCES EP SS INPUT LOU |
|  | 533 |  |  | ; HI GRTES BKCHKPOIN FLIP-FLOP TO EF 55 INPUT. |
| 6608 | 534 CLREFF | EQU | 80001040 | ;P13-LO CLEFRS BREFK FLIP-FLOP |
|  | 535 |  |  |  |
| 0010 | 336 EPRSET | EQU | 000180088 | ; P14 - HI RESETS EF |
| 8828 | $5 \leq 7$ MODOUT | EQU | 401800888 | ;P15-LU LHIEN EP IS EXECUIING USER PROCKRM, |
|  | 538 |  |  | ; HI HHEN EP FROZEN OR RUNWING OVERLAYS. |
| 8049 | 539 ITYOUT | EQU | 018080888 | ;P16 - SERIRL OUTTUT TO TIY OR CRT |
|  | 548 |  |  | ;P17 .. LNUSED |
|  | 541; |  |  |  |
|  | 542 掝JECT |  |  |  |


|  | 544 ; |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 545 ; | INDIVIDURL FINS OF PTART 2 USED AS FOLLOUS: |  |  |
|  | 546 ; |  |  |  |
|  | 547 : $* * * * * * * * * * * 2 \times * * * * * * * * * * * * * * * * * * * * * * * * t * * * * * * * * * * * * * * * * * * * * * * * * * ~$ |  |  |  |
|  | 548; |  |  |  |
|  | 549; | $723+29$ |  |  |
|  | 550 ; |  |  |  |
| 0010 | 551 mo | EM | 880100008 | ;P24 -. MEMDRY MATRIX CONTROL PIN 0 |
| 0820 | 552 ml | ERd | 061800608 | ;P25 - MEWORY MPTRIX CONIKKU PIN 1 |
| 0048 | 5.53 MPUSEL | ER! | 018060808 | ;P26-HIGH WHEN MF' IN CONIROL OF COMWON MEM ARRAY, |
|  | 554 |  |  | ; LUN HHEN EP IN CONTROL. |
| 6080 | 555 EXFFTON | ERU | 189090008 | ; F27 -- JUPTERED TO GKOAND FOR STPMDARD MONITOR, |
|  | 556 |  |  | : FLURTING HHEN EXPINSION MONITOR HRESENT. |
|  | 55\%; |  |  |  |
|  | 558; |  |  |  |
|  | 559 ; WIEN M' IN CONTROL OF MEMOR' MATRIX M1-MO USED RE FOLLOWS: |  |  |  |
|  | 560; |  |  |  |
|  | 561 ; |  | M1 ${ }^{\text {m }}$ | MOOE |  |
|  | 562; |  | 0 | PROTRAM RFM ARRFFY EMATELED FOR RERD \& HRITE |  |
|  | 563; | Q 1 | DATA RAM GREAY EMPRLLD FDR REPD : HKITE |  |
|  | 564 ; | 18 |  |  |
|  | 565; |  | (NOTE: LIMK REGISTER R RLMYS ENFELED FOR MF HRITES) |  |
|  | 566 ; |  |  |  |
|  | 567 ; WHEN EP IN CONTRDL S MATRIX M1-M USED RS FOLLOWS: |  |  |  |
|  | 568; |  |  |  |
|  | 569; | M1 M | PODE |  |
|  | 570; | $0 \times$ | LP FSEN FETCHES FROM LINK REGISTER (USED 10 FORCE OFCOUES) |  |
|  | 571; | 10 |  |  |
|  | 572; |  | EF RD \& WR CONTROL DATA RFM PRRAY. |  |
|  | 573 ; | 11 | EF PSEN FETCHES FRCM FROGERM RFM GRRRY', |  |
|  | 574; |  | RO \& HR CONTROL LINK REGISTER. |  |
|  | S75 : |  |  |  |
|  | 576 SESECT |  |  |  |

LOC OBJ LINE SOURCE STATEMENT

```
    577;
    578;****************************************************************
    579;
    580; SMSTEM CONSTANT DEFINITIONS:
    581;
    S82;******:**************&**m*********************************************
    583;
    584 DECLPFE CHMFND, CONST ;NHHEER OF DIGITS IN DISPLAY FHD RONS OF KEYS
    598 CHRRNO EWU &
    599;
    64 DECLARE NCOLS,CONST ;LESSEK DIMENSION OF KEVBORRD MATRIX
    614 NCOLS EQU 4
    615;
    616 DECLRRE DEEHCE, CONST ; MMNEER OF SUCESSIYE SCONS EEFORE KEY'CLOSURE RCLEPTED
    630 DEBACE EQU &
    631;
    G2 DECLPRE OYSIZE.CONST ;SIZE OF LPRGEST MINI-MONITOR OYERLAY FOR EF'
    646 OYSIZE EKU 23
    647;
    G48 DECLFAE EUTLEN, CONST ;LENGTH OF HEX FONHTT XHIT BNHFER (MFX RECORD LENGTH)
    662 BUFLCN EQU 16
    663;
    664 ;************************************************************:*********
    665;
    665; UTILITY CONSTFNTT DECLRRATIOHS
    667;
    658; ;*****************************************&************************
    669;
    679 DECLARE CERO,CONST
    684 ZEKO ERO O
    G85 DECLARE PLUS1,CONST
```



```
    7OB DECLARE FLUSZ,CONST
    714 PLUSS LQU 3
    715 DECLPRE NEG1, CONST
    729 NEG1 EQU -1
    738;
    731 SEJECT
```

LOE DBJ LINE SOUHRCE STRTEMENT
$732:$
733 ; $1 * * * * * * * * * * * * * * * * * * * * * * 木 * * *: * * * * * * x * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~$
734 ;
735: BAN O REGISTER ALLUCATION:
136:

738 ;
739 DECLRRE LDATA, KBG ; DAIA USED BY LOGICRL FUDRESSING KEFD/MRIIE UTILITIES

0602

0003

8804

0085

8006

0007

0882

0033

0084
8005

0006

| SOHRCE STRTEMENT |  |  |  |
| :---: | :---: | :---: | :---: |
| $732:$ |  |  |  |
|  |  |  |  |
| 734 ; |  |  |  |
| 735; | Bq** OREGISTER PLLUCATION: |  |  |
| 136: |  |  |  |
| 737 ; $\ddagger$ ****************************************************************** |  |  |  |
| 738; |  |  |  |
| 739 DECLRRE | LDATA, RBG |  | ; DAIA USED EY LOGICPL FICDRESSING REFDMRITE UTILITIES |
| $75{ }^{\circ}$ | LDPTA SET |  |  |
| 756 DECLARE | KCL, PGP |  | ; KRLDS KEYCODE RETIRNED FROM KED INPUT RUUIINE. |
| $763+$ | KEY SET |  |  |
| 773 DECLARE | ITMP, REE |  | - COANIER USED AS PN INDEX IN PRRSER ROUTINE |
| $786+$ | IIMP SET |  |  |
| 198 DECLPRE | CIWSLM. REP |  | ; CKECKSUM OF DATA EYTES TRPNSMITTED IN HEX FILE FOKNGT |
| 993+ | CHKSM 5 CET |  |  |
| E07 DECLARE | DSPTM, REP |  | ; TEMPORARY STORPGE FOR DISPLAf' PATTERNS IN 'DSPACC' |
| 829+ | DSPTM SET | R6 |  |
| Q24 DECLARE | XPCODE, REG |  | ; EXPPMSION MONITOR SOUTINE COOE MNHELR |
| \&s7+ | YPCODE SET |  |  |
| 841 ; |  |  |  |
| 342;************************************木************************ |  |  |  |
| 343; |  |  |  |
| 844 ; | EWN 1 REGIS | TER | RLLOCRTION |
| 845 ; |  |  |  |
|  |  |  |  |
| 847 ; |  |  |  |
| S48 DECLARE | ROTPAT, RB1 |  | ;USED TO HOLD INPUT PATTERN EEING ROTATED THKOUCH CY' |
| $865+$ | ROIPAT SET | k2 |  |
| 869 DECLARE | ROTCAT, RB1 |  | : COLNTS MUREEK OF EITS ROTRTED THKOUGH CY |
| $886+$ | ROTCNT SET | k? |  |
| gso DECLPRE | LPSTKY, RE1 |  | ;HOLOS KEY FOSITION OF LAST KEY DEPKESSION DETECTED |
| 397+ | LASTKY SET | R4 |  |
| 911 DECLPRC | CURDIG, REI |  | GROLDS FOSITION OF NEXI CHPRRCTER 10 BE DISHLRMED |
| $928+$ | CURDIG SET | R.5 |  |
| 932 DECLRRE | KEYFLG, RB1 |  | ; FLFG TD DEIECT HHEN PLL KLYS HRE RELEASED |
| 949+ | KEYFLG SET | R6 |  |
| 353 |  |  | : (KEGISTER 7 NUT USED FOR PKIMRRY MONITOS) |
| 954 ; |  |  |  |
|  |  |  |  |
|  |  |  |  |

0021

8036

0637

957;

959 ;
960 ; DATA RRM P:LLOCAIION
961;

963:
954 DECLPRE EFPCC, RFiM ; STORFAE IN IT FOR EF FCCUHLRTOR
969+ EFFACC EQU 32
973 DECLARE EPFSH, RFM ; STORAGE IN MP FOR EP PROGRFM STATUS WORD
978+ EPPSH ECUJ 33
982 DECLARE EFTIMR,RRM ; STORRGE IN MF FOK EF TIMER/COUNTEK RLGISTER
$907^{+}$EFTIMK EOU 34
991 DECLFRE EFRO, RPM : STDRAGE IN MF FOR EP REGISTER O OF BPAK 0
9964 ETKO EOU 35
1089 DECLARE EPPCLO, KPFW ;STORAGE IN IF FOR LUW ENTE OF EP PROGRPM COUNTER
$1805+$ ETPCLO EQU 36
1009 DECLRRE EFPCHI, RFM ; STORAGE IN M FOR HICH NIEELE OF EP FRUGRK种 COUNTEK
1014- EPPCDII EQU 37
1018 DECLRRE HEITLO. RAM ;PRRAMETER 1 FOR GERIRL LINK DATA RATE GEAERRTOR
1023 + HBITLO EXU 38
1027 DECLRRE HEITHI, RAM ;PAKFMETER 2 FOR SERIRL LIMK DATA RATE GENERRTOR
1032+ HEITKI EQU 39

1041+ DSPTIM EQU 49
1845 DLCLIPRE VERGNO, RPM ; MONITOR YERSION MUBEER
$1850+$ VERGNO EXU 41
1054 DECLRRE HREGA, RTM ; (UNUSED)
$1659+$ HREGF ERU 42
1863 DECLPRE IREGB. RPM ; (UAUSED)
1068+ HREGS EQU 43
1072 DECLARE HRECC, RPM ; (UNMSED)
1877+ HRECC EQU 44
1081 DECLFRE HREGD. RFM ; (UNUSED)
1086+ MREGD ECU 45
1090 DECLPRRE HREGE, RAM ; (UMUSED)
10554 HREGE EQU 46
1899 DECLRRE INEGF, KKM ; (UNUSED)
1104+ HREGF EQU 47
1108 DECLFRE SMRLO, RPM ;FRIMPRY' COMMPND SIPRTING MEMORY FDORESS (LON ENTE)
1113+ SMRLU EOU 48
1117 DECLRRE SMPHI, RAM ;PRIMRRY COHARAN STARTIMG MEMORY FDDKESS (HIGI EYTE)
1122+ SMAKI EQU 49
1126 DECLARE EMFLO, RAM ;PRIMRKY' COMHMD EROING MEHORY' RDOKESS (LON ENTE)
1131+ LMARLO LQU 50
1135 DECLRRE EMPHI,RPM ;PRIMPR' COMMAMD ENDING MEMORY FDDKESS (HIGK BYIE)
1148+ EMPHI EQU 51
1144 DECLARE MELLO, RPM ; THIRD PARSLRR PRRAWETER \& HEX RECORD FDOKESS (LOW)
$1149+$ MEMLO EOU 52
1153 DECLARE REMHI, KAM ; THIRD PPRSER PARPMEIER \& HEX RECORD RDDRESS (HIGH)
1158. MEDHI EQU 53

1162 DLCLARE BCODE, RFM
;PRIMRRY COMWHD MUTBER FROH PARSER TAELES (0-8)
116it BCOOE EQU 54
1171 DECLPRE TYPE, RFMM ;FRIMRRY COMAND MODIFIERKOPTION (0-5)
1176+ TYPE EQU 55

|  |  | U1 1 cuve xow |  |
| :---: | :---: | :---: | :---: |
| 0039 | 11941 | OPTION EQU | 57 |
|  | 1198 OECLARE | NEXTPL, RRM | ; CHRRACTER FOSITION FOR DISPLPI' UTILIIIES TO WRITE MEXI |
| 803A | $1203+$ | MEXTFL EQU | 58 |
|  | 1267 DECLARE | KBDEUF, RAM | :FISIITION OF KEY DEBOLACED BY SCRTNING SUEROUTINE |
| 803E | 1212+ | KBOBAT EQU | 59 |
|  | 1216 DECLPRE | KEYMOC, RRM | ; INCREMENTED AS SUCCESSIVE KEY LOCRTIONS SCMANED |
| 603C. | 1221+ | KEILOC EQU | 60 |
|  | 1225 UECLRRE | RREPTS, RPM | ; KEEPS TRACK OF SUCCESSIVE RERDS OF SAME KEYSTROKE |
| 003 D | $1230+$ | NREPTS LOX | 61 |
|  | 1234 DECLFME | GHPPYL RPM | ; HOLDS PCCUMMLRTOR URLLE OURIMG SERVICE ROUTIME |
| 003E | $1239{ }^{\circ}$ | ASAME EQU | 62 |
|  | 1243 DECLARE | RDELPM', RYM | ; COUNIER DECKEMENTED WHEN AUTO-STEP DELFY' IN FKUGRESS |
| 003F | 1248: | RDELFK' E®X | 63 |
|  | 1252 DECLFARE | STRTMP, RPM | ; INDEX POINTER FOK DISPLFM CHPRHCTEK STRINJ RCCESSING |
| 8040 | 1257+ | STRTMP [OUJ | 64 |
|  | 1261 DECLARE | BUFCNT, RPM | CCOUN1 OF DATR BYTES IN MEX FORTHIT RECOKD EUFFER |
| 0041 | 12064 | BAFCNT EOU | 65 |
|  | 1270 DECLFRE | RECTYF, RPM | ; TYFE OF HEX FORMPI RECORD (0 OR 1) |
| 0942 | 1275+ | RECTYP EQIJ | 66 |
|  | 1273 DECLARE | B, RRM | ; BIT COANIER FOR ASCII SERIFL I/O UTILITY SUERONI INES |
| 0043 | 1284+ | B EQU | 61 |
|  | 1288 DECLARE | REGC., RFiM | ; CHARFICTER BEING SHIFTED DURING SERIAL $1 / 0$ PRUCESS |
| 0044 | 1293+ | REGC E[趐 | 68 |
|  | 1297 DECLARE | H, RPM | ; COUNTER IN SOFTHFHE DELAF DATA K'ATE GENERATOR |
| 0645 | 1382: | H EQU | 69 |
|  | 1306; |  |  |
|  | 1387 MBLOCK | SEGMPP, CHIRRND | ; RLGISTER GARFIY FOR DISPLFH' PRITERNS |
| 8046 | 1311+ | SEGMPP EQUI | 78 |
|  | 1314; |  |  |
|  | 1315 MELOCK | OYEMF, OUSIZE | ;LOH ORDER UEER PROGRPM DURING MINI-MCNITOX GVERLFMS |
| 0045 | 1319+ | OVBLF EQU | 78 |
|  | 1322; |  |  |
|  | 1323 MBLOCK | HEXBSF, BUFLEN | , flllochte bluck of Rem Hor USE AS HEX RECORD SUFFER |
| 0065 | 1327+ | HEXBEF EQU | 181 |
|  | 1330; |  |  |
|  | 1331 SEJECT |  |  |


| LOC OE) | LINE | SOURCE STRTEMENT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1332 | DATPELK 40 |  |  |  |
| 0300 | 1337+ | DRG | 768 |  |  |
|  | 1341 ; INMRLS | TRELE OF CONGTANTS 10 be LOADCD INTO IT INTERNPL KAM YFRIHELES RS PART OF SYSTEM INITIRLIZATION PROCEDURL: |  |  |  |
|  | 1342; |  |  |  |  |
|  | 1343; |  |  |  |  |
|  | 1344 : | INITIRL |  | HRRIRELE | IYPE |
|  | 1345; | $=$ | $=$ | $\underline{=-3}$ | $=$ |
| 030000 | 1346 INPALS: | De | DeH | ; ROTPAT | KB1 |
| 838100 | 1347 | D8 | 501 | : ROTCNT | RB1 |
| 938280 | 1348 | DB | ${ }^{\text {cen }}$ | LFFSTKY | RB1 |
| 030388 | 1349 | DB | CTARRNO | ; Curdis | RE1 |
| 038480 | 1350 | DE | (1) | ; KEYFLG | RE1 |
| 038500 | 1351 | Dt |  | ; <REG7> | RBI |
| 8360 | 1352 | DB | $8{ }^{80}$ | ; EPRCC | NKH |
| 838781 | 1353 | DB | 01\% | ; EPPS | RPM |
| 83880 | 1354 | DB | cen | ; EPTIMR | NFAM |
| 038080 | 1355 | D | 8031 | ; EPRQ | KPM |
| 036880 | 1356 | DB |  | :EPPCLO | RRM |
| O30E 00 | 1357 | DB | 884 | : EPPCHI | RPA |
| 838 C 93 | 1358 | DE | 933 | ; HBITLO | RRM |
| 036084 | 1359 | DE | 84H | ; HEITHI | RPM |
| 83EE 20 | 1360 | DE | 28H1 | ;DSPTIM | R(PM |
| 03ef 25 | 1361 | D | 25 H | ; VERSNO | RTM |
| 031800 | 1368 | DB | OOH | ; HREGA | RAM |
| 031100 | 1363 | D8 | 004 | ; IREGB | RAM |
| 031200 | 1364 | DE | 8u1 | ; HRECC | RRM |
| 831300 | 1365 | DB | 8 CH | ; HRESD | RRA |
| 83148 | 1366 | DB | Ben | : HRESE | RRM |
| 831580 | 1367 | DE | 004 | ; HREGF | RAM |
| 031600 | 1368 | DB | $\mathrm{OCH}^{\text {ch }}$ | ; SW\%L 0 | RFW |
| 831780 | 1369 | DE | 804 | ; SMPHI | RFAT |
| 0318 FF | 1370 | DE | 9FFH | ; EFHLO | KPM |
| 0319 日F | 1371 | DB | QFH | ; EMPHI | RFM |
| 8314 00 | 1372 | DB | ean | ; MEPLO | RAM |
| 031888 | 1373 | DB | 804 | ; MCHI | RRM |
| 931C 00 | $13 / 4$ | DE | 80 | ; BCOOE | RRM |
| 031094 | 1375 | DE | 04i: | ; TYPE | RRM |
| 931E 01 | 1376 | DB | $81 / 1$ | ; NHMCON | RAM |
| 031580 | 1377 | DE | 004 | ;OPTION | RTM |
| 832888 | 1378 | DE | Critano | ; NEXTPL | RFH |
| 0321 FF | 1379 | DE | 9FFH | ; KEDBUF | RRM |
| 032200 | 1380 | DE | Pen | ; KEYLOC | RFM |
| 8923 | 1381 NOURLS | EQU | - Invars |  |  |
|  | 1382 | SIZECIK. |  |  |  |
| 8023 | 1386;13887 ; *************************************************** |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  | 1396 feJECT |  |  |  |  |



LOX OB.



| LOC OEJ | LINE S | SOURCE STRTEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $=1526$ | CODEESK | 168 |  |
| 0029 | =1531 ${ }^{\text {+ }}$ | ORG | 41 |  |
|  | = 1535 ; MRIN | OUTPUT_MESSAGE (COMWPRD_PROTFT) |  |  |
|  | = 1536 ; | CFAL INFUT_BYTE (KEY) |  |  |
|  | =1537 ; Mfin2 | IF THE KEY=LND 60 TO MAIN. |  |  |
|  | =1538; |  |  |  |
| 00298501 | =1539 MIIN: | MOV | XPCOOE ${ }^{\text {a }} 1$ |  |
| 60287401 | $=1540$ | CPALL | XPTEST |  |
| 00202301 | $=1541$ | HOY | A, ${ }^{1}$ |  |
| 092F 3400 | $=1542$ | CALL | OUTUIL |  |
| 0031 14EC | =1543 | Cral | INPKEY |  |
| 0033 FB | =1544 MPINS: | HOY | A, KEY |  |
| 00340313 | =1545 | XR1 | A, *KEYEMD |  |
| 0036 C623 | =1546 | J2 | MRIN |  |
|  | =1547; |  |  |  |
|  | =1548; FINDOP | FIND OUT If the key pressed is a legitimate comman initiator: |  |  |
|  | =1549; | ITHP: $=$ CTAB |  |  |
|  | =1550; | BCODE: $=$ TYPE: $=0$ |  |  |
|  | =1551; | WHILE CTRB(ITMP) O $^{(1)}$ |  | CTRE EXHFHSTED/ |
|  | =1552; |  |  |  |
|  | = 1553 ; | ELSE |  | NIRY_SIZL: |
|  | =1554; |  | $B C O D E:=B C O D E+1$ |  |
|  | =1555; | ENDMIILE |  |  |
|  | =1556; | GOTO ERROR |  |  |
| 0038 EC23 | =1557 | H0Y | ITMP, \#CTAB |  |
|  | $=1558$ | MMOY | ECODE, ZERO |  |
| 803n 6936 | $=1569+$ | MOY | R1, *BCODE |  |
| 803C B180 | $=1578+$ | MOY | E*1, ZZERO |  |
|  | $=1574$ | Miov | TYPE, ZLRU |  |
| 003E B937 | $=1585+$ | MOY | K1, \#TYFE |  |
| 0040 B160 | $=1586+$ | MOV | ER1, \%2ER0 |  |
| 6042 FC | =159\% FINDOF: | HOY | fi, ITMP |  |
| 6043 E3 | =1591 | MOYF3 | A, ¢0 |  |
| 6044 B2BC | $=1592$ | J65 | MEREOR |  |
| 0.046 DE | =1593 | XRL | R, KEY |  |
| 0847 C652 | =1594 | JL | MAIM |  |
| 6049 FC | =1595 | MOY | A, ITMP |  |
| 09498303 | =1596 | ADD | (1) WCOHSI2 |  |
| $064 C$ AC | $=1597$ | MOY | ITMP, R |  |
| $6940 \mathrm{B936}$ | =1590 | HOY |  |  |
| 004 F 11 | =1599 | INC | ER1 |  |
| 08500442 | $=1690$ | Jif | FIMDOP |  |
|  | =1691; |  |  |  |
|  | =1642 ; |  |  |  |
|  | $=1603$; | I $:=1+1$ |  |  |
|  | =1694 ; | OPTION: = EMM $^{\text {( }}$ ) |  |  |
|  | =1605 ; | $1:=1 \div 1$ |  |  |
|  | =1606 ; | NO_OF_PPRRAMETERS: = MEM (I) |  |  |
|  | =1697 ; | $\mathrm{I}:=3$ |  |  |
|  | =1688; |  |  |  |
|  | =1605 MRIN: | M ${ }^{\text {H }}$ | A, BCOOL |  |
| 00528936 | $=1618.4$ | now | R1, ${ }_{\text {EPCODE }}$ |  |
| 0054 F1 | $=1619+$ | MOY | H, er1 |  |
| 00550310 | $=1623$ | FDD | A, ESTRCOH |  |
| 00573402 | $=1624$ | CPRL | OUTCLR |  |

All mnemonics copyrighted © intel Corporation 1976.

| LOC OSJ | LINE S | SOURCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0059 1C | $=1625$ | INC | ITMP |  |
| 0658 FC | $=1626$ | MOY | R, ITMP |  |
| cose E3 | $=1627$ | move3 | R, en | ; GEI OPTION POINTER |
|  | =1628 | Minv | OPTION, $A$ |  |
| $605 C 6339$ | $=1641+$ | How | R1, \%OPTION |  |
| Q0SE R1 | $=1642+$ | How | er1, A |  |
| 0057 1C | $=1646$ | INC | ITMP |  |
| 0060 FC | $=1647$ | MOS | A, ITl ${ }^{\text {P }}$ |  |
| dectec | =1648 | HOYF3 | A, en | ; GET NO OF FTRKTETERS |
|  | $=1649$ | HWOY | Muncon, A |  |
| 80628938 | =1662+ | HW | R1, 制UHCON |  |
| 9064 R1 | $=1663+$ | MOY | CR1, 1 |  |
|  | =1667 ; |  |  |  |
|  | =1668; | PARPWETER_EUFFER $(\theta=>5):=0$ |  |  |
|  | =1669 ; |  |  |  |
| 0065 B906 | $=1670$ | noy | R1, 6 | ; ERCH PARPM IS 2 BYTES |
| 8067 ES30 | $=1671$ | MOY | R0, wSMPLO | ; STRRT OF PAKRM BLFFERS |
| 00698000 | =1672 MiINB: | MOV | ERO, men |  |
| 006 B 18 | $=1673$ | INC | R0 |  |
| 806C E969 | $=1674$ | DJNZ | K1, MAINE |  |
| OOEE 14EC | =1675 | CFill | INPKEY |  |
|  | =1676 ; |  |  |  |
|  | =1677 ; | HILE KEYOMEM(OPTION-TYPE) $[6-8]$ DO |  |  |
|  | =1678; | IF MEM(OFTION+TYFL) $[7$ J=1 COTO MRINO1 |  |  |
|  | =1679 ; | TYPE | $:=T Y F E+1$ |  |
|  | =1688; | ENDHIILE |  |  |
|  | =1681 ; |  |  |  |
|  | $=1682$ | M MOY | ITF, OPTION |  |
| 0070 B939 | $=1698+$ | MOY | R1, WOPTION |  |
| 0072 F1 | =1699+ | H0\% | R, ER1 |  |
| 0073 NC | $=1712+$ | MOY | ITH', A |  |
| 0074 1C | $=1715$ | INC | ITPF |  |
|  | =1716 MRINC1: | MMOY | A, ITMP |  |
| 0975 FC | $=1732+$ | HOY | A, ITMP |  |
| 0076 E3 | $=1736$ | MOYP3 | A, en |  |
| 097797 | $=1737$ | CLR | C |  |
| 0878 F7 | $=1738$ | KLLC | $R$ |  |
| 087977 | $=1739$ | RR | A ; STRIP | STRIP BIT SEVEN INTO CARKY |
| ceita DE | $=1740$ | XRL | R, KET |  |
| $8978 \mathrm{C693}$ | $=1741$ | J2 | MilND |  |
| 0970 F687 | $=1742$ | JC | MIIND1 |  |
|  | $=1743$ | MINC | TYPE |  |
| 6071 E937 | $=1748+$ | MOY | K1. \#TYPE |  |
| 0081 F1 | $=1749+$ | HON | A, ext |  |
| 809217 | $=1753+$ | INC | A |  |
| 0083 A1 | $=1758$ - | HOY | EK1. A |  |
| 0084 1C | $=1761$ | INC | ITMP |  |
| 08859475 | $=1762$ | Jin | MAINC1 |  |
|  | =1763; |  |  |  |
|  | =1764 ; | MODIFIER MOT FOUND SO RESET TYPE INDEX TO DETPRUT CASE |  |  |
|  | =1765; |  |  |  |
|  | $=1766$ MRIND1: | M MOY | IVPE, ZERO |  |
| 80878937 | $=1771$ | HOW | R1, TYPE |  |
| 08898100 | $=1778+$ | Hov | ER1, IEERO |  |
|  | $=1782$ | MHOY | A, OPTION |  |

All mnemonics copyrighted © Intel Corporation 1976.


```
Oses =1880+ ORG 803
=1884;
```



```
=1886;
=1887 ; TFELES FOR PARCER
=1888;
=1E99 ; ****************************************************************
=1890;
=1%91: THE CTRB TRELE CONTAINS <COMSIZ> ENIRIES FOR ERCHI COMMKND. THE RLPNING
=1892; OF THE ENTRIES IS AS FOLLOWS:
=1893;
=1894; ENTRY 0. COMWMNO KEY TO INITIRTE
=1895; ENTR'1. POINTER TO THE LIST OF OPTIONS RPPLICAELE 1O THIS CONMPND
=1896; ENTRY 2. MUMBLR OF NUERIC PFRRWETERS RLQUIRED EY THE COMMNND
=1897;
=16% CTRB EQU $ RND GFFK
=1899 COMSIL EQU 3
=1960 ;
=1901 DE KEYMOD,LON OPTRB1,1 ;EXMM
=
=
=1992 DB KEYGO, LON OPTPE3,1 ;00
=
=
=1903 DB KEYFIL,LON OFTPAO1,3 ;FILL
=
=
=1984 DB KEYLST,LON OPTPB1,2 ;DUNP
=
=
=1995 UB KEYREC,LON OPTREL,2 ;RECORD
=
=
=1996 DB KEYREL,LON OFTPB1,0 ; RELORD
=
=
=1907 DB KSEIB,LON OPTAB2, 1 ; SETGSK
=
=
=1908 DB KCLRB, LON OPTRE2,1 ;CLRERK
=
=
=1999 DB KGORES, LON OPTRES,O ;CO FROM RESET STATE
=
=
=1910 DB OFFH ;ESCOP
=1911;
=1912 SEJECT
```

| LOC OEJ | LIME SO | SOURCE STATEMENT |
| :---: | :---: | :---: |
|  | =1913; |  |
|  | = 1914 ; | THE OPTION TRBLE GIVES THE YRRIOUS OfTIUNS PLLOMED FOR ERCH |
|  | =1915; | BRSIC COMMFND, PS FOLLOUS: |
|  | =1916; |  |
|  | =1917; | ENTRY 9. START OF TFELE OF MCOIFIER RESPOUSES. |
|  | =1918 : | ENTRY 1+. PLLOMED MODITIER KLYSTROKES CORRESPONDING TO OPTIONS 8-5. |
|  | =1919; | NOTE IHPT TIE LAST BYTE IN EPCH OPTION GROUP HRS BIT |
|  | =1920; | SEYEN SET TO INDICATE THE END. |
|  | =1921; |  |
| 033F 26 | =1922 OPTPB1: | DE STRTEM |
| 034818 | $=1923$ | DE KEYFM, KEYOH, KEYREG, RINT |
| 034115 | = |  |
| 034218 | $=$ |  |
| 034311 | = |  |
| 034419 | $=1924$ | D8 PBAK, DERK OR EXH |
| 834595 | = |  |
| 034626 | $=1925$ OPTAB2: | D8 STRMEM |
| 034718 | $=1926$ | D8 KEYPM, KEYDH OR 80H |
| 034896 | = |  |
| 0349 2C | =1327 OPTRE3: | DB STRGOC |
| 034818 | $=1928$ | DB NOBRK, WERK, SIMG |
| 034816 | = |  |
| $034 C$ 1月 | = |  |
| 034015 | $=1929$ | DE KEYPRT, KEYTRR OR EOM |
| $834 E 99$ | $=$ |  |
|  | $=1938$ | SIZECHK |
| 8020 | =1933+ SILE | SET 44 |
|  | =1934+; |  |
|  | =1335 ; * $_{\text {\% }}$ |  |
|  | =1944 㱙JECT |  |


| LOC DES | LINE | SOURCE STRTEIENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $=1945$ | COOEELK 138 |  |  |
| 0180 | $=19554$ | ORG | 256 |  |
|  | =1959 ; OUTUTL |  |  |  |
|  | $=1960$; | ACCORDING TO ACC CONTENTS (0-3). |  |  |
|  | =1961; OUTCLR | CLEAF DISPLAY AND OUTPUT CHARFCTER STRIMG STARTING |  |  |
|  | =1962 ; | AT THE PDDRESS POINTED TO BY EYTE HT RODRESS IN ACCUHULRTOR. |  |  |
|  | $=1963$; OUTMES | SUEROUTINE TO COPY' A STKING OF EII PATTERNS FROM ROW TO THE |  |  |
|  | =1964 ; | DISPLRY REGISTERS. |  |  |
|  | $=1565$; | STRING SELECTED IS DETEXHINED BY' fCC MHEN CPLLLD. |  |  |
|  | =1966; | ON ENTERING OUTMSG, fCC CONTENTS RRE USED TO RUDRESS R B'TE IN B |  |  |
|  | $=1967$; | LOCKUP TAELE ON THE CURREN PFGGE WHICI CONTRINS THE FWORESS OF |  |  |
|  | =1968 ; | A STRING Of segrent pattern dath byies to be prinied onto the |  |  |
|  | =1969 ; | DISFLAR! |  |  |
|  | =1979 ; | THE END OF THE STRIMG IS INDICHTED WEN EIT7 =1 |  |  |
|  | =1971 ; | CFLLS SUEROUTIIE 'HDISP' |  |  |
|  | =1972; | TO fCTunly effect hriting into the displir registers. |  |  |
| 81008319 | $=1973$ OUTUTL: | FSD | H, \#STRUIL |  |
| 01828471 | = 1974 OUTCLR: | CRLL | CLEER |  |
| 0184 A3 | $=1975$ OUTMSG: | MOYP | A, |  |
|  | $=1976$ | Hoy | STRTH, A |  |
| 01858948 | =1989+ | HOY | R1, \#STRTMP |  |
| 0187 A1 | $=1998$. | MOW | ER1, 1 |  |
|  | =1594 PRNT2: | mow | A, STRTMP | ; LORD MEXT CHRPRCTER LOCRTION |
| 01888840 | =2083 4 | Now | R1, \#STRTIP |  |
| ${ }_{016} \mathrm{FH}$ F1 | =2004+ | How | R, enf |  |
| 0188 A3 | =2998 | MOYF | R, ${ }_{\text {en }}$ | ; LORD BIT PAITERN INDIRECT |
| 018C F217 | =2069 | JB7 | PRNT1 |  |
| G18E 0488 | =2918 | CPRL | LDISP | ; OUTPUT TO NEXT CHARACIER POSITION |
|  | =2011 | MINC | STRTMP | ; INDEX POINTER |
| 0118 | =2016+ | Hov | R1, \#STRTMP |  |
| 0112 F1 | =2917+ | MOY | A, eri |  |
| 011317 | =2021+ | INC | A |  |
| 0114 f1 | $=2926+$ | HOY | gri.a |  |
| 01152488 | =2829 | תP | PRNT2 | ; DONE |
| 0117 C408 | =2938 PRNT1 | JfP | UDISP |  |
|  | =2831; |  |  |  |
| 0019 | =2832 STRUTL | EQU | LOW \$ |  |
| 011931 | $=2933$ | 08 | LOW(DERROR) | ;UTILITY MESSPGE 0 ADDRESS |
|  | =2834 | DE | LOU(DSGNON) | ; UTILITY MESSAGE 1 RGUKESS |
| 0118 3E | =2835 | DB | LOW(DEUN) | :ITILITY MESSAEE 2 RDORESS |
| 011 C 44 | $=2836$ | W | LOW (DBPNT) | ;UTILITY MESSRGE 3 RODRESS |
| 801D | $=2037$ STRCOM | EXU | LOH |  |
| 011046 | =2939 | $D:$ | LOW(DH00) | ; $E P S I C$ COMPAD 0 RESPONSE PDORESS |
| 011E 49 | =2039 | DE | LOH(DCO) | ; 6 ASIC COPMAND 1 RESPONSE ADDEESS |
| 011 F 48 | =2840 | DB | LOW(DFILL) | ; BASIC COMHNO 2 KESPOHSE RDDRESS |
| 812845 | =2841 | DE | LOW(OLST) | ; EASIC COHHPND 3 RESPONSE FDDORESS |
| 012151 | =2842 | DB | LOW(DEEC) | ; EASIC COMAFND 4 RESPONSE PDDRESS |
| 012254 | =2043 | DB | LOW(DREL) | ;BRSIC COWHAD 5 RESPONSE ADOKLSS |
| 012357 | =2844 | D | LOW(DSB) | ; EASIC COWPND 6 RESPOMSE RDOXLSS |
| 012458 | =2845 | D6 | LOH(DCB) | ; BASIC COMAMND \% RESPONSE PDDEESS |
| 012550 | $=2046$ | DE | LOW(DGE) | : BFGSIC COMPTO 8 RESPOHSE RODRESS |
| 0026 | =2947 STRHEM | EQU | LOW |  |
| 0126 5F | $=2848$ | DB | LOU(DPRTEEN) | ;DATR TIPE MOOIFIER 0 RESPONSE ROOTESS |
| 012761 | $=2649$ | DB | LOU(DDPFETM) | ; Dith TIPE MODIFIER 1 RESFONSE RDDRESS |
| 812863 | =2850 | DE | LOW(DRN) | ;DPTA TYTE MODIFIER 2 RESPONSE RDDRESS |


| LOC UBJ | LIME | SOURCE STRTEMEN |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 812969 | $=2951$ | DB | LON(DINTRG) | ; DATA TYFE: MOUIFIER 3 RESPONSE RDDRESS |
| 812465 | $=2952$ | DB | LUW(DPRURK) | ; DRTA TYPE MODIFIER 4 RESPONSE RDORESS |
| 012867 | $=2053$ | DB | LOW(DDPBEK) | ; DFTR TYPE MODIFIER 5 RESPOHEE HUDRESS |
| 802C | $=2854$ SIRGOC | EQU | LON |  |
| 012c GE | $=2955$ | DB | LON(DYOBRK) | ; EXECUIION MODE MOOIF ILR O |
| 812060 | =2956 | DE | LCW (DUBFK) | ; EXECJTION MODE MDDIFIER 1 |
| 912E GF | $=2857$ | DE | LOW(DSS) | ; EXECUTION MODE MOUIFIEK 2 |
| 012772 | =2858 | DE | LON(UPA) | ; EXECUTION MODE MODIFIER 3 |
| 013075 | =2059 | D | LON(DTR) | ; EXLCUTION MODE MODIFIER 4 |
|  | =2060 ; |  |  |  |
|  | =2961 ; |  |  |  |
|  | =2062 ; | UTILITY OUTFUT MESSARES |  |  |
|  | $=2963$ DEEROR: |  |  |  |
| 013179 | $=2064$ | DE | 01111801 B | ; "E" |
| 013250 | $=2065$ | D8 | 010160008 | ; "R" |
| 013350 | =2866 | DB | 010180808 | ; "R" |
| 0134 5C | $=2967$ | DB | 010111800 | ; "0" |
| 013558 | $=2968$ | D8 | 010100608 | ; "R" |
| 0136 co | $=2969$ | DE | 110000608 | ; "-. " |
|  | $=2670$ OSCAON: |  |  |  |
| 013760 | =2971 | D6 | 000080008 | ;" " |
| 013876 | =2872 | DE | 011101168 | ; "H" |
| 0139 6D | $=2073$ | D8 | 011011018 | ; "S" |
| 013879 | =2874 | DE | 011118918 | ; "E" |
| 013 B 40 | =2075 | DB | 018008008 | ; "-" |
| 813066 | $=2876$ | DB | 011801186 | ; "4" |
| $0130 \mathrm{E7}$ | $=2977$ | DB | 111601118 | ; "9. "(TM) |
|  | $=2978$ DRUN: |  |  |  |
| 013E 80 | $=2979$ | DE | 600608008 | ;" ${ }^{\text {" }}$ |
| 013740 | $=2880$ | DB | 416080608 | ; "-" |
| 014858 | =2881 | DB | 010180008 | ; "R" |
| 0141 1C | $=2882$ | DE | 840111808 | ; "U" |
| 014254 | =2883 | DS | 010101808 | ; "N" |
| 0143 4 | $=2084$ | D8 | 116006086 | ; "-." |
|  | $=2885$ DPFNT: |  |  |  |
| 014473 | =2886 | DE | 011100118 | ; "p" |
| 0145 B9 | $=2087$ | DE | 181118018 | ; "C. ${ }^{\text { }}$ |
|  | $=2988$ 紶JECT |  |  |  |



| LOC OBJ | LINE | SOURCE STRTEEENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | =2111; |  |  |  |
|  | =2112 ; | HEMORY SPACE MODIFIER OFTION RESPONSE STRINGS: |  |  |
|  | =2113; |  |  |  |
|  | =2114 DFRNEM: |  |  |  |
| 0155 73 | =2115 | DB | 011100118, 118180088 | ; "PR. ${ }^{\text {" }}$ |
| 0168 D9 | = |  |  |  |
|  | $=2116$ DCAFIEM: |  |  |  |
| 01615 | =2117 | DE | 018111188, 111181118 | ; "OA. " |
| 8162 F7 |  |  |  |  |
|  | $=2118$ DNH: |  |  |  |
| 816350 | =2119 | DC | 010180088,101111018 | ; "RG. ${ }^{\text {P }}$ |
| 0164 ED | = |  |  |  |
|  | $=2120$ DFFPEKK: |  |  |  |
| 016573 | $=2121$ | DB | 01116011B, 111111806 | ; "PB. ${ }^{\text {P }}$ |
| 0166 IC | = |  |  |  |
|  | =21:2 DDPEESK: |  |  |  |
| 81675 | $=2123$ | DB | 018111188, 111111888 | ; "DE. |
| 0168 FC | = |  |  |  |
|  | $=2124$ DINTRG: |  |  |  |
| 016976 | $=2125$ | DE | 011101186, 118109088 | ; "HR." |
| 016R D9 | $=$ |  |  |  |
|  | =2126; |  |  |  |
|  | =2127; | RESPONSE MESSAGES FOR GO CONDITION MODIFIERS. |  |  |
|  | $=2128$; |  |  |  |
|  | $=2129$ DINOPKK: |  |  |  |
| 01685 | $=2138$ | VB | 018101608,111111896 | ; "NB. " |
| 016 C FC | = |  |  |  |
|  | = 2131 OUPRK: |  |  |  |
| 816070 | $=2132$ | DB | 011111008, 110180088 | ; "ER. ${ }^{\text {P }}$ |
| 81GE D9 | = |  |  |  |
|  | $=2133$ DSS: |  |  |  |
| 816F 60 | =2134 | DB | 011011018, 011011011, 111118008 | ; "SST. " |
| $0171 \mathrm{FE}$ | = |  |  |  |
|  | = |  |  |  |
|  | $=2135$ DFA: |  |  |  |
| 017277 | $=2136$ | DE | 811101118, 011111888,110100468 | ; "PBR. " |
| 81737 C |  |  |  |  |
| 0174 D0 | = |  |  |  |
|  | $=2137$ DTR: |  |  |  |
| 017577 | $=2138$ | DE | $011181118,011011818,111110088$ | ; "RST. " |
| 0176 ® | $=$ |  |  |  |
| 0177 F8 | $=$ |  |  |  |
|  | =2139; |  |  |  |
|  | $=2148$ | SIZECHK |  |  |
| 8978 | =2143+ SIIE | SET | 129 |  |
|  | =2144+; |  |  |  |
|  | =2145+; ***** | *** | **************************** | ****** |
|  | =2154 SEJECT |  |  |  |



All mnemonics copyrighted © Intel Corporation 1976.


|  | $\begin{aligned} & \text { Lasc } \text { II Lnnen. } \\ & =2313 \text {; } \end{aligned}$ | KLrchi |  |
| :---: | :---: | :---: | :---: |
|  |  | OUTPU | T＿MESSRSE（PERROR＿F＇RONTT） |
|  | ＝2314； | OUTP | T（LDATA） |
|  | ＝2315 ； | CPLL | INPU＿BY1E（KEY） |
|  | ＝ 2316 ； | INTIL | KEY＝＇CLERR／PKEYIOUS＇ |
| 0198 EP94 | ＝2317 RLRROR | mov | LIAATM， 4 |
| 019 CBF 02 | ＝2313 PERROR： | HOY | YPCOOE，\％ |
| 019C 7401 | $=2319$ | CREL | XFTEST |
| 019E 27 | $=2329$ | CLR | A |
| 015 D？ | $=2321$ | MOV | Pru，$A$ |
| 01月0 FB | $=2322$ | HOY | R，KEY |
| 0181 D317 | $=2323$ | XRL | A，\％KEICLR |
| O1A3 CEE6 | $=2324$ | $\sqrt{2}$ | ERROR2 |
| 818527 | $=2385$ | CLR． | A |
| 81AE 3480 | $=2326$ | CRLL | WUUTL |
| 01 F88 FA | $=2327$ | HOY | A，LDATR |
| 8189 D403 | $=2328$ | CPRL | DSPPCC |
|  | $=2329$ | MNOY | KESCEAF，MEG1 |
| 81RE B938 | $=23404$ | MOY | R1，＊KCOBUF |
| O1AD B1FF | ＝2341＋ | MOY | ER1，組G1 |
| O1PF 14EC | ＝2345 | CRLL | IMPKEY |
| 0161 FB | ＝2346 | MOY | A，KEY |
| 01820313 | ＝234 ${ }^{\text {\％}}$ | XKL | R，\％KEYEND |
| 01649698 | ＝2348 | JNR | RERROR |
| 01868429 | ＝2349 ERROR2 | JPP | MRIN |
|  | ＝2350 | SIZECIK |  |
| 0020 | ＝235s＋SIZE | SET | 3 |
|  | ＝2354 ； |  |  |
|  |  |  |  |
|  | ＝2364； |  |  |
|  | ＝2365 | CODEEAK 80 |  |
| 0200 | $=23804$ | ONG | 512 |
|  | ＝2384 ；IMPLEM | IMPLIM | NT COWHHD |
| 02002386 | ＝2385 IMFLEM： | HOY | A＊LON（JMPTHL） |
|  | $=2386$ | MPDD | A．BCUDE |
| 82828936 | ＝2392 ${ }^{+}$ | HOV | R1，\＃BCOOE |
| 028461 | ＝2393＋ | IDD | R，er1 |
| 0285 B3 | $=2397$ | JTPP | ¢ ${ }^{\text {¢ }}$ |
|  | ＝2398； |  |  |
|  | $=2399$ JFFTBL： |  |  |
| 8206 br | $=2408$ | DB | LON（JTOMOD） |
| 080720 | $=2401$ | D8 | LON（JTOCO） |
| 828822 | $=2402$ | DB | LOW（JTOFIL） |
| 8289 1R | $=2403$ | D6 | LOH（JTOLST） |
| 828611 | $=2484$ | DB | LOH（JTOREC） |
| 028816 | $=2405$ | DE | LOW（JTOREL） |
| 620C 20 | $=2406$ | D8 | LOH（COWSER） |
| 82808 | $=2497$ | DE | LOW（COACBR） |
| 820E 26 | $=2408$ | DE | LON（JGORES） |
|  | $=2489$ ； |  |  |
| 829\％ 4441 | $=2410$ JTOHOD ： | ग1 | EXFMIN |
|  | ＝2411； |  |  |
| 821185 | $=2412$ JTOREC | CLR | F0 ；$\quad \mathrm{FB} 日=0 \Rightarrow$ HEX FORHAT DAIA DUNP |





| LOC OBJ | Line | SORRCE STRTETENT |  |
| :---: | :---: | :---: | :---: |
|  | 2676 | INCLUDE |  |
|  | $=2677$ | COOEEAK | 210 |
| 0480 | $=2697+$ | ORG | 1824 |
|  | =2701; EFRUN | RLN EMLATION MOOE. |  |
|  | =2182; | RLIOPD EF WITH SYSTEM STRTUS PID REIERSE. |  |
|  | =2783; | gevience is as follous: |  |
|  | =2784; | If CUHEND LAS TERAINHTED GY THE 'NEXT' KEY: |  |
|  | =2785; | STOKE STM INTO EP HC; |  |
|  | =2706; | STORE EP PC INTO TOP-OF-STRCK (RELATIUE 10 EP PSH); |  |
|  | =2767 ; | PfISS EP RO; |  |
|  | =2788; | PASS EP FSH; |  |
|  | =2789 ; | PASS ET TIMER; |  |
|  | =2718; | PASS EP RCCUMLATOK; |  |
|  | =2711; |  |  |
| 04682382 | =2712 EPRLN: | HON | ก, 2 |
| 04823400 | =2713 | cfal | OUTUL |
|  | =2714 | Hoy | R. NUHCON |
| 84948938 | $=2723+$ | now |  |
| 8486 F 1 | $=2724+$ | Now | A, PR1 |
| 04079615 | $=2728$ | JNR | EPCONT |
|  | $=2729$ | Moy | EPPCLI, SMALO |
| 94698930 | $=2745+$ | now |  |
| 8488 F 1 | =2746 + | Mov | f, ert |
| 948C B924 | =2752+ | NOU | R1, \%EPPCLO |
| 848E 11 | =27534 | Ho4 | gentir |
|  | =2756 | Hoy | EPPCLI, STHFII |
| 648F 6931 | =2772+ | How | R1. SSMHI |
| 0411 F1 | =2773 + | noy | R, er1 |
| 04128925 | =2779+ | NOY | R1, \%EPPCHI |
| 0414 R1 | =27894. | How | eri, R |
| 0415 FE | =2783 EFCONT: | MOY | R, KEY |
| 8416 D312 | =2784 | XRL | R, \%KEYNT |
| 9418 C61F | =2785 | J2 | EPCON1 |
| 04182301 | $=2786$ | nov | A, FOTH ; STfCK OHE LEVE DEEP TO HOLD USER STARIING PDOKESS |
|  | $=2787$ | How | EPPSW, A |
| 641C 8921 | =2880+ | Mor | R1. WEPFSW |
| 641E A1 | =2801+ | HOY | enti, if |
|  | =2885 EPCON1 : | Hov | LDATR, EPPCLL 0 |
| 641F 6924 | =2821+ | NON | R1, \#EPPCLL |
| 9421 F1 | =2822+ | NOW | R, ert |
| 8422 月9 | $=28354$ | Mow | LDATR, 1 |
|  | $=2838$ | Woy | R, EPPSW |
| 84238921 | =2847+ | now | R1, EEPPS |
| 8425 F1 | =2848+ | HOV | R, eri |
| 842687 | =2852 | DEC | A |
| 04275387 | $=285$ | fux | R, \#07\% |
| 8429 El | =2854 | KL | A |
| 04219368 | $=2555$ | ADD | A, |
|  | =2856 | H HO | SMric. A |
| 942C 8938 | =2869+ | HOY | R1. ESMRLO |
| 042E A1 | =28784. | HOY | gex, A |
| 642F F4C3 | $=2874$ | CPL | EPSTOR |
|  | =2875 | MINC | SMPLO |
| 04316930 | $=2888$ | Hoy | RL, asiprio |
| 0433 F1 | =2881+ | HON | R, eri |


| LOC | 00 J | LINE S | SOURCE STATEEENT |  |
| :---: | :---: | :---: | :---: | :---: |
| 0434 | 17 | =2885 + | INC | R |
| 8435 A1 |  | =2899+ | How | eR1, A |
|  |  | $=2893$ | MHOS | A, EPPSN |
| 0436 | 8921 | =2998+ | MON | R1, MEPPS |
| 0438 | F1 | =2903+ | HON | A, eR1 |
| 043953 FO |  | =2907 | Ail | R. MOFP |
|  |  | $=2908$ | MONL | A, EPPCHI |
| 0438 | B925 | =2914+ | MON |  |
| 043D | 41 | $=2915+$ | ORL | A, ER1 |
| 943E | PR | =2919 | HOY | LDATA, $A$ |
| 843F | F4C3 | $=2928$ | CFIL | EPSTOR |
| 0441 | 6801 | =2921 EFCNT | MOH | RE, WLON(OY2BA5+OY4IZE) |
| 8443 746R |  | =2922 | CPLL | OMLOPD |
|  |  | $=2923$ | MTN | R EPRO |
| 0445 | 8923 | =2932+ | MON | F1, |
| 8447 | F1 | =2933 + | MOH | A, CR1 |
| 9446 F4D0 |  | =2937 | CPLL | EPPRSS |
|  |  | $=2938$ | MHOY | A, EFPSM |
| 8441 | B921 | =2947 | MOV | R1, \#EPPSH |
| 844C | F1 | $=2948+$ | HOU | A, erd |
| 944D F4D0 |  | $=2952$ | CPLL | EPPASS |
|  |  | $=2953$ | MHOY | A, EFTIMR |
| 0445 | 8922 | $=2962+$ | MOU | R1. WEFTIMR |
| 0451 | F1 | $=2963+$ | HOU | A, ER1 |
| 8452 F400 |  | $=2967$ | CPLL | EPPASS |
|  |  | $=2968$ | MHOY | A, EPACC |
| 8454 | 8928 | =2977 ${ }^{+}$ | MOV | R1, \%EPRCC |
| 0456 | F1 | $=2978+$ | How | R, ery |
| 8457 | F400 | $=2982$ | CPAL | EPPPSS |
| 0459 | 8903 | $=2983$ | ORL | P1, \%60000011B |
| 8458 | F4DE | =2984 | CFIL | EPSTEP |
| 0450 | 745R | $=2985$ | CPIL | OVSUPF |
| 8455 | 846B | $=2986$ | JiP | C6O |
|  |  | =2987 ; |  |  |
|  |  | =2988; CONEOR | GO FROH RESET COMWPVD |  |
|  |  | =2989 ; | RESET PRDCESSOR |  |
|  |  | =2990 ; | RELORD LON ORDER PROGRPM BETES INTO PKOGREM MEHORY |  |
|  |  | =2991; |  |  |
| 0461 | 2382 | =2992 COMEOR: | HOW | A, 2 |
| 0463 | 3400 | $=2993$ | CRLL | 0, |
| 0465 | 8910 | $=2994$ | ORL | P1, \#EPRSE1 |
| 0467 | 745月 | $=2995$ | CRL | OYSUPP |
| 0469 | 99FF | $=2996$ | PML | PL, ${ }^{(N O T}$ (NORSET) |
|  |  | =2997; |  |  |
|  |  | =2998; |  |  |
|  |  | =2999 ; C50 | SET UP BREAK LOGIC FOR RPPRROPRIATE ENEPK CONDITIONS, |  |
|  |  | = 3680 ; | DEPEIDING ON CONTENTS OF 'TYPE'. |  |
|  |  | =3801; |  |  |
|  |  | $=3002$ C00: | MHOY | R. TYPE |
| 046 | B937 | =3014+ | HOY | R1. PTYPE |
| 8460 | F1 | =3012+ | How | R, ER1 |
| $046 E$ | 0371 | $=3016$ | PDD | A, \%LON COTEL |
| 0470 B3 |  | $=3017$ | JTPP | \% |
|  |  | = 3018 ; |  |  |
| 0471 | 7 | =3019 COTBL: | DS | LOA (CCONE) |

All mnemonics copyrighted © Intel Corporation 1976.

| 847388 | $=3921$ | DE | LOw (ccoss ) |  |
| :---: | :---: | :---: | :---: | :---: |
| 047476 | $=3822$ | DB | LON(CGOPAT) |  |
| 047588 | $=3023$ | D8 | LOW(COSTRA) |  |
|  | = 3624 ; |  |  |  |
|  | $=3825$ CTOPPT: |  |  |  |
| 8476 995D | $=3926$ C004B: | F斯 | P1, 401600000165 |  |
| 04788901 | $=3887$ | OKL | P1, \%000090018 |  |
| 647R 8482 | $=3628$ | JHP | EPRUN 14 |  |
|  | =3829 ; |  |  |  |
| 047C 99FC | $=3038$ COONB: | Prin | P1, 制OT 600000118 |  |
| 047E 8482 | $=3031$ | JP | EPRUN4 |  |
|  | =3032 ; |  |  |  |
|  | = 3633 CCOTRA: |  |  |  |
| 84808903 | $=3034$ CE05S: | ORL | P1, 000000118 |  |
|  | = 3835 ; |  |  |  |
|  | =3036 ; EPRLIN4 | SET U | CONTROL LOGIC TO RU | R'S PROGRPM. |
|  | = 3037 ; | KELEAS | PROCES50R TO RLH. |  |
|  | = 3838 ; |  |  |  |
| 8482 \&R28 | =3039 EFRLNA | ORL | P2, 4801800088 | ; DISPELE EP LINK REFERENCES. |
| 6484 9REF | $=3848$ | FAK |  | ; SET PLL REFERENCES TO RAM GRKPY |
| 0486 990F | =3041 | FML | PL, \#nOT MODOUT |  |
| 6488 F4F4 | $=3042$ | CFIL | EFPREL |  |
|  | = 3943 ; |  |  |  |
|  | = 3044 ; | HRIT | R KEYSTROKE INPUT O | OMARE BREFK TO OCCUR. |
|  | = 3945 ; |  |  |  |
| 648A F4FC | =3046 EPRLIM | CRRL | YOFPOL |  |
| 048C F4FF | $=3047$ | CPRL | KBDPOL |  |
| 848E 37 | $=3048$ | CFL | A |  |
| 848F F295 | $=3849$ | JB7 | EPRLNS |  |
| 84918699 | $=3850$ | JNI | EPRLRR |  |
| 0493848 A | $=3851$ | JMP | EPRLM 1 |  |
|  | =3052 ; |  |  |  |
|  | = 3053 ; EPRLNS | П KEY | ROKE HRS DETECTED | EP HAS RUNING. |
|  | = 3054 ; | BREPK | XECUIION, |  |
|  | =3055 ; | PROCES | KEYSTROKE |  |
| 84958460 | = 3856 EPRLIN: | CRLL | STSRME |  |
| 84978483 | $=3651$ | Jif | EFFLIN5 |  |
|  | =3058 ; |  |  |  |
|  | =3859 ; EPRUR2 | PN EM | LED BREFK CONDITION | RRED. |
|  | =3060; | BREFK | MLPTION MODE, |  |
|  | =3061 ; | CONTI | E ACCORDIMG TO GO CO | D TYFE. |
| 04998460 | $=3062$ EFRUNR: | CFLL | STSAVE |  |
|  | $=3863$ | Mrow | A, TYFE |  |
| 8486 8937 | =38724 | MOU | R1, ITYPE |  |
| 8450 F1 | $=3873+$ | MOY | R, eR1 |  |
| 849E 0384 | = 3077 | FDD | R. ${ }_{\text {a }}^{\text {LON }}$ CNTTBL |  |
| 848083 | =3078 | JMPP | en |  |
|  | =3079 ; |  |  |  |
| 0481 166 | =3680 CNTTBL: | DB | LOW(BRKERR) |  |
| 64R2 B ${ }^{\text {a }}$ | $=3881$ | D8 | LON(EPRUNG) |  |
| 04R3 BR | =3082 | DB | LON(EPRUN6) |  |
| 0484 F17 | $=3083$ | DE | LON(CNTTRR) |  |
| 8485 P9 | $=3884$ | DB | LON(CNTTRA) |  |
|  | $=3605$; |  |  |  |



| LOC OBJ | LINE | SOURCE S | IRTEHENT |
| :---: | :---: | :---: | :---: |
|  | $=3146$ | COOEELK | 115 |
| 6580 | =3171+ | ORG | 1288 |
|  | =3175 ; STSAVE EP STRTUS SRYE IJBROUTINE. |  |  |
|  | =3176; | FORCE CPRL TO LOC 014H; |  |
|  | =3177; | SPME EP PCC; |  |
|  | =3178; |  |  |
|  | = 3179 ; | SAPV EF TIMER;SFMVE EP PSM; |  |
|  | =3188 ; | SAME EP RO; |  |
|  | =3181 ; | SRIE EP TOP-OF-STACK IN EP PC; |  |
|  | =3182; | KETURN. |  |
| 85007445 | $=3183$ STSANE: | CPLL | EPERK |
| 05922303 | $=3184$ | MOY | R, 3 |
| 85043480 | =3185 | CPRL | OTUTL |
| 8506 7450 | = 3186 | Cril | OVSWF |
| 8588 BE8F | =3187 | HOY | N0, HLOW (OYEBRS+OUSIZE |
| 85Ef 746 R | $=3188$ | CPLL | OYLOFD |
| 659C 8820 | =3189 | ORL | P2, 1801600088 |
| 658E 2314 | $=3190$ | MOY | R, $\$ 14 \mathrm{H}$ |
| 851091 | $=3191$ | MOUK | eri, $A$ |
| 8511 97DF | =3192 | PRL | P2, 剘OT 601808068 |
| 85138903 | $=3193$ | ORL | P1. W000000116 |
| 0515 F40B | =3194 | CFAL | EFSTEP |
| 0517 8P20 | =3195 | ORL | P2, \%001890608 |
| 8519 97EF | =31\% | Pril |  |
| 8518 8983 | $=3197$ | ORL | P1, (ENGRAM OR ENBLA |
| 651D F-4DE | $=3198$ | CALL | EPSTEP |
|  | =3199 ; |  |  |
|  | = 3280 ; | EXECUTION PROCESSOK IS HON AT LOCATION B09\% INTERHPL WITH |  |
|  | =3201 ; | (RETURN FDORES5+2) PUSIED ON STRCK. |  |
|  | = 3282 ; |  |  |
| Colf Beas | $=5203$ | MOY |  |
| 05217468 | = 3284 | CALL | OH2TD |
| 8523 F400 | $=3205$ | CALL | EPFPSS |
|  | = 3206 | M HOY | EPPCC, 0 |
| 65258928 | $=3219+$ | Hov | K1, |
| 6527 R1 | $=5228+$ | HOY | CP1, R |
| 6528 F400 | $=3224$ | CPLL | EPPASS |
|  | $=3225$ | M HO | EPTIMR, A |
| 652A B922 | $=3238+$ | MON | R1, WEPTIMR |
| 852C A1 | $=3239+$ | MOY | CR1, A |
| 6520 F 400 | $=3243$ | CHLL | EPPASS |
|  | = 3244 | MHOY | EPPTH, 8 |
| 652F B921 | $=3257+$ | MOY | R1, \%EPPSH |
| 653181 | $=32584$ | MOY | CR1, 1 |
| 6532 F 400 | $=3262$ | CFPL | EPPPSS |
|  | $=3263$ | M Moy | EPRO, A |
| $6534 \mathrm{B923}$ | $=3276+$ | HOV | R1. |
| 0536 A1 | = $3277+$ | HOY | CR1, A |
| 6537 E888 | =3281 | MOV |  |
| 6539 | $=3282$ | CPLL | OHLOPD |
|  | $=3283$ | M HOY | R, EPPS |
| 05388921 | = $3292+$ | MOY | R1, \%EPPSW |
| 6530 F 1 | =3293+ | HO\% | A, eki |
| 653E 87 | $=3297$ | DEC | A |
| 653F 5307 | $=3298$ | fric | R, \%07H |


| LOC O8J | LIME | SOURCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 8541 E7 | $=3299$ | RL | A |  |
| 85420388 | $=3300$ | PDD | A \%uch |  |
|  | $=3301$ | MTOY | GriLO, $A$ |  |
| 85448930 | =3314+ | How | R1, \%SMPLO |  |
| 6546 11 | =33154 | HOV | Ceren 1 |  |
| 6547 F4B7 | $=3319$ | CRLL | EFFET |  |
| 0549 03FE | $=3320$ | FDD | R, \%-2 |  |
| 6548 AR | $=3321$ | Hov | LUATA, H |  |
|  | $=3322$ | YHOY | EPPCLO, A |  |
| 054C 8924 | $=33354$ | Hoy | R1, EPPPCLO |  |
| 654E A1 | $=3336+$ | HOY | ER1, 1 |  |
| 854F F4C3 | $=3348$ | CFAL | EPSTOR |  |
| 85518930 | $=3341$ | MOV | RL, \%SMFL0 |  |
| 055311 | $=3342$ | INC | ER1 |  |
| 0554 F487 | $=3343$ | CFLL | EPFET |  |
| 8556 7 fi | $=3344$ | HOY | LDATR $~ \cap ~$ |  |
| 855753 F 0 | =3345 | FM1. | R, \$111180808 |  |
| 05592 2 | $=3346$ | XCH | A. LDATA |  |
| 855 1 13FF | $=3347$ | ADOC | R, ¢-1 |  |
| $855 C$ 539F | $=3348$ | PML | R. 1000011118 |  |
|  | $=3349$ | M ${ }_{\text {HOY }}$ | EPPCHI, A |  |
| 65558925 | =3362+ | HOV | R1, mepflhi |  |
| 0568 A1 | =3363+ | MOV | ER1, A |  |
| 056148 | $=3367$ | ORL | R, LDATA |  |
| 0562 An | $=3368$ | HOY | LDATA, 1 |  |
| 0563 F4C3 | $=3369$ | CRLL | EPSTOR |  |
| 85658825 | $=3378$ | MON | R8, ${ }_{\text {EPPCHI }}$ |  |
| 8567 347C | $=3371$ | CPLL | UFDADI |  |
| 05692340 | $=3372$ | HOY | A 1916000088 | ; "-" FDR DISPLRY |
| 856B D408 | $=3373$ | CPLL | MDISP |  |
| 85608820 | $=3374$ | Hov |  |  |
| 65673498 | $=3375$ | CFIL | DSFWID |  |
| 857183 | $=3376$ | RET |  |  |
|  | $=3377$ | SIZECH |  |  |
| 0072 | =3380+ SIZE | SET 114 |  |  |
|  | =3381+; |  |  |  |
|  |  | ******* | 粎*********** | ***************** |
|  | $=3391$ 纤JECT |  |  |  |


|  | د.cc* | hatueve |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 8000 | =3393 CHARCR | EQU | EDH | ; $\angle C R$ ) |
| 0008 | =3394 CHPNLF | EAS | 6AH | ; <LF) |
| 0018 | $=3395$ CNTRL2 | EQU | 18H | ; CONTROL-L |
|  | = 3396 ; |  |  |  |
|  | $=3397$ | COOEBLK | 88 |  |
| 8297 | =3412+ | ORG | 663 |  |
|  | =3416 ; RRECIN | HEXFILE | RECORD INYUT | TINE |
| $829734 C D$ | $=3417$ IRECIN: | CRiL | CHFRIN |  |
| 0239 D31A | $=3418$ | WRL | A. wiNTRLZ |  |
| 8298 CEE0 | =3419 | J2 | DONE |  |
| 8290 D31A | $=3428$ | XRL | A, FCNTRLZ |  |
| Q29F D33A | $=3421$ | XRL | A, (': ${ }^{\text {( }}$ ) |  |
| 82819697 | $=3422$ | JMR | HRECIN |  |
|  | $=3423$ | WHOY | CHKSUH, 2 ERO |  |
| 82 AB 36060 | =3428+ | HOY | CHKSM, \%ZER |  |
| 82851450 | $=3432$ | CFLL | BYTEIN |  |
|  | = 3433 | MHOY | BUFCNT, A |  |
| 020178941 | $=3446+$ | MOV | R1, \%ELFCNT |  |
| 027981 | $=3447+$ | MOV | ER1, A |  |
| 82RA 1450 | = 3451 | CFLL | EYTEIN |  |
|  | $=3452$ | MHOY | SWHI, A |  |
| 827C 8931 | $=3465+$ | HOY | K1, \%SMPHI |  |
| O2RE A1 | $=34664$ | MOY | CR1, A |  |
| 82PF 1470 | $=3478$ | COLL | BYTEIN |  |
|  | $=3471$ | MHOY | SMPLO, A |  |
| 82818930 | $=3484+$ | MOY | R1. ${ }^{\text {ESMPL}} \mathbf{0}$ |  |
| 0263 11 | $=3485+$ | MOV | CR1, A |  |
| 82841478 | $=3489$ | Cfll | BYTEIN |  |
|  | $=3490$ | MMOY | RLCTYP, A |  |
| 82868942 | $=3503+$ | MOY | R1, RRECIYF |  |
| 0288 A1 | =3504+ | HOW | ReR1, $R$ |  |
|  | =3588; |  |  |  |
|  | =3509 ; IDAFTIN | HEX DA | A BYTE IN |  |
|  | =3510 HDATIN: | M MOY | A, BUFCNT |  |
| 02898941 | $=3519+$ | HOY | R1, *BEFCNT |  |
| 8288 F1 | $=3528+$ | HOW | A, eri |  |
| 82EC CECC | = 3524 | J2 | RLCDON |  |
| B2BE 14F0 | =3525 | CPLL | BYTEIN |  |
| $82 C 0 \mathrm{FA}$ | = 3526 | MOY | LDATR, $A$ |  |
| $02 C 15400$ | $=3527$ | Crill | LSTORE |  |
| 82033472 | $=3528$ | CFPL | IMCSM |  |
|  | = 3529 | MDEC | EUFCNT |  |
| 02058941 | $=3534+$ | HOY | R1, \%EUFCNT |  |
| $02 \mathrm{C} 7 \mathrm{F1}$ | =3535+ | MOW | A, ER1 |  |
| $02 C 807$ | =35394 | DEC | A |  |
| $02 \mathrm{C9}$ P1 | =3544+ | Mov | CR1, 1 |  |
| 82CA 4489 | $=3547$ | JPP | HDATIN |  |
|  | =3548; |  |  |  |
| OCCC 34CD | =3549 RECDON: | CFML | CHFRIN |  |
| B2CE D331: | = 3550 | XRL | A, ('? ${ }^{\text {( }}$ ') |  |
| 8200 C60B | =3551 | JZ | CKSHOK |  |
| 8202 D33F | =3552 | XRL | A, (\% ${ }^{(\prime 2}$ ') | ; SHITCK BPCK TO DATA CAPRACTER |
| 8 820 4 3489 | =3553 | CPLL | NIBIN2 | ; JOIN SUBKOII INE ALREPDY' IN PROGRESS |
| $020614 F 2$ | = 3554 | CPLL | BYTEII | ;DITTO |

All mnemonics copyrighted © Intel Corporation 1976.

| LOC ORJ | LINE S | SOURCE STRTEFENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $=3555$ |  |  | ; (RESULT FOR NOW*'?' CHMRACTERS IS AS IF |
|  | $=3556$ |  |  | ; BYTEIN HPS CFlled.) |
|  | $=3557$ | HNOY | A, CHKSUH |  |
| 0208 FD | $=3573$ - | MOV | A, CHKSNM |  |
| 8209 96E1 | $=3577$ | JNR | CHKERR |  |
|  | $=3578$ CKSMOK: | MYOV | A, RECTYP |  |
| 82018942 | $=3587+$ | HOV | R1, \%RECTSP |  |
| 020 D F1 | =3588+ | MOY | A, ER1 |  |
| Q2DE 6697 | $=3592$ | J2 | HRECIN |  |
|  | =3593; |  |  |  |
|  | =3594 ; DONE | HEX F ILE CORRECTLY RECEIYED |  |  |
| 82E0 83 | =3595 DONE: | RET |  |  |
|  | =3596; |  |  |  |
|  | =3597 ; CHKERR | CHECKS | H ERROR IN INPU | RECORD DETECTED |
| CZE1 BPaC | = 3598 CHKERR: | MOY | LDATA, \%eCH |  |
| Q2E3 249 | $=3599$ | JIP | FLRROR |  |
|  | $=3608$ | SIZECIK |  |  |
| $094 E$ | $=3603+$ SIZE | SET 78 |  |  |
|  | =3604 F |  |  |  |
|  |  |  |  |  |
|  | = 3614 ; |  |  |  |
|  | $=3615$ | CODEBLK 12 |  |  |
| $60 \% 8$ | $=3620+$ | ORG 240 |  |  |
|  | = 3624 ; EVTEIN | EYTE INPUT SLEROUTINE. |  |  |
|  | =3625 ; | RECEIVES THO HEXIDECIMPL CHPRRCTEKS FRUM THE TRFE INPUT DEVICE |  |  |
|  | = 3626 ; | PAD ASSEMELES THEN INTO A SINGLE BYTE OF DRTA |  |  |
| 69F0 34E8 | =3627 BYTEIN: | CPIL | HIBIN |  |
| COF2 47 | =3628 BYTEI1: | SMPF | A |  |
| C0F3 AR | $=3629$ | MSN | LDATA, A |  |
| 60F4 3488 | $=3638$ | CFill | NIBIN |  |
|  | $=3631$ | MORL | LDATA, A |  |
| 60F6 4R | $=3648+$ | ORL | R. LDATA |  |
| 60F7 AR | $=3668+$ | HOY | LDATR, $A$ |  |
| COFE ED | =3664 | PRD | A) CHKSM |  |
| 90F9 PD | =3665 | MOY | CHESUM, R |  |
| CoFn FA | =3666 | MON | A, ldata |  |
| 80FB 83 | $=3667$ | RET |  |  |
|  | =3668 | SIZECHK |  |  |
| 608C | $=3671+$ S1ZE | SET 12 |  |  |
|  | =3672+; |  |  |  |
|  | =3673 ; * |  |  |  |
|  | =3682; |  |  |  |
|  | $=3683$ | COOEBLK 25 |  |  |
| 0188 | $=5693+$ | OKG 440 |  |  |
|  | $=3697$; NIBIN | RECEIVES A HEXIDECIMPL CHARACTER PMD PRODUCES A MRSKED FOXR BIT YFlle. |  |  |
|  | = 3698 ; | NOTE- ERROR CIECKING DONE TO VERIFY HEXIDECIFFL YRLIDITY |  |  |
| $818834 C D$ | $=3699$ NIBIN: | CRLL | CHPRIN |  |
| 018: 03C6 | $=3700$ NIBIN2: | PAD | A, \%-3RH | ; $P C C=0 F 6$-GFF FOR CHPRPCTERS ${ }^{\prime} 00^{\prime}-9^{\prime}$ |
|  | $=3701$ |  |  | ; CHFRRCTERS > '9' PRODUCE OYENFLON |
| O1BC E6C:2 | $=3782$ | JNC | NIEI3 |  |
| 01BE 03F9 | $=3703$ | ADD | A, \%-7 |  |
| 01ce E6C9 | $=3704$ | JMC | RSCERR | ; ERROR IF CHPRPCTER BETIEEN '9' PRD ' $\mathbf{A}^{\prime}$ |
|  | = 3785 ; |  |  |  |
|  | =3706 ; |  |  |  |
|  | =3797 ; |  |  |  |  |

All mnemonics copyrighted © Intel Corporation 1976

| LOC ORJ | LINE | SOURCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0102 03FA | =3788 NIBI3: | PDD | R, - 6 |  |
| 01 C 40310 | $=3789$ | PDD | A, 18H | ; $A C C=8$ OH-QFH FOR CHPRRCTERS ' 8 ' $-{ }^{\prime} F^{\prime}$; ; OVEKFLON IF PBOVE IS TRUE. |
|  | $=3710$ |  |  |  |
| O1C6 EEC9 | $=3711$ | JMC | ASCERK' |  |
| 016883 | $=3712$ | RET |  |  |
|  | =3713; |  |  |  |
|  | =3714 ; ASCERR ILLEGPL HEXIDECIMFi CHPRRCTER KECEIVED |  |  |  |
| 01C9 ERPA | =3715 RSCERR: | MOV | LDATA, |  |
| 01CB 2498 | $=3716$ | JTP | PERROR |  |
|  | $=3717$ | SIZECHK |  |  |
| 0015 | =37204 SIZE | SET | 21 |  |
|  | =3721 ; |  |  |  |
|  |  |  |  |  |
|  | =3731; |  |  |  |
|  | = 3732 ; |  |  |  |
|  | $=3733$ | CODEELK 5 |  |  |
| O1CD | $=3743+$ | OR | 461 |  |
|  | =3747 ; CHIPRIN | CHPRPCTER IHPUN ROUTINE. |  |  |
|  | $=3748$; | RECEIVES ONE ASCII CHPRRCTER FROM IHE LUGICFA REPOER DEVICE. |  |  |
| O1CD 0449 | $=3749$ CHPRIN: | CPRL | CIN |  |
| 01CF 537F | $=3750$ | PML | A, \%7FH |  |
| 010183 | $=3751$ | RET |  |  |
|  | $=3752$ | SIZECHK |  |  |
| 8085 | =3755+ SIZE | SET | 5 |  |
|  | =3756+; |  |  |  |
|  |  |  |  |  |
|  | =3766 ; |  |  |  |
|  | =3767; |  |  |  |
|  | $=3768$ 价JECT |  |  |  |



All mnemonics copyrighted © Intel Corporation 1976.

| 000500 | = 5908 | D6 | 8 ; END OF STRIMG CODE BYTE |
| :---: | :---: | :---: | :---: |
|  | $=3903$ | SIZECHK |  |
| 8049 | =39064 SIZE | SET 73 |  |
|  | =3987+; |  |  |
|  | =3988+; 4************************************************************** |  |  |
|  | =3917 ; |  |  |
|  | =3918; |  |  |
|  | $=3919$ | COOEBLK 90 |  |
| 0680 | =3949+ | ORG | 1536 |
|  | =3953 ; HRECD | HEXIDECIMFL RECORD OUTPUT SERUENE. |  |
|  | =3954; | HEX BLFFER RLREADY' LOADED. |  |
| 0660 F8 | $=3955$ HRECO: | MOW | $\mathrm{A}, \mathrm{RO}$ |
| 86018398 | $=3956$ | PiDO | R, \%-HEXBLF |
|  | = 3957 | MYOY | EXFCNT, A |
| 8683 B941 | $=3970+$ | HOW | R1, \#EAFCNT |
| 8665 A1 | =39714 | MOY | EM1, B |
| 06863402 | $=3975$ | CPLL | TCRLFO |
| 86882328 | $=3976$ | HOV | \& *' |
| B6EA B4ED | $=3977$ | CPLL | CHMRO |
| 068C 5617 | $=3978$ | JF0 | FOUNP1 |
| 868E 233 | $=3979$ | HOY | R, \% : |
| 8610 B4ED | =3900 | CPAL | CHPRO |
|  | = 3981 | YWOY | A, EUFCNT |
| 8612 B941 | =3998+ | HOY | R1. \%BUFCNT |
| 0614 F1 | =3991+ | MOY | A, G61 |
| 0615 3400 | = 3995 | CREL | EYTEO |
|  | =3996 FDUPP1: | Mrioy | R, MEMII |
| 8617 B935 | =48805+ | HOY | R1, 相EMHI |
| 0619 F1 | =4806 + | HOY | A, ER1 |
| 0618 34D8 | $=4010$ | CPRLL | BYTEO |
|  | $=4011$ | MHOY | A, MEML 0 |
| 061C B934 | $=4828+$ | MOY | R1, \%MEMLO |
| 0615 F1 | =4021+ | MOY | A, ER1 |
| 661F 3408 | $=4825$ | CFLL | BYTEO |
| 0621 B628 | $=4826$ | JF0 | FOURP2 |
| 062327 | $=4027$ | CLR | A |
| 8624 34DB | =4028 | CPLL | BYTED |
| 8626 C42C | =4929 | JMP | DATO |
| 0628 233D | =4038 FDUPP2: | MOY | R, ${ }^{\prime \prime}={ }^{\prime}$ |
| $0629 \mathrm{B4BD}$ | $=4831$ | CFLL | CHAKO |
|  | =4032 ; DATO | DRTA OUTPUT |  |
| 062C E865 | $=4033$ DATO: | MOY | R6, 粗EXBLIF |
| 062 E 632 | $=4034$ DRT01: | JF0 | FDUNPS |
| $8630 \mathrm{C436}$ | $=4835$ | JP | FDUPP3 |
| 06322320 | $=4036$ FLUMP5: | MOY | A \%', |
| 0634 E4BD | $=4037$ | CPLL | CHPRO |
| 0636 F0 | =4038 FDUNT3: | MOV | A, ere |
| 0637 3408 | $=4039$ | COLL | BYTEO |
| 063918 | $=4840$ | IMC | R8 |
|  | $=4841$ | MDJR | BUFCNT, DATO1 |
| 863R B941 | =4846+ | HOV | R1, \#BUFCNT |
| 963C F1 | =4847 | HOW | R, eri |
| 063097 | =4851+ | DEC | A |


| LOC OBJ | LINE SOURCE SIATETENT |  |  |
| :---: | :---: | :---: | :---: |
| 863E R1 | $=4856+$ | MON | CRI, $A$ |
| 663F 962E | $=4668+$ | JNZ | DAT01 |
|  | $=4862$; |  |  |
|  | =4863 ; ENDREC EMD RECORD BEING TRPWGMITTED |  |  |
| 86418648 | =4064 ENDREC: | JF0 | FDUP4 |
|  | $=4065$ | MHOY | A, CHESM |
| 8643 FD | =4881+ | HOY | A, CHKSNH |
| 064437 | $=4085$ | CPL | A |
| 064517 | $=4866$ | INC | A |
| 06463408 | $=4887$ | CPLL | BYTEO |
| 864883 | =4088 FDUNP4: | RET |  |
|  | $=4089$ | SIZECHK |  |
| 0049 | =4092+ SIZE | SET | 3 |
|  | =4093 + ; |  |  |
|  |  |  |  |
|  | =4103; |  |  |
|  | $=4184$ | CODEELK 9 |  |
| 8102 | =4114+ | ORG | 466 |
|  | =4118 ; TCRLFO | TPPE 〈CRXKLF OUTPUT |  |
| 01022360 | =4119 TCNLFO: | MOW | A \#CIMRCR |
| 8104 C4B0 | $=4128$ | CPALL | CHFRO |
| 0106 238\% | $=4121$ | MOY | R, ECHPRLF |
| 0108 B4BD | $=4122$ | CHLL | CHPRO |
| 01DA 83 | $=4123$ | RET |  |
|  | $=4124$ | SIZECHK |  |
| 0009 | =4127 + SİE | SET | 9 |
|  | =4128+; |  |  |
|  |  |  |  |
|  | =4138; |  |  |
|  | $=4139$ | COOEBLK 11 |  |
| 0108 | =4149+ | OKG | 475 |
|  | =4153 ; BYTEO | BYTE OJTPUT |  |
| 01D8 Af | =4154 BYTEO: | HOY | LDATR, $A$ |
| O1DC 60 | $=4155$ | PID | A, CHKSNM |
| 01DD PD | $=4156$ | MOY | CHKSLH: A |
| O1DE FA | $=4157$ | MOY | A, LDRTA |
| 01DF 47 | $=4158$ | SWPP | A |
| O1EO BAEB | $=4159$ | CPLL | NIEO |
| O1E2 FR | =4160 | MOY | R, LDATA |
| 01E3 B4B6 | $=4161$ | CPLL | NIBO |
| O1E5 83 | $=4162$ | RET |  |
|  | $=4163$ | SIZECHK |  |
| 8068 | =416E+ SIZE | SET | 11 |
|  | $=4167$; |  |  |
|  |  |  |  |
|  | =4177; |  |  |
|  | $=4178$ | CODEBLK 12 |  |
| 0156 | $=4188+$ | OKG | 486 |
|  | $=4192$; FEXASC HEXIDECIMFL NIBELE TO ASCII CHPRACTER CONNERSIONL |  |  |
| 81E6 5387 | $=4193$ HEXRSC: | R14. | A, \% P F |
| 01E8 03F6 | $=4194$ | FDD | A, ( $(-10)$ |
| 91ER FGEF | $=4195$ | JC | HEXNIB |
| 91EC 833 | $=4196$ | PDD |  |
| O1EE 83 | $=4197$ | RET |  |
| O1EF 8341 | $=4198$ HEXNIB: | PDO | R, ( ${ }^{(\prime 2} \mathrm{A}^{\prime}$ ) |

All mnemonics copyrighted © Intel Corporation 1976.


| LOC OBJ | LINE | SOUKCE STATEMENT |  |
| :---: | :---: | :---: | :---: |
|  | $=4358$ | CODEBLK |  |
| 8588 | ＝4383＋ | ORG | 1467 |
|  | ＝4387 ；NIEO | MiSK ACC | ACC TO MAKE HEX NIBELE，TRPNGLATE TO RSCII PMD OUTPUT |
| 85883456 | $=4388$ NIEO： | CPLL | HEXRSC |
|  | $=4389$ ； |  |  |
|  | $=4390$ ；CHARO | COMSOLE | OUTPUT SUEROUTINE |
|  | $=4391$ ； | LRITES | THE CONTENTS OF THE PCC TO THE CRT DISFLAY SCREDN |
|  | ＝4392 CHFRO： | MWOY | REGC， 8 |
| 85808944 | ＝4465＋ | How |  |
| 658F R1 | ＝4406＋ | How | CR1， 1 |
|  | $=4418$ | M HOH | E，BITSO ；SET MNEER OF BITS TO BE TRPMSMITTED |
| 65008943 | ＝4421＋ | now | R1，${ }^{\text {B }}$ |
| $6502 \mathrm{B1} 88$ | ＝4422 | HOV |  |
| $05 C 497$ | $=4426$ | CLR | C ；CLEPR CFANRY |
| 85C5 F6CB | $=4427$ CO1： | JC | C02 |
| 85C7 998F | $=4428$ | fric | P1，制DT TTYOUT |
| $85 C 9$ P4CF | $=4429$ | JMP | cos |
| 85CB 8948 | ＝4430 002 ： | ORL | P1，काTY0UT |
| 85CD 08 | $=4431$ | MOP | ；EYEN OUT THO BCFMCH EXECUI ION TIMES |
| 65CE 00 | $=4432$ | MOP |  |
| 85CF．94C9 | $=4433$ cos ： | COLL | HEDRAY |
| 65019409 | $=4434$ | CPLL | HBOLSY |
| 650397 | $=4435$ | CLR | C ；SET MHT HILL EVENTUPLL＇BECOHE A STOP EIT |
| 650487 | $=4436$ | CFL | C |
|  | $=4437$ | MRRC | RECC ；ROTATE CHPRRCTER RIGNT ONE EIT， |
| 05058944 | ＝4442＋ | HOY | R1，\％RECC |
| 8507 F1 | ＝4443＋ | How | A，EXI |
| 050867 | ＝4447 4 | RRC | R |
| 8509 A1 | ＝4452＋ | HON | CR1， A |
|  | $=4455$ |  | ；MOVING REXT DATA BIT INTO CRREX |
|  | $=4456$ | MD．ND | B，CO1 ；CHECK IF CHRRFCTER（FWD STOF EIT（5））DONE |
| ESDR B943 | $=4461+$ | HOV | R1． 8 |
| 85DC F1 | ＝4462＋ | HON | R，eri |
| 850087 | ＝4466 + | DEC | A |
| 85DE A1 | ＝4471＋ | MOU | CR1， 1 |
| 65DF 96C5 | ＝4475 | JNR | CO1 |
| 85E1 83 | $=4477$ | NLT |  |
|  | $=4478$ | SIZECHK |  |
| 0027 | $=4481+$ SIZE | SET | 9 |
|  | ＝4482＋； |  |  |
|  | ＝4483＋；料栍相 | ＊＊＊＊＊＊ |  |
|  | ＝4492； |  |  |
|  | $=4493$ | COOEELK |  |
| 0649 | ＝4523＋ | ORG | 1609 |
|  | ＝4527 ；CIN | COMSOL | INFUT SIEROUTINE HAITS FOR A KEYSTROKE IND |
|  | ＝4528 ； | RETURNS | WITH 8 EITS IN REG ACC． |
| 8649 B943 | ＝4529 CIN： | HOY | R1，紬 |
| 864B B188 | $=4538$ | HOY | ER1，\％；DRTR BITS 10 BE RERD |
| 964D 464D | $=4531 \mathrm{Cl0}$ ： | JNT1 | C18 |
| 664F 464D | $=4532$ | JT1 | CIO |
| 06515651 | ＝4533 CII： | JT1 | CII |
| 06535651 | $=4534$ | J1 | CII |
| 06559469 | $=4535$ | CPLL | HECRI＇ |
| 86575651 | $=4536$ | JT1 | CII |
| 86599409 | ＝4537 C12： | CHLL | HEOLAY |



| LOC OBJ | LIAE S | SOURCE SIATETENT |  |
| :---: | :---: | :---: | :---: |
|  | 4617 ＊ | INCLINE | （：FD：MEMREF．MOD） |
|  | $=4618$ | COOEBLK |  |
| 0285 | ＝4633 + | ORG | 741 |
|  | $=4637$ ；CONFIL COHMPND TO FILL RDDRESS SPACE EETUEEN SMA PND ENR HITH URTA |  |  |
|  | $=4638$ ； | IN LON BYTE OF MEM． |  |
|  | $=4639$ COFIFIL： | M HOH | LDATA，MEILO |
| 82ES B934 | $=4655$ | How | R1，\＃FERLO |
| Q2E7 F1 | $=4656+$ | MOW | A，ert |
| Q2E8 RA | ＝4669＋ | MOV | LDAIA，A |
| Q2E9 F460 | ＝4672 LFILL： | CFLL | LSTORE |
| Q2EB B4E2 | ＝4673 | CPLL | CIPMRS |
| Q2ED E6F3 | $=4674$ | JMC | LFILL1 |
| 82EF 34F2 | $=4675$ | CPLL | INCSM |
| 82F1 44E9 | $=4676$ | JP | LFILL |
| 82F3 83 | ＝4677 LFILL1： | RET |  |
|  | $=4678$ | SIZECHK |  |
| 600F | $=4681+$ SIZE | SET 15 |  |
|  | ＝4682＋； |  |  |
|  |  |  |  |
|  | ＝4692； |  |  |
|  | $=4693$ | COOEELK 4 |  |
| SEFC | $=4698+$ | ORG | 252 |
|  | ＝4782 ；LLFETCH | FETCIES CONTENTS OF LOGICR MEMORY＇PRDNESS DETERHINED BY |  |
|  | ＝4703； | 〈TYPE，〈SMHI〉，\＆SWRLO〉 INTO＜LDRTA＞． |  |
| CeFC 0478 | ＝4784 LFETCH： | Cfll | FFETCH |
| 60FE FA | $=4785$ | MON | LDATR， 8 |
| 60FF 83 | $=4706$ | RET |  |
|  | $=4707$ | SIZECHK |  |
| 0004 | $=4710+$ SIZE | SET 4 |  |
|  | ＝47114； |  |  |
|  |  |  |  |
|  | ＝4721； |  |  |
|  | $=4722$ | CODERAK 75 |  |
| 0678 | $=4752+$ | ORG 1656 |  |
|  | ＝4756； |  |  |
|  | $=4757$ ；PFETCH | LOGICFL FETCH SUBNOUTINE |  |
|  | ＝4758； | FETCHS CONTENTS OF YARIOUS MEMDRY SPRICES TO FCCC． |  |
|  | $=4759$ FFETCH： | MYOY | R，TYPE |
| 8678 B937 | $=4768+$ | Hoy | R1，PTYFE |
| 667A F1 | ＝4769＋ | HOW | A，ert |
| 867B 037E | $=4773$ | FDD |  |
| 8670 B3 | $=4774$ | JTPP | Ch |
|  | ＝4775 ； |  |  |
| 867584 | $=4776$ LFETBL： | DB | LON LFEPM |
| 867F 98 | $=4777$ | DB | LON LFEDM |
| 86509 | $=4778$ | D8 | LON LFEREG |
| 9681 P9 | $=4779$ | DC | LON LFEINT |
| 8682 E1 | $=4788$ | DE | LON LFEBKK |
| 8683 B1 | $=4781$ | D8 | LON LFEBKK |
|  | ＝4782 ； |  |  |
|  | $=4783$ LFEPM： | MHOY | A SMHI |
| 0684 B931 | $=4792+$ | MON | R1，ESMFHI |
| 0686 F1 | ＝4793＋ | MOY | R，ERI |
| 06679698 | $=4797$ | JNR | LFEDM |
|  | $=4798$ | MHOY | R，SMPLL |

All mnemonics copyrighted © Intel Corporation 1976.




All mnemonics copyrighted © Intel Corporation 1976.


| LOC OBJ | LINE | SOURCE STATETENT |  |
| :---: | :---: | :---: | :---: |
|  | $=5384$ | MiDDC | A，EMRHI |
| CSED BS33 | ＝5390． | MOV | R1，䲝HHI |
| 85EF 71 | ＝53914 | ADOC | A，ERI |
| 85F0 83 | $=5395$ CMPRLT： | RET |  |
|  | $=5596$ | SIZECHK |  |
| beef | $=5399+512 E$ | KT 15 |  |
|  | $=5400{ }^{+}$ |  |  |
|  | －5401＋；＊＊＊＊＊＊＊ | 岡＊＊＊＊＊＊＊ | 此＊＊＊＊＊＊＊＊＊ |
|  |  |  |  |



All mnemonics copyrighted © Intel Corporation 1978.

| 6773 DC | $=5556$ | XRL | A，LPSTKY |  |
| :---: | :---: | :---: | :---: | :---: |
| 0774 C67C | $=5557$ | JZ | SCRAN3 |  |
|  | $=5558$ ； |  |  |  |
|  | ＝5559；＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ |  |  |  |
|  | $=5568$ ； | A DIFFERENT KEY UAS RLRD On THIS CYCLE THEN ON THE PREVIUUS CYCLE． |  |  |
|  | ＝ 5561 ； | SET MREFTS TO THE DEBOUHCE PARGMETER FOR A NEW COLNTDOAN． |  |  |
|  | ＝5562；＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊中w |  |  |  |
|  | ＝5563； |  |  |  |
| 07768930 | $=5564$ | NOY | R1，HRREPTS |  |
| 8778 B106 | $=5565$ | MOV | 6R1，斯 |  |
| 077A E488 | $=5566$ | ．NP | SCAN5 |  |
|  | －5567； |  |  |  |
|  | ＝5568；＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ |  |  |  |
|  | ＝5569 ； | SfHE KEY HAS DETECTED 35 ON PREYIOUS CYCLE |  |  |
|  | ＝5570； | LOOK RT MREPTS：IF RLREAOY＇ZERO，DO MOTHIMG． |  |  |
|  | ＝5571； | ELSE DECREMENT MREPTS． |  |  |
|  | ＝5572； | IF THIS RESULTS IN ZERO，MOVE LASTKY INTO KEDCUF． |  |  |
|  | ＝5573；＊＊＊＊－＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ |  |  |  |
|  | ＝ 5574 ； |  |  |  |
|  | $=5575$ SCANB： | H\％OY | A，RREPTS |  |
| 077C 8930 | ＝5584＋ | MOY | R1，\＃NEEPT5 |  |
| 977E F1 | ＝5585t | Moy | A，ER1 |  |
| 07／7 C68B | $=5589$ | J2 | SCAN5 | ；IF FAREPOY＇ZERO |
| 078107 | $=5598$ | DEC | A | ；INDICATE OHE MORE SUCCESIVE KEY DETECTION |
|  | $=5591$ | MHOV | NREPTS， R |  |
| 078218930 | ＝5604＋ | MOY | R1，\＃REFTS |  |
| 0784 11 | ＝5605 | Mov | CR1， A |  |
| 07859688 | $=5689$ | JND | SCRN5 | ；IF DECREMENT DOES NOT RESULT IN ZERO |
|  | $=5610$ | MTOY | KBCDSF，LASTKY ；TO MARK HEW KEY CLOSLRE |  |
| 8787 FC | ＝5633 + | MOY | A，LPSTKY |  |
| 07868938 | ＝5639 ${ }^{\text {r }}$ | Hoy | R1，KEDCSF |  |
| 678801 | $=5640+$ | MOY | ER1，$A$ |  |
|  | $=5643$ ； |  |  |  |
| 0788 E93C | ＝5644 SCPN5： | MOY | R1，\％EYLOC |  |
| 078011 | $=5645$ | INC | ER1 |  |
| 978E EE68 | $=5646$ | DJNE | ROTCNT，NXTLOC |  |
| 6790 EDPS | $=5647$ | DJNZ | CURDIG，TIRET1 |  |
| 0792 b008 | $=5648$ | HOY | CIRDIS，\＃CHPRTNO |  |
|  | ＝5649 ； |  |  |  |
|  | ＝5658；＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ |  |  |  |
|  | ＝5651； | THE FOLLOWING CODE SEGYENT IS USED EY THE KEYBOFFSD SCPANING ROUTIML IT IS EXECUTED ONL＇ $\mathrm{I}^{\prime}$ AFTER a REFRESH GEQUENCE IS COHPLETED |  |  |
|  | ＝5652 ； |  |  |  |
|  | ＝5653 ；＊＊＊＊粎＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ |  |  |  |
|  | $=5654$ ； |  |  |  |
|  | $=5655$ | MHON | KEYLOC，ZERO |  |
| 8794 E93C | ＝5666t | MON | R1．WXEYOC |  |
| 0，96 E100 | $=5667+$ | MOY | RF1，\＃EERO |  |
| Gr98 FE | $=5671$ | mov | A，KEYFLG |  |
| 0799 9690 | $=5672$ | JNE | SCAN 8 | ；JUNP IF FAN＇KEYS WERE DETECIED |
|  | $=5673$ | HMOY | LRSTKY，NEG1 | ；CHANGE 〈LASTKY〉 WHEN NO KEYS PRE COON |
| 979B ECFF | $=5678+$ | How | LASIKY，欺EG1 |  |
| 0790 BL0］ | $=5682$ ScANCS | HOY | KEYFLG，粅 |  |
|  | ＝5683 ； |  |  |  |
|  | ＝5684 ；＊＊＊＊＊ | ＊＊＊＊＊＊＊ | ＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ | k\＆＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ |

All mnemonics copyrighted © Intel Corporation 1976.

| LOC OBJ | LINE: | SOURCE STATEMENT |  |
| :---: | :---: | :---: | :---: |
|  | =5685; |  |  |
|  | =5686; | KBD/DISP RETURN CODE- RESTORES SYSTEM STRTUS. |  |
|  | $=5687$ | M POY | A, RDELAY |
| 079F B93F | $=5696+$ | MON | R1, *RDELAY |
| 0781 F1 | $=5697+$ | MOY | R, OR1 |
| D7R2 CGAB | $=5701$ | J2 | TIRET1 |
| $07 \mathrm{f4} 48$ | $=5702$ | DEC | A |
|  | $=5763$ | MMOV | KDELAM, $A$ |
| 07A5 B93F | =5716 | MOY | R1, \#RDELR' |
| 07A7 R1 | $=5 / 17+$ | MOV | ER1, R |
|  | $=5721$ TIRET1: | PMOY | A, RSAME |
| 07P68 B93E | $=5730+$ | MON | R1, MSFAE |
| 97 FR F1 | $=5731+$ | MON | A, OR1 |
| 978B 93 | $=5735$ | RETR |  |
|  | =5736; |  |  |
|  | =5737 ; |  |  |
|  | =5738 ; TOFPOL | TIMER OVERFLON POLLING SUEROUTINE. <br> CRLLED REPEATEDLY FROM hHEREYER KBU/DISP MUST BE Fllive. |  |
|  | =5739; |  |  |
|  | =5740; | MONITORS THE TIMER OVERFLOW FLAS (TOF) PND CRLLS SERVICE |  |
|  | =5741; | ROUTINE WHEN APPROPRIATE. |  |
| 97RC 164E | $=5742$ TOFFOL | JTF | TIINT |
| Q7RE 83 | $=5743$ | RET |  |
|  | $=5744$ | SIZECHK |  |
| 0061 | =5747. SIで | SET 97 |  |
|  | $=5748$ + |  |  |
|  |  |  |  |
|  |  |  |  |  |  |



| LOC OEJ | LINE | SOLRCE STRTEPENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 9609 EF64 | $=5949$ | MOV | XPCODE, 4 |  |
| 86DB 7401 | =5950 | Cfill | WFTEST |  |
|  | =5951 | MMOY | R, NEXTPL |  |
| 9600 8938 | $=5360+$ | MOY | R1, \#NEXTPL |  |
| Q6DF F1 | $=5961+$ | MOV | R, ER1 |  |
| 86E0 8345 | =5965 | ADD | P, \#SEGMPPP-1 |  |
| Q6E2 AS | =5966 | HOY | R1, 1 |  |
| 06E3 FE | $=5967$ | MOY | A, DSPTMF |  |
| 86E4 R1 | =5968 | H04 | ER1, 1 |  |
|  | $=5969$ | FDJNE | NEXTPL, WDISP1 |  |
| B6E5 P93 | =5974 | MOY | R1, 絃XTPL |  |
| 8657 F1 | =5975 | MOY | A, QR1 |  |
| 068807 | $=5979+$ | DEC | A |  |
| $06 E 9$ R1 | $=59844$ | MOY | ER1, A |  |
| Q6EA 96EE | $=5988+$ | JNE | WDISP1 |  |
| 8CEC B188 | =5998 | MOY | ERL, *CHRRNO |  |
| Q6EE 83 | =5991 WDISP1: |  |  |  |
|  | =5992 ; |  |  |  |
|  | =5993 ; DCPATS | 15 This | BRSE FOR THE T | [. OF SEGMENT PATTERNS FOR HEX DIGITS. |
|  | $\begin{aligned} & =5994 \text {; HERE TI } \\ & =5995 \text {; } \end{aligned}$ | HE FULL | HEX SET (0-F) | INCLIJED. |
| OEF | =5996 DCPRTS | EQU | \& BRD OFFF |  |
|  | $=5997$; |  |  |  |
|  | =5998 ; FORMRT | 15 | PGFEDCBA | IN STANDPRD SEYEN-SLLIMENT EMCODING CONMENTION |
|  | =5999 ; |  |  | HHERE P R REPRESENTS THE DECIMPRL FOINT |
| QGEF 3F | $=6000$ | DB | 001111118 | ; SEGTENT PATTERN FOR DIGIT ' 0 ' |
| 067086 | $=6801$ | OE | 080001188 | ; SEGMENT P'RTTERN FOR DIGIT ' 1 ' |
| 86F1 5E | $=6082$ | DB | 016110118 | ; SEGIENT PATIERN FOK UIGIT '2' |
| 86F2 47 | $=6003$ | DB | 010811118 | ; SEGFENT PATTERN HOR DIGIT ' 3 ' |
| 06F3 66 | $=6884$ | DB | 01100118 E | ; SEGHENT PATTERN FOR DIGIT '4' |
| $86 \cdot 460$ | $=6805$ | DE | 011011018 | ; SEGMENT PATTERN FOR DIGIT '5' |
| 067570 | $=6606$ | DE | 011111018 | ; SEGHICNT PRTIERN FOR DIGIT '6' |
| 06F6 97 | $=6007$ | DE | 008001118 | ; SEGHENT PRTTERN FGR DIGITT '7' |
| 0677 7 | $=6808$ | DE | 011111118 | ; SEGPENT PRTTERN FOR DIGIT ' 8 ' |
| 06F8 67 | =6909 | DB | 811601118 | ; SEGHENT PATTERN FOR DIGIT '9' |
| 067977 | =6010 | DE | 011101118 | ; SEGMENT PATTERN FOR DIGIT ' $\mathrm{A}^{\prime}$ |
| 86FA 7C | $=6811$ | DE | 01111100\% | ; SEGFENT PATTERN FOR DIGIT 'B' |
| 86ГE 39 | $=6012$ | D6 | 091118018 | ; SEGMENT PRTTERN FOR DIGIT 'C' |
| 86FC SE | =6913 | DE | 010111108 | ; SEGMENT PRTTERN FOR DIGII 'D' |
| Q6FD 79 | =6014 | DB | $01111801 E$ | ; SEGMENT PATTERN FOK DIGIT 'E' |
| QEFE 71 | =6015 | DE | 011100918 | ; SEGTENT PATTERN FOR DIGIT 'F' |
|  | =6016 | SIZECHK |  |  |
| 6020 | =6019+ SIZE | SET | 44 |  |
|  | =6020+; |  |  |  |
|  |  |  |  |  |
|  | $=6830$; |  |  |  |
|  | $=6831$ | CODEELK 12 |  |  |
| 04F2 | =6851+ | ORG | 1266 |  |
|  | =6055 ; DLLAY | SLBROL | INE HAITS FOR | E MMMER OF COMPLETE |
|  | =6856 ; | DISPLA | SCRHS CORRESP | DING TO THE ACC CONTENTS. |
|  | =6857 ; | USED | TH CRUDE HHMN | NTERTRCES- AS HHEN OFERRTOR SHOULD SEE |
|  | =6858; | SOME D | SPLRY CHANGE | LE IT IS CHPAMGIMG. |
|  | =6059 DELAY: | MPOY | RDELAY, H |  |
| 04F2 B93F | =6072 ${ }^{+}$ | MOY |  |  |
| 0474 11 | $=6873+$ | MOY | QR1, R |  |


| 6471893 | =6087 ${ }^{+}$ | HOY | R1, \#RDELRY |
| :---: | :---: | :---: | :---: |
| 04F9 F1 | $=6888+$ | MON | E, cel |
| 84FA SFFS | $=6092$ | JKR | DELAYY |
| 84FC 83 | $=6093$ | RET |  |
|  | $=6894$ | SIZEC |  |
| 0688 | =6697+ SILE | SET |  |
|  | =6098+; |  |  |
|  | =6099+; ****** | ******* | *********中************************************* |
|  | =6180 ; |  |  |
|  | =6189 | COOCBL |  |
| 678F | $=6144+$ | ORG | 1967 |
|  | $=6148$; KEDPOL | POLL | TUS OF KEYBORRD INPUT ROUTINE. |
|  | =6149; | RETUR | WIIH ACC BIT $7=0$ IF KEYBOARD IHPYT HAS BEEN RECEIVED. |
| 87PF BF65 | $=6150 \mathrm{KBDPOL}$ : | HON | XPCOOE, \#5 |
| 87B1 7401 | $=6151$ | CPAL | XPTEST |
|  | $=6152$ | MHOY | A, KBCBETF |
| 07838936 | =6161. | HOY | R1. ${ }^{\text {KREDSUF }}$ |
| 0765 F1 | $=6162+$ | HOY | R, ER1 |
| 876683 | $=6166$ | RE1 |  |
|  | $=6167$ | SlZEC |  |
| 6088 | $=6170+$ SIZE | SET |  |
|  | $=6171+$; |  |  |
|  | =6172t; ******** | ***** | *************************************************** |
|  | $=6181$ 纤JECT |  |  |


| LOC 08J | LINE S | SOURCE STATEMENT |
| :---: | :---: | :---: |
|  | 6182 \$ | INCLUDE (:F0:LINK. MOO) |
|  | $=6183$ | COOEELK 15 |
| 8767 | $=6218+$ | ORG 1975 |
|  | $=6222$; EPFET | FETCH DHTR BYTE FROH EF INTERHPL RPM RDDRESSED BY SMrlo. |
|  | $=6223$ EPFET | Mow A, SMPLO |
| 07878930 | =6232+ | MOY R1, *SMPLO |
| 67B9 F1 | =6233+ | MOY A, eR1 |
| 078, F400 | $=6237$ | CFLL EPFASS |
| 87BC 2380 | $=6238$ | H04 A \# 100009808 |
| 97BE F4DO | =6239 | CPLL EPPPASS |
| 97C0 F4D0 | $=6248$ | CPLL EPPAS5 |
| 97C2 83 | $=6241$ | RET |
|  | $=6242$ | SIZECHK |
| 8008 | $=6245+$ SIIE | SET 12 |
|  | $=6246+$; |  |
|  |  |  |
|  | =6256 ; |  |
|  | $=6257$ | CODEEAK 15 |
| 8763 | $=62924$ | ORG 1987 |
|  | =6296 ; EPSTOR | STORE DATA IN LDATA IN EP INTERNFL RFM AT <SMPlLO〉 |
| 07C3 FR | =6297 EPSTOR: | MOY R,LDRTA |
| 87C4 F4DO | $=6298$ | CPLL EFPASS |
|  | $=6299$ | HMOY A, STill |
| 87C6 8938 | $=63984$ | MOY R1 \%SHRLO |
| 81C8 F1 | $=6300+$ | MOY A EFA |
| 0769537 | $=6313$ | FAL A, *011111118 |
| 07CE F4DE | $=6 \leq 14$ | CFIL EPPASS |
| 97CD F400 | $=6315$ | CPRL EPPRSS |
| 97CF 83 | $=6316$ | RET |
|  | $=6517$ | SIZECKK |
| 6080 | $=6320+$ SIZE | SE1 13 |
|  | $=6321+$; |  |
|  | $\begin{aligned} & =6322+; * * * * * * * * \\ & =6331 \text { SEJECT } \end{aligned}$ | ************:******************************************** |





| LOC 08J | LINE | SOURCE STATEMENT |
| :---: | :---: | :---: |
|  | =6757 ; |  |
|  | =6758; $=$ |  |
|  | =6759 ; |  |
|  | $=6768$; | IIE REST OF THIS MOOULE CONTAINS THE MINI-MONITORS HHICH OVENLAY |
|  | =6761 ; | THE EPMLATION FROCES5OK PROGRPM RAM TO GIVE IHE |
|  | $=6762$; | MSSTER PROCESSOR ACLESS 10 INTERAML REGISTERS Pat RRM Of THE EP. |
|  | =6763 ; |  |
|  | =6764; $====$ |  |
|  | =6765; |  |
|  | $=6766$ | DATPELK 22 |
| 0378 | =6771 | ORG 888 |
|  | =6775; |  |
|  | $=6776$; 049 | OVERLPY 10 brefk EP EXECUIION PND JMP TO LOCATION 609H. |
|  | =6/77 ; | LOCATION 88SH REPCHED WITH TOP-OF-STACK = RETINN RDDRESS+2 |
|  | =6778; | DUE TO FORCED "CPLL" DURING HHICH FC WRS INCREMENTED. |
|  | $=6779$; | LOCS 603H \& 607H CALL GESH TO SIMLLATE SAME CONDITION |
|  | $=6780$; | IF BREFK OCCURS DURIMG INILRNUPT CYCLE. |
|  | $=6781$; | SOURCE CODE FOR MINI-HONITIOR OVERLPMED OYER LON ORDER PROGKFM RPM. |
|  | =6782 ; |  |
| 8378 | $=6783$ OVPBRS | EQU \$ |
| 0378 | $=6784$ ORG | OVEBRS |
| 03781409 | $=6785$ | CPLL |
| 037880 | $=6786$ | NOF |
|  | $=6787$; |  |
| 8378 | $=6788$ 0RG | O46B8S +603 SH |
| 03781499 | $=6789$ | CFIL E09H |
| 037000 | $=6790$ | MOP |
| 037E 60 | $=6791$ | MOP |
|  | =6792 ; |  |
| 0377 | $=6793$ ORG | OV8EAS +607 H |
| 837F 1409 | $=6194$ | CRLL S03H |
| 038100 | $=6795$ | MOF |
| 038200 | $=6796$ | HOP |
| 838300 | $=6797$ | NOP |
| 838460 | $=6798$ | NOP |
| 03850 | $=6199$ | MOP |
| 038680 | $=6880$ | MOP |
| 638780 | $=6881$ | MOP |
| 038868 | $=6882$ | NOP |
| 038968 | $=6803$ | H0P |
| 038890 | $=6884$ | MOP |
| 838880 | $=6885$ | NOF |
|  | $=6986$; |  |
| 038C | $=6807$ URS | OY0895+014K |
| 638C 9409 | =6808 | JMP 809 ${ }^{\text {J }}$ |
|  | =6809 ; |  |
|  | $=6810$ | SICECHK |
| 8016 | $=6813+$ SIZE | SET 22 |
|  | $=6814+$; |  |
|  | =6815+; **中**** |  |
|  |  |  |


| LOC 08J | LIME | SOUKCE STATEMENT |
| :---: | :---: | :---: |
|  | $=6825$ | DATABLK 22 |
| $038 E$ | $=6839+$ | ORG 918 |
|  | $=6834$; |  |
|  | =6835 ; OY3- | OVERLRI TO SAME STATUS DATA PFTER BREPK. |
|  | $=6836$; | ACC, TIMER/COUNTER, PSN (HITH F1), \& RPM LOC 0 PASSED SEQUENIFALLY |
|  | $=6837$; | 10 MP . |
|  | $=6838$; | SOURCE CODE FOR MINI-HONITOR OYERLRMED OYER LON ORDER PROGRPM RAM |
|  | =6839; |  |
| 939E | $=6848$ OU3BP9 | EQJ \$ |
| 838E | $=6841$ ORG | OY38AS |
| 038E 9480 | $=6842$ | NPP 60ch |
| 039880 | $=6843$ | NOP |
|  | =6844; |  |
| 8391 | $=6845$ ORG | OYSBRS+603 |
| 039183 | $=6846$ | RET |
| 039200 | $=6847$ | HOP |
| 039380 | $=6848$ | NOP |
| 839469 | =6849 | NOP |
|  | =6850 ; |  |
| 0395 | $=6851$ ORG | OY3BRS+887\% |
| 039583 | $=6852$ | RET |
| 83960 | $=6853$ | NOH |
|  | =6854; |  |
| 8397 | =6855 0RG | OV38RS+609H |
| 839798 | $=6856$ | HOYX EMQ, A |
| 039842 | $=6857$ | MOH A,T |
| 839998 | $=6858$ | HOWX ERQ, A |
| 839月 C7 | $=6859$ | HOY A, PTH |
| 83987611 | =6568 | JF1 OV381 |
| 8390 53F7 | =6861 | FNL $\quad$ A, |
| 0311 | $=6862$ OV3B1 | EQU \$-(LON ONBBAS) |
| 039790 | $=6863$ | HOYX CRO, 8 |
| 8389 CL | =6864 | SEL R 8 B |
| $03 \mathrm{SP1}$ FE | =6865 | HOV A, R0 |
| 83 A2 8409 | $=6866$ | JTP E09\% |
|  | =6867 ; |  |
|  | $=6868$ | SIZECHK |
| 0016 | =6871 + SIZE | SET 22 |
|  | $=6872+$; |  |
|  | =6873+; ****** | 粎**************************************************** |
|  | $=6882$ feJECT |  |



| 83SA | =69494 | OKG 954 |  |
| :---: | :---: | :---: | :---: |
|  | $=6953$; |  |  |
|  | =6954 ; OV2- | OMERLAY TO RESTORE EP STATUS SAYED ON BREAK FAD RESLTE USER'S PROSTRAM. |  |
|  | =6955 ; | SOURCE CODE FOR MINI-MONITOR OVERLPMED OVER LON ORDER FROGKPM RPM |  |
|  | =6956; |  |  |
| 0389 | $=6957$ OY2885 | EQU | \$ |
| 8384 | $=6958$ ORG | OYZBAS |  |
| 038月 9488 | $=6959$ | JMP | 803 |
| 83EC 09 | $=6968$ | NOP |  |
|  | =6\%1 ; |  |  |
| 93ED | $=6962 \mathrm{ORG}$ | OV2BRS +603 H |  |
| 038083 | $=6963$ | RET |  |
| 038E 80 | $=6964$ | NOP |  |
| 038F 80 | $=6965$ | MOP |  |
| 050080 | $=6966$ | NOP |  |
|  | =6967 ; |  |  |
| 03 Cl | =6968 ORG | OY2BRS +807 H |  |
| 03C1 83 | =6969 | RET |  |
| 836260 | =6970 | NOP |  |
|  | =6971; |  |  |
| 05 Cl 3 | =6972 ORG | OY2BAS+609H |  |
| 03039 | =6973 | MOYX | ERO, A |
|  | =6974 ; |  |  |
| $03 \mathrm{C4} 88$ | =6975 | MOYX | A, ere |
| 03C5 88 | $=6976$ | MOY | R6, A |
| $03 C 680$ | $=6977$ | MOYK | A ER0 |
| 03C7 D7 | =6978 | MOY | $1 \mathrm{FH} / \mathrm{A}$ |
| 83 CB R5 | =6979 | CLR | F1 |
| 03 CP E5 | =6980 | CFL | F1 |
| 83CA 7213 | =6\%81 | J83 | OV2B1 |
| O3CC 85 | =6982 | CLR | F1 |
|  | $=6983$; |  |  |
| 8313 | $=6984$ OY281 | EQU | \$-LOU OVRBAS |
|  | =6985 ; |  |  |
| $03 C 088$ | =6986 | MOUX | R, ere |
| O3CE 62 | $=6987$ | MON | T, A |
| 83CF 89 | =6988 | MOYX | A, ero |
| 830093 | $=6989$ | KETR |  |
|  | $=6990$ | SIZECHK |  |
| 0017 | $=6993+$ SIZI | ST 23 |  |
|  | $=6994+$; |  |  |  |
|  | =6995+; ****** | ******* | *************** |
|  |  |  |  |




All mnemonics copyrighted © Intel Corporation 1976.

| LOC OSJ | LINE | SOURCE | STATEMENT |
| :---: | :---: | :---: | :---: |
| - | 7219 | DC | 0 |
|  | 7228 | ENM |  |
| 60FF 80 | 7221+ | DB | 0 |
|  | 7223; |  |  |
| 86F | 7225 | ORG | ORGP66 |
|  | 7226 | REPT | (7903- ORCP65) |
| - | 7227 | DE | 0 |
|  | 7228 | ENDM |  |
| 86FF 60 | $7229+$ | DE | 0 |
|  | 7231; |  |  |
| 07FD | 7233 | ORG | ORGPG7 |
|  | 7234 | REPT | (800H-ORGPG7) |
| - | 7235 | D8 | 0 |
|  | 7236 | END |  |
| 87FD 60 | 7237+ | DE | 0 |
| 6TFE 68 | $7238+$ | DB | 0 |
| 07FF 80 | $7239+$ | $D E$ | 0 |
|  | 7241 ; |  |  |
|  | 7242 SEJECT |  |  |


| NIES | 4159 | 4161 | 43893 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOBRK | 1521: | 1928 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOYPLS | 1381 | 1416 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MREPTS | 1238\% | 5564 | 5584 | 5694 |  |  |  |  |  |  |  |  |  |  |  |  |
| MUMCON | 1185: | 1662 | 1838 | 2181 | 2469 | 2475 | 2723 |  |  |  |  |  |  |  |  |  |
| NXTLOC | 5592 | 5646 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OPTf81 | 1901 | 1903 | 1994 | 1985 | 1906 | 1922 |  |  |  |  |  |  |  |  |  |  |
| OPTf82 | 1997 | 1998 | 1925* |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OPTRE3 | 1902 | 1909 | 1927 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OPTION | 1194 | 1641 | 1698 | 1791 | 1810 |  |  |  |  |  |  |  |  |  |  |  |
| OREPGE | 1281 | 1480 | 1481 | 1449: | 1528 | 1529 | 1873: | 1947 | 2157 | 2158 | 22301 | 2234 | 2390 | 2367 | 2518 | 2651 |
|  | 2652 | 2674 | 2679 | 3148 | 3399 | 3617 | 3618 | 3681* | 3685 | 3735 | 3771 | 3921 | 4166 | 4141 | 4180 | 4234 |
|  | 4360 | 4495 | 4628 | 4695 | 4696 | 47204 | 4724 | 4917 | 5138 | 5225 | 5264 | 5369 | 5414 | 5761 | 5840 | 5909 |
|  | 6033 | 6111 | 6185 | 6259 | 6336 | 6402 | 6477 | 6542 | 6613 | 6686 | 7008 | 7074 | 7135 | 7152 | 7153 |  |
| ORGPG1 | 1291 | 1952 | 1953 | 2153 | 2239 | 2240 | 2296 | 2365 | 2306 | 2363\% | 2372 | 2523 | 2684 | 3153 | 3404 | 3690 |
|  | 3691 | 3730\% | 3740 | 3741 | 3765\% | 3776 | 3926 | 4111 | 4112 | 4137 | 4146 | 4147 | 4176 | 4185 | 4186 | 4213* |
|  | 4239 | 4365 | 4580 | 4625 | 4128 | 4922 | 5143 | 5230 | 5231 | 5268* | 5269 | 5314 | 5419 | 5766 | 5845 | 5914 |
|  | 6838 | 6116 | 6190 | 6264 | 6341 | 6407 | 6482 | 6547 | 6618 | 6691 | - 813 | 7079 | 7136 | 7159 | 7160 |  |
| ORGPC2 | 1301 | 2377 | 2378 | 2514* | 2528 | 2529 | 2647 | 2689 | 3156 | 3469 | 3410 | 3613? | 3781 | 3931 | 4244 | 4370 |
|  | 4595 | 4638 | 4631 | 4691* | 4734 | 4927 | 5148 | 5274 | 5275 | 5385: | 5319 | 5424 | 5771 | 5858 | 5919 | 6043 |
|  | 6121 | 6195 | 6269 | 6346 | 6412 | 6487 | 6552 | 6623 | 6696 | 7018 | 7884 | 7137 | 7169 | 7178 |  |  |
| OREPG3 | 131: | 1354 | 1335 | 1395* | 1877 | 1878 | 1943 | 6577 | 6578 | 6600: | 6648 | 6649 | 6682 | 6721 | 6722 | 6755\% |
|  | 6768 | 6769 | 6823: | 6827 | 6828 | 6881: | 6885 | 6886 | 6942* | 6946 | 6947 | 7603: | 7043 | 784 | 7070* | 7189 |
|  | 7118 | 7130 | 7138 | 7176 | 7177 |  |  |  |  |  |  |  |  |  |  |  |
| ORGPG4 | 132* | 2694 | 2695 | 3144* | 3163 | 3786 | 3936 | 4249 | 4258 | 4355* | 4375 | 4510 | 4739 | 4932 | 5153 | 5154 |
|  | 5220\# | 5324 | 5429 | 5776 | 5855 | 5924 | 6948 | 6849 | 6107\% | 6126 | 6200 | 6274 | 6351 | 6417 | 6492 | 6557 |
|  | 6628 | 6701 | 7823 | 7899 | 7139 | 7286 | 7207 |  |  |  |  |  |  |  |  |  |
| ORGPC5 | 133* | 3168 | 3169 | 3390* | 3791 | 3792 | 3916 | 3941 | 4388 | 4381 | 4491* | 4515 | 4744 | 4937 | 3329 | 5330 |
|  | 5409\# | 5434 | 5781 | 5868 | 5861 | 5905: | 5929 | 6131 | 6285 | 6279 | 6356 | 6422 | 6497 | 6562 | 6653 | 6786 |
|  | 7828 | 7094 | 7148 | 7216 | 7217 |  |  |  |  |  |  |  |  |  |  |  |
| 0RGPE6 | 134* | 3946 | 3947 | 4182 | 4528 | 4521 | 4615\# | 4749 | 4750 | 4913 | 4942 | 5439 | 5786 | 5787 | 5836 | 5934 |
|  | 5935 | 6829* | 6136 | 6210 | 6284 | 6361 | 6427 | 6582 | 6567 | 6658 | 6111 | 7033 | 1899 | 7141 | 7224 | 7225 |
| ORGPG7 | 135\% | 4947 | 4948 | 5134* | 5444 | 5445 | 5737 | 6141 | 6142 | 6180\% | 6215 | 6216 | 6255* | 6289 | 6290 | 6330 |
|  | 6366 | 6367 | 6398* | 6432 | 6433 | 6471 | 6587 | 6588 | 6537\% | 6572 | 6643 | 6716 | 7638 | 7184 | 1142 | 7232 |
|  | 7233 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OUTCLR | 1624 | 1874* | 2556 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OUMSG | 1797 | 1827 | 1975 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OUTUTL | 1542 | 1973 ${ }^{\text {\% }}$ | 2326 | 2713 | 2993 | 3124 | 3185 |  |  |  |  |  |  |  |  |  |
| OYEBRS | 3187 | 6783* | 6784 | 6798 | 6793 | 6897 |  |  |  |  |  |  |  |  |  |  |
| OY181 | 6898 | 6914 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OM182 | 6919 | 6924 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OHIBRS | 1426 | 3281 | 6451 | 689\% | 6901 | 6987 | 6911 | 6914 | 6924 |  |  |  |  |  |  |  |
| 04281 | 6981 | 6984* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OYZERS | 2921 | 69571 | 6958 | 6962 | $6 \% 8$ | 6972 | 6984 |  |  |  |  |  |  |  |  |  |
| 04381 | 6868 | 6862 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OUSERS | 3203 | 6840 | 6841 | 6845 | 6851 | 6855 | 6862 |  |  |  |  |  |  |  |  |  |
| OVECF | 1319\# | 4828 | 5826 | 6657 |  |  |  |  |  |  |  |  |  |  |  |  |
| OHLORD | 1427 | 2922 | 3188 | 3284 | 3282 | 6452 | 6731 |  |  |  |  |  |  |  |  |  |
| OYSITE | 646* | 1321 | 1426 | 2921 | 3187 | 3203 | 3281 | 4812 | 5010 | 6451 | 6657 | 6650 | 6731 |  |  |  |
| OYSH1 | 6661 | 6667 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OWSIPP | 2985 | 2995 | 3186 | 6657 |  |  |  |  |  |  |  |  |  |  |  |  |
| PERK | 1518* | 1924 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PDIGIT | 517 | 5480 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PERROR | 1859 | 2212 | 2318\# | 2633 | 3889 | 3599 | 3716 | 6455 |  |  |  |  |  |  |  |  |
| PGSIIE | 7135* | 7136* | 7137 | 7138** | 7139* | 71401 | 7141* | 7142* |  |  |  |  |  |  |  |  |
| PINPUT | 529* | 5481 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLUS1 | 699* | 2476 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| FLUS3 | 714* | 2260 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRNTI | 2899 | 2038\% |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PRNT2 | 1994* | 2829 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PSEGHI | 518* | 1414 | 5476 | 5491 | 5818 |  |  |  |  |  |  |  |  |  |  |  |
| PSECLO | 519* | 1413 | 5477 | 5489 | 5819 |  |  |  |  |  |  |  |  |  |  |  |
| RDELAN | 1248* | $56 \%$ | 5716 | 6972 | 6887 |  |  |  |  |  |  |  |  |  |  |  |
| RECDON | 3524 | 3549 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RECTYP | 1275: | 3503 | 3587 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| REGC | 1293* | 4465 | 4442 | 4553 | 4596 |  |  |  |  |  |  |  |  |  |  |  |
| REORG | 1914 | 1335 | 1401 | 1529 | 1878 | 1948 | 1953 | 2158 | 2235 | 2240 | 2361 | 2386 | 2368 | 2373 | 2318 | 2519 |
|  | 2524 | 2529 | 2652 | 2688 | 2685 | 2690 | 2695 | 3149 | 3154 | 3159 | 3164 | 3169 | 3460 | 3465 | 3410 | 3618 |
|  | 3686 | 3691 | 3736 | 3741 | 3712 | 3777 | 3782 | 3787 | 3792 | 3922 | 3927 | 3932 | 3937 | 3942 | 3947 | 4107 |
|  | 4112 | 4142 | 4147 | 4181 | 4186 | 4235 | 4240 | 4245 | 4250 | 4361 | 4366 | 4371 | 4376 | 4381 | 4496 | 4501 |
|  | 4506 | 4511 | 4516 | 4521 | 4621 | 4626 | 4631 | 4696 | 4725 | 4738 | 4735 | 4740 | 4743 | 4750 | 4918 | 4923 |
|  | 4928 | 4933 | 4938 | 4943 | 4948 | 5139 | 5144 | 5149 | 5154 | 5226 | 5231 | 5265 | 5278 | 5275 | 5310 | 5315 |
|  | 5320 | 5325 | 5330 | 5415 | 5428 | 5425 | 5438 | 5435 | 5440 | 5445 | 5762 | 5767 | 5712 | 577 | 5782 | 578\% |
|  | 5841 | 5846 | 5551 | 5856 | 5861 | 5910 | 5915 | 5929 | 5925 | 5930 | 5935 | 6034 | 6039 | 6044 | 6849 | 6112 |
|  | 6117 | 6122 | 6127 | 6132 | 6137 | 6142 | 6186 | 6191 | 615 | 6201 | 6206 | 6211 | 6216 | 6260 | 6265 | 6278 |
|  | 6275 | 6288 | 6285 | 6290 | 6337 | 6342 | 6347 | 6352 | 6357 | 6362 | 6367 | 6403 | 6408 | 6413 | 6418 | 6423 |
|  | 6428 | 6433 | 6478 | 6483 | 6488 | 6493 | 6458 | 6503 | 6508 | 6543 | 6548 | 6553 | 6558 | 6563 | 6568 | 6573 |
|  | 6578 | 6614 | 6619 | 6624 | 6629 | 6634 | 6639 | 6644 | 6649 | 6687 | 6692 | 6697 | 6762 | 6707 | 6712 | 6717 |
|  | 6722 | 6769 | 6828 | 6896 | 6947 | 7009 | 7014 | 2019 | 7824 | 7829 | 78.4 | 7839 | 7844 | '975 | 7860 | 7685 |
|  | 7890 | 7695 | 7180 | 7185 | 7110 |  |  |  |  |  |  |  |  |  |  |  |
| RERROR | 2317 | 2348 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RINT | 1528\# | 1923 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ROTCN | 886 | 5501 | 5646 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ROTPRT | 665 | 5482 | 5507 | 5514 | 5529 |  |  |  |  |  |  |  |  |  |  |  |
| RSOURC | 276! | 7133 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SCPNB | 5557 | 5575\% |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SCAN5 | 5532 | 5566 | 5589 | 5609 | 5644 |  |  |  |  |  |  |  |  |  |  |  |
| SCPM | 5672 | 5682 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SEGMP | 1311* | 2213 | 5486 | 5879 | 3965 |  |  |  |  |  |  |  |  |  |  |  |
| SING | 1523: | 1928 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SIZE | 1385: | 1388 | 1439* | 1442 | 1863 | 1866 | 1933* | 1936 | 21431 | 2146 | 2220: | 2223 | 22863 | 22899 | 2353 | 2356 |
|  | 2504: | 2507 | 2637: | 2648 | 2664: | 2667 | 3134\% | 3137 | 3380\% | 3383 | 3603* | 3686 | 3671* | 3674 | 3729* | 3723 |
|  | 3755: | 3758 | 3906 | 3909 | 4092 | 4895 | 4127* | 4130 | 4166 | 4169 | 4283* | 4286 | 4345* | 4348 | 4481* | 4484 |
|  | 4605" | 4686 | 4681: | 4684 | 4718 | 4713 | 4903* | 4986 | 5124: | 5127 | 5210* | 5213 | 5250* | 5253 | 52951 | 5298 |
|  | 5599\% | 5482 | 5747: | 5750 | 5826* | 5829 | 5895* | 5898 | 6019* | 6422 | 6097\% | 6160 | 6178* | 6173 | 6245 | 6248 |
|  | 6320. | 6323 | 6388: | 6391 | 6461* | 6464 | 6527* | 6530 | 659\% | 6601 | 6672* | 6675 | 6745* | 6748 | 6813* | 6816 |
|  | 6871: | 6874 | 69323 | 6935 | 6993* | 6996 | 7868 | 7063 | 7128* | 7123 |  |  |  |  |  |  |
| SIZECH | 270 | 1382 | 1436 | 1868 | 1930 | 2148 | 2217 | 2283 | 2350 | 2501 | 2634 | 2661 | 3131 | 3377 | 3600 | 3668 |
|  | 3717 | 3752 | 3903 | 4889 | 4124 | 4163 | 4280 | 4342 | 4478 | 4692 | 4678 | 4707 | 4900 | 5121 | 5207 | 5247 |
|  | 5292 | 5396 | 5744 | 5823 | 5892 | 6816 | 6094 | 6167 | 6242 | $6 \leq 17$ | 6585 | 6458 | 6524 | 6595 | 6669 | 6742 |
|  | 6818 | 6868 | 6929 | 6990 | 7657 | 7117 |  |  |  |  |  |  |  |  |  |  |
| SMPHI | 1122* | 2487 | 2493 | 2772 | 3465 | 3817 | 4792 | 4990 | 5184 | 5378 |  |  |  |  |  |  |
| SMPLO | 1113* | 1671 | 1831 | 2484 | 2557 | 2745 | 2869 | 2888 | 3314 | 3341 | 3484 | 3844 | 4809 | 4823 | 4845 | 4879 |
|  | 5605 | 5021 | 5046 | 5099 | 5290 | 5238 | 5282 | 5352 | 6232 | 6388 |  |  |  |  |  |  |
| STRCOM | 1623 | 2037 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STRGSO | 1927 | 2054* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STRHEM | 1922 | 1925 | 2847\% | 2555 |  |  |  |  |  |  |  |  |  |  |  |  |
| STRTTP | 1257\% | 1989 | 2003 | 2016 |  |  |  |  |  |  |  |  |  |  |  |  |
| STRUL | 1973 | 2032* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STSRYE | 3856 | 3062 | 3183* |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TCRLFO | 3886 | 3094 | 3975 | 4119 |  |  |  |  |  |  |  |  |  |  |  |  |
| TIINT | 5454* | 5742 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TIRET1 | 5647 | 5781 | 5721: |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TOFPOL | 3846 | 5742 | 5801 | 6877 |  |  |  |  |  |  |  |  |  |  |  |  |


| TTYOUT | 539 | 4428 | 4430 |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TYPE | 1176: | 1429 | 1579 | 1585 | 1748 | 1771 | 1777 | 1822 | 2448 | 2550 | 3011 | 3072 | 4168 | 4966 | 5171 |
| UPORDI | 2265\% | 2558 | 3371 |  |  |  |  |  |  |  |  |  |  |  |  |
| UPDADR | 2195 | 2248者 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| VERGMO | 1056\% |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LERK | 1522 | 1928 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LDISP | 2010 | 2830 | 2269 | 2274 | 2569 | 3373 | 5948 |  |  |  |  |  |  |  |  |
| LDISP1 | 5988 | 5991* |  |  |  |  |  |  |  |  |  |  |  |  |  |
| XPCOOE | 837 | 1410 | 1539 | 2318 | 5799 | 5949 | 6150 |  |  |  |  |  |  |  |  |
| XPTEST | 1411 | 1548 | 2319 | 5890 | 5958 | 6151 | 1850\% |  |  |  |  |  |  |  |  |
| ZERO | 684 | 1570 | 1586 | 1778 | 2494 | 3428 | 3868 | 5667 |  |  |  |  |  |  |  |


| BYTEII | 3554 | 3628 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYTEIN | 3432 | 3451 | 3470 | 3489 | 3525 | 3627* |  |  |  |  |  |  |  |  |  |  |
| EYTEO | 3995 | 4018 | 4825 | 4828 | 4039 | 4887 | 4154 |  |  |  |  |  |  |  |  |  |
| C60 | 2986 | 3802 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CSONS | 3019 | 3038年 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CGOPAT | 3822 | 3025\# |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| C6055 | 3021 | 3034 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CCOTRR | 3823 | 3013\% |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| COOMB | 3020 | 3026\# |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CHPRCR | 3393: | 4119 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CHPRIN | 3417 | 3549 | 3699 | 3749\# |  |  |  |  |  |  |  |  |  |  |  |  |
| CHFRLF | 3394\# | 4121 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CHPRNO | 59야 | 131\% | 1343 | 1378 | 5648 | 5871 | 5887 | 5990 |  |  |  |  |  |  |  |  |
| CHRRO | 3891 | 3896 | 3977 | 3980 | 4831 | 4037 | 4120 | 4122 | 43923 |  |  |  |  |  |  |  |
| CHKERR | 3577 | 3598: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CHESM | 803: | 3428 | 3566 | 3573 | 3664 | 3665 | 3860 | 4874 | 4681 | 4155 | 4156 |  |  |  |  |  |
| C10 | 4531* | 4531 | 4532 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CII | 4533* | 4533 | 4534 | 4536 |  |  |  |  |  |  |  |  |  |  |  |  |
| Cl 2 | 4537 | 4585 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CI3 | 4539 | 4542\# |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CI4 | 4541 | 4545* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CIN | 3749 | 4529* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CKSHOK | 3551 | 3578* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLERR | 1974 | 5870 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLREFF | 534* | 6519 | 6520 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CIDINT | 1836 | 1842 | 1845 | 1855* |  |  |  |  |  |  |  |  |  |  |  |  |
| CXPMAS | 3871 | 4673 | 5343 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CMFRET | 5395\% |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CNTRLL | 3395\# | 3418 | 3420 | 3895 |  |  |  |  |  |  |  |  |  |  |  |  |
| CNTTBL | 3077 | 38808 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CNTTRR | 3083 | 3884 | 3091\# |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 001 | 4427 | 4475 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CO2 | 4427 | 4430爯 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CO3 | 4429 | 4433 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CODEE | 199* | 1398 | 1526 | 1945 | 2155 | 2232 | 2298 | 2365 | 2516 | 2649 | 2677 | 3146 | 3397 | 3615 | 3683 | 3733 |
|  | 3769 | 3919 | 4184 | 4139 | 4178 | 4232 | 4358 | 4493 | 4618 | 4693 | 4722 | 4915 | 5136 | 5223 | 5262 | 5307 |
|  | 5412 | 5759 | 5838 | 5907 | 6031 | 6109 | 6183 | 6257 | 6334 | 6400 | 6475 | 6540 | 6611 | 6684 | 7606 | 7072 |
| COHCBR | 2497 | 2432* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| COMFIL | 1428 | 1432 | 2426 | 4639* |  |  |  |  |  |  |  |  |  |  |  |  |
| COHEOR | 2429 | 29924 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| COHSER | 2486 | 2436* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| COMSI2 | 1596 | 1899\% |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CTAB | 1557 | 18987 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CURDIG | 928* | 5478 | 5484 | 5647 | 5648 |  |  |  |  |  |  |  |  |  |  |  |
| DATABL | 244 | 1332 | 1875 | 6766 | 6825 | 6883 | 6944 |  |  |  |  |  |  |  |  |  |
| DATO | 4029 | 4033 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DATO1 | 4834 | 4968 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DELPAK | 2215 | 5872 | 5874 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DEPNT | 2036 | 2885 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DERK | 1519* | 1924 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DCB | 2045 | 2106* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DDFPERK | 2053 | 2122 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DDFWEM | 2949 | 2116* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

All mnemonics copyrighted © Intel Corporation 1976.

| DEBHCE | 6394 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DECLRR | 1789 | 584 | 609 | 616 | 632 | 648 | 670 | 685 | 760 | 715 | 739 | 756 | 77 | 790 | 897 | 824 |
|  | 848 | 869 | 898 | 911 | 938 | 964 | 973 | 982 | 991 | 1800 | 1889 | 1018 | 1827 | 1836 | 1845 | 1854 |
|  | 1063 | 1872 | 1881 | 1890 | 1899 | 1188 | 1117 | 1126 | 1135 | 1144 | 1153 | 1162 | 1171 | 1180 | 1189 | 1198 |
|  | 1287 | 1216 | 1225 | 1234 | 1243 | 1252 | 1261 | 1278 | 1279 | 1288 | 1297 | 4216 |  |  |  |  |
| DECSH1 | 5286 | 5291 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DECSH | 2630 | 5282 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DELAY | 3185 | 6859 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DCLPAY | 6077 | 6092 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DERROR | 2835 | 2063* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DFILI | 2848 | 2996\# |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DGO | 2039 | 2894* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DGPRTS | 5943 | 5996\# |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DGR | 2846 | 2188* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DINTRG | 2051 | 2124 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DLS | 2841 | 20983 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DH00 | 2938 | 2692 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DYOBRK | 2855 | 2129* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DOFE | 3419 | 3595\# |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DPA | 2858 | 2135* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DPRERK | 2052 | 2120\# |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DFRIEM | 2848 | 2114\# |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DREC | 2042 | 2188 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DREI | 2843 | 2182 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DCN | 2850 | 2118\# |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DRLN | 2935 | 2078\# |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DSE | 2844 | 2184 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| dSciow | 2034 | 2978 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DSPACC | 2276 | 2279 | 2281 | 2328 | 2564 | 2566 | 5942 |  |  |  |  |  |  |  |  |  |
| DSTHI | 2268 | 2276 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DSPL0 | 2275 | 22891 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| USFFII | 2273 | 22791 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DSPHID | 2277 | 3375 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DSPTIM | 1041* | 3180 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DSFITP | 829\# | 5948 | 5967 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DS5 | 2057 | 2133* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DTR | 2859 | 21371 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DUEAK | 2856 | 2131* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ELSIF1 | 2186 | 2188 | 2282\# |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ESIF2 | 2294 | 2287 | 2213\# |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EMPHI | 1140\# | 5390 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Emfl | 11311 | 5364 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ENELK | 529 | 3197 | 6361 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ENERRM | 5281 | 3197 | 6398 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EMPF1 | 3888 | 3893 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EMDFIL | 3872 | 3884" |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ENDPREC | 4064* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EOFREC | 3887 | 3901* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EPACC | 969 | 2977 | 3219 | 3374 | 4884 | 5184 |  |  |  |  |  |  |  |  |  |  |
| EPESK | 1425 | 3183 | 6458 | 6456 | 6589* |  |  |  |  |  |  |  |  |  |  |  |
| EFCNT | 2921: | 3187 | 3125 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EPCOHL | 2785 | 28954 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EPCONT | 2728 | 2783* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EPFET | 3319 | 3343 | 4852 | 6223 |  |  |  |  |  |  |  |  |  |  |  |  |
| EPPASS | 2937 | 2952 | 2967 | 2982 | 3285 | 3224 | 3243 | 3262 | 6237 | 6239 | 6240 | 6298 | 6314 | 6315 | 6378* |  |
| EPPCHI | 1014* | 2779 | 2914 | 3362 | 3378 |  |  |  |  |  |  |  |  |  |  |  |
| EPPCLO | 1805\# | 2752 | 2821 | 3335 |  |  |  |  |  |  |  |  |  |  |  |  |

```
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline EPPSM & 978 & 2800 & 2847 & 2982 & 2447 & 325\% & 3292 & & & & \\
\hline EPRO & 996* & 2932 & 3276 & 4863 & 5884 & & & & & & \\
\hline EPREL & 3042 & 6445 & 6513 & & & & & & & & \\
\hline EPRET & 3118 & 3122 & 3129페 & & & & & & & & \\
\hline EFRSET & 536 & 1433 & 2994 & 2996 & 6448 & 6453 & & & & & \\
\hline EPrun & 2424 & 2112 & & & & & & & & & \\
\hline EPRUM1 & 3046\# & 3851 & & & & & & & & & \\
\hline EPRURD & 3850 & 3062* & & & & & & & & & \\
\hline EPRUNS & 3849 & 3856* & & & & & & & & & \\
\hline EFRUN4 & 3028 & 3031 & 3039\# & & & & & & & & \\
\hline EFRLNS & 3657 & 3115ः & & & & & & & & & \\
\hline EPRUN6 & 3881 & 3882 & 3119* & & & & & & & & \\
\hline EPSSTP & 532 & & & & & & & & & & \\
\hline EPSTE1 & 6447 & 6448 & & & & & & & & & \\
\hline EPSTE2 & 6447 & 6456 & & & & & & & & & \\
\hline EPSTEP & 2984 & 3194 & 3198 & 6382 & 6445* & & & & & & \\
\hline EPSTOR & 2874 & 2928 & 3348 & 3369 & 5053 & 62971 & & & & & \\
\hline EPTIMR & 987 & 2962 & 3238 & & & & & & & & \\
\hline ERROR & 748 & 765 & 782 & 799 & 816 & 833 & 861 & 862 & 983 & 924 & 945 \\
\hline ERKOR2 & 2324 & 2349* & & & & & & & & & \\
\hline EXPW0 & 2541: & 2616 & & & & & & & & & \\
\hline EXPM & 2601 & 2618* & & & & & & & & & \\
\hline EXPIT2 & 2619 & 2622* & & & & & & & & & \\
\hline EXPiP3 & 2624 & 2627 & & & & & & & & & \\
\hline EXP14 & 2629 & 26321 & & & & & & & & & \\
\hline EXPTV & 2618 & 2613* & & & & & & & & & \\
\hline EXPMIN & 2410 & 2548* & \(26^{26}\) & 2631 & & & & & & & \\
\hline EXPHON & 555: & & & & & & & & & & \\
\hline TDURPY & 3978 & 3996 & & & & & & & & & \\
\hline FDUP2 & 4826 & 4038 & & & & & & & & & \\
\hline FDUP3 & 4835 & 4038* & & & & & & & & & \\
\hline FOUN4 & 4864 & 4088 & & & & & & & & & \\
\hline FDUPPS & 4034 & 4036\# & & & & & & & & & \\
\hline FINDOP & 1590\% & 1600 & & & & & & & & & \\
\hline 6018 L & 3016 & 3019* & & & & & & & & & \\
\hline H & 1302\% & 4280 & 4325 & & & & & & & & \\
\hline H801 & 4317 & 4319 \({ }^{\text {1 }}\) & 4319 & & & & & & & & \\
\hline H802 & 4318: & 4339 & & & & & & & & & \\
\hline HEDLFK' & 4257\% & 4433 & 4434 & 4535 & 4537 & 4538 & & & & & \\
\hline HBITHI & 1032 & 4273 & & & & & & & & & \\
\hline HEITLO & 1023* & 4300 & & & & & & & & & \\
\hline HDATIN & 3510 & 3547 & & & & & & & & & \\
\hline HEXRSC & 4193: & 4388 & & & & & & & & & \\
\hline HEXBUF & 1327 & 3864 & 3875 & 3956 & 4033 & & & & & & \\
\hline HEXNIB & 4195 & 4198* & & & & & & & & & \\
\hline HFDOME & 3895 & 3890 & 38944 & & & & & & & & \\
\hline HFILEO & 2413 & 2421 & 3801* & 3878 & & & & & & & \\
\hline HRECIN & 2416 & 3417 & 3422 & 3592 & & & & & & & \\
\hline HRECD & 3877 & 3884 & 39551 & & & & & & & & \\
\hline HREGA & 1859 & & & & & & & & & & \\
\hline HRECB & 1868* & & & & & & & & & & \\
\hline HRECC & 1877 & & & & & & & & & & \\
\hline HRECD & 1886* & & & & & & & & & & \\
\hline HREGE & 1895* & & & & & & & & & & \\
\hline HREGF & 1184: & & & & & & & & & & \\
\hline IMFLEM & 1855 & 2385! & & & & & & & & & \\
\hline INCSM & 1431 & 2625 & 3528 & 3873 & 4675 & 52381 & & & & & \\
\hline
\end{tabular}
```

```
IMCN 5239*
IMCHM 5241 5246:
INIT 1409*
INITLP 1418* }142
INPPM1 2187% 2198
INPADR 1835 217㬴 2498
```



```
INHPLS 1346% 1381 1417
```



```
    1832 1833 1837
JGORES 2468 2429*
JNFTBL 2385 2399#
JIOFIL 2402 2426#
JTOGO 2401 2424!
JIOLST 2403 2410&
JTOM00 2400 2410"
JTOREC 2404 2412悉
JTOREL 2405 2416%
KBDBUF 1212# 2334 2340
KBDI1 5801% 5816
KBDIN 2658 5799#
KBDPOL 3047 3106 61504
KCLRB 1515* 1988
```



```
    2659
KEYCLR 1505# 2323 2628
KEYOH 1504* 1923 1926
KEYEND 1501% 1545 1844 2206 2347% 2461 
KEYFIL 1499# 1903
KEYFLG 949: 5533
KEYGO 1512% 1902
KEHLOC 1221: 5550
KEYLST 1518: 1404
KEYHOD 1513# 1981
KEIWXI 1580: 2203
KEYPAT 1503: }192
KEYPM 1508% 1923
KEYREC 150G# 1985
KEYREG 1509: 1923
KEYREL 1502* 1906
KEYTRA 1507# 1929
KGORES 1511: }198
KSETB 1514: }190
LRSTKY 907% 5555 5556 5626 5633 567%
```



```
    3321
LDBYTE 3867% 3876
LFEBR1 4897 4899*
LFEBRK 4780 4781 4890#
LFEDM 4777 4797 4813 4832*
LFEINT 4779 4870:
LFEPM 4776 4783年
LFER9 4851 4854"
LFEREG 4778 4836*
LIEIBL 4773 47764
LFETCH 2561 3867 4794*
```



## RSSERELY COMPLETE, NO ERRORS

ISIS-II RSSEMELER SHBOL CROSS REFERCNCE, V2. 1

| ? | 165\# | 1614 | 1629 | 1637 | 1650 | 1658 | 1721 | 1787 | 1806 | 1818 | 1977 | 1985 | 1999 | 2177 | 2388 | 2444 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 2546 | 2586 | 2719 | 2788 | 279 | 2843 | 2857 | 2865 | 2898 | 2910 | 2928 | 2843 | 2958 | 2973 | 3007 | 3068 |
|  | 3096 | 3267 | 3215 | 3226 | 3234 | 3245 | 3253 | 3264 | 3272 | 3288 | 3302 | 3318 | 3323 | 3331 | 3350 | 3558 |
|  | 3434 | 3442 | 3453 | 3461 | 3472 | 3480 | 3491 | 3499 | 3515 | 3562 | 3583 | 3631 | 3958 | 3966 | 3986 | 4801 |
|  | 4016 | 4078 | 4393 | 4401 | 4592 | 4764 | 4788 | 4803 | 4819 | 4841 | 4859 | 4875 | 4962 | 4986 | 5601 | 5017 |
|  | 5042 | 5095 | 5167 | 5180 | 5196 | 5348 | 5360 | 5374 | 5386 | 5456 | 5464 | 5546 | 5550 | 5592 | 5600 | 5692 |
|  | 5794 | 5712 | 5726 | 5807 | 5956 | 6068 | 6868 | 6683 | 6157 | 6228 | 6304 |  |  |  |  |  |
| ? PSAME | 1235: | 5468 | 5466 | 5722 | 5728 |  |  |  |  |  |  |  |  |  |  |  |
| ? | 1280* | 4413 | 4413 | 4413 | 4419 | 4459 | 4469 | 4569 | 4579 |  |  |  |  |  |  |  |
| ? 6 PFKT | 1171 | 746 | 754* | 763 | 771* | 780 | 780\% | 797 | 205* | 814 | 822 | 831 | 839* |  |  |  |
| ? 6 ER2 | 118* | 754 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ? 6608 | 111* | 771 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?60R4 | 112 | 788 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ? 3 CR 5 | 113 | 805 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ? PERE | 114* | 822 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ? PGR7 | 115* | 839 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?B1PNT | 1264 | 859 | 867 | 890 | 888 | 901 | 989\% | 922 | 930\% | 943 | 951 |  |  |  |  |  |
| ? 3112 | 119* | 867 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ? 3121 | 128* | 888 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ? 3184 | 121* | 989 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?31R5 | 122* | 938 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?E1R6 | 123 | 951 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ? 3187 | 124* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?ECODE | 1163* | 1561 | 1561 | 1561 | 1567 | 1610 | 1616 | 2390 |  |  |  |  |  |  |  |  |
| ? BINOP | 415 | 1817 | 2387 | 2439 | 2989 | 3632 | 5179 | 5359 | 5385 |  |  |  |  |  |  |  |
| ? 81550 | 4217 | 4411 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?BAFCN | 1262\# | 3438 | 3444 | 3511 | 3517 | 3532 | 3542 | 3962 | 3968 | 3982 | 3988 | 4844 | 4054 |  |  |  |
| ? ${ }_{\text {BIFLE }}$ | 649 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?CHFN | 585\# | 5876 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?CHKSJ | 7918 | 3426 | 3426 | 3426 | 3558 | 3564 | 3571 | 3571 | 3858 | 3858 | 3858 | 4066 | 4872 | 4079 | 4679 |  |
| ?CONST | 184* | 585 | 586 | 598 | 594 | 601 | 682 | 606 | 610 | 617 | 618 | 622 | 626 | 633 | 634 | 638 |
|  | 642 | 649 | 650 | 654 | 658 | 671 | 672 | 676 | 680 | 686 | 687 | 631 | 695 | 701 | 782 | 786 |
|  | 718 | 716 | 717 | 721 | 725 | 4217 | 4218 | 4222 | 4226 |  |  |  |  |  |  |  |
| ?CIRDI | 912* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?DEENC | 617 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?OSPTI | 1037 | 3892 | 3098 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ? ${ }^{\text {PSPTM }}$ | 888* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?ENHHI | 1136: | 5388 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ? EMPLO | 1127 | 5362 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ? PPFC | 965 | 2969 | 2975 | 3211 | 3217 |  |  |  |  |  |  |  |  |  |  |  |
| ? ${ }^{\text {EPPCH}}$ | 1818* | 2761 | 277 | 2912 | 3354 | 3360 |  |  |  |  |  |  |  |  |  |  |
| ? EPPCL | 1801: | 2734 | 2750 | 2866 | 2814 | 2819 | 3327 | 3333 |  |  |  |  |  |  |  |  |
| ? EPFP SH | 974* | 2792 | 2798 | 2839 | 2845 | 2894 | 2908 | 2939 | 2945 | 3249 | 3255 | 3284 | 3200 |  |  |  |
| ?EPRO | 992* | 2924 | 2930 | 3268 | 3274 | 4855 | 4861 | 5060 | 5082 |  |  |  |  |  |  |  |
| ?EPTIM | 5834 | 2954 | 2968 | 3230 | 3236 |  |  |  |  |  |  |  |  |  |  |  |
| ?FORM1 | 295\# | 1615 | 1634 | 1655 | 1688 | 1695 | 1722 | 1745 | 1780 | 1887 | 1819 | 1988 | 2600 | 2013 | 2178 | 2589 |
|  | 2441 | 2445 | 2547 | 2587 | 2728 | 2755 | 2742 | 2762 | 2769 | 2793 | 2811 | 2818 | 2844 | 2862 | 2877 | 2899 |
|  | 2911 | $29 / 29$ | 2944 | 2959 | 2974 | 3008 | 3063 | 3097 | 3212 | 3231 | 3258 | S269 | 3289 | 3367 | 3328 | 3355 |
|  | 3459 | 3458 | 3477 | 346 | 3516 | 3531 | 3563 | 3584 | 3634 | 3638 | 3897 | 3814 | 3834 | 3841 | $3 \% 3$ | 3981 |
|  | 4682 | 4017 | 4043 | 4071 | 4263 | 4278 | 4290 | 4297 | 4322 | 4396 | 4439 | 4458 | 4559 | 4568 | 4593 | 4645 |
|  | 4652 | 4765 | 4789 | 4894 | 4820 | 4842 | 4868 | 4876 | 4963 | 4987 | 5402 | 5018 | 5943 | 5061 | 5068 | 50\%6 |
|  | 5168 | 5181 | 5197 | 5349 | 5361 | 5375 | 5387 | 5461 | 5584 | 5547 | 5581 | 5597 | 5616 | 5623 | 5693 | 5769 |
|  | 5727 | 5888 | 5957 | 5971 | 6965 | 6884 | 6158 | 6229 | 6385 |  |  |  |  |  |  |  |
| ?FORH2 | 319* | 1638 | 1659 | 1692 | 1782 | 1986 | 2739 | 2749 | 2766 | 2776 | 279 | 2815 | 2885 | 2866 | 3216 | 3235 |
|  | 3254 | 3273 | 3311 | 3332 | 3359 | 3443 | 3462 | 3481 | 3560 | 3811 | 3821 | 3838 | 3848 | $3 \% 67$ | 4267 | 4277 |
|  | 4294 | 4384 | 4482 | 4649 | 4659 | 5965 | 5881 | 5465 | 5601 | 5620 | 5636 | 5713 | 6869 |  |  |  |
| ?FORHB | 339* | 1755 | 2823 | 2452 | 2887 | 3541 | 3651 | 4053 | 4332 | 4449 | 4468 | 4560 | 4578 | 5520 | 5981 |  |

All mnemonics copyrighted © Intel Corporation 1976.

TFONH4 3564

| ?FORTF | 389\% | 1560 | 1576 | 1611 | 1630 | 1651 | 1684 | 1718 | 1768 | 1784 | 1803 | 1978 | 19\% | 2174 | 2250 | 2331 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 2466 | 2484 | 2543 | 2583 | 2716 | 2731 | 2750 | 2789 | 2897 | 2840 | 2858 | 2895 | 2925 | 2949 | 2955 | 2978 |
|  | 3004 | 3965 | 3093 | 3208 | 3227 | 3246 | 3265 | 3285 | 3303 | 3324 | 3351 | 3425 | 3435 | 3454 | 3473 | 3492 |
|  | 3512 | 3559 | 3588 | 3803 | 3830 | 3857 | 3959 | 3983 | 3998 | 4013 | 4067 | 4259 | 4286 | 4394 | 4412 | 4589 |
|  | 4641 | 4761 | 4785 | 4800 | 4816 | 4838 | 4856 | 4872 | 4959 | 4983 | 4998 | 5014 | 5039 | 5657 | 5692 | 5164 |
|  | 5193 | 5345 | 5371 | 5457 | 5543 | 5577 | 5593 | 5612 | 5657 | 5675 | 5689 | 5765 | 5723 | 5804 | 5877 | 5953 |
|  | 6061 | 6980 | 6154 | 6225 | 6301 |  |  |  |  |  |  |  |  |  |  |  |
| ? ${ }^{\text {H }}$ | 1298* | 4262 | 4278 | 4323 | 4333 |  |  |  |  |  |  |  |  |  |  |  |
| ? ${ }^{\text {PBITH }}$ | 1828\# | 4258 | 4266 | 4271 |  |  |  |  |  |  |  |  |  |  |  |  |
| ? HBITL | 1019* | 4285 | 4293 | 4298 |  |  |  |  |  |  |  |  |  |  |  |  |
| ? HEXEV | 1324 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ? 7 REGA | 1055\# |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

? ${ }^{1}$ RECB 1064
THRECC 1073
THRECD 1862
? PREGE 1991:
? HELUF 1180
$\begin{array}{llllllllll}\text { ?ITTM } & 774 & 1687 & 1703 & 1710 & 1710 & 1717 & 1723 & 1730 & 1730\end{array}$
$\begin{array}{llllllllllll}\text { ?KEDEU 1208* } & 2332 & 2332 & 2332 & 2338 & 5615 & 5637 & 5893 & 5809 & 6153 & 6159\end{array}$
$\begin{array}{lllllll}\text { ?KEY } & 757 & 2582 & 2588 & 2595 & 2595\end{array}$
*KEYFL 933*

| ? K | 1217 | 5542 | 5548 | 5658 | 5658 | 5658 | 5664 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ?LPETK | 891: | 5611 | 5619 | 5624 | 5631 | 5631 | 5676 | 5676 | 5676 |  |  |  |  |  |  |  |
| ? LDATR | 7404 | 2810 | 2826 | 2833 | 2833 | 3633 | 3639 | 3646 | 3646 | 3652 | 3658 | 3658 | 4644 | 4668 | 4667 | 4667 |
|  | 5856 | 5864 | 5069 | 5076 | 5076 |  |  |  |  |  |  |  |  |  |  |  |
| ?LENGT | 1333 | 1388 | 1399* | 1442 | 1527* | 1866 | 1876 | 1936 | 1946\# | 2146 | 2156* | 2223 | 2233 | 2289 | 2299\# | 2356 |
|  | 23664 | 2587 | 25174 | 2640 | 2658\% | 2667 | 2678: | 3137 | 3147 | 3383 | 3398* | 3686 | 3616* | 3674 | 3684 | 3723 |
|  | 3734* | 3758 | 3778 | 3969 | 3920 | 4695 | 4185: | 4130 | 4140 | 4169 | 4179 | 4286 | 4233* | 4348 | 4359\% | 4484 |
|  | 44941 | 4688 | 4619* | 4684 | 4694 | 4713 | 4723 | 4986 | 4916 | 5127 | 5137 | 5213 | 5224* | 5253 | 5263* | 5298 |
|  | 5380* | 5482 | 5413* | 5750 | 5768* | 5829 | 5839 | 5898 | 5908: | 6822 | 6032 | 6100 | 6110 | 6173 | 61844 | 6248 |
|  | 6258* | 6323 | 6335: | 6391 | 6401: | 6464 | 6476 | 6530 | 6541* | 6681 | 6612 | 6675 | 6685* | 6748 | 6767* | 6816 |
|  | 68264 | 6874 | 6884: | 6935 | 6945: | 6996 | 7807 | -063 | -973* | 7123 |  |  |  |  |  |  |
| ? MEMHI | 1154* | 3806 | 3822 | 3997 | 4003 |  |  |  |  |  |  |  |  |  |  |  |
| ? PEMO | 1145* | 3833 | 3849 | 4012 | 4018 | 4648 | 4648 | 4653 |  |  |  |  |  |  |  |  |
| ? MINDX | 156* | 967 | 971* | 971 | 976 | 980 | 980 | 985 | 989* | 989 | 994 | 998* | 998 | 1003 | 1007\% | 1807 |
|  | 1012 | 1016 | 1816 | 1821 | 1825\# | 1825 | 1630 | 1034* | 1034 | 1039 | 1843* | 1843 | 1848 | 1052 | 1852 | 1057 |
|  | 18614 | 1861 | 1866 | 1870. | 1070 | 1075 | 1079* | 1879 | 1684 | 1888\% | 1888 | 1093 | 1897 | 1097 | 1182 | 1106* |
|  | 1186 | 1111 | 1115* | 1115 | 1128 | 1124\# | 1124 | 1129 | 1133* | 1133 | 1138 | 1142* | 1142 | 1147 | 1151* | 1151 |
|  | 1156 | 1160 | 1168 | 1165 | 1169* | 1169 | 1174 | 1178: | 1178 | 1183 | 1187 | 1187 | 1192 | 1196莫 | 1196 | 1201 |
|  | 1295: | 1285 | 1210 | 1214* | 1214 | 1219 | 1223* | 1223 | 1228 | 1252 | 1232 | 1237 | 1241 | 1241 | 1246 | 12503 |
|  | 1250 | 1255 | 1259 | 1259 | 1264 | 1268* | 1268 | 1273 | 1277 | 1277 | 1282 | 12864 | 1286 | 1291 | 1205 | 1295 |
|  | 1300 | 1304\% | 1304 | 1369 | 1313: | 1313 | 1317 | 1321: | 1321 | 1325 | 1329 | 1329 |  |  |  |  |
| THSPVE | 158* | 587 | 603 | 619 | 635 | 651 | 673 | 688 | 783 | 718 | 742 | 759 | 776 | 793 | 810 | 827 |
|  | 851 | 872 | 893 | 914 | 935 | 967 | 976 | 985 | 994 | 1003 | 1812 | 1021 | 1030 | 1839 | 1848 | 1857 |
|  | 1866 | 1875 | 1884 | 1893 | 1182 | 1111 | 1120 | 1129 | 1138 | 1147 | 1156 | 1165 | 1174 | 1183 | 1192 | 1201 |
|  | 1210 | 1219 | 1228 | 1237 | 1246 | 1255 | 1264 | 1273 | 1282 | 1291 | 1380 | 1369 | 1317 | 1325 | 4219 |  |

?HCOLS 6011
?NEG1 7164 23305674
$\begin{array}{lllllllllllll}\text { ?HEXTF } & 1139 & 2251 & 2251 & 2251 & 2257 & 5878 & 5878 & 5678 & 5884 & 5952 & 5958 & 5972\end{array}$
? ${ }^{\prime}$ KEPT 1226\# 5576558255965682
$\begin{array}{lllllllllll}\text { ? } \mathrm{MNHCO} & 1181 \% & 1654 & 1650 & 2173 & 2179 & 2467 & 2467 & 2467 & 2473 & 2715 \\ 2721\end{array}$
$\begin{array}{llllllllll}? 0 \text { PTIO } 1190 & 1633 & 1639 & 1683 & 1691 & 169 & 1783 & 1789 & 1882 & 1888\end{array}$
? OVBUF 1316:
?OVSIZ 633*
?FLUS1 686 2465
?PLU5S 701 2249

| ? R 1 | 99* | 4289 | 4305 | 4312 | 4312 |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ? $\mathrm{KNM}^{\text {M }}$ | 183 | 965 | 966 | 974 | 975 | 983 | 934 | 992 | 993 | 1601 | 1892 | 1818 | 1011 | 1019 | 1824 | 1828 |
|  | 1829 | 1037 | 1838 | 1846 | 1047 | 1855 | 1056 | 1064 | 1665 | 1873 | 1074 | 1682 | 1883 | 1091 | 1092 | 1180 |
|  | 1181 | 1189 | 1110 | 1118 | 1119 | 1127 | 1126 | 1136 | 1137 | 1145 | 1146 | 1154 | 1155 | 1163 | 1164 | 1172 |
|  | 1173 | 1181 | 1182 | 1198 | 1191 | 1199 | 1280 | 1268 | 1269 | 1217 | 1218 | 1226 | 1227 | 1235 | 1236 | 1244 |
|  | 1245 | 1253 | 1254 | 1262 | 1263 | 1271 | 1272 | 1298 | 1281 | 1289 | 1290 | 1298 | 1299 |  |  |  |
| ?RE8 | 181 | 748 | 741 | 745 | 757 | 758 | 762 | 774 | 715 | 779 | 791 | 792 | 796 | 888 | 889 | 813 |
|  | 825 | 826 | 830 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?RB1 | 1021 | 849 | 859 | 854 | 858 | 878 | 871 | 875 | 879 | 891 | 892 | 896 | 990 | 912 | 913 | 917 |
|  | 921 | 933 | 934 | 938 | 942 |  |  |  |  |  |  |  |  |  |  |  |
| ?RCELA | 1244 | 5688 | 5694 | 5788 | 5714 | 6064 | 6070 | 6879 | 0085 |  |  |  |  |  |  |  |
| ? RECTY | 1271 | 3495 | 3501 | 3579 | 3585 |  |  |  |  |  |  |  |  |  |  |  |
| ? NECE | 1289* | 4397 | 4483 | 4440 | 4450 | 4551 | 4561 | 4598 | 4594 |  |  |  |  |  |  |  |
| ?ROTCN | 878: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?ROTPA | 849\# | 5505 | 5512 | 5512 | 5521 | 5527 | 5527 |  |  |  |  |  |  |  |  |  |
| ?RSAVE | 144* | 591 | 595 | 697 | 611 | 623 | 627 | 639 | 643 | 655 | 659 | 677 | 681 | 692 | $6 \%$ | 787 |
|  | 711 | 722 | 726 | 746 | 763 | 760 | 797 | 814 | 831 | 855 | 859 | 876 | 880 | 897 | 901 | 918 |
|  | 922 | 939 | 943 | 4223 | 4227 |  |  |  |  |  |  |  |  |  |  |  |
| ?SEGM | 1308* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?SIZ | 2551 | 1383 | 1437 | 1861 | 1931 | 2141 | 2248 | 2284 | 2351 | 2502 | 2635 | 2662 | 3132 | 3378 | 3601 | 3669 |
|  | 3718 | 3753 | 3504 | 4890 | 4125 | 4164 | 4201 | 4343 | 4479 | 4608 | 4679 | 4788 | 4961 | 5122 | 5288 | 5248 |
|  | 5293 | 5397 | 5745 | 5824 | 5893 | 6017 | 6895 | 6168 | 6243 | 6318 | 6386 | 6459 | 6525 | $65 \%$ | 6670 | 6743 |
|  | 6811 | 6869 | 6930 | 6991 | 7858 | 7118 |  |  |  |  |  |  |  |  |  |  |
| ? ${ }^{\text {WrFHI }}$ | 1118 | 2485 | 2465 | 2485 | 2491 | 2757 | 2765 | 2778 | 3457 | 3463 | 3802 | 3810 | 3815 | 4784 | 4790 | 4982 |
|  | 4988 | 5182 | 5378 | 5376 |  |  |  |  |  |  |  |  |  |  |  |  |
| ? SMPL 0 | 1189: | 2738 | 2738 | 2743 | 2861 | 2867 | 2878 | 2888 | 3306 | 3312 | 3476 | 3482 | 3829 | 3837 | 3842 | 4799 |
|  | 4885 | 4815 | 4821 | 4837 | 4843 | 4871 | 4877 | 4997 | 5003 | 5013 | 5019 | 5038 | 5044 | 5091 | 5097 | 5192 |
|  | 5198 | 5344 | 5350 | 6224 | 6230 | 6360 | 6386 |  |  |  |  |  |  |  |  |  |
| ?STPRT | 1339* | 1385 | 1383 | 1391 | 1405" | 1437 | 1437 | 1445 | 1533 | 1861 | 1861 | 1869 | 1882* | 1931 | 1931 | 1939 |
|  | 1957\% | 2141 | 2141 | 2149 | 2162 | 2218 | 2218 | 2226 | 2244 | 2284 | 2284 | 2292 | 2310* | 2351 | 2351 | 2359 |
|  | 23824 | 2582 | 2582 | 2518 | 2533" | 2635 | 2635 | 2643 | 2656" | 2662 | 2662 | 2670 | 2699\% | 3132 | 3182 | 3140 |
|  | 3173* | 3378 | 3378 | 3386 | 3414* | 3601 | 3601 | 3689 | 36221 | 3669 | 3669 | 3677 | 36951 | 3118 | 3718 | 3726 |
|  | 3745: | 3753 | 3753 | 3761 | 3796 | 3904 | 3904 | 3912 | 3951 | 4090 | 4690 | 4698 | 4116* | 4125 | 4125 | 4133 |
|  | 4151: | 4164 | 4164 | 4172 | 4198: | 4201 | 4201 | 4209 | 4254\% | 4343 | 4343 | 4351 | 4385\% | 4479 | 4419 | 4487 |
|  | 4525* | 4603 | 4603 | 4611 | 4635" | 4679 | 4679 | 4687 | 4700* | 4788 | 4780 | 4716 | 4754* | 4901 | 4981 | 4989 |
|  | 49521 | 5122 | 5122 | 5130 | 5158* | 5288 | 5288 | 5216 | S2351 | 5248 | 5248 | 5256 | 5279] | 5293 | 5293 | 5301 |
|  | 5334: | 5397 | 5397 | 5405 | 5449* | 5745 | 5745 | 5753 | 5791: | 5824 | 5824 | 5832 | 5865 | 5893 | 5893 | 5901 |
|  | 5939 ${ }^{\text {\# }}$ | 6017 | 6017 | 6025 | 6053* | 6895 | 6895 | 6183 | 6146* | 6168 | 6168 | 6176 | 6228* | 6243 | 6245 | 6251 |
|  | 62943 | $6 \leq 18$ | 6318 | 6326 | 6371: | 6586 | 6386 | 6394 | 6437 | 6459 | 6459 | 6467 | 6512 | 6525 | 6525 | 6533 |
|  | 6582\% | 6596 | 6596 | 6684 | 6653* | 6670 | 6678 | 6678 | 6726* | 6743 | 6/43 | 6751 | 6773* | 6811 | 6811 | 6819 |
|  | 68321 | 6869 | 6869 | 6877 | 68901 | 6930 | 6930 | 6938 | 6951: | 6991 | 6991 | 6999 | 7848* | 7858 | 7858 | 7866 |
|  | 7114* | 7118 | 7118 | 7126 |  |  |  |  |  |  |  |  |  |  |  |  |
| ? STRTM | 1253* | 1981 | 1987 | 1995 | 2001 | 2014 | 2824 |  |  |  |  |  |  |  |  |  |
| TTYFE | 1172* | 1577 | 1577 | 1577 | 1583 | 1746 | 1756 | 1769 | 1769 | 1769 | 1775 | 1820 | 2448 | 2446 | 2453 | 2542 |
|  | 2548 | 3003 | 3809 | 3864 | 3870 | 4760 | 4766 | 4958 | 4964 | 5163 | 5169 |  |  |  |  |  |
| ? WMRY | 459* | 1744 | 2012 | 2876 | 3530 | 4842 | 4321 | 4458 | 4451 | 4549 | 4567 | 5503 | 5978 |  |  |  |
| ? ${ }^{\text {PERSN }}$ | 1846 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?XPCOD | 8254 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ?2Ex0 | 671* | 1559 | 1575 | 1767 | 2483 | 3424 | 3856 | 5636 |  |  |  |  |  |  |  |  |
| PFETCH | 4794 | 4759* |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ASPME | 1239* | 5468 | 5730 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ASCERR | 3794 | 3711 | 3715* |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B | 1284* | 4415 | 4421 | 4461 | 4529 | 4571 |  |  |  |  |  |  |  |  |  |  |
| ECODE | 1167 | 1563 | 1569 | 1598 | 1618 | 2392 |  |  |  |  |  |  |  |  |  |  |
| EITSO | 423011 | 4422 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ERKKEND | 2462 | 2500\% |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BRKERR | 3808 | 5189017 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

USER STMEOLS
？ 90004 ？BCR6 8007 ？B1R7 0008 ？CONST 6003 ？EPFCH 6082 ？FORN4 801C ？HRECC 8082 ？KEMLO ？HCOLS 8003 ？PLUS1 6003 ？RECC 0002 ？STRRT 03DC RSAME COE BRKNXT 8234 CEOPAT 9476 CHIRO ESED CIN 8649 CNTTBL 8471 COHEOR 8461 DELRIK $85 F 5$ DECSM B2FF DCR 0150 DPRYEM 015F DSPHI 018E DUBRK 016D ENDFIL 8596
EPFET 97B7 EPRSET 8010 EPS5TP 0034 EXP湖 027B FDUNP2 8628 HBD2 8405 HTDONE ESART HREGE 602E INPRDI $60 C 7$ JTOEO 8220 KBDPOL B7AF KEYGO CO1E KEYREG 0018 LFEBR1 06C1 LFETCH QRFC LSTINT 07J4 MFDD 8024 MRINC1 6075 MELO 0034 MRL 602E NEXTPL 603S MUHCON 8938 ORGPGO 0380 OUTULL 0160 OY3BRS 038E PERROR 019 （

|  |  | ？ 8 | 0602 | ？ 8 | 6008 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ？ 3 CR\％ | 8088 | ？G1PNT | 0807 | ？ 81 R2 | 0003 |
| ？BCODE | 0002 | ？${ }^{\text {INOP }}$ | 0922 | ？ $\mathrm{BIT50}$ | 8003 |
| ？CURDI | 0801 | ？DEEAC | 8003 | ？OSPTI | 0082 |
| ？EPPCL | 0082 | ？EPPSH | 8092 | ？${ }^{\text {PPR }} 8$ | 0602 |
| ？FORH5 | 601E | ？ H | 0082 | ？${ }^{\text {PrIIH }}$ | 8082 |
| ？ F ECD | 6002 | ？ 3 RLEE | 0002 | ？ HREGF | 8082 |
| ？LRSTK | 0001 | ？LORTA | 0000. | ？ 2 EMGT | 0060 |
| ？ F EG1 | 6003 | WEXTP | 6002 | ？${ }^{\text {PREPT }}$ | 0002 |
| ？PLUS3 | 0803 | ？ 61 | 8000 | ？RPM | 6082 |
| ？ROTC | 0001 | ？ROTPA | 8001 | ？RSAME | 6600 |
| ？${ }^{\text {STRT }}$ | 0002 | ？TYPE | 0092 | ？MVFRY | 8928 |
| RSCERR | 01C9 | E | 6043 | BCOOE | 8036 |
| BUFCNT | 8941 | BUFLEN | 0018 | BYTEII | 80F2 |
| C5055 | 9489 | CCOTRR | 0488 | COOMB | 6476 |
| CHKERR | $82 E 1$ | CHKSNH | 6005 | CI0 | 0640 |
| CKSH0 | 92ub | CLEAR | 6551 | CLRBFT | 0000 |
| CNTTR | 94F日 | CO1 | 85C5 | CO2 | 85CE |
| CONSER | 022C | COMSI2 | 6003 | CTAB | 8023 |
| DEPNT | 0144 | DENK | 6015 | DCB | 0158 |
| DECSTM | 82F4 | DELAT | 04F2 | DELAYY | 845 |
| DINTRS | 0169 | DLST | 0145 | DH0D | 0146 |
| DREC | 0151 | DREL | 0154 | DRM | 0163 |
| DSFLO | 8194 | DSPM1 | 0192 | DSPMID | 8190 |
| ELSIF1 | 8807 | ELSIF2 | 80E5 | EMAHI | 8033 |
| EMDR | 0641 | EOFRE | 85PE | EPPCC | 8028 |
| EPPAS5 | 9708 | EPPCH | 8025 | EPFCLL | 3024 |
| EPRLN | 0400 | EPRLHLIL | 0489 | EPRLIN2 | 499 |
| EPSTE1 | 870F | EPS，TE2 | 07F1 | EPSTEP | 8708 |
| EXPY2 | 8281 | EXPFB | 8289 | EXPM 4 | 0293 |
| FDUNT3 | 0636 | FDUHP4 | 8648 | FDXM | 632 |
| HBCLA | 94C9 | HBIT | 8027 | HBITLO | 3026 |
| HFILEO | 8572 | HREC | 8297 | HRECO | 0660 |
| HREGF | 602F | IMPLE | 8200 | INCS | F2 |
| INPFDR | 8000 | IMPKEY | BEEC | INYRL | 300 |
| JTOLST | 621A | JTOH00 | 8285 | JTOREC | 211 |
| KCLRB | 600C | KEY | 0003 | KEY | 017 |
| KEYLO | 8036 | KEYLST | 001 C | KLYM | 017 |
| KEYREI | 0014 | KEYTR ${ }^{\text {L }}$ | 0019 | KGOR | 01D |
| LFEBRK | 0681 | LFEDM | 8698 | LFEI | 969 |
| LFILL | 82E9 | LFILLi | 82F3 | Lrgsel | 84E1 |
| LSTORE | 8780 | LSTPM | 078 C | LSTR0 | 872F |
| MrDOC | 0825 | M MIN | 8029 | Milie | 0033 |
| MiIND | 8693 | MaIND1 | 8087 | MRAL | 0026 |
| MERROR | 6CBC | MINC | 6828 | M101 | 836F |
| MRLC | 6831 | MRR | 6027 | MRRC | 0830 |
| NIBI3 | 01C2 | NIBIN | 0188 | NIBIL2 | 018 ${ }^{\text {a }}$ |
| NXTLOC | 0768 | OPTRE1 | 833F | OPTAB2 | 0346 |
| ORCPG3 | 03E9 | 0REPG4 | 04FD | ORGPG5 | 05FF |
| OVEERS | 8378 | OV181 | OUCR | OY182 | 0313 |
| OYBEF | 604E | OMLORD | 8368 | OYSIZE | 0017 |
| PGSICE | BefD | PINPU | 3008 | PLUS1 | 0001 |

？ BOF F 2003 ？B1R3 003 ？EAFCN 0002 ？OSPTH 8080 ？EPTIM ？ HEITL 602 ？ITMP 060 THEHI 0082 ？NHMCO 6002 ？RES 0000 TEGW 6003 TVERSN 6002 EIT50 6008 BYTEIN ECFO CHPRCK 6060 CII 8651 CHDINT ECBA 003 65CF CURDIG 8005 DDPBEK 0167 DERROR 0131 DNOENK 01GE DRUN O1SE DSFTIM 6028
EMFLO 0032
EPERK 034F EPPSH 6021 EPRUNZ 0495 EFSTOR 日TC3 EXPW 8275 FINDOP 8942 HDATIN 8269 HRECR 60\％ INCN O1F4 17P 0004 JTOREL 8216 KEYDH 0016 KEWXX 0012 KSETB 8088 LFEPM 6684 LSTBR1 0746 LSTREG 0726 MiIN 0052 MBLOCK 0082 MINY 0028 HXCH 8023 NIBO 658B OPTABS 8349 0RGPS6 86FF OY1BRS 8384 OWSH1 0361 PLUS3 6003
？8003 6004 ？ 81 k 4 TPAFLE 6803 ？ENFIII 6002 ？FONT1 8016 ？ HE XIE 0003
3KEDRN 80002
TMELLO 0002
？OPTIO 0062
？R81 0001 ？SIZE $800 E$ ？XPCOD 0000 BRKEND $824 D$ EYTED O1DB CHPRIN O1CD C12 8659 CMFTKS RSE2 COOEEL 0006 DITREL B0EC DOFWER 0161 DFILL 0148 DONE O2EO DSE 0157 DSPTIP 0006 EMELIK 6602 EFCNT 8441 EPKO 8023 EPRLINA 8482 EPTIMR 8022 EXPMIN 8245 COTEL 8471 HEXASC O1EG HRLEB 062 E INCH1 01FC JGOKES 8226 KBDESF Be3B KEIERD 0013 KEYPAT 0015 LASTKY 8004 LFERP 06P5 LSTER2 0748 LSTIBL 8706 MAINB 0069 MDEC GO2C MODOUT 6820 MXNL 0828 NOERK 801 B OPTION 0039 ORGPG7 87FD ON2H1 OS13 O4SWF 035 A FRNT1 811\％

| ？ | 0005 | TEUR | ， |
| :---: | :---: | :---: | :---: |
| ？B1R5 | 0006 | ？31R6 | 6 |
| ？CHPN | 0003 | ？CHKSU | cear |
| ？${ }^{\text {chilo }}$ | 6002 | ？${ }^{\text {PPPRC }}$ | 0002 |
| TFORHE | 8018 | ？FOR | 601 |
| ？${ }^{\text {PNEGA }}$ | 6082 | ？ HEE | 6802 |
| ？ KLY | 6000 | ？ 3 Et | 081 |
| ？MINDK | 6075 | ？ MSA | 001 |
| ？OVELF | 603 | ？ 045 |  |
| ？RDELA | 6092 | ？ REC | 8002 |
| ＇STHHI | 6082 | ？SMplLO |  |
| ？ZERO | 0003 | PFETC | 0678 |
| GRKERR | 64f6 | BRK | 022 |
| C60 | 0468 | C6O | 04 |
| CHPFLF | 6007 | CHFINO |  |
| CIS | 0662 | C14 | 866 |
| CMPRET | 6570 | CNIRL2 |  |
| COHCBR | 0228 | COHFIL |  |
| DATO | 062 C | DAT01 | 62 |
| DEEMCE | 0008 | DECL |  |
| D60 | 0149 | DGF |  |
| DPA | 0172 | DFP | 16 |
| DSGAON | 0137 | DSFPCC |  |
| DS5 | 016F： | DIR | 017 |
| EMBR | 8001 | ENDF1 | 659 |
| EPCONH | 841F | EPCONT | 041 |
| EPREL | 0754 | EFRET | 40 |
| EPRUNS | 8483 | EPRUN／6 |  |
| ERROR2 | 0186 | EXATV | 625 |
| EXPHON | 6888 | FOUNP1 | 861 |
| H | 0045 | HE01 | 840 |
| HEXEUF | 0665 | HEXNIB |  |
| HREGC | $002 C$ | HEECD | 602 |
| INIT | 8000 | INITLP |  |
| JMPTEL | 8206 | JTOFIL |  |
| KBDII | 86C6 | KEDIN | $06 C$ |
| KEYFIL | 8010 | KEYFLG | 0606 |
| KEYPM | 601A | KEYR | 018 |
| LDATA | 6062 | LDEY |  |
| LFEREG | 69 | LFETEL | 86\％ |
| LSTBPK | 07：0 | LSTDH |  |
| M | 010 | M | 02 |
| MAINB0 | 609E | MAINBI |  |
| HDJNE | 0020 | MEPHI | 603 |
| HORL | 6027 | MPUSEL | 0040 |
| HCOLS | 0004 | Hegi |  |
| MOWFLS | 6023 | NREPTS | dis |
| ORGPG8 | 0100 | ORGPG1 | 61F |
| OUTCLR | 8182 | OUTITSG | 1 |
| OY26：95 | 8389 | OYSE1 | 0311 |
| PBRK | 0019 | PDIGIT |  |
| PNNT2 | 0188 | SEE |  |

## Appendix C and D

APPENDIX C

## COMMAND SUMMARY

The following is a summary of the commands implemented by the HSE-49 emulator monitor. Within each command group, tokens in each column indicate options the user has when invoking those commands.

Tokens in square brackets indicate dedicated keys on the keyboard (some keys having shared functions); angle brackets enclose hex digit strings used to specify an address or data parameter. Parameters in parentheses are optional, with the effects explained above. The notation used is as follows:

$$
\begin{aligned}
& \text { <SMA> - Starting Memory Address for block command, } \\
& \text { <EMA> - Ending Memory Address for block command, } \\
& \text { <LOC> - LOCation for individual accesses, } \\
& \text { <DATA> - DATA byte. }
\end{aligned}
$$

Asterisks (*) indicate the default condition for each command; thus that token is optional and serves to regularize the command syntax.

Program/data entry and verification commands:

| [EXAM] | [PROG MEM]  <br>  [DATA MEM] | LLOC> |
| :--- | :--- | :--- |
|  | [REGISTER] | [NEXT] |
|  | [PREV] |  |
|  | [HWRE REG] | [.] |
|  | [PROG BRK] |  |
|  | [DATA BRK] |  |

Program/data initialization commands:

```
[FILL] [PROG MEM]* <SMA> [] <EMA> [.] <DATA> [.]
    [DATA MEM]
    [REGISTER]
    [HWRE REG]
    [PROG BRK]
    [DATA BRK]
```

Intellec ${ }^{\circledR}$ development system or TTY interface commands (for transferring HEX format files):

```
[UPLOAD] [PROG MEM]* <SMA> [] <EMA> [.]
    [DATA MEM]
    [REGISTER]
    [HWRE REG]
    [PROG BRK]
    [DATA BRK]
[DNLOAD] [PROG MEM]* [.]
    [DATA MEM]
    [REGISTER]
    [HWRE REG]
    [PROG BRK]
    [DATA BRK]
Formatted data dump to TTY or CRT:
[LIST] [PROG MEM]* <SMA> [] <EMA> [.]
[DATA MEM]
[REGISTER]
[HWRE REG]
[PROG BRK]
[DATA BRK]
```

Program execution commands:

| [GO] | [NO BREAK]* $\left\langle\right.$ SMA ${ }^{\text {c }}$ ) [.] |
| :---: | :---: |
|  | [WI BREAK] [] |
|  | [SING STP] |
|  | [AUTO BRK] |
|  | [AUTO STP] |
| [GO/RST] | [NO BREAK]* [.] |
|  | [W/ BREAK] |
|  | [SING STP] |
|  | [AUTO BRK] |
|  | [AUTO STP] |

Breakpoint setting and clearing:

```
[SET BRK] [PROG MEM]* <LOC> (I.] <LOC> ... ) [.]
    [DATA MEM]
[CLR BRK] [PROG MEM]* <LOC> ([.] <LOC> ...) [.]
    [DATA MEM]
```


## APPENDIX D ERROR MESSAGES

The following error message codes are used by the monitor software to report an operator or hardware error. Errors may be cleared by pressing [CLR/PREV] or [ENDI.]. The format used for reporting errors is "Error - . $n$ " where " $n$ " is a hex digit.

## Operator Errors

1. Illegal command initiator.
2. Illegal command modifier or parameter digit.
3. Illegal terminator for Examine command.
4. Illegal attempt to clear Error mode.

5-9. Not used.

## Hardware Errors

A. ASCII error - non-hex digit encountered in data field of hex format record.
B. Breakpoint error. Break logic activated though breakpoints not enabled.
C. Hex format record checksum error. Note - the checksum will not be verified if the first character of the checksum field is a question mark ("?') rather than a hexidecimal digit. This allows object files to be patched using the ISIS text editor without the necessity of manually recomputing the checksum value.
D. Not used.
E. Execution processor failed to respond to a command or parameter passed to it by the master processor. EP automatically reset. EP internal status may be lost. Program memory not affected.
F. Not used.

AR-58


# Microcontroller includes a-d converter for lowest-cost analog interfacing 

## Adding hardware for analog-to-digital conversion to a single-chip microcomputer cuts interface software and component count for high-volume control applications

by W. Check, E. Cheng, G. Hill, M. Hollen, and J. Miller, Intel Corp., Santa Clara, Calit.

$\square$ Microcomputers' plunging size and cost are creating a rising new market: low-cost controllers that end up in automobiles, appliances, and consumer products. Now that the technology is available to integrate a highperformance 8 -bit analog-to-digital converter and a microcomputer on a single chip, the tremendous need for
low-cost analog interfacing has hastened the development of just such a device: the 8022. By integrating the a-d converter and other useful features, the chip achieves the minimum system cost possible for high-volume controller applications involving analog signals.

The heart of the 8022 is the 8021 general-purpose


1. All aboerd. The first single-chip microcomputer with a built-in 8 -bit analog-to-digital converter is intel's 8022. Around a foundation of the 8021, the chip packs several features that suit it to control applications: two multiplexed analog inputs, a zero-crossing detector, two 7-mA digital outputs that are part of Port 1, and a total of 26 digital input/output lines, eight of which have voltage-comparator inputs.

2. The converter. The 8022's a-d converter uses successive approximation. A multiplexer selects either of two inputs, which is sampled and held. The successive-approximation register holds a byte that taps off a voltage from a 256 -resistor divider through decoding logic. Input is compared with tapped voltage; when the two are equal, the held byte is sent to the conversion-result register.
microcomputer with built-in read-only and randomaccess memories, which go a long way since many functions are carried out in hardware or require minimal software. The 8021's modular design facilitates its use as a cornerstone for more highly integrated designs like the 8022. This new design, like the 8021 , is a member of the MCS-48 family of single-chip microcomputers, and its on-chip a-d converter makes the family even more useful in such high-volume, cost-sensitive application areas as household appliances.

## A microcomputer plus

Operating on a single +5 -volt power supply, the 8022 contains all the functions necessary for digital processing, plus digital or analog control. On the chip, as diagrammed in Fig. 1, are 2 kilobytes of rom, 64 bytes of ram, an 8 -bit central processor with more than 70 instructions (a subset of the higher-performance 8048), an internal timer/event counter, a clock and oscillator, the 8 -bit a-d converter with two analog inputs, and 26 digital input/output lines.
All parts of the a-d converter are integrated onto the chip-no external components are required. Conversion
is performed entirely with hardware by a successiveapproximation technique and takes 40 microseconds to complete. The only software is three single-byte instructions: select analog-input 0 (SEL ANO), select analoginput 1 (SEL ANI), and read the analog-to-digital conversion result (RAD).

## Flexible I/O lines

The 26 digital input/output lines are organized into three 8 -bit general-purpose ports and two test pins, $\mathrm{T}_{0}$ and $T_{1}$. The three ports are quasi-bidirectional-each line can be programmed for input or output. Adding to the flexibility is an optional mask operation that eliminates the pull-up resistor for the metal-oxide-semiconductor drive transistor on each line, creating an opendrain output. The open drains are useful in driving analog circuits and for certain loads such as keyboards.
Port 0 also has variable-threshold voltage-comparator inputs with a common reference pin $\left(\mathrm{V}_{\mathrm{th}}\right)$. This setup can accommodate such input situations as high noise margins, low-voltage ( $10-\mathrm{to}-15-\mathrm{v}$ ) touch switching, and expansion of the analog inputs. Two input/output pins ( $\mathrm{Pl}_{0}$ and $\mathrm{Pl}_{1}$ ) provide for high-current drive; each sinks

3. Low-voltage touch. Because port 0 has variable-threshold comparator inputs on each of its eight lines, new input configurations are possible, such as this low-voltage touch switch. Touching the panel momentarily pulls down the comparator input. The high-voltage driver, which may be a single transistor or part of a hex driver, then recharges the panel. The port is read by the microcomputer as is any other.

7 milliamperes, more than four times the $1.6-\mathrm{mA}$ load of standard transistor-transistor-logic outputs. In many applications of the $8022,7 \mathrm{~mA}$ can eliminate the need for discrete drive transistors.

The lower half of port 2 , in addition to serving as general input/output, may be hooked up as a bus for attaching I/O expander units, such as the 8243, or discrete TTL parts for low-cost I/O expansion. Operations of the 8243 are synchronized by the port-expander strobe pin, a feature that is especially useful for input/output expansions designed with standard tran-sistor-transistor logic gates.

The two test-pin inputs can be tested directly with two conditional-branch instructions. $\mathrm{T}_{0}$ can interrupt the system, while $\mathrm{T}_{1}$ also can detect the zero crossing of ac signals-a plus when it comes to firing triacs for phase control of motors.

## The a-d converter

The 8022's a-d converter has two multiplexed input channels. Channel selection by either the SEL ANO or SEL AN1 restarts the conversion sequence. A valid digital value can be read with the RAD instruction during the fourth instruction cycle after a select instruction. Conversions occur continuously, and RAD may be executed at any time with confidence that the sample is no more than $40 \mu \mathrm{~s}$ old. Typical software for reading two sequential a-d conversions would be:

| SEL AN0 | Starts conversion |
| :--- | :--- |
| MOV R0,\#24 | Setup memory pointer |
| RAD | First conversion to accumulator |
| MOV @R0,A | Store first value |
| INC R0 | Ready for next conversion |
| RAD | Second conversion to accumulator |
| MOV @R0,A | Store second value |

As shown in Fig. 2, the conversion hardware itself has
three parts: a series string of resistors, a voltage comparator, and successive-approximation logic. The string of 256 resistors divides the voltage between $\mathrm{V}_{\mathrm{s}}$ and $\mathrm{V}_{\mathrm{DLI}}$ (the reference pin) into 256 voltage steps. This configuration gives the converter inherent monotonicity. Decode logic selects the appropriate tap and transfers that voltage to the comparator block.

## The conversion logic

The comparator amplifies the difference between the analog input and the voltage tap. This difference is presented to the successive-approximation logic. Eight comparisons result in a fully converted byte being transferred to the conversion-result register. All comparisons are performed automatically by on-chip hardware; executing the RAD instruction moves the contents of the CRR to the accumulator.

Novel circuit design (see "The a-d converter: how it was done," p. 27) gives the converter 8-bit resolution over the full input range of $V_{88}$ to $\mathrm{V}_{\mathrm{cc}}$. This capability simplifies direct connection to sensors, reduces software, and provides fast, 40 -microsecond conversions. The separate power-supply pins complete the analog block and keep the converter isolated from digital-noise sources.

## The instruction set

To conserve memory and maximize throughput, most instructions in the 8022 are single-byte and single-cycle; no instructions are longer than 2-byte, two-cycle. The cycle time is $10 \mu \mathrm{~s}$.

The overall efficiency of the instruction set is enhanced for control applications by the extensive condi-tional-branch logic that has been built into the microprocessor. For example, the instruction to decrement a register and jump if not zero (DJNZ) allows loops to be formed in one 2-byte instruction. Similarly, the instruction to move to the accumulator from the current page (MOVP A. @ A) allows table look-up for constants or
display formatting with just a single 2 -byte instruction.
The 64 -byte ram integrates the hardware stack and data memory. The first eight memory locations are designated as working registers and are addressable by any of the 11 direct-register instructions. Besides increasing the variety of operations that can be performed on data in memory, this approach further reduces the number of instruction bytes required for processing. Working registers 0 and 1 also may be used as pointers to indirectly address all locations in memory, using the indirect-register instructions.
The next 16 bytes of ram may be used as the address stack to enable the processor to keep track of the return addresses generated from call instructions and to handle interrupts. Since each address is 11 bits long, 2 bytes are needed to store each address. Thus, the 16 bytes of address stack allow a total of altogether eight levels of subroutine nesting.
A 3-bit stack pointer supplies the locations that are loaded with the next return address generated. This stack pointer is incremented when a return address is stored and decremented when an address is fetched during a return. If an application does not require all eight levels of subroutine nesting, the free portion of the address stack may be used as standard Ram.

## Other on-chip features

The 8022 contains its own clock and oscillator circuitry and requires only an external timing control element to generate all internal timing signals. For highly cost-sensitive applications an inductor may be used as this element. If a more precise clock is required, the designer may specify a crystal or external clock for the application.

To further reduce the user's system cost and to permit use of the chip in noisy environments, the power-supply tolerance has been increased, permitting a range from 4.5 to 6.5 v . Less filtering and regulation is necessary, therefore, and the microcomputer's immunity to noisy power supplies is greater, as well.

The programmable 8 -bit timer/event counter accurately monitors elapsed time, avoiding the software overhead of timing loops. Once it has been loaded with the contents of the accumulator, its divide-by- 32 prescaler is incremented for each system clock cycle and at prescaler overflow. A timer flag is set at overflow. Once activated, it can be tested by a conditional-branch instruction to generate an interrupt. Total count capacity is 8,192 instruction cycles or 81.9 milliseconds, for the $10-\mu \mathrm{s}$ cycle time.

The timer may also be used as an event counter where the test pin $\mathrm{T}_{1}$ serves as a counter input. Upon command, the chip will respond to a low-to-high transition on the pin by incrementing its timer.

## Comparator inputs

The input/output port 0 of the 8022 has several properties that ease analog interfacing problems. Two of these features are moderate-gain voltage comparators and pull-up resistors on each line that either may serve as standard TTL outputs or may be masked out to give open-drain outputs.

4. Zero-crossing detector. Useful in timing the firing of triacs for ac phase control of appliances or getting a real-time clock, the 8022's $T_{1}$ test pin detects the crossing of a waveform's dc level by its rising edge. One hundred millivolts of hysteresis prevents chattering, and the ac frequency is limited to 1 kilohertz.

The comparators are especially handy for troublesome inputs. The comparator at each pin accurately compares that line to the threshold-voltage reference pin, $\mathrm{V}_{\mathrm{th}}$, within about 100 millivolts in the range from $\mathrm{V}_{\mathrm{s}}$ to $\mathrm{V}_{\mathrm{c}} / 2$. Allowed to float, $\mathrm{V}_{\mathrm{th}}$ will bias itself to the digital switch point of the other ports, and port 0 then behaves as a set of conventional digital inputs.

However, the switch point can be both tightly controlled and adjusted by specially biasing $\mathrm{V}_{\mathrm{th}}$. Uses for this would include high-noise-margin inputs (up to $\mathbf{V}_{\boldsymbol{c}} / 2$ ), unusual logic-level inputs as from a diodeisolated keyboard, analog-channel extension, and direct interfacing of capacitive touch panels. The comparator action is automatic, and the port is read just as is any other port.

## Three advantages

Since the on-chip comparators allow small voltage changes to be detected, a cost-effective and safe touch panel can be built. Many appliances using touch panels have as much as 100 volts at the panel, albeit with extremely low power. The comparators in the 8022 , however, permit appliance touch panels to be operated in the $10-$ to- $15-\mathrm{v}$ range.

The advantages of a low-voltage touch panel are three. First, it costs less to generate and switch the lower voltage. Then, since the keyboard operates at below 30 v , it is an Underwriters Laboratories' class II system, which can sharply cut the time required for approval. Finally, the possible product-liability problems associated with high-voltage operation disappear.

Simplified capacitive touch-panel operation is shown in Fig. 3. Contact with the panel drives both the voltage buffer and input to ground. When port 0 is read, a 0 on any line indicates a touched switch. The microcomputer drives the voltage buffer to recharge the panel. Matrix

5. Oven controller. The use of the 8022 is demonstrated in this controller for a combination microwave and conventional oven. The chip needs no assistance in figuring temperatures from thermistors connected to its analog inputs, reading inputs from a touch panel, detecting zero-crossing of ac for firing triacs and gating clocks and timers, direct-driving an alarm, and storing cooking-time instructions.
switch panels may also be sensed by the comparators.
Each pin on port 0 may or may not have an internal pull-up resistor: the option is chosen during selection of the ROM program code. If a resistor is left out for a given pin, the output appears as a true open drain for the range $\mathrm{V}_{\mathbf{n}}$ to $\mathrm{V}_{\mathrm{c}}$. There is no temporary low-impedance drive to $\mathrm{V}_{\boldsymbol{\alpha}}$, as is the case with the remaining quasi-bidirectional ports. With open drains, accurate output waveforms can be generated, and operational amplifiers can be driven directly, for example.

## The zero-croseing defector

Although the $T_{1}$ test pin on the 8022 may be driven directly by a digital input, it has special circuitry to detect an ac signal crossing its average direct-current level. The signal required for the zero-cross detection mode must be 2 to 4 v peak to peak and have a maximum frequency of 1 kilohertz. It couples to $T_{1}$ through an external capacitor.

Figure 4 shows the waveforms for zero-crossing detection. The internal digital state of $\mathrm{T}_{1}$ is sensed as a 0 , until the wave's rising edge crosses the average dc level, when it becomes a 1 . The digital transition takes place within a $5^{\circ}$ phase from the zero point. The digital level then remains at 1 until the input goes approximately 100 mv
below the zero point on the falling edge. The $100-\mathrm{mv}$ hysteresis keeps noise from causing chattering of the internal signal.

The zero-crossing detection capability allows the applications designer to make the 60 -hertz power signal the basis for system timing. All timing routines, including time of day, can be implemented with the signal and just a few conditional jump instructions.

Moreover, since $T_{1}$ is also an input to the external event counter, the detection feature may be combined with this counter to interrupt processing at the critical zero-crossing point. Thus the user can trigger phasesensitive devices, such as triacs and silicon-controlled rectifiers, and use the 8022 in such applications as shaftangle measurement and speed control of motorsanywhere that the zero crossing of a waveform provides timing information.

## An oven controller

The 8022's high level of functional integration provides a single-chip solution to sophisticated, highvolume controller applications that have required relatively expensive multichip designs. An example is a controller (Fig. 5) for a stove with a combined microwave and conventional oven and range-top burners.

## The a-d converter: how it was done

The drive to increase the density of large-scale integration leads to continually improving control of small geometries. In fact, self-aligned silicon-gate processes now allow arrays of identical resistors and access transistors to be almost as densely packed as memory arrays.

The resistive ladder on the 8022 is a string of 256 matched diffusion resistors with access gates to each tap. Process geometry and resistivity control matches these within 8-bit accuracy without trimming or special processing. Any mismatched resistors simply expand or contract the voltage between taps. Even shorted resistors cannot cause nonmonotonic voltage outputs.

Design of the voltage comparator requires offset voltages smaller than could be expected from the standard memory/microprocessor process. So a chopperstabilized design is used to compensate for offset inherently. Similarly, the low supply voltage of 4.5 to 6.5 volts does not allow sufficient gain or operating range from a differential stage. Thus a single-ended approach is used to increase gain. Carefully devised circuit tricks are enough
to convert this stage into a differential comparator.
As shown, the basic gain stage is a logic element biased into its linear-gain region. Biasing is done while the input voltage is forced to the other side of the sample capacitor. When the bias gate is turned off and the ladder voltage is selected, the stage essentially amplifies the difference between the two voltage levels.

A string of these stages forms the comparator block. The input voltage has no effect on the amplifier bias point and therefore will not affect gain. This allows comparison down to voltages as low as $\mathrm{V}_{\mathrm{w}}$.

Comparison with $V_{c c}$ was made possible by judicious use of bootstrap circuitry. To limit bootstrap drivers, the voltage comparison actually occurs at half this external level. This allows all ladder select voltages to be simply $\mathrm{V}_{\mathrm{m}}$ or $V_{\infty}$. Both resistive and capacitive dividers are used to drop the two comparison voltages to their internal level.

Finally, the capacitors inherent in the amplifier become the sample-and-hold mechanism that allows only one voltage sample to be taken per conversion.


Twenty keys enter timing and cooking instructions, and a four-digit display shows cooking time, temperature, and the time of day. Two temperature-sensing thermistors are employed, one for standard use and the other for microwave use.

While such a system could be controlled by a conventional 4-bit or 8 -bit microcomputer, external circuitry would be required to interface the keyboard, convert the analog signals to digital data, drive an audio alarm, and determine the zero-crossing point of the $60-\mathrm{Hz}$ power wave for timing functions and magnetron control. The 8022 reduces this multichip system to a single chip. The computer-plus-converter chip can save the oven maker upwards of several dollars in parts costs.

In this application, the 8022 program memory stores all control programs, cooking and power-cycling algorithms, and timing routines. Its 2-kilobyte ROM is large enough to provide for easy expansion of oven features and product differentiation. The on-chip ram stores temperatures, power-level and timing settings, and all intermediate computational results.

The analog signals from the conventional temperature sensor and the microwave meat probe feed directly into the two analog inputs on the 8022 without any additional circuitry. What's more, the chip's 8 -bit a-d converter gives more accurate temperature sensing than most existing discrete configurations.

The keyboard interfaces directly to the device through port 0 . The keyboard in this application can be either a
capacitive touch panel or a conventional switch type, since the 8022 directly interfaces either.

The $T_{1}$ pin in the zero-crossing detection mode establishes an accurate time base for all timing routines, including cooking cycles, presetting functions, and time of day. To accomplish this, the chip detects a zero crossing using the two conditional-jump instructions associated with $\mathrm{T}_{1}$ : JT1 and JNT1. Then it increments a register in data memory, effectively keeping track of elapsed time. Using this technique, a time-of-day routine can be written for most applications in less than 30 bytes of code.

## Control of the magnetron

The zero-crossing detection capability also efficiently controls the microwave's magnetron. To minimize current surges through the system, the magnetron should be fired at the peak of the ac wave $\left(90^{\circ}\right)$. To achieve this performance, the 8022 detects the zero crossing point with its $\mathrm{T}_{1}$ pin and delays the $90^{\circ}$ phase shift with the internal timer.

The high-current drive pins, $\mathrm{PI}_{0}$ and $\mathrm{PI}_{1}$, are tied together to directly drive a piezoelectric alarm, which requires 10 to 15 mA of current. The remaining I/o lines are used to drive the display and status indicators, to monitor the door interlock, and to control the triacs that switch the burner and oven heating elements. The internal timer controls the refreshing of the displays and the scanning of the keyboard.


# Microcomputer's on-chip functions ease users' programming chores 

> The one-chip 8022 includes hardware, such as an a-d converter, that combines with the instruction set for easy development of routines

by William F. Ittner and Jeffrey A. Miller, intel Corp., Santa Clara, Calif.

$\square$ A single-chip microcomputer that incorporates ana-log-to-digital conversion, comparator inputs, and ac zero-crossing detection is a strong candidate for lowcost, high-volume applications. Moreover, to maintain its front-runner position, the new 8022 has been designed for ease of programming: many common routines are invisible to the user because they are performed in on-chip hardware.

The 8022's instruction set, in conjunction with its hardware features, affords programming ease in the development of routines for translating analog signal levels, monitoring temperatures, reading capacitive-touch-panel inputs, controlling phase-sensitive thyristors, and calculating the time of day. For example, performing an a-d conversion requires software only to select the appropriate analog input; the actual conversion is performed entirely in hardware. This leaves room in the program memory for additional system functions. Furthermore, the instruction set accommodates bit handling, binary and binary-coded-decimal arithmetic, and direct table look-up, and it has extensive facilities for input selection and input-based program jumps.

The 8022 [Electronics, May 25, p. 122] is the first general-purpose single-chip microcomputer to offer an on-chip a-d converter. While retaining the 8 -bit central processing unit, 64 bytes of random-access memory, clock, zero-crossing detection, and timer/event counter featured in its 8021 predecessor, the new chip doubles the read-only memory to 2 kilobytes and provides comparator inputs on eight input/output lines, five more digital I/O lines (including an extra test pin), full interrupt capability, and two 8-bit a-d input channels. Such a decrease in system component count cannot help but minimize cost and increase reliability.

## Easy a-d conversion

The 8022's a-d converter has two multiplexed channels, selectable with the SEL ANO (select analog input 0) or SEL AN1 (select analog input 1) instructions. Built-in successive-approximation hardware accomplishes the conversion. The select instructions and the RAD command (read a-d conversion result) are the only software instructions necessary. The select instructions restart the continuously occurring conversion process, but do not affect the conversion-result register. The new valid digital value can be read from the CRR during the
fourth cycle after a select instruction and every fourth instruction cycle thereafter.

An application that points up the advantages of this easy-to-use on-chip converter is monitoring temperature in an oven controller. The temperature is sensed by a thermistor probe located in the oven (Fig. 1). In such a system, noisy analog signals are apt to prevail, obscuring the readings. But since so few instructions are needed for each sampling, a software filtering technique can be added at little expense for increased accuracy. One software filtering method is to average each reading with the previous samples:

| SEL AN0 | ;Start conversion |
| :--- | :--- |
| MOV R0, \#30 | ;Point to storage location of previous |
|  | a-d sample average |
| RAD | ;Read second sample result |
| ADD A, @R0 | ;Add last sample to new sample |
| RRC A | ;Divide by 2 |
| MOV @R0,A | ;Store new average |

Excessive noise may require averaging of many readings taken over a short period of time. Program 1 illustrates a method of computing the average of 16 readings. In such averaging, it is necessary to select the


1. Talk about simplo. To sense temperature with the 8022 , all that is needed is a thermistor pulled up to the supply. Simpler yet are the instructions to sense the voltage divider's potential: select analog input 0 ( $S E L A N_{0}$ ), and read conversion-result register (RAD).

|  | PROMRAM 1 ig CONSECUTIVE READINGS OF SAME ANAI OGINPUT |  |  |
| :---: | :---: | :---: | :---: |
| LOOP: | MOV MON mov 8EL MOV | R4, $\quad .00$ <br> RO, \#26 <br> © 10 , *00 <br> ANO <br>  | cleer temp. MS8 remult register set up pointer cleer result register select \& start conversion 16 reedings |
|  | RAD <br> ADO <br> MOV <br> CLA | A. 80 PRO, A <br> A | reed reault LSB <br> save new LSB |
|  | ADDC MOV DJNZ SWAP XCH | A, R4 R4, A R2, LOOP A A, eRO | MSB add carry to R4 seve new MSB next reading MSB into MSN |
|  | $\begin{aligned} & \text { SWAP } \\ & \text { XCHD } \end{aligned}$ | A. | divide by 16 location 26 in |
|  |  |  | RAM now contains the average value of 16 conversions over a period of 1.44 msec |

appropriate analog channel only once. Thereafter, a new conversion result is available every four instruction cycles.

Often noise on the analog input is due to 60 -hertz ac pickup. To minimize this interference, analog signals should be synchronized with the line voltage, accomplished in the 8022 by the on-board zero-crossingdetection circuitry. The combination of line synchronization with simple filtration renders digital values impervious to line-generated noise.

Signal averaging may be used for more than noise filtering. Since it can be applied to either channel 1 or channel 0 (whichever is selected with a SEL ANX instruction), each channel may monitor different functions in one system, such as temperature and pressure in a process-control application. The fast a-d conversion time permits rapid switching between the two channels.

A similar software technique permits measuring the same variable in two different locations and comparing the two results, as in checking the internal and external temperatures in an automotive climate-control application. Program 2 shows the coding that is required to perform a magnitude comparison between the two analog channels. The time elapsed between channel switching is a mere 50 microseconds.

## Comparator inputs

To ease interfacing with devices presenting troublesome I/O links, the 8022's port 0 incorporates comparator inputs controlled by a common voltage-reference pin and an option of a pull-up resistor or an open-drain output. Each of port 0 's eight pins has a moderate-gain voltage comparator, which compares to a common reference pin ( $\mathrm{V}_{\mathrm{th}}$ ) with $\pm 100$-millivolt accuracy, within a analog reference voltage range of $V_{s}$ to $V_{\alpha} / 2$. The biased $V_{\text {th }}$ pin will ensure a tightly controlled switching point.

A typical use for port 0 is in the interfacing with the capacitive touch panels on microwave ovens and other new appliances. A touch-panel switch consists of two capacitors in series. One lead is attached to a high-

| Przogram 2 | MAGNITUDE COMPARISON ROUTINE |  |
| :---: | :---: | :---: |
| SĖL | ANO | start conversion |
| MOV | RO, \#24 | set up pointer |
| RAD |  | read conversion result |
| SEL | ANI | start other conversion |
| CPL | A |  |
| INC |  |  |
| $\begin{aligned} & \text { MOV } \\ & \text { RAD } \end{aligned}$ | PRO, A | save first conversion reed second conversion |
| ADD | A, ©RO | add first conversion A equals the differential in ones complement |
| JZ | EQUAL | ANO = AN1 |
| JC | LESTHN | ANO <AN 1 |
|  |  | ANO > AN 1 |

voltage buffer ( 10 to 30 volts). The other is attached to the port 0 sense input. As a finger touches the common point, the drive signal is shunted by body capacitance, attenuating the signal reaching the input.

Low-voltage touch-panel operation (less than 30 v ) is possible, since the comparators allow small voltage changes to be detected. Most of the present touch-panel designs require a 50 -to-100-v drive on the touch panel.

Capacitive touch panels can be multiplexed in the same manner as can mechanical keyboards (Fig. 2). The vacuum fluorescent display and the touch panel are integrated to optimize hardware through shared highvoltage buffers.

Program 3 lists the software that is necessary to refresh the display and scan the touch-panel matrix. This routine could be adapted to serve as part of a timer/interrupt scheme that would generate an interrupt at precise intervals for a flicker-free display. Another portion of the software would check for any touched input pads, test for valid entry, and enter key-depression codes into the main program.

## Correcting pad imbalance

A common problem with capacitive touch panels is their imbalance. Layout process, aging, and surface impurities all cause the capacitance to vary from touch pad to touch pad, resulting in a family of curves (Fig. 3a) of voltage levels from each column of touch pads reaching the sense inputs. As the curves show, if threshold voltage $\mathrm{V}_{\mathrm{th}}$ alone were used, one column would always appear touched; if $\mathrm{V}_{\mathrm{th} 2}$ were used exclusively, three of the columns would never appear touched.

To compensate for such varying capacitance levels, the on-chip analog-input circuit may be used to allow multiple input voltage levels. Figure 3b depicts the 8022 version of such a circuit. ANO and $V_{t h}$ are tied together with a capacitor to line 0 of port 0 . The pull-up resistor option is used on line 0 to provide an RC timing network connected to $\mathrm{ANO}, \mathrm{V}_{\mathrm{th}}$, and $\mathrm{P} 0_{0}$. The remaining seven lines of port 0 are the sense lines for the touch panel and use the open-drain-cutput option.

Handling the different voltage levels would begin with initializing the data by plotting the family of curves with the ANO input. This is done by writing a 0 to $\mathrm{PO}_{0}$ (grounding $\mathrm{PO}_{0}$ ) which initializes $\mathrm{V}_{\mathrm{th}}$ to 0 v . A logic 1 is then written to $\mathrm{PO}_{0}$, which begins to pull the RC network

2. Mutipiexed teuch penel. A capacitive touch panel and high-voltage display may be combined in much the same way as a mechanical keyboard and light-emitting-diode array. To save hardware, an obvious choice is to share the high-voltage drivers.

toward 5 v . As $\mathrm{V}_{\mathrm{th}}$ ramps upward, the sense lines are monitored for input changes, which will go from 1 to 0 as the not-touched voltage curve for each input is intersected. As the changes occur, the a-d value for each sense line can be read and stored.

Thus the threshold reference voltage for each sense line can be determined by establishing the not-touched voltage levels and by placing the threshold reference voltage below this level. As each row of the keyboard is
scanned, the RC network is initialized to 0 v and ramps upward, varying the $V_{u}$ level. The a-d converter monitors this level looking for the calculated threshold points. As the points are intersected, the corresponding sense inputs are read, with a 0 indicating a touched input and a 1 indicating a not-touched input. Thus, a multiplexed capacitive touch panel can be scanned and balanced without adding external components to the inputs.

For systems requiring more than two analog inputs to

3. Balmencing. Dissimilar pad capacitances are represented by the curves in (a). With a fixed reference ( $\mathrm{V}_{\mathrm{m}}$, or $\mathrm{V}_{\mathrm{m} 2}$ ), false sensing will occur. Individual thresholds can be determined using (b): a rising edge is placed on $\mathrm{PO}_{0}$ through software; ANO is then read until switching.

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| NINDEG | EQU | 13 | $13 \times 32 \times 10$ usec $=4.160 \mathrm{Mmsec}$ |
| LOC 7: | XCH | A, R7 | save Acc and get flag byte |
|  | INC | A |  |
|  | JNZ | Ninety | is it zero cross or 90 deg. |
|  | MOV | A. \#NINDEG | zero cross" |
|  | MOV | T, A | set up for ninety degrees interrupt |
|  | STRT | T |  |
|  | XCH | A, R7 | load R7 with non-FF number |
|  | RETI |  | and restore $A^{\prime \prime}$ |
| NINETY: |  |  |  |
|  | IN | A. P1 |  |
|  | MOV | A, \#11101111B | set P14 low (TRIAC PORT) |
|  | OUTL | P1, A |  |
|  | MOV | A, \#OFFH | set up for zero cross interrupt |
|  | MOV | T, A | next time" |
|  | STRT | CNT |  |
|  | XCH | A, R7 | load FF into R7 and resotre Acc |
|  | AETI |  |  |

the 8022, port 0 's comparator may be reconfigured to permit forming of pseudo-analog inputs from variablethreshold digital inputs. The hardware configuration can be identical to that of Fig. 3b. In this scheme, sense inputs act as additional analog inputs of less accuracy than AN0 and AN1 (about 6 bits).

The sequence for implementing the extension is essentially the same found in the variable-threshold touch panel. As $V_{t h}$ ramps upward, a port 0 bit is monitored for a change from 1 to 0 . At the change, ANO is read,
corresponding to the value of the analog input into port 0 (with some error due to the time lag, which can be subtracted). This configuration can be utilized when it is possible to trade off accuracy for cost improvements: one analog input with 8-bit accuracy and seven analog inputs with 6-bit accuracy. Such may be the case in a range controller that monitors temperature in two ovens, a meat probe, and two of the four burners, all to an accuracy within $10^{\circ} \mathrm{F}$.

To establish a reliable time base and to switch ac

loads, the 8022 has circuitry built into the $\mathrm{T}_{1}$ pin to detect an ac signal crossing its average dc level. The switching is at predetermined points of the sine wave to reduce inrush currents or radio-frequency interference.

## Zero-crossing detection

There are several methods by which software can monitor the input. The simplest method involves the jump instructions $\mathrm{JT}_{1}$ and $\mathrm{JNT}_{1}$, which correspond to jump on $T_{1}$ high, and jump on $T_{1}$ low, respectively. The rising edge of the $T_{1}$ input is the most accurate: the falling edge contains 100 mv of hysteresis to increase noise margin. The two jump instructions can be used back to back to find this zero-crossing point:

HERE1: JT1 HERE1 ;Wait here if line high
HERE2: JNTIHERE2 ; Wait here if line low
; Zero cross

To reduce loop time, the $T_{1}$ pin may also be coupled to the event counter. The start-counting instruction couples the rising edge into the 8022 's internal 8 -bit timer. With each rising edge, the timer increments by one, and when it increments from FF Hex to 00, an overflow flag is set. If the interrupt line is activated, an interrupt vector at location 7 will occur. Since the timer may be preloaded with any value, it is possible to cause an interrupt to occur on the next zero crossing rather than waiting in the jump loop.

The following routine will initialize the timer to accomplish this. All other processing may be performed
while waiting for the zero crossing. The timer could be reloaded with FF Hex during the interrupt routine to generate an interrupt on each zero crossing.

$$
\begin{array}{ll}
\text { MOV A, \#OFFH } & \text {;Full count into accumulator } \\
\text { MOV T,A } & \text {;Load timer } \\
\text { STRT CNT } & \text {;T pin is source to timer } \\
\text { EN TCNTI } & \text {;Enable timer interrupt }
\end{array}
$$

Of course, the zero crossing is not always the best point to gate a control device. For example, an application involving a highly inductive device such as a magnetron transformer will produce inrush currents that are at their maximum at the zero-crossing point.

## Low inrush

To minimize inrush in such a system, the triac is turned on at a $90^{\circ}$ phase angle in the $60-\mathrm{Hz}$ sine wave. Program 4 provides the software necessary to accomplish this task. The timer detects the zero-crossing point and times out to the $90^{\circ}$ point, where the leading current will just be at a minimum. An interrupt occurs at both the zero and $90^{\circ}$ points to prevent interference with normal processing. Both interrupts use the same interrupt vector location. Software determines the source of the interrupt and acts accordingly.

Another use of the $T_{1}$ input is generating the timing base for a time-of-day routine. The software implementing this routine is in program 5. The time parameters listed in the accompanying data table could be modified to accommodate either 12- or 24-hour operation.

Designing With Intel ${ }^{\text {® }}$ 's8022 Microcomputer
Introduction ..... 8-3
Product Overview ..... 8-3
Product Features ..... 8-5
System Clock ..... 8-5
Inductor Mode ..... 8-5
Crystal Mode ..... 8-5
Which One? ..... 8-5
Timer / Counter ..... 8-7
Test and Interrupt Inputs ..... 8-8
Zero Cross Detect ..... 8-9
Analog to Digital Converter ..... 8-10
Software Noise Rejection ..... 8-12
Port 0 Comparator Inputs ..... 8-13
Application Ideas ..... 8-15
Power Supply Controller ..... 8-15
DC Motor Control ..... 8-17
Automotive Dashboard ..... 8-18
Darkroom Timer ..... 8-19
Conclusion ..... 8-19
P26
P27
AVCC

Figure 1. Pin Configuration

## INTRODUCTION

Taking advantage of the latest advances in silicon technology, Intel has developed a complete control system on a chip, the 8022, the first 8-bit microcomputer with an A/D converter on-chip. Whereas in the past microcomputers relied on external circuits for analog interfacing, it is now possible to build a one chip control system with analog interfacing, digital interfacing, and computer processing capabilities. Tackling the high volume, low cost controller market, the Intel 8022 microcomputer fits cost and space sensitive applications such as automobiles, appliances, and consumer products previously dominated by electromechanical controls. Its use, however, is not confined only to these applications. In medium volume applications, the 8022 provides the system designer with a simplified solution to many control problems. No longer is it necessary to expend valuable engineering time designing wheel spokes and axles; the whole cart is available.

This note is intended to answer some design questions concerning the 8022 and to suggest to the reader possible applications and system configurations. The reader should refer to the 8022 Data Sheet for electrical specifications and details. It is also suggested that the reader consult with the MCS-48 User's Manual (July 1978 or later) for a complete description of the entire MCS-48 family of microprocessors of which the 8022 is the newest member.

The note is divided into two main sections. The first is a product description of the 8022, including a detailed discussion of the main features, their characteristics and how to use them, The second section discusses several possible applications, their configurations and design considerations.


Figure 2. Logic Symbol

## Product Overview

The heart of the 8022 is the Intel 8021, a general purpose single chip microcomputer, which is a lower performance, lower cost version of the 8048. Added to this central core are interrupts, additional I/O, and linear functions. Like the 8021, the 8022 is designed to operate over a power supply range of 4.5 to 6.5 volts.

The 8022 instruction set contains over 70 instructions and is a subset of the 8048 instruction set. To conserve memory and maximize throughput, most instructions are singlebyte, single-cycle. No instructions are longer than twobyte, two-cycle. The instruction cycle time is 10 microseconds at a 3 MHz clock rate. Extensive conditional branch logic is built into the processor to increase the overall efficiency of the instruction set for control applications. As examples, the DJNZ instruction (decrement register and jump if not zero) allows loops to be formed in just one instruction and the MOVP A, @A allows single instruction table look-up of constants from program storage. Program storage in the 8022 consists of 2048 eight bit bytes of mask programmable ROM.

Hardware stack and data memory are integrated in the 64 byte RAM to enhance processing flexibility and memory utilization. The first eight RAM locations are designated as working registers and are directly addressable by any of the 11 direct register instructions. Besides increasing the variety of operations that can be performed on data in memory, this approach further reduces the number of instruction bytes required for processing. In addition to being used as working registers, Registers 0 and 1 can be used as Pointer registers to indirectly address all locations in memory using the indirect register instructions.


Figure 3. 8022 Block Diagram

The next 16 bytes of RAM may be used as the address stack to enable the processor to keep track of the return addresses generated from instructions and in handling interrupts. Since two bytes are needed to store each address, the 16 bytes of address stack allow up to a total of eight levels of subroutine nesting. A 3-bit stack pointer supplies the address of the locations to be loaded with the next return address generated. This stack pointer is incremented when a return address is stored and decremented when an address is fetched during a subroutine or interrupt return. If all eight levels of subroutine nesting are not required by an application, the unused portion of the address stack may be used as standard RAM.

The 8022 has an extremely flexible and powerful I/O structure. The 26 digital I/O lines are configured into three 8-bit general-purpose ports and two test pins, T0 and T1. All three ports are quasi-bidirectional, meaning all lines are useable as inputs or outputs on a line-by-line basis under software control.

To increase the user's flexibility, any line of Port 0 can also be designated an open drain output by removing the pullup device present on the line via mask option. This is useful in driving analog circuits and interfacing to high impedance digital I/O. In addition to the open drain option, Port 0 has voltage comparator inputs with a common reference pin ( $V_{T H}$ ). In appliance control and other applications, this allows direct glass touchpanel interfacing with relatively low voltage ( $10-15 \mathrm{~V}$ ) drive, thus limiting product liablility problems and easing U.L. approval. The Port 0 comparator inputs are also generally useful in many other ways from expanding analog inputs to maximizing margin on noisy signals.

To further increase user flexibility and reduce system cost, two I/O pins (P10 and P11) have been designated as high current drive pins with the ability to sink 7 ma each, instead of the standard TTL load of 1.6 ma . This can eliminate the need for discrete drive transistors in many applications.


Figure 4. Adding an I/O Expander to the 8022

The lower half of Port 2 , in addition to serving as a generalpurpose I/O port, is used as a "bus" for attaching the Intel 8243 I/O expander units. The Port Expander Strobe is used in conjunction with Port 2 to synchronize the 8243 operations. Figure 4 shows such a configuration.

Note that the quasi-bidirectional structure and the Port 2 expansion bus are consistent with all MCS-48 products and are fully described in the MCS-48 User's Manual.

Frequently in control applications, the state of one or two signals must be monitored so that a fast response can be accomplished. The 8022's two test pins offer this capability. Both test pins, T0 and T1, are directly testable via two conditional branch instructions. The TO pin can also cause an interrupt. The T1 pin, in addition to being directly testable, has the ability to detect the zero crossing of slowly moving AC inputs. This is useful in controlling $50 / 60 \mathrm{~Hz}$ power. It also enables the 8022 to precisely control phase sensitive devices, such as triacs and SCRs. Again external circuitry is reduced.

The 8022 contains its own clock and oscillator circuitry and requires only an external timing control element to generate all internal timing signals. An inductor, a crystal, or an external clock may be used as the timing control device.

The programmable 8-bit timer/event counter enables the user to accurately monitor elapsed time by providing a hardware replacement for software overhead such as timing loops. Total count capacity is 8192 instruction cycles or 81.9 msec at a 10 microsecond cycle time. The timer may also be used as an event counter where the Test.

1 input serves as a counter input. After a STRT CNT command, low to high transitions on the T1 pin will cause the timer/counter to be incremented. When the timer counter overflows (FFH to 00), the timer flag will be set and an interrupt generated if enabled.

The analog to digital converter is designed to simplify and cost reduce interfacing to analog sources. All parts of the converter are integrated onto the chip, with the exception of the voltage reference. Conversion is completely hardware controlled using a successive approximation technique and occurs in four instruction cycles or 40 microseconds. Three single byte instructions, SEL ANO (select analog input 0), SEL AN1 (select analog input 1), and RAD (read A/D conversion result) are added to the 8021 instruction set to allow the programmer to interface to the converter conveniently.

## Product Features

This next section will delve deeper into some of the functions which comprise the 8022 architecture. Chip architecture will be discussed along with design considerations, software routines, and hardware configurations. The specific items covered are CPU timing, the Timer/ Counter, the TEST and Interrupt inputs, Zero Cross detection, the A/D converter, and the Port 0 comparator inputs.

## System Clock

One of the first considerations in the system design is what frequency source should be used. The on-board oscillator can use a variety of elements to determine system fre-
quency. Depending on the accuracy needed, the element can be an inductor and capacitor, or a crystal and resistor. If necessary, the oscillator inputs can also be driven by an external source.

It should be noted that the values given in this section are approximate values based on a sampling of parts. In no case are these to be interpreted as guaranteed specifications. They are here as an aid in system design. Consult the final Data sheet or contact Intel direct if more information is needed for a critical design.

## Inductor Mode

Figure 5 shows the proper configuration for the inductor mode. A parallel capacitor of 20 to 50pf is recommended for best frequency tolerance.


Figure 5.

Table 1 shows the effects of changes in parameters based on a sampling of parts. Part to part input capacitance differences (Cstray) will effect the tolerance. A less than $0.2 \%$ part to part tolerance can be expected with a parallel capacitance of 50pf. (see fig. \#5). An additional 0.5\% variation comes about when only 20pf is used in the tank circuit. This is because the stray capacitance in the 8022 and the PCB becomes a larger proportion of the total capacitance.

|  |  |  |  |
| ---: | :---: | :---: | :--- |
| $\mathrm{Vcc}=$ | 4.5 v | 5.5 v | 6.5 v |
| $f=$ | $\pm 0.2 \%$ | 0 | $\approx 0.2 \%$ |
|  |  |  |  |
| Temp $=$ | $-40^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ |
| $f=$ | $\pm 0.6 \%$ | 0 | $=0.6 \%$ |

Table 1. Inductor Mode

To determine the inductance and capacitance required for a given frequency, the equation

$$
f=\frac{1}{2 \pi \sqrt{L C}}
$$

can be used. Due to the effects of stray capacitance the calculated frequency may be slightly high. It should be noted that the tolerances given in Table 1 do not include the tolerances of the inductor and capacitor used in the system. Mathematical analysis of the above equation will show that the frequency will change roughly proportional to the tolerances of $L$ and $C$ on a worst case situation. That is if both $L$ and $C$ are $\pm 5 \%$ parts, the frequency will vary approximately $\pm 5 \%$.

## Crystal Mode

Figure 6 shows the proper installation of a crystal. A one meg-ohm parallel resistor is required for operation with an 8021 or 8022 . Application note AP-35 "CRYSTALS: Specifications for Intel Components" should be consulted for information on using and specifying crystals.

A 20pf capacitor is optional, but recommended, on X2. It has been found that using the capacitor increases the immunity of the microcomputer to line transient noise or spurious signals which may find their way into the system.

$\mathrm{C}_{1}$ is an optional 20pf capacitor

Figure 6.

## Which One?

Which timing source to use is dependent on several factors. In most applications cost is of primary importance. The lowest cost device, but one which still gets the job accomplished, is the logical choice. Selecting the device which gets the job accomplished is the next task.

## A Case Study

To exemplify the design tradeoffs in choosing a timing element consider the detection of 50 Hz or 60 Hz line frequency as may be needed in many consumer products being sold in the U.S. and overseas. Traditionally two products are produced, one for the U.S. market and one for the overseas market. A jumper selection to tell the processor which frequency'source is being used is the only difference. This costs one I/O pin plus the costs of insertion and inventorying two products. All of these costs can be saved by allowing the processor to compute which frequency is coming in on the T1 pin. Figure 7 lists the software which could be used during a power-up routine to determine whether 50 Hz or 60 Hz timing should be used.

The timer is used to time the interval of one line cycle. If everything were perfectly accurate, one count would equal 50 Hz while another count would equal 60 Hz , but it's not. The power company frequency may shift slightly, plus the 8022 oscillator may drift as discussed earlier. The maximum allowable oscillator change must be calculated from the input source. Assuming the power companies may drift $\pm 2$ cycles, then the processor must be able to detect a difference of $58 \mathrm{~Hz}-52 \mathrm{~Hz}=6 \mathrm{~Hz}$ or less than $10.3 \%$ change. This means that the oscillator frequency itself cannot change more than $10.3 \%$ or $\pm 5.15 \%$. The crystal would definitely work but may be overkill. The Inductor/ capacitor combination could be the most economical solution.

The equation

$$
\frac{\frac{1}{L F}}{\frac{1 \times 30 \times 32}{f}}=\text { count }
$$

$$
\text { where } L F=\text { line freq, }
$$

$$
\mathrm{f}=\mathrm{osc} . \mathrm{freq} .
$$

will give the value of the time at the end of one line cycle. Plugging in the values for an oscillator of $3 \mathrm{MHz} \pm 5 \%$ and a $\pm 2$ cycle deviation in line freqency, the counter will yield counts of:

$$
\begin{aligned}
& 47-56=60 \mathrm{~Hz} \\
& 57-68=50 \mathrm{~Hz}
\end{aligned}
$$

Inductor and capacitor components could be picked to yield the required tolerance, saving the costs previously mentioned.

## Timer/Counter

An 8-bit interval timer/counter is available to enable the user to keep track of time elapsed or number of events occured while normal program execution and flow continues. The Auto $50 / 60 \mathrm{~Hz}$ detection routine previously discussed is one of many possible applications of the timer/counter.

The timer/counter consists of a divide by 32 prescaler (only used in the timer mode) and an eight bit main timer. The STRT T command clears the prescaler and thereafter it increments once each 30 input clocks (once each single cycle instruction, twice each double cycle instruction). At the (11111) to (00000) transition the timer is incremented. A timer overflow from (FFH) to ( 00 H ) will set the timer flag along with the timer interrupt, if enabled (see below). A conditional branch instruction (JTF) is available for testing


Figure 7.
this flag, the flag being reset each test. This instruction must also be used to initialize the timer overflow flag after a RESET, as RESET does not perform this function. Total count capacity for the timer is $25 \times 28=8192$ or 81.9 ms at a 10 micro second cycle time. Contents of the timer are moved to the accumulator by the MOV A,T instruction without disturbing the counting process. Conversely, the MOV T,A instruction loads the timer with the contents of the accumulator. Notice that the 8 -bit timer can be read from and written to. The prescaler, however, can not. It is a separate 5-bit counter which is cleared only by a STRT T command.

The timer may also be used as an event counter. After a STRT CNT command the 8022 will respond to low-to-high transitions on the Test 1 pin by incrementing the timer. Transitions can occur no faster than once each three instruction cycles (every 30 microseconds when using a 3 MHz clock)-there is no minimum frequency. In this mode the prescaler is not used. The timer will contain the number of positive transitions occuring on T1 since a STRT CNT command.

The timer and event counter functions are mutually exclusive. Counting or timing may be started (STRT CNT, STRT T) or stopped (STOP TCNT) under program control.

The T1 pin, besides being an input to the counter, can also function as a testable input, detect the zero crossing of an $A C$ signal, and interrupt processing. These functions, as well as those of the Test 0 pin and the interrupt structure, will be discussed in the next section.

## Test And Interrupt Inputs

In addition to the 24 general purpose I/O lines which comprise ports 0,1 , and 2 , the 8022 has two special inputs, T0 and T1, which are testable via conditional jump instructions. These pins allow inputs to cause program branches without the necessity to load an input port into the accumulator. The instructions JTO, JNT0, JT1, JNT1 will cause program flow to be modified depending on the state of the T0 or T1 pin. For instance, JT0 will cause a jump to the specified address if the $T 0$ pin is high (a 1 level). Conversely, JNTO will jump if TO is low (a 0 level). If the jump does not occur, program flow continues with the next instruction.

The Test 0 pin serves as an external interrupt input as well as a testable input. An interrupt sequence is initiated by applying a low " 0 " level input to the TO pin when the external interrupt is enabled (EN I). The interrupt is level triggered and active low to allow "WIRE ORING" of several interrupt sources at the input pin. When an interrupt is detected it causes a "call to subroutine" to location 3 in program memory as soon as all other cycles of the current instruction are complete. At this time, the program counter contents are saved in the program counter stack, but the remaining status of the processor is not.

Unlike the 8048, the 8022 does not contain a program status word. Thus, when appropriate, the carry and auxili-
ary carry flags must be saved by the software, as must be the accumulator. The routine shown below saves the accumulator and the carry flags.

## Instructions Comments

| MOV R6,A | ;save accumulator in register 6 |
| :--- | :--- |
| CLR A | ;clear accumulator |
| DA A | ;convert carry flags into sixes |
| MOV R7,A | ;save representation of carry flags |

The end of an interrupt service subroutine is marked by the execution of a Return from Interrupt instruction (RETI). Prior to returning from the interrupt subroutine however, the status of the accumulator and the carry flags must be restored. The following routine restores the status of the accumulator and the carry flags, which were previously saved by the above program segment.

| Instructions | Comments |
| :--- | :--- |
| MOV A,R7 | ;restore carry flags status to |
| ADD A,\#0AAH | ;accumulator and set/clear |
|  | ;carry flags |
| MOV A,R6 | ;restore accumulator |
| RETI | ;return from interrupt |

An interrupt or CALL to a subroutine causes the contents of the program counter to be stored in one of the eight register pairs of the Program Counter Stack. During a CALL instruction the program counter, when saved, points to the second byte of the CALL instruction (or the return address minus one). The stack contents are then incremented before being loaded into the program counter during a return (RET) from subroutine. During an interrupt the program counter, when saved, points directly to the return address. Thus, during a return (RETI) from interrupt, the stack contents are not incremented but loaded directly into the program counter. This difference makes it imperative to use only RETI's to return from interrupts, and RET's to return from subroutines.

The interrupt system is single level in that once an interrupt is detected all further interrupt requests are ignored until execution of a RETI re-enables the interrupt input logic. This sequence holds true also for an internal interrupt generated by timer overflow. If an external interrupt and an internal timer/counter generated interrupt are detected at the same time, the external source will be recognized first, if enabled. The timer/counter interrupt will be recognized, if enabled, after the return (RETI) from the external interrupt. Timer/counter generated internal interrupts and TO generated external interrupts have separate vector locations. The external interrupt will vector to location 3, whereas an internal interrupt will vector to location 7.

If needed, a second external interrupt can be created by enabling the timer/counter interrupt (EN TCNTI), loading FFH into the counter (one less than terminal count) and enabling the event counter mode (STRT CNT). A low-tohigh transition on the T1 input will then cause an interrupt vector to location 7.

## Zero Cross Detect

The Test 1 pin, in addition to being a testable input and a counter input, also serves one other important function. It can be used to detect the zero crossing point of slow moving AC signals. Execution of the STRT CNT instruction puts the T1 pin in the counter input mode by connecting T1 to the counter and enabling the counter. Subsequent low-to-high transitions on T1 will cause the counter to increment. Note that this operation differs from the rest of the MCS-48 devices, which increment the counter on high-to-low transitions. This change was made on the 8022 to take advantage of the accuracy of the rising edge detection on the zero cross circuitry.

When driven directly, this pin responds as a normal digital input. To utilize the zero cross detection mode, an AC signal of approximately $1-3$ VAC p-p magnitude and a maximum frequency of 1 kHz is coupled through an exter-
nal capacitor (1 microfarad) to the T1 pin. The internal digital state is sensed as a zero until the rising edge crosses the DC average level, when it becomes a one. This is accomplished by the self-biasing high gain amplifier which is included in the T1 input. This circuit biases the T1 input exactly at its switching point, such that a small change will cause a digital transition to occur. This digital transition takes place within 5 degrees of the zero point.

The digital value of T1 remains a one until the falling edge of the AC input drops approximately 100 mV below the switching point of the rising edge $(100 \mathrm{mV}$ below the zero point, if the digital transition occured exactly at the zero point). The 100 mV offset is created by hysterisis and eliminates chattering of the internal signal caused by external noise.

The accuracy of the zero crossing will be a function of the capacitor used (see Fig. 10). On critical systems the capacitor can be adjusted to improve overall accuracy.


1. WHEN INTERRUPT IN PROGRESS $f / f$ IS SET ALL FURTHER INTERRUPTS ARE LOCKED OUT INDEPENDENT OF STATE OF EITHER INTERRUPT ENABLE $\mathrm{f} / \mathrm{f}$.
2. WHILE TIMER INTERRUPTS ARE DISABLED TIMER OVERFLOW $\mathrm{f} / \mathrm{f}$ WILL NOT STORE ANY OVERFLOW THAT OCCURS. TIMER FLAG WILL BE SET, HOWEVER.

Figure 8. Interrupt Logic


Figure 9. Zero Cross Detection

The phase angle at the T 1 input can be expressed as

$$
\Theta=\arctan \frac{X_{C}}{R}
$$

where $X_{C}=\frac{1}{2 \pi f C}$

$$
R=150 \mathrm{~K} \Omega \text { (see fig. } 10 \text { ) }
$$

Solving the equation using the recommended one microfarad capacitor and 60 Hz

$$
\begin{aligned}
X_{C} & =\frac{1}{2 \pi(60)(1 \mu \mathrm{f})} \\
& =2652.6 \\
\Theta & =\arctan \frac{2652.6}{150 \mathrm{~K} \Omega} \\
& =-1.010
\end{aligned}
$$

shows the voltage at the pin slightly leading the true AC voltage. Internally the circuit adds up to another five degrees before the processor can detect that a zero crossing occured. Software can also add several degrees before outputing a signal. To compensate for all of this delay, a smaller capacitor could be chosen to give a -5 degree shift in hardware before the processor.

The zero cross detection capability allows the user to make the $50 / 60 \mathrm{~Hz}$ power signal the basis for his system timing. All timing routines, including time-of-day, can be implemented using the zero cross detection capability of T1 and its conditional jump instructions. In addition, the zero cross detection feature can be used in conjunction with the timer interrupt, as discussed earlier, to interrupt processing at the zero voltage point. This enables the user to control voltage phase sensitive devices such as triacs and SCRs, and to use the 8022 in applications such as shaft speed and angle measurement.


Figure 10. AC Equivalent of Zero Cross Input

## Analog To Digital Converter

The T1 zero cross function is only one of the linear functions incorporated into the 8022 architecture. The most noted linear function is that of a complete analog to digital converter.

The analog to digital converter is a complete successive approximation converter with two multiplexed input channels. Either channel is selected by software with the SEL ANO or SEL AN1 instruction. These instructions also restart the conversion sequences. A valid digital value can be read with the RAD (read A/D) instruction during the fourth instruction cycle following a select instruction. Conversions occur continuously, and RAD may be executed at any time with confidence that the sample is no more than 40 microseconds old.

The converter hardware has three parts as shown in Figure 11 , a series string of resistors, a voltage comparator, and successive approximation logic. A series string of 256 matched resistors divides the voltage between AVss and $V_{\text {AREF }}$ (the reference pin) into 256 voltage steps. This configuration gives the converter its inherent monotonicity.

The voltage tap on the series resistor string is selected by
the resistor ladder decoder. This decoder is driven by the 8 -bit successive approximation register (SAR). Each bit of the SAR is set in succession MSB to LSB and a voltage comparison between the selected resistor ladder voltage and the analog input voltage is performed after the setting of each bit. The result of each comparison determines whether the particular bit will remain set or be reset. All


Figure 11. Analog to Digital Converter Block Dlagram
comparisons are performed automatically by the on-chip A/D hardware. At the end of eight comparisons the SAR contains a valid digital representation of the analog voltage. This result is then latched into the conversion result registor (CRR). The RAD instruction can then load the conversion result from the CRR to the accumulator.

To insure maximum accuracy from the A/D converter, separate power supply pins (Avcc and Avss) and a substrate pin (SUBST) have been provided. Unless there is excessive noise on the digital power supply, both Vcc and Avcc can be tied together and still maintain maximum accuracy. Figure 12 shows a typical analog configuration for sensing temperature in two thermistors. The substrate has both low frequency and high frequency bypass for noise immunity. The power supply pins (Vcc, Avcc) are bypassed with a .01 microfarad capacitor close to the chip. All other analog signals are bypassed with .001 microfarad capacitors for added noise rejection. (See also Software Noise Rejection)

As figure 11 shows, Varef is connected to the top of the resistive ladder. When the selected analog channel is equal to or greater than VAREF the conversion result will equal 255 decimal (FF hexadecimal). The VAREF voltage can be generated in a number of ways depending on the


Figure 12. Typical Analog Schematic
system. It could be connected directly to Vcc giving a A/D range of GND to Vcc, or a simple resistor divider could be used to balance the reference voltage with the analog signals as in Figure 12. In calculating the impedance of the divider, the ladder impedance must be considered (see Figure 13). The total impedance of the ladder ranges from approximately 15 K to 20 K . This includes part to part differences and variance as a function of temperature. The resistor impedance should be chosen such that the 15 K ohm parallel resistance is a small percentage of the divider impedance.

Input impedance of the converter can also be an important


Figure 13. Ladder Impedance
factor. Figure 14 is an equivalent circuit of an analog input. Capacitance C 1 is package capacitance which may range from 1 pf to 3pf. Capacitance C2 is the sample and hold capacitance of 1.2 pf to 1.4 pf . This capacitance is only connected into the circuit by the sample and hold switch. The switch is closed for 0.3 tcy every four instruction cycles. Resistor R1 is package leakage which is approximately $2.5-5.0 \mathrm{M}$ ohms.

## Software Noise Rejection



Figure 14. Analog Input Equivalent Circuit

Noise can be a problem in any system. Capacitors can be used to filter the noise but may not filter all of it. Capacitors also add cost to the system but can be eliminated by software filtering. One technique is simply to average two readings:
$\frac{\mathrm{V}_{\text {IN } 1}+\mathrm{V}_{\text {IN } 2}}{2}=\mathrm{V}_{\text {OUT }}$
or keep a running average by averaging each reading with the previous average:

| SEL ANO | ;Start conversion |
| :--- | :--- |
| MOV RO,\#30 | ;Point to storage location |
| RAD | ;Read current A/D sample |
| ADD A,@R0 | ;Add current sample to previous average |
| RRC A | ;Divide by two |
| MOV @R0,A | ;Store new average |

This method will eliminate small fluctuations in the input voltage and reduce the effect of large fluctuations. Often, however, noise may be more severe. Excessive noise may require averaging of many readings taken over a short period of time.

$$
\frac{V_{\mathrm{IN} 1}+V_{\mathrm{IN} 2}+\ldots+\mathrm{V}_{\mathrm{IN} 16}}{16}=V_{\mathrm{OUT}}
$$

Figure 15 lists the software required to average 16 successive A/D samples, as the above equation suggests. In such averaging, it is necessary to select the appropriate channel only once. Thereafter, a new conversion result is available every four instruction cycles.

Still another type of filtering is "exponential averaging." Similar to the running average method, current readings are averaged with the previous average.

$$
\frac{V_{I N}-\text { Voldavg }}{K}+\text { Voldavg }=\text { Vavg }
$$

$$
\text { Where } \begin{aligned}
\text { Vavg } & =\text { current average } \\
\text { Voldavg } & =\text { previous average } \\
\text { Vin } & =\text { current reading } \\
\text { K } & =\text { constant }
\end{aligned}
$$

This method has the advantage of large signal to noise ratios, but has slower dynamic response. In many systems, especially those involving temperature measurement, dynamic response is not a problem. Signal noise will be of a much higher frequency than any change in temperature. The constant, K, can be chosen to yield any desired signal to noise ratio. The larger the constant, the higher the ratio. The lower the constant, the higher the dynamic response.
To increase the effectiveness in reducing line generated noise, any of the above methods should be synchronized to the line frequency. As previously discussed, an interrupt can be generated when the 50 Hz or 60 Hz line frequency crosses AC zero. The A/D filtering routine should be part of the interrupt routine. Reading of the A/D will then occur at the same point of each line cycle, thus ignoring any line generated fluctuations in the analog inputs.


Figure 15.
All mnemonics copyrighted © Intel Corporation 1976.

## Port 0 Comparator Inputs

Intel, in its commitment to add analog features to microcomputers, did not stop with A/D conversion and zero cross detection. Also added to the 8022 were eight comparators for easing the interface to non-digital inputs.

Port 0 has been modified from the standard quasibidirectional structure to allow an optional open drain configuration with comparator inputs. The low impedance pullup device has been eliminated and the high impedance pullup is optional. Thus, the user can choose via a mask programmable selection each line of Port 0 to be either quasi-bidirectional with a high impedance or true open-drain. The open drain configuration allows the line to sink current through the low impedance pulldown device or to float in the high output state. More importantly, the open drain configuration makes Port 0 very easy to drive when it is used as inputs. The input circuitry for each line of Port 0 includes a voltage comparator which amplifies the voltage difference between the input port line and the Port 0 threshold reference pin ( $\mathrm{V}_{T H}$ ). The voltage gain of the comparator is sufficient to sense a 100 mV input differential within the range Vss to Vcc/2.

If $V_{T H}$ is allowed to float, it will bias itself to the digital switch point of the other ports, and Port 0 behaves as a set of normal digital inputs. However, by biasing $V_{T H}$, the switch point can be both tightly controlled and adjusted.

Common uses for this would include unusual logic level inputs as from a diode isolated keyboard, analog channel expansion, and direct capacitive touchpanel interface. The comparator action is automatic and the port is read just as any other port.

A typical use for Port 0 is in the interfacing with capacitive touch panels on microwave ovens and other new appliances. A touch-panel switch consists of two capacitors in series. One lead is attached to a high voltage buffer ( 10 to 30 volts). The other is attached to the Port 0 sense input. As a finger touches the common point, the drive signal is shunted by body capacitance, attenuating the signal reaching the input.

Low-voltage touch-panel operation (less than 30V) is possible, since the comparators allow small voltage changes to be detected. Most of the present touch-panel designs require a $50-100 \mathrm{~V}$ drive on the touch panel.

Capacitive touch panels can be multiplexed in the same manner as mechanical keyboards (Fig. 16). The vacuum flourescent display and the touch panel drivers are integrated to optimize hardware through shared high voltage buffers.

Figure 17 lists the software necessary to refresh the display and scan the touch-panel matrix. This routine could be adapted to serve as part of a timer/interrupt


Figure 16. Typical Keyboard/Display Schematic


Figure 17.
scheme that would generate an interrupt at precise intervals for a flicker-free display. Another portion of the software would check for any touched input pads, test for valid entry, and enter key-depression codes into the main program.

## Correcting Pad Imbalance

A common problem with capacitive touch panels is their imbalance. Layout, process, aging, and surface impurities all cause the capacitance to vary from touch pad to touch pad, resulting in a family of curves (Fig. 18) of voltage levels from each column of touch pads reaching the sense inputs. As the curves show, if threshold voltage Vth1 alone were used, one column would always appear touched; if Vth2 were used exclusively three of the columns would never appear touched.

To compensate for such varying capacitance levels, the on-chip analog input circuit may be used to allow multiple input voltage levels. Figure 19 depicts the 8022 version of such a circuit. ANO and $V_{T H}$, are tied together with a capacitor to line 0 of Port 0 . The pull-up resistor and capacitor are used on line 0 to provide an RC timing network connected to ANO, VTH, and POO. The remaining seven lines of Port 0 are the sense lines for the touch panel and use the open drain output option.


Figure 18.
All mnemonics copyrighted © Intel Corporation 1976.

Handling the different voltage levels would begin with initializing the data by plotting the family of curves with the ANO input. This is done by writing a 0 to P00 (grounding POO) which initializes $V_{T H}$ to 0 v . A logic 1 is then written to P00, which begins to pull the RC network toward 5 v . As $V_{T H}$ ramps upward, the sense lines are monitored for input changes, which will go from 1 to 0 as the not-touched voltage curve for each input is intersected. As the changes occur, the A/D value for each input is intersected. As the changes occur, the A/D value for each sense line can be read and stored. Thus the threshold reference voltage for each sense line can be determined by establishing the not touched voltage levels and by placing the threshold reference voltage below this level. As each row of the keyboard is scanned, the RC network is initialized to 0 v and ramps upward, varying the $V_{T H}$ level. The A/D converter monitors this level looking for the calculated threshold points. As


Figure 19.
the points are intersected, the corresponding sense inputs are read, with a 0 indicating a touched input and a 1 indicating a not-touched input. Thus, a multiplexed capacitive touch panel can be scanned and balanced without adding external components to the inputs.

For systems requiring more than two analog inputs to the 8022, Port 0 comparator inputs may be reconfigured to permit formation of pseudo-analog inputs from variable threshold digital inputs. The hardware configuration can be identical to that of Fig. 19. In this scheme, sense inputs act as additional analog inputs of less accuracy than ANO and AN1 (about 6 bits).

The sequence for implementing the extension is essentially the same found in the variable-threshold touch panel. As $V_{T H}$ ramps upward, a Port 0 bit is monitored for a change from 1 to 0 . At the change, ANO is read corresponding to the value of the analog input into Port 0 (with some error due to the time lag, which can be subtracted). This configuration can be utilized when it is possible to trade off accuracy for such cost improvements: one analog input with 8-bit accuracy and seven analog inputs with 6 -bit accuracy. Such may be the case in a range controller that monitors temperature in two ovens, a meat probe, and two of the four burners, all to an accuracy within $10^{\circ} \mathrm{F}$.

## Application Ideas

This section will discuss some possible applications of the 8022. These applications are discussed in general terms and are believed to be feasible applications of the 8022. None of these applications, however, have been built and checked out.

## Power Supply Controller

The three terminal voltage regulator, with its built-in current limiting and overload protection, has vastly simplified the task of designing small power supplies. Power supplies for large systems, with requirements for brown out protection, power fail warnings, etc., have not yet yielded to the design simplicity of the integrated voltage regulator. The combination of an 8022 microcomputer and these same regulators, however, may make it feasible to simplify these larger power supply systems.

There are several requirements of larger power supplies which have to be met outside of the regulation itself. Typical of these are:

1. Sequencing the turn on and shut down of several supplies.
2. Providing an early warning to the system that power is failing.
3. The ability to hold the system in a reset state during power supply sequencing.
4. Generation of a line frequency clock to the system.
5. Provisions for remote start up and shut down.
6. Sufficient energy storage to keep the system running long enough to provide an orderly shut down.
7. High efficiencies to minimize power requirements and heat dissipation.

These requirements can be met by a combination of raw DC supply, multiple three-terminal regulators, and an 8022 microcomputer. Figure 20 shows a raw supply which is capable of generating DC voltages suitable for regulation to five, plus twelve, and minus twelve voltages. (These are arbitrary, but common voltages). In addition, a separate winding is provided which generates a five-volt supply which will be used to supply power to the 8022 itself. The normal rectifiers in the RAW5 and RAW12 supplies are replaced by silicon controlled rectifiers which will be phase angle controlled by the 8022.

Figure 21 shows the connections to the 8022. The RAW5 and RAW12 supplies are applied to simple voltage dividers which feed the analog inputs of the 8022 . The signal


Figure 20.
LINEFREQ is taken from a convenient winding of a transformer, divided down, and applied to the zero cross input of the 8022. A strap is provided to configure the unit for $50 / 60 \mathrm{~Hz}$ operation. In addition to being connected to the basic power supply, the 8022 is also connected to the system receiving the power. The on/off switch becomes an input to the 8022 . The 8022 provides outputs for a 10 Hz interrupt, a power fail interrupt, cold/warm indicator and system reset.

The 8022 can perform many of the functions normally done by hardware sequencers in the power supply. On power-up, it can hold off the three main supplies until the main supply is firmly established. This prevents the system from responding to short power restorations which frequently occur during power outages. Having determined that it is safe to power up the system, the 8022 can assert the reset signal and the cold start signal. The cold start indication tells the system that power was interrupted at the mains rather than by the OFF switch-a useful function if any amount of battery backed up RAM exists in the system. Having set up these signals, the 8022 waits for


Figure 21.
a zero crossing (to minimize inrush) and then turns on the SCRs for the three supplies one at a time (again to minimize inrush). Any sequencing of the three supplies that is required by the system can also be allowed for. After some programmable time delay, the reset signal can be released and the system allowed to start operation.

During normal operation the 8022 can monitor the two major raw supplies and use phase angle control of the SCRs to regulate them. The regulation would be used to ensure that the three terminal regulators had minimum input voltage requirements met under all line voltage variations while at the same time minimizing the voltage drop across them. This increases the efficiency of the power supply and allows it to be capable of handling brown outs without dissipating excessive power in the regulators.

The line frequency input is used not only for the basis for the phase angle control, but also for two other functions; power fail detect and generation of the 10 Hz interrupt. The 10 Hz interrupt can be generated by simply dividing the power line frequency by 5 for 50 Hz and 6 for 60 Hz operation. Performing this division in the power supply itself allows the system to be run on 50 or $\mathbf{6 0}$ cycle power with no change external to the power supply. In some situations it should even be possible to have the power supply adapt to either of these inputs by measuring the period of the incoming power on startup (see section "Which One?"). This would be an easy function to incorporate in the software and would require no additional hardware since provision is already made for zero cross detect.

Power fail detection can be done by running the timer while waiting for the line to zero cross. If an excessive time elapses it can be assumed that the power has failed and the power fail interrupt asserted. Note that this will detect total power failure but not a dip in the line voltage below the specifications of the power supply. This condition can be detected by keeping track of the phase angle that is required to maintain the RAW supplies at the proper level. If the SCR's have to be turned on for too high a portion of the total line cycle it is an indication of a brown-out condition and the powerfail interrupt should be generated. Whenever the powerfail interrupt is generated the 8022 should turn on the SCRs continuously to ensure maximum possible energy storage in the filter capacitors. After generation of the powerfail interrupt, the 8022 can again delay (depending, of course, on the energy storage of the power supply) and then assert reset. Once reset is asserted the SCRs are turned off, and left off, until the supplies have dropped down to a point which guarantees that any reset circuitry residing outside of the power supply will see a full power transition when power is reapplied. If the power is shut down by the 8022 in response to the on/off switch, the sequence would be similar except that the cold/warm start signal would indicate a warm start.

The above discussion should make it clear that the 8022 would make the task of designing a power supply system far easier, particularly for those designers more familiar with digital than analog design. If, in addition, the 8022 supply were put on a battery back-up, it would be possible to add many features to the system at virtually zero cost. The 8022 could be programmed to become the system clock and send, perhaps in serial ASCII, the time of day
and the date to the main system on demand or periodically. This function would require that a crystal be used as a timing reference to the 8022 so that the power supply could still track real time even if the incoming power fails. Other possibilities would have the system shut down unless some external event required its attention, or the incorporation of system diagnostic checks within the code of the 8022. The comparator inputs on PORT 0 of the 8022 would even allow some capability of parametric testing as part of these diagnostics. The possibilities bring a new dimension to the term "Programmable Power Supply".

## DC Motor Control

Figure 22 shows the 8022 used to control the speed of a permanent magnet DC motor. A seven segment display and keyboard are provided which allow the user to enter the parameters required by the control algorithm. The display is also used to display the speed of the motor
during operation. Other data (for example root mean squared error) could also be displayed upon demand. The motor is driven by a constant frequency pulse width modulated signal which is generated programatically. Port 11 (which is one of the two high current outputs) is used to drive a photoisolator which provides level shifting as well as isolation. The circuit shown allows both the speed and torque of the motor to be measured for use by the control algorithm. The torque generated by a PM DC motor is proportional to the armature current. This curent, and hence the torque, can be measured by reading the voltage drop across the shunt resistor. The voltage generated across the motor is the sum of the IR drop in the armature and a term which is proportional to the angular speed of the motor. The armature current is already known from the torque measurement, so the speed can easily be determined from the two analog measurements shown. The DC resistance of the armature, the speed constant, and torque constant would, of course, have to be known or entered by the operator.


Figure 22. DC Motor Control
distributor points allows the engine RPM and point dwell to be measured. Outputs are provided to control the ignition and starter (allowing the ignition switch to be eliminated in favor of a combination lock). Drive to a
specuommor, cacimimeter; vil pressure guage, or water temperature guage depending on the current desire of the driver. There are several uncommitted I/O pins which could be used to implement functions such as intermittent action windshield wipers or delayed action light circuits.


Figure 23. Automotive Dashboard

## Darkroom Timer

A darkroom timer based on the 8022 is shown in Figure 24. In addition to the keyboard and display this diagram incorporates drive to two TRIACs, an input to monitor the line frequency crossings, and two analog measurements. The analog inputs are used to monitor and display the temperature of the chemical bath and the light output of
the enlarger, both of which can be controlled by the microcomputer. The 8022 could be used to run several timers concurrently while also maintaining the temperature of the chemical bath at the required level. Several uncommited I/O pins are available for additional functions.


Figure 24. Darkroom Timer/Control

## Conclusions

This application note has introduced the reader to the Intel 8022 microcomputer. It has described the main features of the 8022 and discussed some of the design considerations
encountered in designing with the 8022.
The reader has also been exposed to several possible applications which show the versatility and cost effectiveness of a microcomputer with on-board analog features.
Introduction tothe UPI-41A
Contents
Introduction ..... 9-3
UPI/Master Protocol ..... 9-3
Example Applications ..... 9-9
8-Digit Multiplexed LED Display Controller ..... 9-11
Sensor Matrix Controller ..... 9-14
Combination I/O Device ..... 9-18
Debug Techniques ..... 9-25
Appendix A1 ..... 9-27
Appendix A2 ..... 9-34
Appendix B1 ..... 9-36
Appendix B2 ..... 9-44
Appendix C1 ..... 9-46
Appendix C2 ..... 9-61
Conclusion ..... 9-26

## INTRODUCTION

Since the introduction in 1974 of the second generation of microprocessors, such as the 8080, a wide range of peripheral interface devices have appeared. At first, these devices solved application problems of a general nature; i.e., parallel interface (8255), serial interface (8251), timing (8253), interrupt control (8259). However, as the speed and density of LSI technology increased, more and more intelligence was incorporated into the peripheral devices. This allowed more specific application problems to be solved, such as floppy disk control (8271), CRT control (8275), and data link control (8273). The advantage to the system designer of this increased peripheral device intelligence is that many of the peripheral control tasks are now handled externally to the main processor in the peripheral hardware rather than internally in the main processor software. This reduced main processor overhead results in increased system throughput and reduced software complexity.

In spite of the number of peripheral devices available, the pervasiveness of the microprocessor has been such that there is still a large number of peripheral control applications not yet satisfied by dedicated LSI. Complicating this problem is the fact that new applications are emerging faster than the manufacturers can react in developing new, dedicated peripheral controllers. To address this problem, a new microcomputer-based Uni-
versal Peripheral Interface (UPI-41A) device was developed.

In essence, the UPI-41A acts as a slave processor to the main system CPU. The UPI contains its own processor, memory, and I/O, and is completely user programmable; that is, the entire peripheral control algorithm can be programmed locally in the UPI, instead of taxing the master processor's main memory. This distributed processing concept allows the UPI to handle the real-time tasks such as encoding keyboards, controlling printers, or multiplexing displays, while the main processor is handling non-real-time dependent tasks such as buffer management or arithmetic. The UPI relies on the master only for initialization, elementary commands, and data transfers. This technique results in an overall increase in system efficiency since both processors - the master CPU and the slave UPI - are working in parallel.
This application note presents three UPI-41A applications which are roughly divided into two groups: applications whose complexity and UPI code space requirements allow them to either stand alone or be incorporated as just one task in a "multi-tasking" UPI, and applications which are complete UPI applications in themselves. Applications in the first group are a simple LED display and sensor matrix controllers. A combination serial/parallel I/O device is an application in the second group. Each application illustrates different UPI config-

## UPI-41 vs. UPI-41A

The UPI-41A is an enhanced version of the UPI-41. It incorporates several architectural features not found on the "non-A" device:

- Separate Data In and Data Out data bus buffer registers
- User-definable STATUS register bits
- Programmable master interrupts for the OBF and $\overline{\text { IBF }}$ flags
- Programmable DMA interface to external DMA controller.

The separate Data In (DBBIN) and Data Out (DBBOUT) registers greatly simplify the master/UPI protocol compared to the UPI-41. The master need only check IBF before writing to DBBIN and OBF before reading DBBOUT. No data bus buffer lock-out is required.

The most significant nibble of the STATUS register, undefined in the UPI-41, is user-definable in UPI-41A. It may be loaded directly from the most significant nibble of the Accumulator (MOV STS, A). These extra four STATUS bits are useful for transferring additional status information to the master. This application note uses this feature extensively.

A new instruction, EN FLAGS, allows OBF and $\overline{I B F}$ to be reflected on Port 2 bit 4 and Port 2 bit 5 respectively. This feature enables interrupt-driven data transfers when these pins are interrupt sources to the master.

By executing an EN DMA instruction Port 2 bit 6 becomes a DRQ (DMA Request) output and Port 2 bit 7 becomes $\overline{\text { DACK ( }}$ (MA Acknowledge). Setting DRQ requests a DMA cycle to an external DMA controller. When the cycle is granted, the DMA controller returns DACK plus either RD (Read) or WR (Write). DACK automatically forces $\overline{C S}$ and AO low internally and clears DRQ. This selects the appropriate data buffer register (DBBOUT for DACK and RD, DBBIN for DACK and WR) for the DMA transfer.

Like the "non-A", the UPI-41A is available in both ROM (8041A) and EPROM (8741A) Program Memory versions. This application note deals exclusively with the UPI-41A since the applications use the "A"s enhanced features.
urations and features. However, before the application details are presented, a section on the UPI/master protocol requirements is included. These protocol requirements are key to UPI software development. It is suggested that the reader not already familiar with the
architecture and instruction set of the UPI.41A read the "Intel UPI-41 User's Manual" before proceeding with this document. For convenience, the UPI block diagram and instruction set summary are reproduced in Figures 1 and 2.


Figure 1A. Program Memory Map


Figure 1B. Data Memory Map


Figure 1C. UPI-41A Block Diagram

UPI INSTRUCTION SET

| Mnemonic | Description B | Bytes | Cycles | ORI Pp.\#data | OR immediate to | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACCUMULATOA |  |  |  | IN A.DBB | Input DBB to A. clear IBF | 1 |  |
| ADD A.Rr | Add register to A | 1 | 1 | OUT DBE.A | Output A to DBB. set OBF | 1 |  |
| ADO A.@Rr | Add data memory to $A$ | 1 | 1 | MOVD A.Pp | Input Expander port to $A$ | 1 | 2 |
| ADD A.flata | Add immediate to A | 2 | 2 | MOVD Pp.A | Output A to Expander port | 1 |  |
| ADDC A.Ar | Add immed to A with carry | 1 | 1 | ANLD Pp.A | AND A to Expander port | 1 | 2 |
| ADDC A.@Rr | Add immed. to A with carry | 1 | 1 | ORLD Pp.a | OR A to Expander port | 1 | 2 |
| ADDC A, \#data | Add immed. to A with carry | 2 | 2 | data moves |  |  |  |
| ANL A,Rr | AND register to $A$ | 1 | 1 | MOV A Rr | Move register to A | 1 | 1 |
| ANL A,@Rr | AND data memory to A | 1 | 2 | MOV A.@Rr | Move data memory to $A$ | 1 | 1 |
| ANL A., "data | AND immediate to $A$ | 2 | 2 | MOV A.Udata | Move immediate to A | 2 | 2 |
| ORL A.Rr | OR register to $A$ | 1 | 1 | MOV Rr.A | Move A to register | 1 |  |
| ORL A.@Rr | OR data memory to A | 1 | 1 | MOV @Rr.A | Move A to data memory | 1 | 1 |
| ORL A \#data | OR immediate to A | 2 | $?$ | MOV Rr.\#data | Move immediate to register | 2 | 2 |
| XRL A.Rr | Exclusive OR register to A | 1 | 1 | MOV @Rr.ndata | Move immediate to data memory | 2 | 2 |
| XRL A.@Rr | Exclusive OR data memory to A | 1 | 2 | MOV A.PSW | Move PSW to A | 1 | 1 |
| XRL A.Mdata | Exclusive $O R$ immediate to A | 2 | 2 | MOV PSW.A | Move A to PSW | 1 | 1 |
| INC A | Increment A | 1 | 1 | XCH A.Rr | Exchange $A$ and register | 1 | 1 |
| DEC A | Decrement A | 1 | 1 | XCH A@ @Rr | Exchange $A$ and data memory | 1 | 1 |
| CLR A | Clear A | 1 | 1 | XCHD A.@Rr | Exchange digit of $A$ and register | 1 | 1 |
| CPL A | Complement A | 1 | 1 | MOVP A.@A | Move to $A$ from current page | 1 | 2 |
| DA A | Decimal Adjust A | 1 | 1 | MOVP3. A.@A | Move to A from page 3 | 1 | 2 |
| SWAP A | Swap digits of A | 1 | 1 | MOVP3. A.@A | Move lo A rrom page 3 |  |  |
| RL A | Rotate A left | 1 | 1 |  |  |  |  |
| RLC A | Rotate $A$ left through carry | 1 | 1 | TIMER/COUNTE |  |  |  |
| RR A | Rotate A right | 1 | 1 | MOV AT |  |  |  |
| RRC $A$ | Rotate A right through carry | 1 | 1 | MOV A,T | Read Timer/Counter | 1 | 1 |
|  |  |  |  | MOV T, A | Load Timer/Counter | 1 | 1 |
| INPUT/OUTPUT |  |  |  | STRT T | Start Timer | 1 | 1 |
|  |  |  |  | STRT CNT | Start Counter | 1 | 1 |
| IN A.Pp | Input port to A | 1 | 2 | STOP TCNT | Stop Timer/Counter | 1 | 1 |
| OUTL Pp.A | Output A to port | 1 | 2 | EN TCNTI | Enable Timer/Counter Interrupt | 1 | 1 |
| ANL Pp.udata | AND immediate to port | 2 | 2 | DIS TCNTI | Disable Timer/Counter Interrupt | 1 | 1 |


| Minemonic | Deseription | Bytes | Cyclos | Mnemonic | Deseription | Bytes | Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CONTROL |  |  |  | CLR F1 | Clear F1 Flag | 1 | 1 |
| EN DMA | Enable DMA Handshake Lines | 1 | 1 | CPL F1 | Complement F1 Flag | 1 | 1 |
| EN I | Enable IBF Interrupt | 1 | 1 | MOV STS, A | $\mathrm{A}_{4}-\mathrm{A}_{7}$ to Bits 4-7 of Status | 1 | 1 |
| DIS I | Disable IBF Interrupt | 1 | 1 |  |  |  |  |
| EN FLAGS | Enable Master Interrupts | 1 | 1 |  |  |  |  |
| SEL RBO | Select register bank 0 | 1 | 1 | BRANCH |  |  |  |
| SEL RB1 | Select register bank 1 | 1 | 1 | JMP addr | Jump unconditional | 2 | 2 |
| NOP | No Operation | 1 | 1 | JMPP © A | Jump indirect | 1 | 2 |
| REGISTERS |  |  |  | DJNZ R,addr | Decrement register and skip | 2 | 2 |
| INC Rr | Increment register | 1 | 1 | JC addr | Jump on Carry = 1 | 2 | 2 |
| INC © Rr | Increment data memory | 1 | 1 | JNC addr | Jump on Carry $=0$ | 2 | 2 |
| DEC Rr | Decrement register | 1 | 1 | JZ addr | Jump on A Zero | 2 | 2 |
| SUBROUTINE |  |  |  | JTO addr | Jump on $\mathrm{TO}=1$ | 2 | 2 |
| CALL addr | Jump to subroutine | 2 | 2 | JNTO addr | Jump on T0 $=0$ | 2 | 2 |
| RET | Return | 1 | 2 | JT1 addr | Jump on $\mathrm{T} 1=1$ | 2 | 2 |
| RETR | Return and restore status | 1 | 2 | JNT1 addr | Jump on T1 $=0$ | 2 | 2 |
|  |  |  |  | JFO addr | Jump on FO Flag $=1$ | 2 |  |
| Flags |  |  |  | JF1 addr | Jump on F1 Flag $=1$ | 2 | 2 |
| CLR C | Clear Carry | 1 | 1 | JTF addr | Jump on Timer Flag = 1, Clear Flag | 2 | 2 |
| CPLC | Complement Carry | 1 | 1 | JNIBF addr | Jump on IBF Flag $=0$ | 2 | 2 |
| CLR FO | Clear Flag 0 | 1 | 1 | JOBF addr | Jump on OBF Fiag $=1$ | 2 | 2 |
| CPL FO | Complement Flag 0 | 1 | 1 | JBb addr | Jump on Accumulator Bit | 2 | 2 |

Figure 2. UPI-41A Instruction Set Summary

## UPI/MASTER PROTOCOL

As in most closely coupled multiprocessor systems, the various processors communicate via a shared resource. This shared resource is typically specific locations in RAM or in registers through which status and data are passed. In the case of a master processor and a UPI41 A , the shared resource is 3 separate, masteraddressable, registers internal to the UPI. These registers are the STATUS register (STATUS), the Data Bus Buffer Input register (DBBIN), and the Data Bus Output register (DBBOUT). [Data Bus Buffer direction is relative to the UPI]. To illustrate this register interface, consider the 8085A/UPI system in Figure 3.


Figure 3. Register Interface

Looking into the UPI from the 8085A, the 8085A sees only the three registers mentioned above. If the 8085A wishes to issue a command to the UPI, it does so by writing the command to the DBBIN register according to the decoding of Figure 4. Data for the UPI is also passed via the DBBIN register. (The UPI differentiates commands and data by examining the AO pin. Just how this is done is covered shortly.) Data from the UPI for the 8085A is passed in the DBBOUT register. The 8085A may interrogate the UPI's status by reading the UPI's STATUS register. Four bits of the STATUS register act as flags and are used to handshake data and commands into and out of the UPI. The STATUS register format is shown in Figure 5.
Bit 0 is OBF (Output Buffer Full). This flag indicates to the master when the UPI has placed data in the DBBOUT register. OBF is set when the UPI writes to DBBOUT and is reset when the master reads DBBOUT. The master finds meaningful data in the DBBOUT register only when OBF is set.
The Input Buffer Full (IBF) flag is bit 1. The UPI uses this flag as an indicator that the master has written to the DBBIN register. The master uses IBF to indicate when the UPI has accepted a particular command or data byte. The master should examine IBF before outputting anything to the UPI. IBF is set when the master writes to DBBIN and is reset when the UPI reads DBBIN. The master must wait until IBF = 0 before writing new data or commands to DBBIN. Conversely, the UPI must ensure $I B F=1$ before reading DBBIN.

The third STATUS register bit is $\mathbf{F O}$ ( Flag 0 ). This is general purpose flag that the UPI can set, reset, and test. It is typically used to indicate a UPI error or busy condition to the master.

Flag $1(F 1)$ is the final dedicated STATUS bit. Like F0 the UPI can set, reset, and test this flag. However, in addition, F1 reflects the state of the A0 pin whenever the master writes to the DBBIN register. The UPI uses this flag to delineate between master command and data writes to DBBIN.

| $\overline{\mathbf{C S}}$ | AO | $\overline{\text { RD }}$ | $\overline{\text { WR }}$ | REGISTER |
| :--- | :--- | :--- | :---: | :--- |
| 0 | 0 | 0 | 1 | READ DBBOUT |
| 0 | 1 | 0 | 1 | READ STATUS |
| 0 | 0 | 1 | 0 | WRITE DBIN (DATA) |
| 0 | 1 | 1 | 0 | WRITE DBBIN (COMMAND) |
| 1 | $X$ | $X$ | $\mathbf{x}$ | NO ACTION |

Figure 4. Register Decoding

STATUS REGISTER


Figure 5. Status Reglster Format

The remaining four STATUS register bits are user definable. Typical uses of these bits are as status indicators for individual tasks in a multitasking UPI or as UPI generated interrupt status. These bits find a wide variety of uses in the upcoming applications.

Looking into the 8085A from the UPI, the UPI sees the two DBB registers plus the IBF, OBF, and F1 flags. The UPI can write from its accumulator to DBBOUT or read DBBIN into the accumulator. The UPI cannot read OBF, IBF, or F1 directly, but these flags may be tested using conditional jump instructions. The UPI should make sure that OBF is reset before writing new data into DBBOUT to ensure that the master has read previous DBBOUT data. IBF should also be tested before reading DBBIN since DBBIN data is valid only when IBF is set. As was mentioned earlier, the UPI uses F1 to differentiate between command and data contents in DBBIN when IBF is set. The UPI may also write the upper 4-bits of its accumulator to the upper 4-bits of the STATUS register. These bits are thus user definable.

The UPI can test the flags at any time during its internal program execution. It essentially "polls" the STATUS register for changes. If faster response is needed to master commands and data, the UPI's internal interrupt structure can be used. If IBF interrupts are enabled, a master write to DBBIN (either command or data) sets IBF which generates an internal CALL to location 03 H in program memory. At this point, working register contents can be saved using bank switching, the accumulator saved in a spare working register, and the DBBIN register read and serviced. The interrupt logic for the IBF interrupt is shown in Figure 6. A few observations concerning this logic are appropriate. Note that if the master writes to DBBIN while the UPI is still servicing the last IBF interrupt (a Return (RETR) instruction has not been executed), the IBF Interrupt Pending line is made high which causes a new CALL to 03 H as soon as the first RETR is executed. No EN 1 (Enable Interrupt) instruction is needed to rearm the interrupt logic as is needed in an 8080 or 8085A system; the RETR performs this function. Also note that executing a DIS I to disable further IBF interrupts does not clear a pending interrupt. Only a CALL to location 03H or RESET clears a pending IBF interrupt.

Keeping in mind that the actual master/UPI protocol is dependent on the application, probably the best way to illustrate correct protocol is by example. Let's consider using the UPI as a simple parallel IIO device. (This is a trivial application but it embodies all of the important protocol considerations.) Since the UPI may be either interrupt or non-interrupt driven internally, both cases are considered.

Let's take the easiest configuration first; using the UPI Port 1 as an 8 -bit output port. From the UPI's point-ofview, this is an input-only application since all that is required is that the UPI input data from the master. Once the master writes data to the UPI, the UPI reads the DBBIN register and transfers the data to Port 1. No testing for commands vs data is needed since the UPI "knows" it only performs one task - no commands are needed.


Figure 6. UPI-41A Interrupt Structure

Non-interrupt driven UPI software is shown in Figure 7A while Figure 7B shows interrupt based software. For Figure 7A, the UPI simply waits until it sees IBF go high indicating the master has written a data byte to DBBIN. The UPI then reads DBBIN, transfers it to Port 1, and returns to waiting for the next data. For the interruptdriven UPI, Figure 7B, once the EN I instruction is executed, the UPI simply waits for the IBF interrupt before handling the data. The UPI could handle other tasks during this waiting time. When the master writes the data to DBBIN, an IBF interrupt is generated which performs a CALL to location 03H. At this point the UPI reads DBBIN (no testing of IBF is needed since an IBF interrupt implies that IBF is set), transfers the data to Port 1, and executes an RETR which returns program flow to the main program.
Software for the master 8085A is included in Figure 7C. The only requirement for the master to output data to the UPI is that it check the UPI to be sure the previous data had been taken before writing new data. To accomplish this the master simply reads the STATUS register looking for IBF $=0$ before writing the next data.


Figure 7A. Single Output Port Example - Polling

| UPI INPUT ONLY EXAMPLE • PORT 1 USED AS OUTPUT PORT DATA INPUT IS INTERRUPT-DRIVEN ON IBF |  |  |  |
| :---: | :---: | :---: | :---: |
| RESET: | EN | 1 | ENABLE IBF INTERRUPTS |
|  | JMP | RESET + 1 | LOOP WAITING FOR INPUT |
| IBFINT: | IN | A, DBB | READ DATA FROM DBBIN |
|  | OUTL | P1, A | TRANSFER DATA TO PORT 1 |
|  | RETR |  | RETURN WITH RESTORE |

Figue 7B. Single Output Port Example - Interrupt


Figure 7C. 8085A Code for Single Output Port Example

Figure 8A illustrates the case where UPI Port 2 is used as an 8 -bit input port. This configuration is termed UPI output-only as the master does not write (input) to the UPI but simply reads either the STATUS or the DBBOUT registers. In this example only the OBF flag is used. OBF signals the master that the UPI has placed new port data in DBBOUT. The UPI loops testing OBF. When OBF is clear, the master has read the previous data and UPI then reads its input port (Port 2) and places this data in DBBOUT. It then waits on OBF until the master reads

DBBOUT before reading the input port again. When the master wishes to read the input port data, Figure 8B, it simply checks for OBF being set in the STATUS register before reading DBBOUT. While this technique illustrates proper protocol, it should be noted that it is not meant to be a good method of using the UPI as an input port since the master would never get the newest status of the port.

The above examples can easily be combined. Figure 9 shows UPI software to use Port 1 as an output port simultaneously with Port 2 as an input port. The program starts with the UPI checking IBF to see if the master has written data destined for the output port into DBBIN. If IBF is set, the UPI reads DBBIN and transfers the data to the output port (Port 1). If IBF is not set or once the data is transferred to the output port if it was, OBF is tested. If OBF is reset (indicating the master has read DBBOUT), the input port (Port 2) is read and transferred to DBBOUT. If OBF is set, the master has yet to read DBBOUT so the program just loops back to test IBF.


Figure 8A. Single Input Port Example

| ; 8085 SOFTWARE FOR UPI OUTPUT-ONLY EXAMPLE |  |
| :--- | :--- | :--- |
| ( |  |
| INPUT DATA RETURNED IN REG. A |  |

Figure 8B. 8085A Single Input Port Code


The master software is identical to the separate input/ output examples; the master must test IBF and OBF before writing output port data into DBBIN or before reading input port data from DBBOUT respectively.
In all of the three examples above, the UPI treats information from the master solely as data. There has been no need to check if DBBIN information is a command rather than data since the applications do not require commands. But what if both Port 1 and 2 were used as output ports? The UPI needs to know into which port to put the data. Let's use a command to select which port.
Recall that both commands and data pass through DBBIN. The state of the AO pin at the time of the write to DBBIN is used to distinguish commands from data. By convention, DBBIN writes with AO $=0$ are for data, and those with $A O=1$ are commands. When DBBIN is written into, F1 (Flag 1) is set to the state of AO. The UPI tests F1 to determine if the information in the DBBIN register is data or a command.
For the case of two output ports, let's assume that the master selects the desired port with a command prior to writing the data. (We could just use F1 as a port select but that would not illustrate the subtle differences between commands and data.) Let's define the port select commands such that bit $1=1$ if the next data is for Port 1 (Write Port $1=0000$ 0010) and bit $2=1$ if the next data is for Port 2 (Write Port $2=0000$ 0100). (The number of the set bit selects the port.) Any other bits are ignored. This assignment is completely arbitrary; we could use any command structure, but this one has the advantage of being simple.
Note that the UPI must "remember" from DBBIN write to write which port has been selected. Let's use FO (Flag 0 ) for this purpose. If a Write Port 1 command is received, FO is reset. If the command is Write Port 2, FO is set. When the UPI finds data in DBBIN, FO is interrogated and the data is loaded into the previously selected port. The UPI software is shown in Figure 10A.


Figure 9. Combination Output/Input Port Example

Initially, the UPI simply waits until IBF is set indicating the master has written into DBBIN. Once IBF is set, DBBIN is read and F1 is tested for a command. If $F 1=1$, the DBBIN byte is a command. Assuming a command, bit 1 is tested to see if the command selected port 1 . If so, FO is cleared and the program returns to wait for the data. If bit $1=0$, bit 2 is tested. If bit 2 is set, Port 2 is selected so F0 is set. The program then loops back waiting for the next master input. This input is the desired port data. If bit 2 was not set, FO is not changed and no action is taken.

When IBF = 1 is again detected, the input is again tested for command or data. Since it is necesarily data, DBBIN is read and FO is tested to determine which port was previously selected. The data is then output to that port, following which the program waits for the next input. Note that since FO still selects the previous port, the next input could be more data for that port. The port selection command could be thought of as a port select flip-flop control; once a selection is made, data may be repeatedly written to that port until the other port is selected. Master software, Figure 10B, simply must check IBF before writing either a command or data to DBBIN. Otherwise, the master software is straightforward.

For the sake of completeness, UPI software for implementing two input ports is given in Figure 11. This case is simpler than the dual output case since the UPI can assume that all writes to DBBIN are port selection commands so no command/data testing is required. Once the Port Read command is input, the selected port is read and the port data is placed in DBBOUT. Note that in this case FO is used as a UPI error indicator. If the master happened to issue an invalid command (a command without either bit 1 or 2 set), FO is set to notify the master that the UPI did not know how to interpret the command. FO is also set if the master commanded a port read before it had read DBBOUT from the previous command. The UPI simply tests OBF just prior to loading DBBOUT and if $O B F=1, F O$ is set to indicate the error.

All of the above examples are, in themselves, rather trivial applications of the UPI although they could easily be incorporated as one of several tasks in a UPI handling multiple small tasks. We have covered them primarily to introduce the UPI concept and to illustrate some master/UPI protocol. Before moving on to more realistic UPI applications, let's discuss two UPI features that do not directly relate to the master/UPI protocol but greatly enhance the UPI's data transfer capability.
In addition to the OBF and IBF bits in the STATUS register, these flags can also be made available directly on two port pins. These port pins can then be used as interrupt sources to the master. By executing an EN FLAGS instruction, Port 2 pin 4 reflects the condition of OBF and Port 2 pin 5 reflects the inverted condition of IBF (IBF). These dedicated outputs can then be enabled or disabled via their respective port bit values; i.e., P24 reflects OBF as long as an instruction is executed which sets P24 (i.e. ORL P2,\#10H). The same action applies to the $\overline{I B F}$ output except P25 is used. Thus P24 may serve as a DATA AVAILABLE interrupt output. Like-
wise for P25 as a READY-TO-ACCEPT-DATA interrupt. This greatly simplifies interrupt-driven master-slave data transfers.


Figure 10B. 8085A Dual Output Port Example Code


Figure 11. Dual Input Port Example

The UPI also supports a DMA transfer interface. If an EN DMA instruction is executed, Port 2 pin 6 becomes a DMA Request (DRQ) output and P27 becomes a high impedance DMA Acknowledge ( $\overline{\mathrm{DACK}}$ ) input. Any instruction which would normally set P26 now sets DRQ. DRQ is cleared when $\overline{D A C K}$ is low and either $\overline{R D}$ or $\overline{W R}$ is low. When $\overline{\text { DACK }}$ is low, $\overline{C S}$ and AO are forced low internally which allows data bus transfers between DBBOUT or DBBIN to occur, depending upon whether $\overline{W R}$ or $\overline{R D}$ is true. Of course, the function requires the use of an external DMA controller.

Now that we have discussed the aspects of the UPI protocol and data transfer interfaces, let's move on to the actual applications.

## EXAMPLE APPLICATIONS

Each of the following three sections present the hardware and software details of a UPI application. Each application utilizes one of the protocols mentioned in the last section. The first example is a simple 8 -digit LED display controller. This application requires only that the UPI perform input operations from the DBBIN; DBBOUT is not used. The reverse is true for the second
application: a sensor matrix controller. The final application involves both DBBOUT and DBBIN operations: a combination serial/parallel I/O device.

The core master processor system with which these applications were developed is the iSBC $80 / 30$ single board computer. This board provides an especially convenient UPI environment since it contains a dedicated socket specifically interfaced for the UPI-41A. The 80/30 uses the 8085A as the master processor. The I/O and peripheral compliment on the 80/30 include 12 vectored priority interrupts (8 on an 8259 Programmable Interrupt Controller and 4 on the 8085A itself), an 8253 Programmable Interval Timer supplying three 16 -bit programmable timers (one is dedicated as a programmable baud rate generator), a high speed serial channel provided by a 8251 Programmable USART, and 24 parallel I/O lines implemented with an 8255A Programmable Parallel Interface. The memory compliment contains 16 K bytes of RAM using 2117 16K bit Dynamic RAMs and the 8202 Dynamic RAM Controller, and up to 8 K bytes of

ROM/EPROM with sockets compatible with 2716, 2758, or 2332 devices. The 80/30's RAM uses a dual port architecture. That is, the memory can be considered a global system resource, accessible from the on-board 8085A as well as from remote CPUs and other devices via the MULTIBUS. The $80 / 30$ contains MULTIBUS control logic which allows up to $1680 / 30$ s or other bus masters to share the same system bus. (More detailed information on the iSBC 80/30 and other iSBC products may be found in the latest Intel Systems Data Catalog.)

A block diagram of the iSBC 80/30 is shown in Figure 12. Details of the UPI interface are shown in Figure 13. This interface decodes the UPI registers in the following format:

| Register | Operations |
| :---: | :---: |
| Read STATUS | IN E5H |
| Write DBBIN (command) | OUT E5H |
| Read DBBOUT (data) | IN E4H |
| Write DBBIN (data) | OUT E4H |

## Register

Read STATUS le DBBIN (command) Write DBBIN (data)

IN E5H OUT E5H

OUT E4H


Figure 12. ISBC 80130 Biock Diagram


Figure 13. UPI Interface on ISBC 80/30

## 8-Digit Multiplexed LED Display

The traditional method of interfacing an LED display with a microprocessor is to use a data latch along with a BDC-to-7-segment decoder for each digit of the display. Thus two ICs, seven current limiting resistors, and about 45 connections are required for each digit. These requirements are, of course, multiplied by the total number of digits desired. The obvious disadvantages of this method are high parts count and high power dissipation since each digit is "ON" continuously. Instead, a scheme of time multiplexing the display can be used to decrease both parts count and power dissipation.

Display multiplexing basically involves connecting the same segment (a, b, c, d, e, f, or g) of each digit in parallel and driving the common digit element (anode or cathode) of each digit separately. This is shown schematically in Figure 14. The various digits of the display are not all on at once; rather, only one digit at a time is energized. As each digit is energized, the appropriate segments for that digit are turned on. Each digit is enabled in this way, in sequence, at a rate fast enough to ensure that each digit appears to be "ON" continuously. This implies that the display must be "refreshed" at periodic intervals to keep the digits flicker-free. If the CPU had to handle this task, it would have to suspend normal processing, go update the display, and then return to its nor-
mal flow. This extra burden is ideally handled by a UPI. The master CPU could simply give characters to the UPI and let the UPI do the actual segment decoding, display multiplexing, and refreshing.


Figure 14. LED Multiplexing

As an example of this technique, Figure 15 shows the UPI controlling an 8 -digit LED display. All digit segments are connected in parallel and are driven through segment drivers by the UPI's Port 1. The lower 3 bits of Port 2 are inputs to a 3-to-8 decoder which selects an individual digit through a digit driver. A fourth Port 2 line is used as a decoder enable input. The remaining Port 2 lines plus the T0 and T1 inputs are available for other tasks.

Internally, the UPI uses the counter/timer in the interval timer mode to define the interval between display refreshes. Once the timer is loaded with the desired interval and started, the UPI is free to handle other tasks. It is only when a timer overflow interrupt occurs that the UPI handles the short display multiplexing routine. The display multiplexing can be considered a background task which is entirely interrupt-driven. The amount of time spent multiplexing is such that there is ample time to handle a non-timer task in the UPI foreground. (We'll discuss this timing shortly.)
When a timer interrupt occurs, the UPI turns off all digits via the decoder enable. The next digit's segment contents are retrieved from the internal data memory and output via Port 1 to the segment drivers. Finally, the next digit's location is placed on Port 2 (P20-P22) and the decoder enabled. This displays the digit's segment information until the next interrupt. The timer is then restarted for the next interval. This process continues repeatedly for each digit in sequence.

As a prelude to discussing the UPI software, let's examine the internal data memory structure used in this application, Figure 16. This application requires only 14 of the 64 total data memory locations. The top eight locations are dedicated to the Display Map; one location for each digit. These locations contain the segment and decimal point information for each character. Just how characters are loaded into this section of memory is covered shortly. Register R7 of Register Bank 1 is used
as the temporary Accumulator store during the interrupt service routines. Register R3 stores the digit number of the next digit to be displayed. R2 is a temporary storage register for characters during the character input routine. RO is the offset pointer pointing to the Display Map location of the next digit. That makes 12 locations so far. The remaining two locations are the two stack locations required to store the return address plus status during the timer and input interrupt service routines. The remaining unused locations, all of Register Bank 0, 14 bytes of stack, 4 in Register Bank 1, and 24 general purpose RAM locations, are all available for use by any foreground task.


Figure 16. LED Display Controller Data Memory Allocation


The UPI software consists of only three short routines. One, INIT, is used strictly during initialization. DISPLA is the multiplexing routine called at a timer interrupt. INPUT is the character input handler called at an IBF interrupt. The flow charts for these routines are shown in Figures 17A thru 17C.


Figure 17A. INIT Routine Flow


Flgure 17B. INPUT Routine Flow


Figure 17C. DISPLA Routine Flow

INIT initializes the UPI by simply turning off all segment and digit drivers, filling the Display Map with blank characters, loading and starting the timer, and enabling both timer and IBF interrupts. Although the flow chart shows the program looping at this point, it is here that the code for any foreground task is inserted. The only restrictions on this foreground task are that it not use I/O lines dedicated to the display and that it not require dedicated use of the timer. It could share the timer if precautions are taken to ensure that the display will still be refreshed at the required interval.

The INPUT routine handles the character input. It is called when an IBF interrupt occurs. After the usual swapping of register banks and saving of the accumulator, DBBIN is read and stored in register R2. DBBIN contains the Display Data Word. The format for this word, Figure 18, has two fields: Digit Select and Character Select. The Digit Select field selects the digit number into which the character from the Character Select field is placed. Notice that the character set is not limited strictly to numerics, some alphanumeric capability is provided. Once DBBIN is read, the offset for the selected digit is computed and placed in the Display Map Pointer RO. Next the segment information for the selected character is found through a look-up table starting in page 3 of the program memory. This segment information is then stored at the location pointed at by the Display Map Pointer. If the Character Select field specified a decimal point, the segment correponding the decimal point is ANDed into the present segment information for that digit. After the accumulator is restored, execution is returned to the main program.


Figure 18. LED Display Controller Display Data Word Format

The DISPLA routine simply implements the multiplexing actions described earlier. It is called whenever a timer interrupt occurs. After saving pre-Interrupt status by switching register banks and storing the Accumulator, all digit drivers are turned off. The Display Map Pointer is then updated using the Current Digit Register to point at that digit's segment information in the Display Map. This information is output to Port 1 ; the segment drivers. The number of the current digit, R3, is then sent to the digit select decoder and the decoder is enabled. This turns on the current digit. The digit counter is incremented and tested to see if all eight digits have been refreshed. If so, the digit counter is reset to zero. If not, nothing is done. Finally, the timer is loaded and restarted, the Accumulator is restored, and the routine returns execution to the main program. Thus DISPLA refreshes one digit each time it is CALLed by the timer interrupt. The digit remains on until the next time DISPLA is executed.

The UPI software listing is included as Appendix A1. Appendix A2 shows the 8085A test routine used to display the contents of a display buffer on the display. The

8085A software takes care of the display digit numbering. Since the application is input-only for the UPI, the only protocol required is that the master must test IBF before writing a Display Data Word into DBBIN.

On the iSBC 80/30, the UPI frequency is at 5.5296 MHz . To obtain a flicker-free display, the whole display must be refreshed at a rate of 50 Hz or greater. If we assume a 50 Hz refresh rate and an 8-digit display, this means the DISPLA routine must be CALLed $50 \times 8$ or 400 times/ sec. This translates, using the timer interval of $87 \mu \mathrm{~s}$ at 5.5296 MHz , to a timer count of 227. (Recall from the UPI-41 User's Manual that the timer is an " 8 -bit upcounter".) Hence the TIME equate of 227D in the UPI listing. Obviously, different frequency sources or display lengths would require that this equate be modified.
With the UPI running at 5.5296 MHz , the instruction cycle time is $2.713 \mu \mathrm{~s}$. The DISPLA routine requires 28 instruction cycles, therefore, the routine executes in 76 $\mu \mathrm{s}$. Since DISPLA is CALLed 400 times $/ \mathrm{sec}$, the total time spent refreshing the display during one second is then 30 ms or $3 \%$ of the total UPI time. This leaves $\mathbf{9 7 . 0 \%}$ for any foreground tasks that could be added.

While the basic UPI software is useful just as it stands, there are several enhancements that could be incorporated depending on the application. Autoincrementing of the digit location could be added to the input routine to alleviate the need for the master to keep track of digit numbers. This could be (optionally) either right-handed or left-handed entry a la TI or HP calculators. The character set could be easily modified by simply changing the lookup table. The display could be expanded to 16 digits at the expense of one additional Port 2 digit select line, the replacement of the 3-to-8 decoder with a 4-to-16 decoder, and 8 more Display Map locations.
Now let's move on to a slightly more complex application that is UPI output-only - a sensor matrix controller.

## Sensor Matrix Controller

Quite often a microprocessor system is called upon to read the status of a large number of simple SPST switches or sensors. This is especially true in a process or industrial control environment. Alarm systems are also good examples of systems with a large sensor population. If the number of sensors is small, it might be reasonable to dedicate a single input port pin for each sensor. However, as the number of sensors increase, this technique becomes very wasteful. A better arrangement is to configure the sensors in a matrix organization like that shown in Figure 19. This arrangement of 16 sensors requires only 4 input and 4 output lines; half the number needed if dedicated inputs were used. The line saving becomes even more substantial as the number of sensors increases.
In Figure 19, the basic operation of the matrix involves scanning individual row select lines in sequence while reading the column return lines. The state of any particular sensor can then be determined by decoding the row and column information. The typical configuration
pulls up the column return lines and the selected row is held low. Deselected rows are held high. Thus a return line remains high for an open sensor on the selected row and is pulled low for a closed sensor. Diode isolation is used to prevent a phantom closure which would occur when a sensor is closed on a selected row and there are two or more closures on a deselected row. Germanium diodes are used to provide greater noise margin at the return line input.

If the main processor was required to control such a matrix it would periodically have to output at the row port and then read the column return port. The processor would need to maintain in memory a map of the previous state of the matrix. A comparison of the new return information to the old information would then be made to determine whether a sensor change had occurred. Any changes would be processed as needed. A row counter and matrix map pointer also require maintenance each scan. Since in most applications sensors change very slowly compared to most processing actions, the processor probably would scan the rows only periodically with other tasks being processed between scans.

Rather than require the processor to handle the rather mundane tasks of scanning, comparing, and decoding the matrix, why not use a dedicated processor? The UPI is perfect.


Figure 19. $4 \times 4$ Senser Matrix

Figure 20 shows a UPI configuration for controlling up to 128 sensors arranged in a $16 \times 8$ matrix. The 4 -to- 16 line decoder is used as the row selector to save port pins and provides the expansion to 128 sensors over the maximum of 64 sensors if the port had been used directly. It also helps increase the port drive capability. The column return lines go directly into Port 1. Features of this design include complete matrix management. As the UPI scans the matrix it compares its present status to the previous scan. If any change is detected, the location of the change is decoded and loaded, along with the sensor's present state, into DBBOUT. This byte is called a Change Word. The Master processor has only to read one byte to determine the status and coordinate of a changed sensor. If the master had not read a previous Change Word in DBBOUT (OBF = 1) before a new sensor change is detected, the new Change Word is loaded into an internal FIFO. This FIFO buffers up to 40 changes before it fills. The status of the FIFO and OBF is made available to the master either by polling the UPI STATUS register, Figure 21A, or as interrupt sources on port pins P24 and P25 respectively, Figure 20. The FIFO NOT EMPTY pin and bit are true as long as there are changes not yet read in the FIFO. As long as the FIFO is not empty, the UPI monitors OBF and loads new Change Words from the FIFO into DBBOUT. Thus, the UPI provides complete FIFO management.


Figure 20. 128 Sensor Matrix Controller


Figure 21B. Sensor Matrix Change Word Format

Internally, the matrix scanning software is programmed to run as a foreground task. This allows the timerl counter to be used by any background task although the hardware configuration leaves only 2 inputs (T0 and T1) plus 2 I/O port pins available. Also, to add a background task, the FIFO would have to be made smaller to accommodate the needed register and data memory space. (It would be possible however to turn the table here and make the scanning software timer/counter interruptdriven where the timer times the scan interval.)

The data memory organization for this application is shown in Figure 22. The upper 16 bytes form the Matrix Map and store the sensor states from the previous scan; one bit for each sensor. The Change Word FIFO occuples the next 40 locations. (The top and bottom addresses of this FIFO are treated as equate variables in the program so that the FIFO size may easily be changed to accommodate the register needs of other tasks.) Register RO serves as a pointer into the matrix map area for comparisons and updates of the sensor status. R1 is a general FIFO pointer. The FIFO is implemented as a circular buffer with In and Out pointer registers which are stored in R4 and R5 respectively. These registers are moved into FIFO pointer R1 for actual transfers into or out of the FIFO. R2 is the Row Select Counter. It stores the number of the row being scanned.


Figure 22. Sensor Matrix Data Memory Map

Register R3 is the Column Counter. This counter is normally set to 00 H ; however, when a change is detected somewhere in a particular row, it is used to inspect each sensor status bit individually for a change. When a changed sensor bit is found, the Row Select Counter and Column Counter are combined to give the sensor's matrix coordinate. This coordinate is temporarily stored in the Change Word Store, register R6. Register R7 is the Compare Result. As each row is scanned, the return information is Exclusive-OR'd with the return information from the previous scan of that row. The result of this operation is stored in R7. If R7 is zero, there have been no changes on that row. A non-zero result indicates at least one changed sensor.
The basic program operation is shown in the flow chart of Figure 23. At RESET, the software initializes the working registers, the ports, and clears the STATUS register. To get a starting point from which to perform the sensor comparisons, the current status of the matrix is read and stored in the Matrix Map. At this point, the UPI begins looking for changed sensors starting with the first row.

Before delving further into the flow, let's pause to describe the general format of the operation. The UPI scans the matrix one row at a time. If no changes are detected on a particular row, the UPI simply moves to the next row after checking the status of DBBOUT and the FIFO. If a change is detected, the UPI must check each bit (sensor) within the row to determine the actual sensor location. (More than one sensor on the scanned row could have changed.) Rather than test all 8 bits of the row before checking the DBBOUT and FIFO status again, the UPI performs the status check in between each of the bit tests. This ensures the fastest response to the master reading previous Change Words from DBBOUT and the FIFO.
With this general overview in mind, let's go first thru the flow chart assuming we are scanning a row where no changes have occurred. Starting at the Scan-andCompare section, the UPI first checks if the entire matrix has been scanned. If it has, the various pointers are reset. If not, the address of the next row is placed on Port 20 thru 23. This selects the desired row. The state of the row is then read on Port 1; the column return lines. This present state is compared to the previous state by retrieving the previous state from the matrix map and performing an Exclusive-OR with the present state. Since we are assuming that no change has occurred, the result is zero. No coordinate decoding is needed and the flow branches to the FIFO-DBBOUT Management section.
The FIFO-DBBOUT Management section simply maintains the FIFO and loads DBBOUT whenever Change Words are present in the FIFO and DBBOUT is clear ( $O B F=0$ ). The section first tests if the FIFO is full. (If we assume our "no-change" row is the first row scanned, the FIFO obviously would not be full.) If it is, the UPI waits until $O B F=0$, at which point the next Change Word is retrieved from the FIFO and placed in DBBOUT. This "unfills" the FIFO making room for more Change Words. At this point, the Column Counter, R3, is checked. For rows with no changes, the Column


Figure 23. Sensor Matrix Controller Flow Chart

Counter is always zero so the test simply falls through. (We cover the case for changes shortly.) Now the FIFO is tested for being empty. If it is, there is no sense in any further tests so the flow simply goes back up to scan the next row. If the FIFO is not empty, DBBOUT is tested again through OBF. If a Change Word is in DBBOUT waiting for the master to read it, nothing can be done and the flow likewise branches up for the next row. However, if the DBBOUT is free and remembering that the previous test showed that the FIFO was not empty, DBBOUT is loaded with the next Change Word and the last two conditional tests repeat.

Now let's assume the next row contains several changed sensors. Like before, the row is selected, the return lines read, and the sensor status compared to the previous scan. Since changes have occurred, the Exclu-sive-OR result is now non-zero. Any is in the result reflect the positions of the changed sensors. This nonzero result is stored in the Compare Result register, R7. At this point, the Column Counter is preset to 8. To determine the changed sensors' locations, the Compare Result register is shifted bit-by-bit to the left while decrementing the Column Counter. After each shift, bit 7 of the result is tested. If it is a one, a changed sensor has been found. The Column Counter then reflected the sensor's matrix column position while the Scan Row Select register holds it row position. These registers are then combined in R6, the Change Word Store, to form the sensor's matrix coordinate section of the Change Word. The 8th bit of the Change Word Store is coded with the sensor's present state (Figure 21). This byte forms the complete Change Word. It is loaded into the next available FIFO position. If bit 7 of the Compare Result had been a zero, that particular sensor had not changed and the coordinate decoding is not performed.

In between each shift, test, and coordinate encode (if necessary), the FIFO-DBBOUT Management is performed. It is the Column Counter test within this section that routes the flow back up to the Change Word Encoding section if the entire Compare Result (row) has not been shifted and tested.

The FIFO is implemented as a circular buffer with IN and OUT pointers (R4 and R5 respectively). The operations of the FIFO is best understood using an example, Figure 24. This series of figures show how the FIFO, DBBOUT, and OBF interact as changes are detected and Change Words are read by the master. The letters correspond to sequential Change Words being loaded into the FIFO. Note that the figures show only a $4 \times 8$ FIFO however, the principles are the same in the $40 \times 8$ FIFO.

Figure 24A shows the condition where no Change Words have been loaded into the FIFO or DBBOUT. In Figure 24B a change, " $A$ ", has been detected, decoded, and loaded into the FIFO at the location equal to the value of the FIFO-IN pointer. The FIFO-IN pointer is then incremented and the FIFO-OUT pointer is reset to the bottom of the FIFO since it had reached the FIFO top. Now that a Change Word is in the FIFO, OBF is checked to see if DBBOUT is empty. Because $O B F=0$, DBBOUT is empty and the Change Word is loaded from the FIFO location pointed at by the FIFO-OUT pointer. This is shown in Figure 24C. Loading DBBOUT automatically
-..n.!yu ..v.n is i..iany roau ny we master resetung OBF. This allows the next Change Word to be loaded into DBBOUT. Note that each time the FIFO is loaded, the FIFO-IN pointer increments. Each time DBBOUT is read the FIFO-OUT pointer increments unless there are no more Change Words in the FIFO. Both pointers wraparound to the bottom once they reach the FIFO top. The remaining figures show more Change Words being loaded into the FIFO. When the entire FIFO fills and DBBOUT can not be loaded (OBF = 1), scanning stops until the master reads DBBOUT making room for more Change Words.

interrupt simply reflects OBF and is handled automatically by the UPI since an EN FLAGS instruction is executed during initialization. The FIFO NOT EMPTY interrupt is generated and cleared as appropriate, each pass through the FIFO management code.

No debouncing is provided although it could be added. Rather, the scan time is left as an equate variable so that it could be varied to account for both debounce time and expected sensor change rates. The minimum scan time for this application is 2 msec when using a 6 MHz clock. Since the matrix controller is coded as a foreground task, scan time simply uses a software delay loop.

The UPI software is included as Appendix B1. Appendix B2 is 8085A test software which builds a Change Word buffer starting at BUFSRT. This software simply polls the STATUS register looking for Change Word Ready to go true. DBBOUT is then read and loaded into the buffer. Now let's move on to an application which combines both the foreground and background concepts.

## Combination I/O Device

The final UPI application was designed especially to add additional serial and parallel I/O ports to the iSBC 80/30. This UPI simulates a full-duplex UART (Universal Asynchronous Receiver/Transmitter) combined with an 8-bit parallel I/O port. Features of the UART include: software selectable baud rates (110, 300, 600, or 1200 baud), double buffering for both the transmitter and receiver, and receiver testing for false state bit, framing, and overrun errors. For parallel I/O, one 8 -bit port is programmable for either input or output. The output port is statically latched and the input port is sampled.
Figure 25 shows the interface of this combination I/O device to the dedicated UPI socket on the iSBC 80/30. The only external requirement is a 76.8 kHz source which serves as the baud rate standard. The internal baud rates are generated as multiples of this external clock. This clock is obtained from one of the 8253 counters. Otherwise, an RS-232 driver and receiver already available for UPI use in serial I/O applications. Sockets are also provided for termination of the parallel port.


Figure 24A-J. FIFO Operation Example
Figure 25. Combination IVO Device

There are three commands for this application. Their format is shown in Figure 26. The CONFIGURE command specifies the serial baud rate and the parallel I/O direction. Normally this command is issued once during system initialization. The I/O command causes a parallel I/O operation to be performed. If the parallel port direction is output, the UPI expects the data byte immediately following an I/O command to be data for the output port. If the port is in the input direction, an I/O command causes the port to be read and the data placed in DBBOUT. The RESET ERROR command resets the serial receiver error bits in the STATUS register.

The STATUS register format is shown in Figure 27. Looking at each bit, bit 0 (OBF) is the DATA AVAILABLE flag. It is set whenever the UPI places data into DBBOUT. Since the data may come from either the receiver or the parallel input port, the F0 and F1 flags (bits 2 and 3) code the source. Thus, when the master finds OBF set, it must decode F0 and F1 to determine the source.

Bit 1 (IBF) functions as a busy bit. When IBF is set, no writes to DBBIN are allowed. Bit 5 is the TxINT (Transmitter Interrupt) bit. It is asserted whenever the transmitter buffer register is empty. The master uses this bit to determine when the transmitter is ready to accept a data character.


Figure 26. Combination I/O Command Format


| F0 | F1 | OPERATION (IBF = 1) |
| :---: | :---: | :---: |
| 0 | 0 | NO OPERATION |
| 0 | 1 | PARALLEL IO DATA |
| 1 | 0 | SERIAL I/O DATA |
| 1 | 1 | COMMAND ERROR |

Bits 6 and 7 are receiver error flags. The framing error flag, bit 6, is set whenever a character is received with an invalid stop bit. Bit 7, overrun error, is set if a character is received before the master has read a previous character. If an overrun occurs, the previous character is overwritten and lost. Once an error occurs, the error flag remains set until reset by a RESET ERROR command. A set error flag does not inhibit receiver operation however.

Figure 28 shows the port pin definition for this application. Port 1 is the parallel I/O port. The UART uses Port 2 and the Test inputs. P20 is the transmitter data out pin. It is set for a mark and reset for a space. P23 is a transmitter interrupt output. This pin has the same timing as the TxINT bit in the STATUS register. It is normally used in interrupt-driven systems to interrupt the master processor when the transmitter is ready to accept a new data character.

The OBF flag is brought out on P24 as a master interrupt when data is available in DBBOUT. P26 is a diagnostic pin which pulses at four times the selected baud rate. (More about this pin later.) The receiver data input uses the TO input. One of the Port 2 pins could have been used, however, the software can test the TO in one instruction without first reading a port.
The T1 input is the baud rate external source. The UART divides this input to determine the timing needed for the selected baud rate. The input is a non-synchronous 76.8 kHz source.

Internally, when the CONFIGURE command is received and the selected baud rate is determined, the internal timer/counter is loaded with a baud rate constant and started in the event counter mode. Timer/counter interrupts are then enabled. The baud rate constant is selected to provide a counter interrupt at four times the desired baud rate. At each interrupt, both the transmitter and receiver are handled. Between interrupts, any new commands and data are recognized and executed.

As a prelude to discussing the flow charts, Figure 29 shows the register definition. Register Bank 0 serves the UART receiver and parallel I/O while Register Bank 1 handles the UART transmitter and commands. Looking at RBO first, R3 is the receiver status register, RxSTS. Reflected in the bits of this register is the current receiver status in sequential order. Figure 30 shows this bit definition. Bit 0 is the Rx flag. It is set whenever a possible start bit is received. Bit 1 signifies that the start bit is good and character construction should begin with the next received bit. Bit 1 is the Good Start flag. Bit 2 is the Byte Finished flag. When all data bits of a character are received, this flag is set. When all the bits, data and stop bits are received, the assembled character is loaded into the holding register (R4 in Figure 29) bit 3, the Data Ready flag, is set. The foreground routine which looks for commands and data continuously, looks at this bit to determine when the receiver has received a character. Bits 4 and 5 signify any error conditions for a particular character.
The parallel I/O port software uses bits 6 and 7 . Bit 6 codes the I/O direction specified by the last CONFIGURE command. Bit 7 is set whenever an I/O command is received. The foreground routine tests this bit to determine when an I/O operation has been requested by the master.

As was mentioned, R4 is the receiver holding register. Assembled characters are held in this register until the foreground routine finds DBBOUT free, at which time the data is transferred from R4 to DBBOUT. R5 is the receiver tick counter. Recall that counter interrupts occur at four times the baud rate. Therefore, once a start bit is found, the receiver only needs to look at the data every four interrupts or tick counts. R5 holds the current tick count.

| 63 32 | USER RAM (NOT USED) |
| :---: | :---: |
| 31 | AC TEMP. STORE |
| 30 | COMMAND STORE |
| 29 | Tx STATUS-TxSTS |
| 28 | Tx BUFFER |
| 27 | TX SERIALIZER |
| 26 | TX TICK COUNTER |
| 25 | BAUD RATE CONSTANT |
| 24 | NOT USED |
| 23 | STACK (ONE LEVEL USED) |
| 7 | STATUS STORE |
| 6 | Rx DESERIALIZER |
| 5 | RX TICK COUNTER |
| 4 | Rx HOLDING |
| 3 | Rx STATUS-RxSTS |
| 2 | NOT USED |
| 1 | NOT USED |
| 0 | NOT USED |

REGISTER BANK 1

REGISTER BANK 0

Figure 29. Combination I/O Register Map

RXSTS FORMAT


Figure 30. RxSTS Register
R6 is the receiver de-serializing register. Data characters are assembled in this register. R6 is preset to 80 H when a good start bit is received. As each bit is sampled every four timer ticks, they are rotated into the leftmost bit of R6. The software knows the character assembly is complete when the original preset bit rotates into the carry.
An image of the upper 4 bits of the STATUS register is stored in R7. These bits are the TxINT, Framing and Overrun bits. This image is needed since the UPI may load the upper 4 STATUS register bits from its accumulator; however, it cannot read STATUS directly.

In Register Bank 1 (Figure 29), R1 holds the baud rate constant which is found from decoding the baud rate select bits of the CONFIGURE command. The counter is reloaded with this constant every timer tick. Like the receiver, the transmitter only needs to update the transmitter output every four ticks. R2 holds the transmitter tick count. The value of R2 determines which portion of the data is being transmitted; start bit, data bits, or stop bit. The transmit serializer is R3. R3 holds the data character as each character bit is transmitted.

R4 is the transmitter holding register. It provides the double buffering for the transmitter. While transmitting one character, it is possible to load the next character into R4 via DBBIN. The TxINT bit in STATUS and pin on Port 2 reflect the "fullness" of R4. If the holding register is empty, the interrupt bit and pin are set. They are reset when the master writes a new data byte for the transmitter into DBBIN. The transmitter Status register (TxSTS) is R5. Like RxSTS, TxSTS contains flag bits which indicate the current state of the transmitter. This flag bit format is shown in Figure 31.

TxSTS bit 0 is the Tx flag. It is set whenever the transmitter is transmitting a character. It is set from the beginning of the start bit until the end of the stop bit. Bit 1 is the Tx Request flag. This bit is set by the foreground routine when it transfers a new character from DBBIN to the Tx Holding register, R4. The transmitter software uses this flag to tell if new data is available. It is reset when the transmitter transfers the character from the holding register to the serializer.
Bit 2 is the Pipelined Tx Data Bit. The transmitter uses a pipelining technique which sets up the next output level in bit 2 after processing the current timer tick. The output level is always changed at the same point after a timer tick interrupt. This technique ensures that no bit timing distortion results from different length processing paths through the receiver and transmitter routines.


Figure 31. TxSTS Register

Bit 3 of TxSTS is the Start Bit flag. It is set by the transmitter when the start bit space is set up in the Pipelined Data Bit. This allows the transmitter to differentiate between the start bit and data bits on following timer ticks.

The flow charts for this application are shown in Figures 32A-F. At reset, the INIT routine is executed which initializes the registers and port pins. After initialization, IBF and OBF are tested in MNLOOP. These flags are tested continually in this loop. If IBF is set, F1 is tested for command or data and execution is transferred to the appropriate routine (CMD or DATA). If IBF $=0, O B F$ is checked. If OBF = 0 (DBBOUT is free), the Rx Data Ready and I/O flags in RxSTS are tested. If Rx Data Ready is set, the received data is retrieved from the Rx Holding register and transferred to DBBOUT. Any error flags associated with that data are also transferred to STATUS. If the I/O flag is set and the I/O direction is input, Port 1 is read and the data transferred to DBBOUT. In either case, F0 and F1 are set to indicate the data source.

If IBF is set by a command write to DBBIN, CMD reads the command and decodes the desired operation. If an



Figure 32B. CMD Flow Chart

I/O operation is specified, the I/O flag is set to indicate to the MNLOOP and DATA routines that an I/O operation is to be performed. If the command is a CONFIGURE command, the constant for the selected baud rate is loaded into both Baud Rate Constant register and the timer/counter. The timer/counter is started in the event counter mode and timer/counter interrupts are enabled. In addition, the I/O port is initialized to all 1 's if the I/O direction bit specifies an input port. If the command is a RESET ERROR command, the two error flags in STATUS are cleared.

If the IBF flag is set by a data write, the DATA routine reads DBBIN and places the data in the appropriate place. If the I/O flag is set, the data is for the output port so the port is loaded. If the I/O flag is reset, the data is for the UART transmitter. Data for the transmitter resets the TxINT bit and pin plus sets the Tx Request flag in TxSTS. The data is transferred to the Tx Holding register, R4.

Once a CONFIGURE command is received and the counter started, timer/counter interrupts start occurring at four times the selected baud rate. These interrupts cause a vector to the TIMINT routine, Figure 32D. A 76.8 kHz counter input provides a $13.02 \mu \mathrm{~s}$ counter resolution. Since it requires several UPI instruction cycles to reload the counter, the counter is set to two counts less than the desired baud rate and the counter is reloaded in TIMINT synchronous with the second low-going transition after the interrupt. Once the counter is reloaded, an output port (P26) is toggled to give an external indication of internal counter interval. This is a helpful diag-
nostic feature. After the tick sample output, the pipelined transmitter data in TxSTS is output to the TxD pin. Although this occurs every timer tick, the pipelined data is changed only every fourth tick.


Figure 32D. TIMINT Flow Chart

The receiver is now handled, Figure 32E. The RX flag in RXSTS is examined to see if the receiver is currently in the process of receiving a character. If it is not, the RxD input is tested for a space condition which might indicate a possible start bit. If the input is a mark, no start bit is possible and execution branches to the transmitter flow, XMIT. If the input is a space, the Rx flag is set before proceeding with XMIT.
If the Rx flag is found set when entering RCV, the receiver is in the process of receiving a character. If so, the Start Bit flag is then tested to determine if a good start bit so the Start Bit flag is set, the Rx Tick Counter is initialized to four, and the Rx De-serializer initialized to 80 H . A mark indicates a bad start bit so the Rx flag is reset to abort the reception.
start bit so the Start Bit flag is set, the Rx tick counter is initialized to four, and the Rx deserializer initialized to 80 H . A mark indicates a bad start bit so the Rx flag is reset to abort the reception.
If the Start Bit flag is set, the program is somewhere in the middle of the received character. Since the data should be sampled every fourth timer tick, the Tick Counter is decremented and tested for zero. If non-zero no sample is needed and execution continues with


XMIT. If zero, the tick counter is reset to four. Now the Byte Finished flag is tested to determine if the data sample is a data or stop bit. If reset, the sample is a data bit. The sample is done and the new bit rotated into the Rx deserializer. If this rotate sets the carry, that data bit was the last so the Byte Finished flag is set. If the carry is reset, the data bit is not the last so execution simply continues with XMIT.

Had the Byte Finished flag been set, this sample is for the stop bit. The RxD input is tested and if a space, the Framing Error flag is set. Otherwise, it is reset. Next, the Rx Data Ready flag is tested. If it is set, the master has not read the previous character so the Overrun Error flag is set. Then the Rx Data Ready flag is set and the received data character is transferred into the Rx Holding register. The Rx, Start Bit, and Byte Finished flags are reset to get ready for the next character.

Execution of the transmitter routine, XMIT, follows the receiver, Figure 32F. The transmitter starts by checking the Start Bit flag in TxSTS. Recall that the actual transmit data is output at the beginning of the timer routine. The Start Bit flag indicates whether the current timer tick interrupt started the start bit. If it is set, the pipelined data output earlier in the routine was the start of the start bit so the flag is reset and the Tx tick counter is initialized. Nothing else is done this timer tick so the routine returns to the foreground.

If the Start Bit flag is reset, the Tx tick counter is incremented and tested. The test is performed module 4. If the counter mod 4 is not zero, it has not been four ticks since the transmitter was handled last so the routine simply returns. If the counter mod 4 is zero, it is time to handle the transmitter and the Tx flag is tested.


Figure 32F. XMIT Flow Chart

The Tx flag indicates whether the transmitter is active. If the transmitter is inactive, no character is currently being transmitted so the Tx Request flag is tested to see if a new character is waiting in the Tx buffer. If no character is waiting ( $T x$ Request Flag $=0$ ), the $T x$ interrupt pin and bit are set before returning to the foreground. If there is a character waiting, it is retrieved from the buffer and placed in the Tx serializer. The Tx Request flag is reset while the Tx and Start Bit flags are set. A space is placed in the Tx Pipelined Data bit so a start bit will be output on the next tick. Since the Tx buffer is now empty, the Tx interrupt bit and pin are set to indicate the availability of the buffer to the master. The routine then returns to the foreground.
If the tick counter mod 4 is zero and the Tx flag indicates the transmitter is in the middle of a character, the tick counter is checked to see what transmitter operation is needed. If the counter is $28 \mathrm{H}(40 \mathrm{D})$; all data bits plus the stop bits are complete. The character is therefore done and the Tx flag is reset. If the counter is 24 H (36D), the data bits are complete and the next output should be a mark for the stop bit so a mark is loaded into the Tx Pipelined Data bit.
If neither of the above conditions are met for the counter, the transmitter is some place in the data field, so the next data bit is rotated out of the Tx serializer into the Pipelined Data bit. The next tick outputs this bit.
At this point the program execution is returned to the foreground.
That completes the discussion of the combination I/O device flow charts. The UPI software listing is shown in Appendix C1. Appendix C2 is example 8085A driver software.
Several observations concerning the drivers are appropriate. Notice that since the receiver and input port of the UPI use the OBF flag and interrupt output, the interrupt and flag are cleared when the master reads DBBOUT. This is not true for the transmitter. There is always some time after a master write of new transmitter data before the transmitter interrupt bit and pin are cleared. Thus in an interrupt-driven system, edgesensitive interrupts should be used. For polled-systems, the software must wait after writing new data for IBF $=0$ before re-examining the Tx Interrupt flag in STATUS.
Notice that this application uses none of the user Data Memory above Register Bank 1 and only 361 bytes of Program Memory. This leaves the door open for many improvements. Improvements that come to mind are increased buffering of the transmit or received data, modem control pins, and parallel port handshaking inputs.
This completes our discussion of specific UPI applications. Before concluding, let's look briefly at two debug techniques used during the development of these applications that you might find useful in your own designs.

## DEBUG TECHNIQUES

Since the UPI is essentially a single-chip microcomputer, the classical data, address, and control buses are
not available to the outside world during normal operation. This fact normally makes debugging a UPI design difficult; however, certain "tricks" can be included in the UPI software to ease this task.
If a UPI is handling multiple tasks, it is usually easier to code and debug each task individually. This is fairly standard procedure. Since each task usually utilizes only a subset of the total number of I/O pins, coding only one task leaves some I/O pins free. Port output instructions can then be added in the task code being debugged which toggle these unused pins to determine which section of task code is being executed at any particular time. The task can also be made to "wait" at various points by using an extra pin as an input and adding code to loop until a particular input condition is met.
One example of using an extra pin as an output is included in the combination serial/parallel device code. During initial development the receiver was not receiving characters correctly. Since this could be caused by incorrect sampling, three lines of code were added to toggle bit 6 of Port 2 at each tick of the sample clock. This code is at lines 184 and 185 of the listing. Thus by looking at the location of the tick sample pulse with respect to the received bit, the UPI sampling interval can be observed. The tick sample time was incorrect and the code was modified accordingly. Similar techniques could be applied at other locations in the program.
The EPROM version of the UPI (8741A) also contains another feature to aid in debug: the capability to single step thru a program. The user may step thru the program instruction-by-instruction. The address of the next instruction to be fetched is available on Port 1 and the lower 2 bits of Port 2. Figure 33 shows the timing used in the discussion below. When the Single Step input, $\overline{\mathrm{SS}}$, is brought low, the internal processor responds by stopping during the fetch portion of the next instruction. This action is acknowledged by the processor raising the SYNC output. The address of the instruction to be fetched is then placed on the port pins. This state may be held indefinitely. To step to the next instruction, $\overline{\mathrm{SS}}$ is raised high, which causes SYNC to go low, which is then used to return $\overline{\mathrm{SS}}$ low. This allows the processor to advance to the next instruction. If $\overline{\mathrm{SS}}$ is left high, the processor continues to execute at normal speed until $\overline{\mathrm{SS}}$ goes low.


Figure 33. Single Step Timing
the UPI executes normally. When switched to STOP, the preset is removed and the next low-going transition of SYNC causes the 7474 to clear, lowering $\overline{\text { SS }}$. While SYNC is low, the port data is valid and the current instruction is executing. Low SYNC is also used to enable the tri-state buffers when the ports are used as inputs. When execution is complete, SYNC goes high. This transition latches the valid port data in the 74LS374s. SYNC going high also signifies that the address of the next instruction will appear on the port pins. This state can be held indefinitely with the address data displayed on the LEDs.

When the $\mathbf{S} 2$ is depressed, the 7474 is set which causes $\overline{\mathrm{SS}}$ to go high. This allows the processor to fetch and execute the instruction whose address was displayed. SYNC going low during execution, clears the 7474 lowering $\overline{\mathrm{SS}}$. Thus the processor again stops when execution is complete and the next fetch is started.

All UPI functions continue to operate while single stepping (the processor is actuallly executing NOPs internally while stopped). Both IBF and timer/counter interrupts can be serviced. The only change is that the interval timer is prescaled on single stepped instructions and, of course, will not indicate the correct intervals in real time. The total number of instructions which would have been executed during a given interval is the same however.
mine when to run and stop. If you would like to step thru a particular section of code, an extra port pin could replace switch S1. Extra instructions would then be added to lower the port when entering the code section and raise the port when exiting the section. The program would then stop when that section of code is reached allowing it to be stepped through. At the end of the section, the program would execute at normal speed.

## CONCLUSION

Well, that's it. Machine readable (floppy disk or paper tape) source listings of UPI software for these applications are available in Insite, the Intel library of userdonated programs. Also available in Insite are the source listings for some of Intel's pre-programmed UPI products. These products are:

- 8278 Keyboard Display Controller
- 8295 Dot Matrix Printer Controller.

Other pre-programmed UPIs are the 8294 Data Encryption Unit and the 8292 GPIB (IEEE-488) Controller.

For information about Insite, write to:
Insite
Intel Corp.
3065 Bowers Ave.
Santa Clara, Ca 95051


Figure 34. Single Step External Circuitry

## Appendix A1

## APPENDIX A1

ISIS-II MCS-48/UPI-41 MACRO ASSERELER, V2. 8


LOC OBJ SEQ SOURCE STATEMENT


## APPENDIX A1 (Continued)





## APPENDIX A1 (Continued)



253
END

USER SMMBOLS

| BLPMK | 031F | BLKMAP | C00E | CHO | 0300 | CH 1 | 8301 | CH2 | 0382 | CH3 | 0303 | CH4 | 0394 | an | 8365 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CH6 | 8306 | CH7 | 0307 | CH8 | 0388 | CH9 | 8309 | CHP | 8389 | CHPPOS | 031E | CHB | 8368 | CHC | 039C |
| CHD | 0360 | CHDRSH | 0310 | CHDP | 0318 | CHE | 039E | CFF | 9385 | CHG | 0311 | CHH | 0312 | CHI | 0313 |
| CHJ | 0314 | CHL | 0315 | CHN | 0316 | CHO | 8317 | CHP | 0318 | CHR | 0319 | CHI | 031A | CHJ | 0318 |
| CHY | 031C | DISPLA | 601F | DPOINT | 0058 | INPUT | 8038 | L00P | 0010 | RETURN | 0053 | SETIME | 0032 | START | 8009 |

ASSEMELY COMPLETE, ND ERRORS

Appendix A2

| LOC OBJ | SEX | SOURCE STATEIENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 1; |  |  |  |
|  | $2 ; 8885$ SUBROUTINE TO DISPLRY THE 8-DIGIT BUFFER STPRTING |  |  |  |
|  | 3 ;at THE LOCATION POINTED AT BY MSGSRT ON THE UPI-CONTROLLED |  |  |  |
|  | 4 ; LED DISPLAYY. |  |  |  |
|  | 5 ; |  |  |  |
|  | 6 ; INPUTS:MSGSRT - MESSAGE START LOCATION POINTER |  |  |  |
|  | 7 ;DESTROYS: A, F/F'S |  |  |  |
|  | 8 ; CALSS: OUTCHR |  |  |  |
|  | 9 ; |  |  |  |
| 4890 | 18 | ORG | 46084 |  |
| 8055 | 11 status | EQU | BESH | ; UPI STATUS PORT |
| 8082 | 12 IBF | EQU | 82 H | ; WFI IBF FLAG MPSK |
| 68E4 | 13 DEBIN | EQU | BE4H | ; UPI DEBIN PORT |
|  | 14 ; |  |  |  |
| 4800 E5 | 15 DSPLRY: | PUSH | H | ; SPYE HL |
| 4801 cs | 16 | PUSH | B | ; SAVE BC |
| 4002282849 | 17 | LHLO | MSGSRT | ; LOAD HL HITH MESSAGE START PRR |
| 48850689 | 18 | WII | B, $\mathrm{CCH}^{\text {c }}$ | ; initialize digit counter |
| 4807 TE | 1951 | Mov | A, $M$ | ; GET CHR FROH PUFFER |
| $4088 \mathrm{E61F}$ | 29 | ANI | 1FH | ; MAKE IT 5 BIIS |
| 480en 88 | 21 | ADO | B | ;f00 IN DIGIt COUNIER |
| 489845 | 22 | HOY | C, A | ; SAVE TOTAL IN C |
| 460C CD1040 | 23 | CALI | OUTCHR | ; OUTPUT CHR PLUS LOCATION TO UPI |
| 480F 78 | 24 | Hov | A, B | ; GET DIGIT COUNTER |
| 4010 C620 | 25 | fid | 28 H | ; IMC FOR NEXT DIGIT |
| 4812 DA1A49 | 26 | JC | EXIT | ; DONE IF CPRRY SET |
| 401547 | 27 | MOY | B, A | ; RESTORE DIGIT COUNTER |
| 401623 | 28 | INX | H | ; INC RESSAGE POINTER |
| 4917 C30740 | 29 | JP | 51 | ; GO GEI MEXT CHR |
|  | 30 ; |  |  |  |
| 4018 C1 | 31 ExIT: | POP | B | ; RESTORE EC |
| 4818 E1 | 32 | POP | H | ; RESTORE HL |
| 491C C9 | 33 3; | RET |  | ; RETURN |
|  |  |  |  |  |
|  | 35 ; SUBROUTINE TO OUTPUT CHR TO UPI |  |  |  |
|  | 36 ; |  |  |  |
| 4910 UBE5 | 37 OUTCHR: | IN | status | ; REPD UPI STATUS |
| 4017 E682 | 38 | ANI | IBF | ; LOOK AT IGF |
| 4821 C21D40 | 39 | JNZ | OUTCHR | ; HAIT UNTIL IEF=9 |
| 482479 | 48 | How | A, C | ; GET CHR |
| 4825 D3E4 | 41 | OUT | D8BIN | ; OUTPUT CHR TO UPI DEEIN |
| 4027 C9 | 42 | RET |  | ; RETURN |
|  | 43 ; |  |  |  |
| 8982 | 44 MSGSRT: DS |  | 82H | ; LOCATION OF MESSAGE STRRT POINTER |
|  | 45 ; |  |  |  |

## Appendix B1

ISIS-II MC5-48/VPI-41 MPCRO ASSERELER, Y2 0

LOC OBJ


## APPENDIX B1 (Continued)



| LOC OBJ | SEQ | SOURCE STATERENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 78; ******* | ***** | *********** | ***************************************** |
|  | 79 ; |  |  |  |
|  | 89 ; |  |  | ALIZATION |
|  | 81 ; |  |  |  |
|  | 82 ; THE PRO | SGPAM | PRTS RT THE | ONING COOE UPON RESET. WITHIN |
|  | 83 ; THIS IN | IITIPL | ATION SECTIO | E REGISTERS THit maintain the matrix |
|  | 84 ; MPP, FIF | 0 PID | ON SCPMNIMG | SET UP. PORT 1 IS SET HIGH FOR USE |
|  | 85 ; AS PN I | INPUT | RT FOR THE CO | S STATUS. BIT 4 OF STRTUS REGISTER IS |
|  | 86 ; HRITTEN | TO | VEY A FIFO E | CONDITION. IHE INITIPL COLUN STATUS |
|  | 87 ; OF R PL | THE R | $S$ IN THE SEN | MRTRIX IS THEN RERD INTO THE MRTRIX |
|  | $\begin{aligned} & 88 \text {; MPP. } \\ & 89 \text {; EMPELED. } \end{aligned}$ |  | MATRIX MAP | ILLED THE OBF INTERRUPT (FORT 2-4) IS |
|  | 90 ; |  |  |  |
|  | 91 ; ******* | ***** | ************ | ****************************************** |
|  | 92 ; |  |  |  |
| 8000 | 93 | ORG | 8 |  |
| 8000 883F | 94 INITHX: | HOU | R8, ${ }^{\text {a }}$ 3FH | ; MRTRIX MAP POINTER REGISTER 10P FDDRES5 |
| 0602 BRAF | 95 | HOY | R2, \% W FH | ; SCAN RON SELECT REGISTER, TOP RON |
| 8004 BC88 | 96 | MOY | R4, \%FIFOBA | ; FIFO INPUT RDDRESS REGISTER, BOTTOM OF FIFO |
| 8006 802F | 97 | HOY | R5, \%FIFOTA | ;FIFO OUTPUT PDDRESS REGISTER, TOP OF FIFO |
| 6088 89FF | 98 | ORL | P1, \%FFF | ; INITIALIZE PORT 1 HICH FOK INPUTS |
| 8008 2390 | 99 | MOW | A \% \# | ; INITIPLIZE STATUS REGISTER, FIFO EMPIY |
| 88CC 90 | 180 | MOW | STS, A | ; RRITE TO STATUS REGISTER, BITS 4-7 |
| 8050 FA | 101 FILLX: | HOY | A, R2 | ; SCAN RON SELECT TO ACCUMLATOR |
| BCEE 3 A | 102 | OTL | P2, $A$ | ; OUTPUT SCPN RON SELECI TO PORT 2 |
| 800769 | 103 | IN | A, P1 | ; INPUT COLUN STRTUS PORT 1 |
| 6010 A0 | 104 | HON | ERC, $A$ | ; LOPD MATRIX MPP HITH COLUN STATUS |
| 0011 FA | 185 | HOW | A, R2 | ; CHECK SCAN RON SELECT REGISTER YFLLE FOR 0 |
| $8012 \mathrm{C618}$ | 186 | JZ | OBFINT | ; IF O EMPBLE OBF INTERRUPT |
| 0014 C8 | 187 | DEC | R 0 | ; DECREMENT TO NEXT MATRIX MPP RDDRESS |
| 0015 CA | 188 | DEC | R2 | ; DECREIENT TO SCPN NEXT RON |
| 8016 946D | 189 | JPP | FILIMX | ;FILL NEXT MATRIX MPP RDDRESS |
| 0018 BR10 | 110 OBFINT: | HOY | R2, $\mathrm{MaH}^{(1)}$ | ; BIT 4 HIGH IN RON SCPN SELECT REGISIER |
| 8018 FA | 111 | MON | A, R2 | ; RON SCAN SELECT YFLLE TO FCCUMLATOR |
| 601838 | 112 | OML | P2, $A$ | ; INITIRLIZE PORT 2, BII 4 FOR "EN FLRGSS" |
| 801C F5 | 113 | EN | FLPGS | ; EMPBLE OBF INTERKUPT POR1 2 , BIT 4 |
|  | 114 ; |  |  |  |
|  | 115 SEJECT |  |  |  |


| LOC OBJ | SEQ SOURCE STATEMENT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 116; *********************************************************************** |  |  |  |
|  | 117 ; |  |  |  |
|  | 118 ; | SCAN ARD COMPRRE |  |  |
|  | 119 ; |  |  |  |
|  | 129 ; THE FOLLONING COOE IS THE SCAN RND CONPPRE SECTION OF THE PROGRAM. |  |  |  |
|  | 121 ; UPON ENTERING THIS SECTION A CHECK IS PFDE TO SEE IF IHE ENTIRE MHTRIX |  |  |  |
|  | 122 ; HAS BEEN SCFMMED. IF 50 THE REGISTERS THAT MAINTAIN THE MRTRIX MAP AMD RON |  |  |  |
|  | 123 ; SCANNING PRE RESET TO THE BEGIFNING OF THE SENSOR MATRIX. IF THE ENTIRE |  |  |  |
|  | 124 ; MATRIX HASNT BEEN SCPMMED ThE REGISTERS INCREIENT TO SCPN THE NEXI ROH. |  |  |  |
|  | 125 ; FROM THIS POINT ON THE RON SCAN SELEET REGISTER IS USED FOR THO FUNCTIONS. 126 ; BITS 0-3 FOR SCAWNING AND BITS 4 AND 5 FOR THE EXTERHPL INTERRUPTS. IHUSLY |  |  |  |
|  |  |  |  |  |
|  | 127 ; PLLL USPGE OF THE REgISTERS IS DONE BY LOGICRLLY MRSKING IT 50 AS TO ONLY |  |  |  |
|  | 128 ; PFFECT THE FUNCTION DESIRED. OUCE THE REGISTERS ARE RESET, OUE RON OF IHE |  |  |  |
|  | 129 ; SENSOR MATRIX IS SCFMMED. A DELRY IS EXECUTED TO RDJUST FOR SCRN TIME |  |  |  |
|  | 138; (DEBOLNCE). A BYTE OF COLUN STATUS IS THEN REPD INTO THE MATRIX MRP. |  |  |  |
|  | 131 ; AT THE TIME THE NEW COLUN STRTUS IS COHPRPRED TO THE OLD. THE RESULT IS |  |  |  |
|  | 132 ; STORED IN THE COHPRRE REGISTER. THE PROGRPM IS THEN RUNTED ACCORDING 10 |  |  |  |
|  | 133 ; HETHER OR NOI A CHAMUE HAS DETECTED. |  |  |  |
|  | 134 ; |  |  |  |
|  | $135 ;$ ********************************************************************* |  |  |  |
|  | 136; |  |  |  |
| 8010 FR | 137 PDJREG: | MOV | A, R2 | ; SCAN ROH SELECT TO ACCUMULATOR |
| 6015 53PF | 138 | PML | A, \#EFH | ; CHECK FOR 8 SCPN YFLUE ORLY, MOT INTERRUPT |
| 0820 C626 | 139 | J2 | RSETRG | ; IF 0 RESET REGISTERS |
| $8822 \mathrm{C8}$ | 148 | DEC | R0 | ; DECREMENT MRTRIX MAP POINTER |
| 8023 CA | 141 | DEC | R2 | ; DECREMENT SCPN RON SELELT |
| 0024 842C | 142 | JMP | SCAWTX | ; SCAN MATRIX |
| 0826 883F | 143 RSEIRG: | HON | R8, 3FFH | ; RESET MRTRIX MPP POINTER REGISIER, TOP RDOKESS |
| 6828 FA | 144 | HOY | A, R2 | ; SCPN RON SELECT TO ACCUNHLATOR |
| 6029 438F | 145 | ORL | A, \%PFH | ; RESET SCAN RON SELECT, HO INTERRUPT CHPINGE |
| 0828 PR | 146 | HOY | R2.A | ; SCAN RON SELECT REGISTER |
| COCC FA | 147 SCP\%NX: | HOU | A, R2 | ; SCAN RON SELECT TO PCClPMLATOR |
| 6020 3月 | 148 | OUTL | P2, $A$ | ; OUTPUT SCPN RON SELECT TO PORT 2 |
| 602E B69F | 149 | HON | R3, \#SCPNTM | ; SET DELRY FOR OUIPUT SCAN TIME |
| 6030 EB30 | 150 DELAY2: | DJNQ | R3, DELAY2 | ; DELAY |
| 003299 | 151 | IN | A, P1 | ; INPUT COLUN STRTUS FROM PORT 1 TO FCCMMLLATOR |
| 003320 | 152 | XCH | A, ERP | ; STORE MEN COLUN STRTUS SAVE OLD IN FCCLMLLATOR |
| 003400 | 153 | XRL | A, ERO | ; COHPRRE OLD WITH NEH COLUN STATUS |
| 6035 fF | 154 | MON | R7, $\boldsymbol{A}$ | ; SAME COMPRRE RESULT IN COHPFRE REGISTER |
| $0036 \mathrm{C669}$ | 155 | J2 | CHFFUL | ; IF THE SPWE, CHECK IF FIFO 15 FUL |
|  | 156 ; |  |  |  |
|  | 157 SEJECT |  |  |  |

LOC OBJ SEQ SOURCE STRTEMENT




RSSEMBLY COMPLETE, NO ERRORS

All mnemonics copyrighted © Intel Corporation 1976.

## Appendix B2

LOC OBJ SEQ SOURCE STATEIENT

1;
2 ; SUBROUTIHE TO RERD RLL CHYNGES IN THE UPI RND BUILD A BUFFER 3 ; STARTIMG AT BUFSRT. REL B CONTAIMS THE MUBEER OF CHPNCES 4 ; UPON EXIT. THE MPXIMM MNBER OF CHPNEES IN RNY OUE CRLL $5 ; 15255$.
6 ;
7 ; INPUTS: NOTHING
8 ;OUTPUTS: CHANGE MORD BUFFER AT BUFSRT
9; CHANGE MORD CONT IN REG B
10 ;CALLS: NOTHING
11 ;

| 4809 | 12 | ORG | 4800\% |  |
| :---: | :---: | :---: | :---: | :---: |
| 0065 | 13 STATUS | EQU | BE5H | ; UPI STAUS PORT |
| 00E4 | 14 DEBOUT | EQU | BEMH | ; UPI DBBOUT PORT |
| 0010 | 15 FIF0 | EQU | 10 H | ; FIFO NOT ENPTY HPSK |
| 8001 | 16 OBF | EQU | 81H | ; OBF PASK |
| 4300 | 17 BUFSRT 18 ; | EQU | 4380\% | ; BUFFER START LOCATION |
| 4690218043 | 19 STRRT: | LXI | H, BUFSRT | ; INITIRLIZE BuFFER POINTER |
| 40030680 | 28 | NII | B, 80H | ;CLEPR CHWNGE HORD COUNTER |
| 4885 D8E5 | 21 P0LL1: | IN | STATUS | ; READ UPI STATUS |
| 4697 E611 | 22 | fnI | FIFO OR 089 | ; TEST FIFO NOT EPPTY AND OBF |
| 4809 C8 | 23 | R2 |  | ; RETURN IF ZERO |
| 40en DBE5 | 24 | IN | Status | ; READ UPI STATUS |
| $409 C$ E601 | 25 | ANI | 08 F | ; TEST OPF FLRG |
| 480E CPO540 | 26 | JZ | POL1 | ; ${ }_{\text {alit }}$ IF NOT REFOY |
| 4011 D8E4 | 27 | IN | D880UT | ; REFD CHANGE MORD |
| 401377 | 28 | Hov | M, $\boldsymbol{H}$ | ;LORD PUFFER MITH CHPNGE HORD |
| 401423 | 29 | INX | H | ; INC BUFFER POINTER |
| 401504 | 30 | INR | B | ; INC CHFNGE MORD CONNTER |
| 4016 C8 | 31 | RZ |  | ; EXIT IF CONNTER $=256$ |
| 4817 C38540 | 32 | JTP | POLI | ; CHECK IF MORE CHANGE MORDS |
|  | $\begin{aligned} & 33 \text {; } \\ & 34 \text { END } \end{aligned}$ |  |  |  |

## Appendix C1

ISIS-II MCS-48/UPI-41 MACRO ASSERELER, 12.0
AP-41 CONBINGTION I/O DEVICE
LOC OBJ
SEQ SOURCE STATEENT

1 月H0042
$2 ; * * * * * * * * * * * * * * * * * * * * * * * * * 1 N 100 * * * * * * * * * * * * * * * * * * *+* \$ * * * * * * * * * * * * * * * * *$
3;
4 ; THIS UPI-41 PROGRFM IRPLEEENTS A FULL-DUPLEX UPRT HITH ON-CHIP
5 ; Bfud rate generation In cormination with fin 8-BIT PrRalle I/o
6 ;PORT. THE BFID RAIE IS SELECTPELE FROM 110101200 日RUD. THE
7 ; PRRRLLEL I/O PORI 15 PROGRFWHRLE FOR EITHER INPUT OK OUTPUT.
8 ;
9 ; INTERRLPT OUTPUTS ARE RYAILABLE FOR DATA RYMILPBLE ON THE RECEIVER 10 ; AND PPRRLLEL INPUT. IHE STATUS REGISTER MUST BE READ TO DETERHINE 11 ; HICH SOURCE CRUSED THE INTERRUPT. THE FLAGS FO PND FI COOE THE 12 ; INTERRLPT SOURCE. FO AND FI RLSO GIVE PN INDICATION OF COMARND 13 ;ERKORS.
14 ;

16 ;
17 ; REGISTER DEFINIIION
18; R89
19 ;
20; 0 NOT USED NOT USED
21; 1 HOT USED BRLD RATE CONSTRNT
22; 2 NOT USED TX TICK COUNTER
23; 3 RX STATUS (RXSTS) TX SERIFLIIER
24; 4 RX HOLDING TX BUFFER
25; 5 RX TICK CONNTER TX STHTUS (TXSTS)
26; 6 RX DESERIRLIZER COHAND STORE
27; 7 STATUS REG STORE ACC. INTERRUPT SRYE
28 ;

39 ;
31 SEJECT

32 ;

34 ;
35 ; COMNADS
36 ;
37; CONFIGURE: 000ABCDP
38; $\quad A-1200$ BRID SELECT
39 ; B - 600 ExHD SELECT
40 ; C - 300 bfld SELECT
41; D-110 BFAD SELECT
42; E - PRRFLLEL IN DIRECTION
43; 0-1NPUT
44; 1-0UTPUT
45;
46; 1/0: 10000000 (PERFORM I/O OPERATION)
47; RESET ERROR:11000000 (RESET RX ERROR IN STATUS)
48;

50;
51 ; STATUS REGISTER DEFINITIOA
52 :

| 53; | BIT |  | DEFIMITION |
| :---: | :---: | :---: | :---: |
| 54 ; | -- |  |  |
| 55 ; | 0 |  | OBF - DATA AMAILPRLE |
| 56 ; | 1 |  | IEF - EUISY |
| 57 ; | 2 |  | F0 |
| 58 ; | 3 |  | F1 |
| 59 ; | 4 |  | MOT USED |
| 60 ; | 5 |  | TXINT - TX INTERRLPT |
| 61 ; | 6 |  | FRFTIING ERROR |
| 62 ; | 7 |  | OVERRUN ERKOR |
| 63 ; |  |  |  |
| 64 ; | F0 | F1 | OPERGTION |
| 65 ; | - | - | - |
| 66 ; | 8 | 0 | $X$ |
| 67 ; | 0 | 1 | PFRRPLLEL I/O DATA ANAILABLE |
| 68 ; | 1 | 0 | SERIfL I 0 dATA AMAILAELE |
| 69 ; | 1 | 1 | COMMAND ERROR |
| 70 ; |  |  |  |
| 71 ; *********************************************************************** |  |  |  |
| 72; |  |  |  |
| 73 |  |  |  |

```
LOC OBJ SEQ SOURCE STATEMENT
74;
75;******************************************************************************
76;
77 ; STATUS REGISTER DEFINITIONS
78;
79;
88.
81; 0 RX FLAGG - SPFCE TX FLFG - TRONSMITIING CHR
82; 1 STRRT FLRG - GOOD SIART REQUEST BYTE - CHR IN BUFFER
83: & BYNE FINISHED TX PIFELINED DATA BII
84; S SATA REAOY START BII FLRG
85; 4 FRAMING ERROR NOT USED
86; 5 ONERRLN ERROR NOT USED
87: 6 IO DIRECTION NOT USED
88; 7 IO FLRG NOT USED
89;
90;********************************************************************************
91;
92;PORT 2 DEFINIIIONS
93;
94; BIT DEFINITION
95; --
%: घ
97; 1 NOT USED
98; 2 NOT USED
99: 3 TX INTERRUPT
100: 4 UBF INTERRLPT (RX OR I/O DATA RNAILAELE)
101; 5 NDT USED
102; NOT USED (TICK SPWPLE)
103; 7 NOT USED
184;
185;****************************************************************************
106;
10% ; MISC
108;
109; RX DATA T0 INPUT
110; EXT CLOCK T1 INPUT 76.8KHZ (1 2288*HZ/16)
111;
```



```
113;
114 SEJECT
```


## APPENDIX C1 (Continued)

| 117 ; |  |  |  |
| :---: | :---: | :---: | :---: |
| 118 ; SYSTEM EQUATES: |  |  |  |
| 119 |  |  |  |
| 128 RXFLG | EQU | 81H | ; RECEIVE FLAG IN RXSTS |
| 121 SRIFLG | EQU | 82 H | ; START BIT FLAG IN RXSTS |
| 122 BFFLG | EQU | 64H | ; BYTE FINISHED FLAG IN RXSTS |
| 123 DATRDY | EQU | 88H | ; dATA REFDY FLAG IN RXSIS |
| 124 FRAMER | EQU | 104 | ; FKPming Exkor flig In rxsts |
| 125 OWRLN | EQU | 28 H | ;OVERRLIN ERROR FLFG IN RXSTS |
| 126 100IR | EQU | 48H | ; I/O DIRECTION FLAG IN RXSIS |
| 127 IOFLG | EQU | 8 CH | ; I/ REQUEST FLRG IN RXSTS |
| 128 TXFLG | Ead | 81H | ; TX FLAG IN TXSTS |
| 129 REPFLG | EQU | 82\% | ; REQUEST BYTE FLFG IN TXSTS |
| 138 TICOUT | EQU | 48 H | ; TICK SAPPLE BIT IN PORT 2 |
| 131 RXINTL | EQU | 884 | ; RX DESERIFLIZER INITIALIZATION |
| 132 TICSRT | EQU | 84H | ; tick initialization |
| 133 ASCHSK | EQU | 7-H | ; ASCII MASK |
| 134 TXTIC | EQU | 03H | : 1 X TICK MOO MASK |
| 135 TXEND | EQU | 480 | ; TICK CCONT AT END OF TX CHPRPCTER |
| 136 STPEND | EQU | 360 | : IICK COUNT AT END OF TX DATH |
| 137 MPRK | EQU | 94H | ; MARK OUTPUT |
| 138 SPACE | EQU | 9FBH | ; SPRCE OUTPUT |
| 139 ZERO | EQU | $\mathrm{BOH}^{8}$ | ; GEMERAL CLEAK |
| 148 TXINT | EQu | $\mathrm{BSH}^{\text {H }}$ | ; TX INTERRUPT OUTPUT IN PORT 2 |
| 141 TXBIT | EQU | 2 CH | : TX INTERRUPT BII IN STATUS |
| 142 TIMCON | EQU | 320 | : TIMER CCNSTANT KPM LOCATION |
| 143 RSTERR | EQU | 3FH | ; RESET ERROR MPSK FOR STATUS |
| 144 FESTS | EQU | 48 H | ; FRAmING ERROR BIT IN STATUS |
| 145 OWSTS | EQU | 88 H | ; OVERRUN EKROR BIt In Status |
| 146 MKOUT | EQU | 81H | ; MARK OUTPUT TO PORI |
| 147 SPOUT | EQU | 6FEH | ; SPACE CUTPUT TO PORT |
| 148 SBIT | EQU | 88\% | ; $1 \times$ STAKT BII FLFfi |
| 149 RXSTS | EQU | R3 | ;RX STATUS REGISTER |
| 158 TXSTS | EQU | RS | ; TX STRTUS REGISTEK |
| 151; |  |  |  |
| 152 \% ${ }_{\text {E JECT }}$ |  |  |  |



APPENDIX C1 (Continued)


| LOC OBJ | SEQ | SOURCE STATEIENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 6045 53EF | 263 | AML | A, WNT FRPMER | ; ${ }^{\text {O }}$ FRPMING LRKOR, RESET FLFG |
|  | 264 ; |  |  |  |
|  | 265 ; OVERRUN TEST - IF RX OATA RERUY STILL SEI, OVERRUN ERROR266 ; |  |  |  |
| 00517264 | 267 RCV6: | J83 | RCY9 | ; IF DATA RERDY STILL SET, ERROR |
| 6053 530F | 268 | PML | A, \#NOT OYRLN | ; MO OVERRLH, RESE1 FLAG |
|  | 269 ; 270 ; CLEPN UP RXSTS AT CHR COWPLE |  |  |  |
|  |  |  |  |  |  |  |  |
|  | 271; |  |  |  |
| 00554308 | 272 RCV7: | ORL | A, \%DATRDY | ; SET DATA REFPYY |
| 0057 53F8 | 273 | Prı | A, \#NDT (RXFLG | OR SRTHLE OR BFFLG) ; RESET OTHER FLRGS $^{\text {O }}$ |
| 0059 RB | 274 | MON | RXSTS, A | ; RESTORE RXSTS |
| 6059 FE | 275 | HOY | A, R6 | ; CET OESERIFLIZER REG |
| 0058 537 | 276 | PRL | A, APSCHSK | ; MFKE IT 7 BIIS |
| 0050 AC | 277 | MOY | R4, A | ; PUT DATA INTO HOLDING REG |
| 00550468 | 278 | JPP | XMIT | ; 60 HFNDLE XITR |
|  | 279 ; |  |  |  |
|  | 288 ; BRD STOP - SET FRPMING ERROR FLPG |  |  |  |
|  | 281; |  |  |  |
| 00684318 | 282 RCY8: | OKL | A, \%FRRMER | ; SET FRPHING ERROR FLAG |
| 00620451 | 283 | JTP | RC\%6 | ; CONTINUE |
|  | 284 ; |  |  |  |
|  | 285 ; OVERRUN ERROR - SET OVERRUN HLPG |  |  |  |
|  | 286 ; |  |  |  |
| 00644320 | 287 RCY9: | ORL | A, \#OYRLN | ; SET OYERRUN FLPG |
| 00660455 | 288 | JTP | RCY7 | ; CONTINE |
|  | 289 ; |  |  |  |
|  | 290 ; ************************************************************************** |  |  |  |
|  | 291 ; |  |  |  |
|  | 292 ; STRRT OF TRANSMITTER FLON - TRPNSMIITER IS SEKVICED EVERY 4 TICKS. |  |  |  |
|  | 293 ; THE TX TICK CCUNTER SERYES AS THE TX BI COUNTER. TRAWSMIITER STATUS 294 ; IS HELD IN THE TXSTS REGISTER. |  |  |  |
|  | 295 ; |  |  |  |
|  | 296 ; *********************************************************************** |  |  |  |
|  | 297 ; |  |  |  |
| 0068 D5 | 298 XMIT: | SEL | R81 | ; BE SURE WE'RE IN RBI |
| 0069 FD | 299 | How | A TXSTS | ; GET TX STATUS |
| 00687283 | 300 | JB3 | SRTBIT | ; THIS IS START OF STPRT BIT |
| 006 C 1A | 381 | IMC | R2 | ; INC IX TICK COUNTER |
| 00602303 | 382 | Hoy | A, \#PTIC | ; TEST TICK COUNTER MOD 4 |
| 096F 5A | 303 |  | A, R2 |  |
| 0978 96B6 | 384 | JNZ | RETURN | ; IF MOH-ZERO, MIDOLE OF BIT |
| 0972 FD | 305 | HOY | A, TXSTS | ; ZERO, GET IXSTS |
| 807337 | 306 | CPL | A | ; COMPLEMENT FOR 0 TEST |
| 0074 129C | 307 | J80 | XMT4 | ; TEST TX FLRG |
|  | 308 |  |  | ; 0 - NOT TXING, CHECK FOR NEN CHR |
|  | 309 |  |  | ; 1 - CURRENTLY IN CHR |
| 00762328 | 310 | HOY | A, \#1XEND | ;CHECK FOR END OF DRTG AND STOP |
| 0078 DA | 311 | XRL | A, R2 | ; XOK HITH CURRENT TICK COUR1 |
| 69799681 | 312 | JNZ | XH1 | ; NOT DONE, CONTINLE |
| 8078 FD | 313 | HOY | A. TXSTS | ; DONE, GET TXSTS |
| 607C 53FE | 314 | Prit | A, \%HOT TXFLG | ; RESET TX FLFG |
| 007E AD | 315 | HOY | TXSTS, H | ; RESTORE TXSTS |
| 907F 94B9 | 316 | JP | RETURN | ; GO EXIT |
|  | 317 ; |  |  |  |

## APPENDIX C1 (Continued)

|  | APPENDIX Ci (Continued) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 00812324 | 328 X ${ }^{\text {WTIT }}$ | HOY | A, \#STPEAD | ; CHECK FOR STOP BIT TIME |
| 0883 DA | 321 | XRL | A, R2 | ; COMPRRE HITH IICK COUNTER |
| 6984 968C | 322 | JNZ | X WT2 | ; NOT TIME, DO REXT BIT |
|  | 323 ; |  |  |  |
|  | 324 ; TRR*SMIT STOP BII |  |  |  |
| 0686 FD | 326 | MOY | A, TXSTS | ; GET TX STATUS |
| 00874384 | 327 | ORL |  | ; SETUP PIPELINED STOP BIT |
| 8089 AD | 328 | HOY | TXSTS, A | ;RESTORE TX STATUS |
| 6089 9480 | 329 | JPP | RETURN | ; RETURN |

608C FB
008067
608E HB
008F FD
0090 F697
6992 53FB
8094 RD
6095 9480
80974304
6099 AD
609n 9480

809C 3278

809E FC
009F AB
BORP FD
CROP153FD
CRR3 4369
80P5 53FB
ECAT RD


330;
331 ; IN MIDDLLE OF CHR - IRRNSHIT MEXT BIT
332;
333 XHT2:
334 RRC
335
336
337
338
339
348
341 X 1 II3:
342
343
344;
345 ; IEST REQUEST FLAG SINCE NOT CURRENTLY TRANSHITTING 346;
347 XAT4:
348
349
350
351
352
353
354
355
356
357 ;
358 ; TX BUFFER ERPTY - SET TXINT PIN PMD BIT
359;

| 809888978 | 360 XHT5: | ORL | P2, ETXINT | ; SET TXINT PIN |
| :---: | :---: | :---: | :---: | :---: |
| 60PA 5 | 361 | SEL | RB9 | ; SHITCH FOR SIS |
| 80AB FF | 362 | HOV | A, R7 | ; EET STS |
| 80AC 4328 | 363 | ORL | A, \#TXBIT | ;SEI TXINT BII |
| Ceate ff | 364 | HOY | R7, A | ; RESTORE STS |
| Geff 90 | 365 | HOY | ST5, A | ; LOAD STAIUS |
|  | 366 ; |  |  |  |
|  | 367 ; ***** | ***** | ********** | **************** |
|  | 368 ; |  |  |  |
|  | 369 ; EXIT | R TI | INTERRUPT | NE POINT |
|  | 370 ; |  |  |  |
|  | 371 ; ***** | ***** | *********** | **************** |
|  | 372; |  |  |  |

## APPENDIX C1 (Continued)

| LOC OBJ | Q SOURCE STATEMENT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 6000 D5 | 373 RETURN: | SEL | R81 | ; MAKE SURE WE'RE IN RB1 |
| 6681 FF | 374 | HOY | A, R7 | ; RESTORE A |
| 008293 | 375 | REIR |  | ;RETURN HITH RESTORE |
|  | 376 ; |  |  |  |
|  |  |  | *********** |  |
|  | 379 ; GET HE <br> 388 ; TXSTS | $\begin{aligned} & \text { ERE IF } \\ & \text { PND } 51 \end{aligned}$ | TERRUPT 15 FI <br> IX TICK CO | FOR START BIT - CLEAR START BIT FLfKi IN R. |
|  | 381 ; |  |  |  |
|  | 382 ; ******* 383; | ***** | **中*********** |  |
| 6983 53F7 | 384 SRTBIT: | PML | A, \#NOT SBIT | ; RESET START BIY FLPG In TXSTS |
| COBS PD | 385 | MOV | TXSTS, A | ; RESTORE TX STATUS |
| YCB6 BROL | 386 | HOW | R2, 01 H | ; INITIRLİEE TX IICK COUNTER |
| 0688 94B9 | 387 | JTP | RETURN | ; RETURN |
|  | 388 ; |  |  |  |
|  | 389 SEJECT |  |  |  |


| LOC OBJ | SEQ SOURCE STRTEMENT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 390; |  |  |  |
|  |  392; |  |  |  |
|  |  |  |  |  |
|  | 393 ; COMmAnd RECOCNIZER - GET HERE FROM IBF WRITE WITH F1 SET. COMnPND |  |  |  |
|  | 394 ; IS SIORED IN R6. batu raie selection bits fre evrluated right to left. |  |  |  |
|  | 395 ; THE FIRST SET BIT FOUND DETERHINES THE BRID RATE. IF FNN IMYRLID COMFPND |  |  |  |
|  | 396 ; IS DETECTED, BOTH F1 AND FO ARE SEI RND NO ACTION IS TAKEN. |  |  |  |
|  | 397 ; THE TIMER BPRD RATE CONSTRNT IS SET TO TWO COUNTS LESS IHPN THE DESIRED |  |  |  |
|  | 398 ; MMEER. |  |  |  |
|  | 399 ; |  |  |  |
|  |  |  |  |  |
|  | $401 ;$ |  |  |  |
| 8180 | 402 | ORG | 81604 |  |
|  | 463 ; |  |  |  |
| 0180 D5 | 404 CNO: | SEL | R61 | ; SELECT RB1 |
| 010122 | 405 | IN | A, DEB | ; READ COMMPN) |
| 0102 PE | 496 | HOY | R6, A | ; SAVE COMNPND IN R6 |
| 0103 F227 | 497 | JB7 | IOER | ; IF BIT 7 SET, IO OPERATION |
| 0105 53E0 | 488 |  | A, \%eER ${ }^{\text {a }}$ | ; TEST TOH 3 BITS |
| 0107 963R | 469 | JNQ | ERROR | ; IF MOH-ZERO, ERROR |
| $0109 \mathrm{C5}$ | 410 | SEL | RB9 | ; IO FLPG IN RB9 |
| 018 1221 | 411 | JB8 | CMO2 | ; IF BIT $\theta=1$, OUTPUT PORT |
| 818C 89FF | 412 | ORL | P1, mefFH | ; INPU PORT, SET PLL HIGH |
| O18E FB | 413 | How | A, RXSTS | ; GET RXSTS |
| 010F 538F | 414 | AML | A, \#NOT IODIR | ; RESET IO DIRECTION FLPG |
| 0111 P8 | 415 | MOY | RXSTS, A | ; RESTORE RXSTS |
| 0112 D5 | 416 CMD1: | SEL | R61 | ; BRID RATE CONSTPNTS IN RBI |
| 81138920 | 417 | HON | R1. TIMCON | ;POINT RT TIMER CONSTRNT LOCHTION |
| 0115 FE | 418 | MOY | A, R6 | ; GET COMMEND |
| 0116 323E | 419 | JB1 | B110 | ; 118 BALD SELECTED |
| 01185242 | 428 | JB2 | B300 | ; 300 Batd SELECTED |
| 0118 7246 | 421 | J83 | B680 | ; 680 BRLD SELECIED |
| 011C 924A | 422 | JB4 | B1290 | ; 1200 BPID SELECTED |
| 011E B5 | 423 | CPL | F1 | ; RESET F1 |
| 011F 4414 | 424 | JTP | MMP1 | ; DONE, JUPP GFCK TO MAIN LOOF |
|  | 425 ; |  |  |  |
|  | 426 ; PORT IS SELECTED AS OUTPUT PORT - SET IO DIREC1ION FLPG |  |  |  |
|  | 427 ; |  |  |  |
| 0121 FB | 428 CMD2: | NOY | R, RXSTS | ; GET RXSTS |
| 01224340 | 429 | ORL | A, EICOIR | ; SET IO DIRECTION FLFG |
| 0124 PB | 438 | MON | RXST5, A | ; RESTORE RXSTS |
| 81252412 | 431 | JMP | CMD1 | ; CONTIM最E |
|  | 432 ; |  |  |  |
|  | 433 ; HERE HITH EITHER IO OR RESET ERROR COMHPND |  |  |  |
| 81270231 | 435 IOER: | JB6 | ERRST | ; IF BIT 6 SET, RESET ERROR FLAGS |
| 0129 C5 | 436 | SEL | RB9 | ; IO FLRG IN RXSTS |
| 812月 FB | 437 | HOY | R, RXSTS | ; GET RXSTS |
| 81284388 | 438 | ORL | A, \#IOFLG | ; SET IO FLRG |
| 9120 PB | 439 | HON | RXSTS, A | ; RESTORE RXSTS |
| 012E B5 | 448 | CPL | F1 | ; RESET F1 |
| 012F 4414 | 441 | JMP | MLPP1 | ; DONE, JUTP BPCK TO MAIN LOOP |
|  | 442 ; |  |  |  |
|  | . 443 ; RESE | ERROP | HFPD |  |
|  | 444; |  |  |  |

## APPENDIX C1 (Continued)

| LOC 08J | SEQ SOURCE STATETENT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $0131 \mathrm{C5}$ | 445 EKKST: | SE1 | R 89 | ; STS IN KBO |
| 0132 FF | 446 | H0W | R, R7 | ; GET STS |
| 0133 533F | 447 | fril | A, \%RSTERR | ; RESET ERROR FLPGS |
| 0135 fF | 448 | MON | R7, $A$ | ; RESTORE STS |
| 013690 | 449 | HOW | ST5, 1 | ; LOPD STATUS |
| 0137 E5 | 458 | CPL | F1 | ;RESET F1 |
| 01384414 | 451 | JMP | MnLP1 | ;DONE, BRCK TO MAIN LOOP |
|  | 452 ; |  |  |  |
|  | 453 ; COMWPD ERROR - SET BOTH F1 RND F0 |  |  |  |
|  | 454 ; |  |  |  |
| 013885 | 455 ERROR: | CLR | F0 | ; SET F8 |
| 013895 | 456 | CPL | F8 |  |
| 013 C 4414 | 457 | JIP | MLP1 | ; DONE BACK TO MIIN LOOP |
|  | 458 ; |  |  |  |
|  | 459 ; 110 BRAD CONSTRNTS |  |  |  |
|  | 468 ; |  |  |  |
| O13E 8954 | 461 B110: | MOH | R1. $-(1740-20)$ | ; LOPD 110 ERID CONSTPNT |
| 0140 244C | 462 | JP | STTIMR | ; 60 STRRT TIMER |
|  | 463 ; |  |  |  |
|  | 464 ; 300 BRUD CONSTRNTS |  |  |  |
|  | 465 ; |  |  |  |
| 0142 B9C2 | 466 B300: | MOY | R1. 4 -(64D-20) | ; LOPD 380 BRID CONSTANT |
| 0144 244C | 467 | תPP | STITR | ; 60 STAR1 CONNTER |
|  | 468 ; |  |  |  |
|  | 469 ; 660 ERLD CONSTANTS |  |  |  |
|  | 479; |  |  |  |
| 0146 B9E2 | 471 8600: | HOV | R1, $-(320-20)$ | ; LOPD 600 BAD CONSTPNT |
| 0148 244C | 472 | JP | STTIMR | ; GO SIfRT COUNTER |
|  | 473 ; |  |  |  |
|  | 474 ; 1280 BPLD CONSTPNTS |  |  |  |
|  | 475 ; |  |  |  |
| 0148 B9F2 | 476 B1290: | MOV | R1. ${ }^{\text {\% }}$-(160-20) | ; LOPD 1200 BRUD CONSTANT |
|  | 477; |  |  |  |
|  | 478 ; STRRT COUNTER |  |  |  |
|  | 479 ; |  |  |  |
| 014C F9 | 480 STTIMR: | HON | A, R1 | ; GET COUNTER CONSTPNT |
| 014062 | 481 | HOY | T, A | ; LOFD COUNTER |
| 014E 45 | 482 | STRT | CNT | ; STRRT COUNTER |
| 014F 25 | 483 | EN | TCNII | ; EMPBLE IIMER INTERRUPTS |
| 0150 B5 | 484 | CPL | F1 | ; RESET F1 |
| 01514414 | 485 | JHP | MMP1 | ;OONE, BACK TO MAIN LOOP |
|  | 486 ; |  |  |  |
|  | 487 SEJECT |  |  |  |


|  | 491 ; dATA ROUTINE - COT HERE HITH IBF MRITE HITH FI RESET. THIS ROUTIKE <br> 492 ; FIRST TESTS IF THE I/O FLRG IS SET IN THE RXSTS REGISIER. IF 50, THE DATh 493 ; IS FOR TIE OUTPUT PORT. OTHERUISE THE DATA IS FOK THE TRANSHITTER FND 494 ; IS PLACED IN THE TX BUFFER REGISTER. THE TXINT BIT RND PIN RRE RESET. 495 ; <br>  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 8153 cs | 498 DATA: | SEL | R89 | ; DATA HAMOLED MOSTLY IN RB9 |
| 0154 FB | 499 | Hoy | A, RXSTS | ; CET RXSTS |
| 0155 F267 | 500 | JB7 | IOCATA | ; IF IO FLiGG SET, DATA IN FOR I/O |
| 0157 FF | 501 | HOV | A, R7 | ; GET STS |
| 0158530 F | 562 | AML | A, 成OT TXBIT | ;RESET TXINT BIT IN STS |
| 015 ff | 503 | HOW | R7, A | ; RESTORE STS |
| 01589 | 504 | HON | STS, if | ; LOFD STATUS |
| 015 C 9 PF7 | 585 | AML | P2, \%NOT TXINT | ; RESET TXINT PIM |
| 015505 | 506 | Sel | R81 | ; TXSTS IN RB1 |
| 015722 | 507 | IN | A, D8B | ; READ DATA |
| 0160 AC | 588 | Hov | R4, A | ; PUT DATA IN TX BUFFER |
| 0161 FD | 509 | How | A. TXSTS | ; GET 1XST5 |
| 01624382 | 518 | ORL | A, megeflg | ; SET REQUEST FLAG IN TXSTS |
| 0164 f0 | 511 | NON | TXSTS, A | ;RESTORE IXSTS |
| 01654414 | 512 | JP | MLP1 | ; BACK TO MAIN LOOP |
|  | 513 ; <br> 514 ; 10 DATA ROUTIHE <br> 515 ; |  |  |  |
| 01675377 | 516 IOOATA: | Pre | A, \#NOT IOFLG | ; RESET 10 FLAG |
| 0169 AB | 517 | NOY | RXSTS, A | ; RESTORE RXSTS |
| 0168 22 | 518 | IN | A, D8B | ;RERD 10 DATH FROM DBBIN |
| 016839 | 519 | OTL | P1, A | ; OnPUT TO PORT 1 |
| 016C 4414 | 528 | JIP | MLPI | ;DOHE, GFCK TO MAIN LOOP |
|  | $521 \text {; }$ |  |  |  |
|  |  |  |  |  |


| LOC OBJ | SEQ SOURCE STRTERENT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 523 ; |  |  |  |  |
|  | 524 ;**************************************************************************** 525 ; |  |  |  |
|  | 526 ; INITIPLIZATION - GET HERE AT RESET. THIS ROUTIME RESETS THE INTERRUPT |  |  |  |
|  | 527 ; OUTPUTS AMD ENPRLES THEM, RMD CLEARS THE APPROPRIATE STATUS AND DFHTA |  |  |  |
|  | 529 ; |  |  |  |
|  | 530 ; **************************************************************************** |  |  |  |
|  | 531 ; |  |  |  |
| 0260 | 532 | ORG | 82004 |  |
|  | 533 ; |  |  |  |
| 82089787 | 534 INIT: | ANM | P2, \%8F7 | ;RESEI TXINT PIN |
| 8262 F5 | 535 | EN | FLRGS | ; EMPBLE INIERRUPTS OUTPUT |
| 02032300 | 536 | MOY | R, | ; CLEFR A |
| 0295 PB | 537 | MOY | RXSTS, A | ; CLEFR RXSTS |
| 0206 PD | 538 | HOY | R5, i | ; CLERR RX TICK COUNTER |
| 8207 PF | 539 | HOW | R7, A | ; CLEFR STS |
| 028805 | 546 | SEL | RB1 | ; SWITCH BPTKS |
| 0299 fiE | 541 | HOY | R6, A | ; CLERR COHFIGURE STORE |
| 026 BCDO4 | 542 | HOW | TXSTS, \#\#PRK | ; SETUP PIFELINED TX DATA |
|  | 543 ; |  |  |  |
|  |  |  |  |  |
|  | 545; |  |  |  |
|  |  |  |  |  |
|  | 547 ; PPPROPRIATE COMWPDD OR DATA ROUTIIE IS ACCESSED. IF IBF= 9 , THEN OBF |  |  |  |
|  | 548 ; IS TESTED. IF OBF=1 IBF IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS |  |  |  |
|  | 549 ; IS EXPMINED TO SEE IF DATA IS HITTING FOR OUTPUT. HHEN RX DATA |  |  |  |
|  | 558 ; RERDY IS SET, FO IS SET ARD Fi IS CLEFRED, PMD THE DATH IS TRANSFERRED |  |  |  |
|  | 551 ; FROH THE RX HOLOING REGISTER INTO DEBOUT FFTER TESTING FOR ERROR |  |  |  |
|  | 552 ; FLAGS PRNY ERROR FLAGS SET ARE TRANSFERRED TO THE STATUS REGISTER. |  |  |  |
|  | 553 ; IF THE I/O FLRG IS SET, THE PORT IS REPD PMD THE DATA TRANSFERRED 10554 ; DEBOUT. |  |  |  |
|  | 555 ; |  |  |  |
|  | 556 ; ************************************************************************* |  |  |  |
|  | 557 ; |  |  |  |
| 02CC 0614 | 558 MLOOP | JNIBF | MLP1 | ; IF IEF=0, TEST OBF |
| O2VE 7612 | 559 | JF1 | CHDJ1 | ; IBF=1, TEST F1 FOR COMWMMD |
| 82102453 | 560 | JMP | DATA | ; F1=0, JUMP TO DATA ROUTINE |
| 02122400 | 561 CHDJ1: | JP | CHD | ; OUT-OF-PRGE COMMRTD JUNP |
| 8214 868C | 562 M M PP1: | JOBF | MLLOOP | ; HAIT UNTIL DEBOUT IS FREE |
| $8216 \mathrm{C5}$ | 563 | SEL | RE6 | ; RXSTS IN RB9 |
| 0217 FB | 564 | HOY | A. RXSTS | ; GET RXSTS |
| 0218 721E | 565 | J83 | RXRDY | ; TEST RX DATA RERDY FLFA |
| 8218 F23C | 566 | JB7 | IOFLAG | ; TEST IO FLPG |
| 821C 44EC | 567 | JMP | MLLOOP | ; LOOP |
|  | 568 ; |  |  |  |
|  | 569 ; RX DAIA RERDY - TRPMSFER TO DEESUT |  |  |  |
|  | 578; |  |  |  |
| 021585 | 571 RXRDY: | CLR | F0 | ; SET F0 |
| 821F 95 | 572 | CPL | F8 |  |
| 8228 A5 | 513 | CLR | F1 | ; RESET F1 |
| 0221922 E | 574 | JB4 | RXF | ; CHECK FRPMIMG ERKOR FLFG |
| 0223 FB | 575 RXRDY1 | MOY | A, RXSTS | ; GET RXSTS |
| 0224 B235 | 576 | JB5 | RX0 | ; CHECK FOR OVERRUN ERROR |
| 8226 FB | 577 RXRDY2 |  | A, RXSTS | ; GET RXSTS PGAIN |


| LUC OBJ | SEQ | SOURCE STATEEENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 62275307 | 578 | A10 | R, MOT (DATROY | OR FRFMER OR OMRUN) ; RESET SCHE FLPGS |
| 8229 AB | 579 | HOV | RXSTS, A | ; RESTORE RXSTS |
| 822 FC | 588 | HOY | A, R4 | ; GET DATA FROM HOLUIHG REG |
| 822802 | 581 | OUT | D6B, A | ;PUT IN DEBOUT |
| 022C 440C | 582 | JMP | MLOOP | ; LOOP |
|  | 583 ; |  |  |  |
|  | 584 ; FRPWING ERROR FLAG SET |  |  |  |
| 0225 FF | 586 RXF: | HON | A, R7 | ; GET STS |
| 022F 4340 | 587 | ORL | R, \%FESTS | ; SET FRPMING ERROR FLPG |
| 8231 FF | 588 | MOY | R7, $A$ | ; RESTORE STS |
| 023298 | 589 | HOY | STS, $A$ | ; LOFD STATUS |
| 82334423 | 598 | JIP | RXROY1 | ; CONTIME |
|  | 591 ; |  |  |  |
|  | 592 ; OVERRUN ERROR FLFG SET |  |  |  |
|  | 593 ; |  |  |  |
| ${ }^{6233} \mathrm{FF}$ | 594 RXO | MOV | A, R7 | ; CET STS |
| 02364388 | 595 | ORL | A. 204515 | ; SET OVERRUN ERROR FLRG |
| 8238 fF | 596 | MOY | R7, A | ; RESTOKE STS |
| 823990 | 597 | MOY | STS, A | ; LOPD STATUS |
| 82384426 | 598 | JIP | RXROY2 | ; CONTIME |
|  | 599 ; |  |  |  |
|  | 600; 10 FLAG SET - TEST DIRECTION |  |  |  |
|  | 601 ; |  |  |  |
| 823 CFB | 602 IOFLFG: | MOV | A, RXSTS | ; GET RXSIS |
| 8230 028C | 603 | J86 | MLCOP | ;PORT IS OUIPU - NO PCTION |
| Q23F 85 | 684 | CLR | F0 | ;RESET F8 |
| 8240 月5 | 665 | CLR | F1 | ; SET F1 |
| 8241 B5 | 606 | CPL | F1 |  |
| 8242 537F | 687 | AML | A, \#nOT IOFLG | ; RESET 10 FLPG |
| 0244 fB | 688 | HON | RXSTS, A | ; RESTORE RXSTS |
| 024509 | 609 | IN | A, P1 | ; REFD PORT 1 |
| 824682 | 610 | OUT | DEB, H | ; FUT DATA IN DEBOUT |
| 8247448 C | 611 | JIP | MLLOOP | ; LOOP |
|  | 612 ; |  |  |  |
|  | 613 | END |  |  |



RSSEMBLY COMPLETE NO ERRORS

## Appendix C2

LOC OBJ SEQ SOURCE STATEFENT
1;
2 ; TEST ROUTINE HIICH OUTPUTS THE ASCII CHPRPCTER SET TO THE
3 ;UPI TRRNSHITTER RND DISPLAYS ON THE 80/30 CONSOLE RNY
4 ;CHPRACTENS RECEIVED BY THE UPI RECEIVER
5 ;
6 ; INPUTS: NOTHING
7 ;OUTPUTS: CHPRRCTERS TO CONSOLE
8 ;CALS: NOTHING
9;

| 4000 | 10 | ORG | 4800\% |  |
| :---: | :---: | :---: | :---: | :---: |
| 800F | 11 H00E53 | EQU | CDFH | ; 8253 CONTROL PORT |
| 880C | $12 \mathrm{CNT8}$ | EQU | 80CH | ; 8253 CNT 8 PORT |
| OEE5 | 13 CD | EQU | ${ }^{\text {BEESH }}$ | ; UPI COMPMO PORT |
| 6eEs | 14 status | EQU | CESH | ;UPI STATUS PORT |
| OEE4 | 15 DB8IN | EQU | CEPH | ; LPI DEBIN POKT |
| COE 4 | 16 D8BOUT | EQU | BE4H | ; WFI DBBOUT PORT |
| 8028 | 17 TXINT | EQU | 20H | ; TXINT MPSK |
| 8001 | 18089 | EQU | 81H | ; OBF MPSK |
| 6092 | 19 IBF | EQU | 82 H | ; IBF MPSK |
| COED | 29 STAT51 | EQU | 8 EED | ; 8251 STATUS MURT |
| 6eec | 21 DATA51 | EQU | BECH | ; 8251 DATA PORT |
| 8001 | 22 TXROY 23 ; | EQU | 81\% | ; 8251 TXROY MRSK |
| 46093536 | 24 STRRT: | WI | R,36H | ; 8253 CNTE MODE MORD |
| 4082 D30F | 25 | OT | HODE53 | ; 8253 CONTKUL PORT |
| 4804 3E10 | 26 | WI | A, 18H | ; DIVIDE BY 160 |
| 4606 D30C | 27 | OTI | CNT8 | ; 8253 CNTO PORT LSB |
| 40883500 | 28 | WI | A, 80\% | ; ${ }^{\text {c }}$ |
| 480A D30C | 29 | OUT | CNT8 | ; 8253 CNTO PORT MSB |
| 488C 8620 | 30 | WI | B, 28H | ; InItiflice OUTPUT CHR |
| 408E 3E10 | 31 | WI | A, 18H | ;COFFIGIRE COMPTid - 1228 brud |
| 4918 D3E5 | 32 | OT | Cio | ; UPI COTHPND PORT |
| 4012 DEE5 | 33 POLL 1 | IN | status | ; RERD UPI STATUS |
| 4914 E621 | 34 | ANI | TXINT OR OPF | ; TEST TXINT AND OBF |
| 4916 CA1240 | 35 | I2 | POLI | ; HAIT UNTIL ONE IS SET |
| 4819 DPE5 | 36 | IN | Status | ;READ UPI STATUS AGAIN |
| 4018 E601 | 37 | ANI | 08F | ; WRS IT O8F? |
| 401 D C23840 | 38 39 | JR | RX | ; YES, CO DO RECEIVER <br> ; NO, MUST BE TRRNSHITTER |
| 482878 | 40 | Hov | A, B | ;GET MEXT CAR FOR OUTPY) |
| 4821 D3E4 | 41 | OUT | DEBIN | ;OIPUT 10 UPI DEBIN |
| 4923 FE5A | 42 | CPI | '2' | ; WAS IT LAST CHR? |
| 4625 C.73340 | 43 | $\Omega$ | NEM | ; YES, RESET KEG B |
| 402804 | 44 | INR | B | ; OTKERUISE, INC B |
| 4829 D8E5 | 45 POLL2: | IN | Status | ; TEST If IBF STIL SET |
| 46281662 | 46 | ANI | IPF | ; TEST IBF |
| 4620 C22940 | 47 | JNR | POLL 2 | ; MAIT UNTIL IBF=0 |
| 4038 C31240 | 48 | गP | POW1 | ; before looking at status meain |
|  | 49 ; |  |  |  |
| 40330629 | 59 MEXB: | WI | B, 204 | ; RESET REG B |
| $4035 C 32940$ | 51 | गP | POL2 | ; CO BRCK |

## APPENDIX C2 (Continued)

| LOC OBJ | SEQ | SOURCE STATEIENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 4038 DEE4 | 53 RX : | IN | d8BCOUT | ; REFD DBEOUT FOR RECEIVED CHR |
| 4038 47 | 54 | How | C, A | ; SAVE IT IN C |
| 4038 D8ED | $55 \mathrm{RX1}$ : | IN | STAT51 | ; READ 8251 STATUS |
| 4030 E691 | 56 | ANI | TXROY | ; TEST TXROY |
| 403F CA3840 | 57 | J2 | RX1 | ; MAIt UNTIL REAOY |
| 404279 | 58 | Hov | A, C | ; GET CHR |
| 4943 D3EC | 59 | OUT | DATASI | ;OUTPUT CAR TO CONSOLE |
| 4045 C31248 | 68 | JTP | POLI | ; GO TEST UPI REAIN |
|  | 61 ; |  |  |  |
|  | 62 EN |  |  |  |

PURLIC SMBOLS

EXTERNPL SMBOLS

USER SMBOLS

fSSERELY COMPLETE NO ERRORS

UPI-41 ${ }^{\text {M }}$ Introduction ..... 10-3
The LRC Printer ..... 10-3
Interface Signals ..... 10-4
Timing ..... 10-8
Software ..... 10-8
Details of the Buffer Manager ..... 10-9
Printer Service Routines ..... 10-11
Conclusion ..... 10-15
Appendix ..... 10-15

## INTRODUCTION

The UPI-41 is a low-cost, single-chip microcomputer designed to be used as a universal peripheral interface device in a microcomputer system. The device is based on a completely self-contained 8 -bit microcomputer with program memory, data memory, CPU, I/O, event timer, and clock oscillator, in a single 40 -pin package. A bus interface is included which enables the UPI-41 to be used as a peripheral controller in MCS-48, MCS-80, MCS-85 and other 8-bit microcomputer families. The device is designed for keyboard scanning, printer control, display multiplexing and similar applications which involve interfacing peripheral devices to microcomputer systems.
The UPI-41 is fabricated with N-channel MOS technology and requires only a single 5 -volt supply for operation. It has 1 K words of program memory and 64 words of data memory on-chip. Both ROM (8041) and EPROM (8741) versions are available and the two are completely pin compatible. The instruction set of the UPI-41 is almost identical to that of the MCS-48. A single byte data register on the UPI-41 interfaces directly to an 8-bit master processor bus to handle asynchronous data transfer to and from the master system. A separate 4-bit register is used to indicate the status of data transfer. Two 8-bit TTL-compatible I/O ports plus two single-bit test inputs are available. I/O can be expanded further by using the $8243 \mathrm{I} / \mathrm{O}$ expander device. A separate register in the UPI-41 is used as an event counter or interval timer.

Because it is a complete microcomputer, the UPI-41 provides more power and flexibility than conventional LSI interface devices. For instance, the UPI-41 can be programmed as a peripheral interface for any of the low-cost drum or dot matrix printers currently on the market. In addition to controlling the printer, the UPI-41 can handle zero suppression, limit-checking, formatting and other computations, thereby unburdening the master processor. This type of distributed intelligence, made possible by the UPI-41, greatly enhances overall system capability while reducing cost and development time.
This application note describes how the UPI-41 can be used to implement an interface to a matrix printer. The printer chosen is fairly typical of a large class of printers which minimize total system cost by reducing the mechanical content at the expense of more sophisticated electronic requirements. The UPI-41, with its high degree of capabil-
ity, is ideal for this type of application. It is suggested that the reader not already familiar with the UPI-41 read the "Intel UPI-41 User's Manual" before proceeding in this document.

## THE LRC PRINTER

The LRC Model 7040 printer is a matrix printer manufactured by LRC Inc. of Riverton, Wyoming. Capable of printing up to 40 columns of alphanumeric information, this printer is mechanically simple and should be ideal for a variety of applications such as point of sale terminals and data logging. While this note concentrates on the Model 7040 printer, the techniques discussed should be applicable to a variety of similar printers which are currently available.
The printer (Figure 1) consists of four major subassemblies, the frame, the print head, the main drive, and the paper handling components. The frame is an aluminum extrusion which provides a suitable base for mounting the various components of the printer. The print head consists of seven solenoids which each drive stiff wires to impact the paper through the inked ribbon. At the solenoid end of the print head these wires are arranged in a circular fashion. Where these wires impact the printer, however, the wires are arranged in a vertical column. To see how this arrangement can be used to print alphanumeric characters refer to Figure 2. The figure shows a $5 \times 7$ matrix of "dots". The columns are labeled Cl through C 5 ; the rows are labeled as Row 1 through Row 7. Each row corresponds to one of the solenoiddriven wires. The entire print head assembly is moved left to right across the paper so that at $T_{1}$ it is over C 1 , at $\mathrm{T}_{2}$ it is over C 2 , and so on. If the correct solenoids are activated at each of these times $\left(\mathrm{T}_{1}-\mathrm{T}_{5}\right)$ then a character can be formed. Figure 2 shows the character " $A$ " formed. At $T_{1}$ solenoids one through five were active, at $T_{2}$ solenoids four and six were active, and so on until the complete character was formed. The complete character is formed by choosing the correct pattern of active solenoids for each of five instants in time.
The print head is moved across the paper by the main drive. The main drive consists of a 24 -pole synchronous motor which drives a rotating plastic drum. The drum has a spiral groove molded into it. A pin attached to the print head rests in this groove so that as the drum rotates at a constant speed the print head is driven back and forth across the paper. Printing is accomplished by controlling
the activation of the solenoids as the print head is driven from left to right across the paper. When the end of the print area occurs the spiral groove reverses the direction of the head motion. As the left-hand edge of the paper is reached a cam attached to the drum activates the HOME microswitch and the groove again reverses the motion of the head. When the print head is again over the print area and travelling in the left to right direction the microswitch is deactivated. The printer controller uses the trailing edge of the signal generated by the microswitch to initiate the printing of a new line of information.

Paper feed is accomplished by a second synchronous motor which can be activated to feed paper through the mechanism. A switch is provided which is activated while the actual line feed is occurring. The control logic can use the trailing
edge of the signal generated by this switch to turn off the line feed motor. A version of the printer with automatic line feed is available.

## INTERFACE SIGNALS

The interface signals to the printer consists of a pair of wires for each solenoid, a pair of wires for each motor (main drive and line feed), a pair of wires returning the state of the HOME microswitch, and a pair of wires returning the state of the LINEFEED microswitch.
The solenoids must be driven from a $40 \pm 4$ volt source. The peak current is approximately 3.6 A , the average current is approximately 0.5 A . A circuit providing the required drive is shown in Figure 3. The output stage, consisting of the 2N6045 Darlington transistor, the 1N4002 catching diode, and the 20 -ohm damping resistor, is the


Figure 1. LRC Model 7040 Printer
one suggested by the manufacturer of the printer. The input stage is a discrete implementation of a DTL gate. Note that the base-emitter junction of the 2 N 6045 will protect the 2 N 2222 A transistor from over-voltage on its collector. This circuit has several features which are important to the printer interface:

1. All solenoid power (including the power used to drive the base of the power transistor) is derived from the 40 -volt supply.
2. Disconnecting the drivers from the UPI-41 or the loss of the 5 -volt supply to the UPI-41 will result in the solenoids being turned off.


Figure 2. $5 \times 7$ Dot Matrix

The first feature of the drivers will minimize the impact of the printer and its interface on the 5 -volt supply of the system. The second feature prevents the activation of the solenoids erroneously during power on/off cycles or during system checkout. This is an important point since the solenoids will be damaged if left activated continuously. (During the debug of the design described in this note fuses were added to the solenoid drivers to protect them from mishap.)
The two motors can each be driven as shown in Figure 4. The Monsanto MCS-6200 is an opticallycoupled TRIAC which is ideal for driving the small synchronous motors in the printer. Coupled with a buffer this part provides a simple means of controlling the motor without sacrificing the isolation required for safe and reliable operation.

Figure 5 shows a UPI-41 used as an interface between an Intel ${ }^{\circledR} 8085$ and an LRC Model 7040 printer. The drivers which have already been described have been used to interface the TTL outputs of the 8741 to the levels required by the printer. The two contact closure outputs from the printer (PAPERFEED and HOME) have been filtered and applied to the TEST0 and TEST1 inputs of the UPI-41. Bit 5 of output port 2 has been designated as an interrupt pin which will be used to request service from the 8085 .


Figure 3. Solenoid Driver


Figure 4. Motor Driver


Figure 5. SDK-85 + UPI-4I


## TIMING

The relative timing of the interface signals to the printer is shown in Figure 6. Actual printing commences when the main drive switch signal goes into the print ready state. This edge indicates that the print head is scanning across the paper in the left to right direction and that the printer is ready to start the actual printing of characters. When this edge occurs the UPI-41 must start transmitting pulses to each of the seven solenoids. The timing for these pulses is shown on the last line of Figure 6. A pulse of about 400 microseconds is used to generate a dot on the paper; a pause of about 900 microseconds between these pulses satisfies the duty cycle restrictions of the solenoids and provides a space between dots. Since the printer does not provide any feedback to the UPI-41 which would indicate the position of the print head, it is necessary for the UPI-41 to decide when to fire each solenoid based on timing information it maintains internally. The specifications of the printer allow 310 milliseconds for the print head to traverse the print area. The maximum repetition rate at which the solenoids can be fired is once every 1.3 milliseconds. The maximum number of dots that can be printed in the available print area is then $310 / 1.3=238$. After the last dot has been printed the line feed motor can be activated. The motor should remain activated until the line feed switch makes the off to on to off transition; this takes about 200 milliseconds. After the line feed motor is deactivated the next time of interest is when the main drive signal goes to the inactive state. At this point the printing of a complete line, including the necessary line feed, has been accomplished and the UPI-41 must prepare itself for the reactivation of the main drive switch. The activation of this switch will indicate that the printing of the next line can commence.

## SOFTWARE

The software system necessary to drive the LRC printer can be thought of as two main parts, each with an associated data structure. A block diagram of the system is shown in Figure 7. All the items shown above the dotted line are associated with the BUFFER MANAGER (BMGR) program part. All items shown below the dotted line are associated with a PRINTER SERVICE ROUTINE (PSR).

-SCALE: 100X
Figure 6. Printer Timing


Figure 7. Software Block Diagram

The BUFFER MANAGER is responsible for all interaction with the master processor (i.e., the 8085 in Figure 5). The data structure associated with BMGR is a 40 -character buffer which is used to store the characters as they are received from the master processor. BMGR maintains two pointers which are used to access the buffer; these pointers are shown as INPUT POINTER and OUTPUT POINTER in the diagram and are implemented as UPI-41 registers $R_{0}$ and $R_{1}$, respectively. The input pointer (INPNT) is kept pointing to the last character loaded into the buffer, the output pointer (OUTPNT) is kept pointing to the next character to be printed. BMGR has two major interfaces, the INPUT BUFFER, which is used to communicate with the master processor, and the register shown in the figure as OUTPUT BUFFER. This register, which is implemented with register $\mathrm{R}_{3}$ of the UPI-41, is used to communicate with the printer service routine (PSR). A character to be printed is placed in the output buffer (OBUF). When PSR is ready to print the character it moves it from OBUF to its own buffer (PBUF) which is labeled as PRINT BUFFER in the diagram. After the character is moved the output buffer is overwritten by a predetermined value which indicates that PSR has accepted the character. BMGR will load a character into the output buffer only if it currently is equal to this value.

The printer service routine utilizes the TIMER to keep track of the current position of the print head. At the appropriate times it causes the solenoid drivers to be pulsed so that the character stream it sees in PBUF is printed. Based on the contents of PBUF and the contents of ICNT, which indicates the active column of the current character, PSR looks up the appropriate column data to be printed in the character generator tables. This data is stored in the HAMMER BUFFER until the precise time that it should be presented to the hammer drivers via the I/O bits in PORT 1. ICNT and the HAMMER BUFFER are implemented as UPI-4 1 registers 5 and 7, respectively.

## DETAILS OF THE BUFFER MANAGER

Before BMGR can be discussed in detail, the manner' in which it utilizes the character buffer must be understood. Figure 8 shows the operation of the buffer while two lines of data are input to the UPI-41 and subsequently printed. In order to keep the discussion manageable, this figure is drawn as if the printer were capable of printing only four
characters per line. The two lines of characters to be printed are:

ABCD
1234


Figure 8. Buffer Operation

It should be noted that the buffer contains 5 bytes, one more than the number of print positions. The extra byte is a "phantom address" which, when pointed to by the output pointer, indicates that the section of BMGR which services the printer service routine is inactive. This state must be allowed because the actual print operation cannot begin until the complete line has been input to the buffer. If this rule were not enforced, some underrun protocol would have to be established to handle the situation of the input stream from the master processor failing to keep up with the print head.
Figure 8a shows the buffer in its initial state. The input pointer is set to the last real position in the buffer and the output pointer is set to the phantom position. Figures 8 b through 8 f show the operation of the pointers as the characters " A ", " $B$ ", " $C$ ", and " $D$ " are loaded. In each case the
input pointer is incremented to point to the next available location and then that location is loaded with the character. The position of the output pointer is not changed until the last position of the buffer has been loaded. When this occurs, the output pointer is set to point at the first character of the buffer. The operation of the pointers thus far can be described by the following algorithm:

```
INITIAL:
    INPOINT:=BUFFER_MAX;
    OUTPOINT:=BUFFER_MAX+1;
    LOOP:
    IF CHARACTER_AVAILABLE THEN
    BEGIN
        INPOINT:=(INPOINT+1) MOD BUFFER_LENGTH;
        BUFFER(INPOINT):=CHARACTER;
        IF INPOINT=BUFFER_MAX THEN OUTPOINT:=BUFFER_MIN;
    END:
    gOTO LOOP;
END:
```

Obviously, if this loop were allowed to continue, the buffer would be overwritten by the next line of text before the first could be printed. This can be prevented by modifying the algorithm as follows:

```
LOOP:
IF CHARACTER_AVAILABLE THEN
BEGIN
    TEMP:=(INPOINT+1) MOD BUFFER_LENGTH;
    IF TEMP<>OUTPOINT THEN
    BEGIN
            INPOINT:=TEMP;
            BUFFER(INPOINT):=CHARACTER;
            IF INPOINT=BUFFER_MAX THEN OUTPOINT:=BUFFER_MIN;
        END:
END:
GOTO LOOP:
```

This modification will "freeze the action" at Figure $8 f$ until the output pointer is incremented. When this occurs the input procedure will immediately load the input data over the character that was just printed (assuming that data is available to the procedure at a higher rate than can be printed). The defined interface with the printer service routine allows a character to be removed from the buffer and placed in the output buffer whenever the output buffer contains the value placed there by the PSR, indicating that it has accepted the character that was previously in the output buffer. If this value is called EMPTY_FLAG then the complete buffer handling procedure can be defined as follows:

```
INITIAL:
INPOINT:=BUFFER_MAX;
OUTPOINT:=BUFFER_MAX+1;
    LOOP:
    IF CHARACTER_AVAILABLE THEN
    BEGIN
        TEMP:=(INPOINT+1) MOD BUFFER_LENGTH;
        IF TEMP<>OUTPOINT THEN
        BEGIN
            INPOINT:=TEMP;
            BUFFER(INPOINT):=CHARACTER;
            IF INPOINT=BUFFER_MAX THEN
                OUTPOINT:=BUFFER_MIN;
        END:
        IF OUTPUT_BUFFER=EMPTY_FLAG THEN
        BEGIN
            IF OUTPOINT<=BUFFER_MAX THEN
            BEGIN
                OUTPUT_BUFFER:=BUFFER(OUTPOINT);
                OUTPOINT:=OUTPOINT+1;
            END:
    END;
END;
GOTO LOOP:
```

Examination of Figures 8 g through 8 r will show how this algorithm maintains the buffer. If there is an open position and a character is available, it is placed in the buffer. When a complete line is in the buffer, printing is initialized by setting the output pointer to BUFFER_MIN. As the last character of a line is printed, the output pointer is incremented to point at the "phantom location" until the next line is completely entered. It should also be noted that if the input stream is faster than the print operation, then after the last character of a line is printed only one character need be input before printing can resume (see Figures 81, m, and n). Frame $r$ shows that after all available characters have been printed the state of the buffer is the same as it is initially. This is obviously a desirable feature.
The flowcharts for the complete BUFFER MANAGER are shown in Figures 9a and 9b. The corresponding code can be found starting at label BMGR of the program listings (see appendix). The flowcharts follow the algorithm that has been discussed very closely. Some additions have been made to implement logic not associated with the buffer. The first difference is that when a byte is in the input buffer it is tested to determine whether it is a command byte or a data character before further action is taken. Only two commands are recognized; one to set, and one to reset, the internal interrupt enable flag. This flag, which is
implemented as bit zero of PORT2 determines whether or not the UPI-41 will assert an interrupt to the master processor when it is able to accept a new character. Two additional deviations can be noted in Figure 9a; the first is that the motor of the printer will be turned on whenever a data character is received, the second is that if an end of line code (i.e., an ASCII line feed) is received, then, instead of storing it in the buffer, a mode is entered which fills the remaining buffer locations with space characters. This mode is enabled by bit one of PORT2. Note that utilizing otherwise unused bits of PORT2 for program status allows convenient testing and setting by the software and also enables external monitoring of the program operation.


Figure 9a. Buffer Manager Flowchart

The last addition to the algorithm can be seen in Figure 9 b where instead of going directly back to the start of the program after servicing the printer, a test is made to determine if the interrupt to the master processor should be asserted. This interrupt is set if the enable bit is set and there is also room in the buffer for at least one more character. After this test, control is passed back to the beginning of BMGR.


Figure 9b. Buffer Manager Flowchart

## PRINTER SERVICE ROUTINES

The Printer Service Routine must convert the characters given to it by the Buffer Manager into an appropriately timed stream of pulses to the solenoids. Because the PSR is extremely timedependent, it was implemented as an interruptdriven routine which is given control when the timer overflow occurs. This allows exact timing of the solenoid firings without requiring software delay loops. If the timing had been generated by such loops, synchronization would have been lost when the delay loops were interrupted in order to service the master processor.

If a hardware design of a controller for the printer were being undertaken, a convenient place to start would be to generate a state transition diagram which shows all the states that can be entered and how control can transfer from state to state. This hardware design technique is often useful in software design and was, in fact, used to develop the PSR. The state diagram of the PSR is shown in Figure 10. A total of eight states are necessary to implement the printer control function. Before discussing this diagram further, each of these states must be defined.
WPA: The WPA (Wait for Print Area) state is the state in which the system waits for the input from the printer which indicates that it is ready to start the actual printing of data.
TPA: During the TPA (Test Print Area) state the system digitally filters the signal from the printer to ensure that contact bounce is not causing an erroneous indication that the print area has started.
IPO: Transfer to the IPO (Initialize Print Operation) state occurs after the positioning of the print head over the print area has been verified. During this state the system initializes itself to start printing a line of text.
ICOL: The ICOL (Inter Column) state is used to time the period between the activation of the hammers. During this state the space between the dots of the characters is generated.

PCOL: During the PCOL (Print Column) state the hammers are energized if the particular character being printed requires a dot in the corresponding position.
ICHAR: The ICHAR (Inter Character) state is active between characters on a given line.
WFON: During the WFON (Wait for Feed On) state the system waits for the assertion of the feed pulse from the printer. This signal indicates that the process of feeding paper is occurring.
WFOFF: The system remains in the WFOFF (Wait for Feed Off) until the feed pulse goes inactive. This indicates that the required paper feed operation has been completed.

The state diagram, in addition to defining the allowable states, also defines how state to state transitions can be made. The general structure of this diagram shows that PSR is initiated by the occurrence of the timer overflow interrupt. When the interrupt occurs the contents of the HAMDAT (HAMmer DATa) register are immediately transferred to PORT1 which causes the hammer solenoids to be activated. Each of the eight possible states sets data into the register which should be output at the next timer overflow occurrence and starts the timer operating in a mode which will result in the main program (BMGR) being interrupted at the proper time. The following paragraphs describe the operation of each of the states


Figure 10. Print Control State Transition Diagram
in detail. The flowcharts of the routines can be found in Figure 11.

The WPA, CPA, and IPO states are all associated with the detection of the valid start of the print area. The WPA state sets the timer in the event count mode so that the edge of the print area signal can be detected, the CPA state digitally filters this input once it has been detected to ensure that noise has not caused a false input, and finally, the IPO state initializes the system to start the actual printing of data. The flowchart shows that the WPA state accomplishes the following actions:

1. Turns off the paper feed motor
2. Sets the filter count (for the CPA state)
3. Sets HAMDAT to zero
4. Sets STATE to one.

The timer is set to event count with an initial value of OFFH. This will cause a timer overflow interrupt the next time a negative transition occurs on the TEST1 input. Since this input is tied to the signal from the PRINT AREA switch, this interrupt should occur when the start of the print area is reached. The WPA state sets the STATE register to cause the TPA state to be entered when this interrupt occurs. Each time the TPA (Test Print Area) state is activated the software checks to ensure that the print area switch is in the proper state; if it is not, then all the actions of state zero are repeated (except turning off the motor), since a false start of print area has occurred. If the test reveals that the print area switch is in the proper state, then the filter count is reduced by one and the timer is started with an initial value of 0 FFH , the minimum attainable timer increment. The STATE register is set to repeat the TPA state unless the filter count has reached zero; when this occurs the IPO state is selected. The IPO state, which is responsible for the initialization of the actual print operation, first tests the output buffer register to determine if there is any data for it to print. If this test is unsuccessful the printer main drive motor is turned off, the TPA state is reinvoked and the timer is started in the event count mode so that it can detect the next start of print area. At first glance this seems somewhat fruitless since the event required cannot happen if the motor is not turning. By referring back to Figure 9, however, it can be seen that BMGR turns on the motor whenever it has a data character from the master computer. The reception of a character will always allow the PSR to find the next print area. If, when the IPO state makes its
test, there is data in the output buffer then the data is moved to the print buffer and the output buffer is set to the empty value. After this is accomplished, a counter is set to the number of columns to be printed per character (seven in this case - see comment by CGEN label in program listing), the STATE register is set to the ICOL state and the timer is set to time the intercolumn time. (The intercolumn time is the time that elapses between each possible column of the character.) Before exiting from this state the first column of data for the hammbers is generated by the COLUMN routine and placed in the HAMDAT register.

The three states already discussed set the printer up so that it is ready to print. The next three states are repeated sequentially until the entire line of data has been printed. The ICOL state is probably the simplest of the states. When it is invoked the hammers have just been fired by the entry into the PSR. All that the ICOL state does is to set the timer to time the proper duration of the hammer strikes, clear the HAMDAT register, and set the STATE register to the PCOL state. The PCOL state, only slightly more complicated than the ICOL state, first decrements the column count. If the end of a character is detected (count equal zero), the HAMDAT register is cleared and the STATE register is set to invoke the ICHAR state. If the end of a character is not detected then the COLUMN routine is again used to determine the next data to be sent to the hammers and the ICOL state is reinvoked. When the ICOL state is active two things can happen, depending on whether there is more data to print. If there is data in the output buffer then a series of actions similar to those of the IPO state occur to reinitialize the printing of a character; if there is no more data in the line then the paper feed motor is turned on, HAMDAT is cleared, and the STATE register is set to the WFON state. The timer is set for approximately one millisecond so that the state of the paper feed switch can be sampled periodically by the WFON and WFOFF states.

The WFON and WFOFF states continue to set the timer to the one millisecond sample rate, the WFON state reinvokes itself until the paper feed switch input is detected and then it invokes the WFOFF state. The WFOFF state reinvokes itself until the paper feed switch is detected in the off state and then invokes the WPA state. The sole purpose of the WFON and WFOFF states is to ensure that an off to on to off transition occurs on
the next line of data.

## CONCLUSION

The UPI-41 has been shown to be easily capable of controlling the LRC matrix printer with no external logic other than drivers and receivers. The program listings which implement the algorithms discussed are shown in Appendix A. It should be noted that no attempt has been made to minimize the amount of code in the program; the emphasis
signiticantly reduce the amount of code space needed, especially in the printer service routine which duplicates much code in each STATE. Even with this relatively loose coding the printer control function, including the complete character tables, easily fit within the memory available in the UPI-41. The extra room in memory could be used to implement such extra features as tabulation, printing prestored messages, or even limited graphic capabilities. The power and flexibility of the UPI-41 make such features easy to implement.

## Appendix



Figure 11. PSR Flowchart

ISIS-II 8648 ASSEMBLER, V1. 1
LOC OBJ SEY SOURCE STATEMEOM








All mnemonics copyrighted © intel Corporation 1978.






|  MNTVM苟 | P8BRERO <br>  |  | MBOBODO <br>  | SNBPSNB $W^{W}$ JOUAWN1 | Misporisi WMNUNN | sosporsix NONONNAN | NDMANBMAB <br>  |  | sososose Whntuno AWNHOM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | คNN思思思 | 88G8inNo | 9880\％688 | G0NABEAN |  | SNBKisus | ＂8080 | GANEANEO |
|  <br>  |  |  |  |  |  |  |  |  |  |
| 品㫛㫛品品品 | 品易易易易易㽞 | 㫛㫛品品品品品 | 易易㫛品品品 | 㫛易易品品品品 | 㫛㫛易易易品 | 早品品品最品 | 品品品㫛品品 | 㫛品品别品品 | 㫛品易品品品品 |
| NEDNENE <br>  |  | LNADORE <br>  | O8Q日AN 운운운준준 |  |  | An－mugur <br>  | DNOWBN区 <br>  |  |  |
| $* * * \frac{*}{\frac{*}{*}} * * *$ |  |  |  |  |  | $*^{*} \quad * *$ | ${ }^{*}{ }^{\boldsymbol{F}} *^{\boldsymbol{F}}$ |  | $*^{*}{ }^{*}$ |
| $\cdots$ | － | ＊ | － | － | $\cdots$ | － | － | ＊＊ | － |
| $\pm$ | $\pm$ |  | こ | $\Xi$ | $\stackrel{\square}{9}$ | ${ }^{\text {® }}$ | $\cdots$ | ＂ | $=$ |




| LCC OBJ | SEX | SOURC | CATEA |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1122 |  |  |  | [>] |  |
| 03D2 09 | 1123 1124 | DB | ${ }^{060}$ | ; |  |  |
| 63 D 441 | 1125 | DB | 41H | ; |  |  |
| 03 D 522 | 1126 | DB | 22 H | ; * |  |  |
| 93D6 14 | 1127 | DB | 144 | ; *** |  |  |
| $93 \mathrm{D8} 90$ | 1129 | DB | O日大 | ; |  |  |
|  | 1130 |  |  | ; |  |  |
| $03 \mathrm{D9} 00$ | 1131 | DB | 00\% |  |  | [?] |
| 03 DA 20 | 1132 | DB | 20 H |  |  |  |
| 63 DB 40 | 1133 | DB | ${ }^{408}$ | ; |  |  |
| 93 DD 48 | 1135 | DB | 48 H | ; * |  |  |
| 63 DE 30 | 1136 | DB | 30H | ** |  |  |
| 93DF 00 | 1137 | DB | 00 H |  |  |  |
|  | 1139 | END |  |  |  |  |

AP. 54


Intel Corporation. 1979
Using the 8295 ContentsDot Matrix Introduction11-3
Printer Controller The 8295 ..... 11-3
The LRC 7040 Printer ..... 11-3
8295/Printer Interface ..... 11-5
8295 Command Software ..... 11-6
Parallel Interface ..... 11-7
Serial Interface ..... 11-13
8295 Software ..... 11-15
Conclusion ..... 11-16
Appendix A ..... 11-17

## INTRODUCTION

Many microprocessor systems require the real-time control of a peripheral device such as a printer, keyboard, or alpha-numeric display, etc. These medium speed but still real-time tasks can be rather mundane, time-consuming, and require a fair amount of system software overhead. Of course, any time spent by the main processor in servicing these I/O devices is unavailable for other, possibly more important, tasks. This processor burden can largely be removed by isolating the real-time portion of the task to a dedicated peripheral-control processer.
Until recently, this approach was usually not cost effective due to the large number of components required by the dedicated processor: CPU, RAM, ROM, I/O, etc. To help make the approach more cost effective, Intel borrowed the I/O processing concepts found in many mainframe and minicomputers; put all the hardware in one package; and introduced a family of Universal Peripheral Interface centrollers-the UPI-41A ${ }^{\text {TM }}$ family. The basic family consists of the 8041A and the 8741A. These two devices are essentially single-chip microcomputers with a standard microprocessor bus interface. They have onchip RAM, ROM (8041A) or EPROM (8741A), CPU, timer/counter, and I/O. Using one of the UPI family, the designer simply codes his custom or proprietary peripheral control algorithm into the UPI device itself rather than the main system software. The UPI device then takes over the peripheral control task while the host processor simply issues commands and transfers data. More information on the UPI family is available in the documents referenced opposite the table of contents.

Illustrating the UPI concept as both design examples and actual products, a number of pre-programmed 8041As are available. These devices are the 8278 Keyboard/Display Controller, the 8294 Data Encryption Unit, the 8292 GPIB Controller, and the 8295 Dot Matrix Printer Controller. Data sheets for these devices are found in the Peripheral Design Handbook and their source listings (except for the 8294) are available in Insite, Intel's User's library. This application note deals with the 8295 .

## THE 8295

The 8295 Dot Matrix Printer Controller is a device specifically designed to interface microprocessors to the LRC 7040 Series of dot matrix impact printers. It offers complete solenoid and motor drive timing and contains an on-chip $7 \times 7$ character generator accommodating 64 ASCII characters. An on-chip FIFO buffers up to 40 ASCII characters before printing. Character density, width, and print intensity are all programmable. Three programmable tabulations and two general purpose outputs are also provided. Four data transfer methods are possible: polling, interrupt-driven, and Direct Memory

Access (DMA) are available when in parallel data transfer mode and asynchronous serial is available in serial mode. The data transfer mode is hardware selectable.

Let's first look at the LRC printer itself and its interface to the 8295 .

## THE LRC 7040 PRINTER

The LRC Model 7040 printer is manufactured by LRC, Inc. of Riverton, Wyoming. Capable of printing $40 \mathrm{col}-$ umns of characters at a speed of 1.25 lines $/ \mathrm{sec}$, the 7040 is mechanically simple and is ideal for point-of-sale or data logging terminals.

It is an impact printer whose print head consists of seven solenoids which each drives a stiff wire to impact the paper through an inked ribbon. While the wires are arranged in a circular fashion at the solenoid end, they form a vertical column at the ribbon impact point. Characters are formed by firing the solenoids to form a $5 \times 7$ or $7 \times 7$ matrix of "dots" (impacts of the wires). Figure 1 shows how the character $\mathbf{A}$ is formed using a $7 \times 7$ matrix. The columns are labeled Cl thru C 7 and the rows R1 thru R7. The print head moves left to right across the paper so at time Tl , the head is over column Cl . If the correct solenoids are activated at each time Tx for each column Cx, the character is formed.


Figure 1. Character $\mathbf{A}$ in $7 \times 7$ Format

The print head is moved across the paper by the main motor drive. The main motor drive consists of a 24 -pole synchronous motor which drives a rotating plastic drum. The drum has a spiral groove molded into it and a pin on the print head rests in the groove so that the print head traverses the paper as the drum rotates. Characters are printed by firing the solenoids during the left-to-right traverse. At the end of the print area, the spiral groove reverses the direction of the print head returning it to its home position.

A HOME microswitch riding on a cam attached to the plastic drum provides the only feedback as to the print head position. When the print head is in its home resting position the HOME switch is inactive. To start a print cycle, the main motor drive is activated which starts the print head motion. As the print head reaches the beginning of the print area, the cam activates the HOME switch as a signal to the printer controller to commence firing the solenoids. The controller then activates the solenoids as appropriate for each character in the line. The print area is defined as the 310 ms immediately after HOME goes active. Solenoid timing is the responsibility of the controller; the printer mechanism supplies no character-position information.

After the line is printed and the print head has traversed right to left, the HOME switch is deactivated. This transition signals the controller to turn off the main motor drive since the home position has been reached. A new print cycle may start immediately if data is ready.

Paper feed is accomplished with a second synchronous motor and a PFEED (Paper Feed) microswitch. In the quiescent state, the PFEED switch is inactive. Activating the paper feed motor drive starts the line feed cycle. The switch becomes active at some point during the cycle (typically about 48 ms later) and is deactivated when the cycle is complete. The controller uses the active-toinactive transition to remove the paper feed motor drive. The paper feed operation is independent of the print cycle so the two could occur simultaneously. Figure 2 shows the timing required by the printer for a print cycle followed by a line feed.


Figure 2. LRC 7040 Motor Drive Timing
Solenoid timing determines the location of any given "dot" and its intensity. The LRC 7040 printer specification states a $400 \mu$ s maximum solenoid "ON" time and a 1.3 ms typical period. Since the print area is 310 ms "long,' this timing allows a total of 240 dots ( $310 \mathrm{~ms} / 1.3 \mathrm{~ms}$ per dot) in one row or 40 characters on a $5 \times 7$ matrix with a one dot space between characters. While $5 \times 7$ characters have acceptable readability, their distinctness and format can be improved with a $7 \times 7$ matrix, however, $407 \times 7$ characters translate to 320 dots per row or a 0.97 ms solenoid period. This violates the solenoid duty cycle spec if the solenoids are fired for every column. The best way to get around this dilemma and still retain the improved readability of the $7 \times 7$ format is to simply fire the solenoid every other column. The 8295 uses this technique and the "every-other" column spacing is reflected in Figure 1. The 8295 character set is included in Figure 3.

## CHARACTER SET

| Hex Code | Print Char. | Hex Code | Print Char. | Hex Code | Print Char. | Hex Code | Print Char. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | space | 30 | 0 | 40 | @ | 50 | P |
| 21 | ! | 31 | 1 | 41 | A | 51 | Q |
| 22 | " | 32 | 2 | 42 | B | 52 | R |
| 23 | \# | 33 | 3 | 43 | C | 53 | S |
| 24 | \$ | 34 | 4 | 44 | D | 54 | T |
| 25 | \% | 35 | 5 | 45 | E | 55 | U |
| 26 | 8 | 36 | 6 | 46 | $F$ | 56 | $v$ |
| 27 | , | 37 | 7 | 47 | G | 57 | W |
| 28 | $($ | 38 | 8 | 48 | H | 58 | $X$ |
| 29 | $)$ | 39 | 9 | 49 | I | 59 | Y |
| 2A | - | 3A | : | 4A | J | 5A | Z |
| 2B | + | 3B | ; | 4B | K | 5B | [ |
| 2C | , | 3C | $<$ | 4C | L | 5C | 1 |
| 2D | - | 3D | $=$ | 4D | M | 5D | ] |
| 2E | - | 3E | $>$ | 4E | N | 5E | $\uparrow$ |
| 2 F | 1 | 4F | $?$ | 4F | 0 | 5 F | - |

Figure 3. 8295 Character Set

## 8295/Printer Interface

It's the job of the $8295 /$ Printer interface to convert the TTL-compatible outputs of the 8295 to the motor and solenoid drive levels. Since the printer side of the 8295 is independent of the system side, this same 8295/Printer interface is used for all examples discussed in the later sections.

For solenoid drive, the 8295 supplies seven solenoid outputs, $\overline{\mathrm{S} 1}$ thru $\overline{\mathrm{S} 7}$, plus a solenoid strobe, STB. STB modulates the Sl -S7 outputs externally to supply the actual solenoid "ON" time. This time is software programmable. Figure 4 shows the recommended S1-S7/STB gating.


Figure 4. Solenoid and Motor Gating

The solenoids must be driven from a $40 \pm 10 \%$ volt source. The peak current is approximately 3.6 A , the average current is approximately 0.5 A . A circuit providing the required drive is shown in Figure 5. The output stage, consisting of the 2N6045 Darlington transistor, the 1N4002 catching diode, and the 100 -ohm damping resistor, is the one suggested by the manufacturer. The input stage is a discrete implementation of a DTL gate. Note that the base-emitter junction of the 2 N 6045 protects the 2 N 2222 A transistor from overvoltage on its collector. This circuit has several features which are important to the printer interface:

1. All solenoid power (including the power used to drive the base of the power transistor) is derived from the 40 -volt supply.
2. Disconnecting the drivers from the 8295 or the loss of the 5 -volt supply to the 8295 results in the solenoids turning off.

The first feature of the drivers minimizes the impact of the printer and its interface on the 5 -volt supply. The second feature prevents the activation of the solenoids erroneously during power on/off cycles or during system checkout. This an important point since the solenoids will be damaged if left activated continuously. The fuses is series with the solenoids help protect them from mishap.
The two motors can each be driven as shown in Figure 6. The Monsanto MCS-6200 is an optically-coupled TRIAC which is ideal for driving the small synchronous motors in the printer. Coupled with a buffer this part provides a simple means of controlling the motors without sacrificing the isolation required for safe and reliable operation.

These driver circuits were borrowed from the Intel application note AP-27 "Printer Control With the UPI-41." (The 8295 development was inspired by the success of the AP-27 design.) Other solenoid and motor driver circuits are described in the LRC Interface Guide available from the manufacturer.


Figure 5. Solenoid Driver
pin to a logic low state. After power on it is automatically set high.
01 Clear GP2. Same as the above but for GP2.
02 Set GP1. Sets GP1 pin to a logic high state, inverse of command 00.

03 Set GP2. Same as above but for GP2. Inverse command 01.
04 Software Reset. This is a pacify command. This command is not effective immediately after commands requiring a parameter, as the Reset command will be interpreted as a parameter.
05 Print 10 characters/in. density.
06 Print 12 characters/in. density.
07 Print double width characters. This command prints characters at twice the normal width, that is, at either 17 or 20 characters per line.
08* Enable DMA mode; must be followed by two bytes specifying the number of data characters to be fetched. Least significant byte accepted first.
09 Tab character.
OA Line feed.
OB* Multiple Line Feed; must be followed by a byte specifying the number of line feeds.
OC Top of Form. Enables the line feed output until the Top of Form input is activated.
enables the printer to start printing.
0E* Set Tab \#1, followed by tab position byte.
0F* Set Tab \#2, followed by tab position byte. Should be greater than Tab \#1.
10* Set Tab \#3, followed by tab position byte. Should be greater than Tab \#1.

11 Print Head Home on Right. On some printers the print head home position is on the right. This command would enable normal left to right printing with such printers.
12* Set Strobe Width; must be followed by strobe width selection byte. This command adjusts the duration of the strobe activation.

| D7.D3 | D2 | D1 | D0 | Solenoid on <br> $(\boldsymbol{\mu} \mathbf{s})$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 200 |
| 0 | 0 | 0 | 1 | 240 |
| 0 | 0 | 1 | 0 | 280 |
| 0 | 0 | 1 | 1 | 320 |
| 0 | 1 | 0 | 0 | 360 |
| 0 | 1 | 0 | 1 | 400 |
| 0 | 1 | 1 | 0 | 440 |
| 0 | 1 | 1 | 1 | 480 |
|  |  |  |  |  |
| *parameter(s) required |  |  |  |  |

Figure 7. 8295 Command Set

## 8295 Command Software

The software control of the 8295 is very straightforward. The host processor simply issues ASCII characters to the 8295. The printable characters, 20 H thru 5 FH , are stored in the on-chip FIFO for printing while the non-printable codes, 00 H thru 12 H , serve as 8295 commands. (Codes 13 H thru 1FH are treated as no-ops.) The 8295 command set is shown in Figure 7. Note that some of the commands require an extra byte or two of information (parameters). These additional parameters must follow the command otherwise data and parameters might be confused. Commands and data may be mixed at any time although while the data is stored in the FIFO, commands take effect immediately. Commands do not "pass-thru" the FIFO.

All printable characters are entered into the FIFO. The FIFO is printed when either a Carriage Return command is received or the FIFO becomes full. In either case, the FIFO is printed, however there is no automatic line feed
unless the printer happens to be so equipped mechanically. Thus, a Line Feed command should be issued after each Carriage Return or after the last character to fill the FIFO. The FIFO is printed as soon as the character that filled it is accepted. If the character immediately following this filling character is a Carriage Return, the 8295 ignores it to prevent a useless print cycle.

Some commands clear the FIFO. The Carriage Return command effectively clears the FIFO since it causes the FIFO contents to be printed. The character density and width commands also clear the FIFO however they do not print its contents; the FIFO size is adjusted by these commands. Obviously, a $10 \mathrm{chr} /$ in density with double width printing would not allow 40 characters per line. The 8295 recognizes this fact and modifies internally the FIFO size limits. The FIFO size is modified according to the table below. For example, if the density is 10 char/in, single width printing, the 8295 accepts only 33 printable
characters before starting a print cycle. Since these commands take effect as soon as they are accepted, this prevents mixing different character densities or widths on a given line. Any such commands must precede the data for a line.

| DENSITY | WIDTH | BUFFER SIZE |
| :---: | :---: | :---: |
| 12 | SINGLE | 40 |
| 12 | DOUBLE | 20 |
| 10 | SINGLE | 33 |
| 10 | DOUBLE | 17 |

The Software Reset command clears the FIFO, resets the density to 12 chr /in and selects single width printing. It does not effect the solenoid strobe width, the tab positions, or the general purpose outputs. This command should be issued only when the 8295 is expecting a command or data. Issuing it when the 8295 is expecting a parameter causes it to be interpreted as the parameter and not the intended software reset.

A hardware reset causes the 8295 to default into the following states:

1. Clears the FIFO
2. GP1 and GP2 set high
3. 12 chr /in density
4. single width prining
5. $320 \mu \mathrm{~s}$ strobe width
6. tab positions indeterminate.

## Parallel Interfaces

The 8295 has the option of using serial or parallel communication with the main processor. The choice must be
made early in the design cycle since it is a hardware, not a software, selection. Let's look at the parallel options first.

In parallel mode, the 8295 has the traditional microprocessor bus interface: data, control, etc. The parallel mode is selected by not grounding the IRQ/ $\overline{\mathrm{SER}}$ pin. To the main processor, the 8295 in parallel mode appears as two registers: the Input Data register and the Output Status register. The main processor writes commands and data into the Input Data register while it reads the 8295 status from the Output Status register.

The Output Status register format is shown in Figure 8. The Input Buffer Full bit (IBF) indicates whether the 8295 has accepted the previous command or data byte. IBF is automatically set when the host processor writes to the 8295 and it is reset when the 8295 accepts the data or command. If $1 B F=1$, no writes to the Input Data register are allowed. Only when IBF $=0$ may a Input Data register write be done. The DMA Enable bit (DE) is set whenever the 8295 is performing DMA data transfers. When the specified number of transfers has been made, the DE bit is cleared. Since DMA cycles are usually transparent to the main processor, the DE bit tells the processor when the DMA block transfer is complete.

The processor does not always have to read the Output Status register, checking IBF, before loading the Input Data register. An interrupt output (IRQ) pin is available to interrupt the processor whenever the 8295 is ready to receive new data or commands. The fact that IRQ is set implies that $1 \mathrm{BF}=0$, so it's not necessary for the processor to read the 8295 status when interrupted; it can just write the next byte.

OUTPUT STATUS REGISTER


Figure 8. Output Status Register Format

Figure 9 shows the system schematic for using the 8295 in polled-parallel mode in an 8085A system; ie the IRQ line is not used. The $8085 \mathrm{~A} / 8295$ interface is standard as for any Intel peripheral. $\overline{\mathrm{CS}}$ is decoded from the high-order address lines. $\overline{R D}$ and $\overline{W R}$ are the 8085A read and write control lines. $\overline{\text { RESET }}$ is the system reset.

Example 8085A polling software is shown in Figure 10. This routine simply outputs the print buffer starting at the location pointed to in PRTSRT. The system software builds the buffer, terminates it with a OFFH character, and loads PRTSRT before calling PRINT.

PRINT is not very efficient with respect to processing time. Since the 8295 does not accept data while in a print or line feed cycle, if the buffer contained more printable characters than the FIFO size, the processor would sit in the PRT2 loop during the 800 ms print and 200 ms line feed cycles. That is obviously not too efficient. The obvious way around this problem is to restrict the buffer size to less than that of the FIFO however this could complicate the system software since more buffer building is required. A better approach is to use interrupts.
By connecting the 8295's IRQ output to one of the 8085A RST interrupt inputs (dotted line in Figure 9), the pro-
cessor is interrupted only when the 8295 is able to take another character. Figure 11 shows such interrupt-driven software assuming the RST 6.5 interrupt input is used for IRQ.

To further enhance the bus efficiency and processor overhead at the expense of slightly more complex hardware, use the 8295 DMA interface. This DMA interface is compatible with the 8257 DMA Controller. With such an interface all that's necessary is for the processor to load the DMA Controller with the print buffer starting address and write the Enable DMA command and length parameters into the 8295 . The 8295 does the rest by requesting data directly from memory thru the DMA Controller. It keeps track of the number of characters to request. As long as there are characters remaining to be transferred, the DE bit in the Output Status register is set. After the last byte is transferred into the 8295, the DE bit is reset and the IRQ is made active. Either event is used to tell the processor that DMA is complete and the 8295 is ready for the next block. It is not necessary to restrict the DMA block size to 40 characters, the Enable DMA command parameters allow for up to $65 k$ byte block sizes. The block size given the 8295 must reflect both data plus commands and parameters.


Figure 9. 8295 Parallel Interface

ISIS-11 8089/8085 MACRO RSSEPELER. X108
MOCULE
8295 AP NOTE FIGURE 10


PUBLIC SYMBOLS

EXTERNAL SMMBOLS

USER SHMROLS
DATA95 A 0031 IEF A 6002 PEXIT A 294A PRINT A 2030 FRT1 H 2035 PRT2 R 203C PRISRT A 2400
5T595 \& 8931
ASSEMBLY COMPLETE, NO ERRORS

Figure 10. 8085A/8295 Polling Subroutine

8cy fl Note figure 11
LOC OBJ SEQ SURCE STATEMENT

0034 C33829

2030
$2080 \mathrm{E5}$
$2031 \mathrm{F5}$
2832240628
2035 TE
2936 FEFF
2638 CA4520
2038 D331
293023
203E 220620
2041 F1
2042 E1
2043 FB
2044 C9
2045 3E日月
294730
2048 C34129

| 1 \％$\% 0085$ |  |  |  |
| :---: | :---: | :---: | :---: |
| 2； |  |  |  |
| 3 ；SESTEM EQPMTES |  |  |  |
| 4 PRTSRT | ERU | 200 ＠ | －PIINTER STORHGE |
| 5 IBF | EQJ | $\mathrm{H}_{2} \mathrm{H}$ | ；IBF FLAG mick |
| $65 T 595$ | ERI | 31k | ； 82395 Sthtus register poiki |
| 7 dategs | E则 | 314 | ： 8235 Dffit kegister Pori |
| 8 ； |  |  |  |
| 9 |  |  |  |
| 18 ：RST6． 5 INTERRIIFT MECTOR LOCATION－IIMAP TO FRINTER SUBEROUTINE |  |  |  |
| 11 ； |  |  |  |
| 12 | ORG | 34H |  |
| 13 ； |  |  |  |
| 14 RST65： | ，MP | PRINT | ： 6010 PRINT ROUTINE |
| 15 ； |  |  |  |
| 16 ： |  |  |  |
| 17 | ORG | $22^{2} \mathrm{SH}$ |  |
| 18 ； |  |  |  |
| 19 ；FRINTER SUTPUT SUBROUTINE FOF INTERRUFT－DRIVEN SYSTEM－OUTPU |  |  |  |
| 20 ；CHR POINTED AT EY PRTSRT．IF CHR IS GFFH，THE RUFFLE LS COMF |  |  |  |
| 21 ；PND THE RST6． 5 Interrupt is maskeg ihe main proherm mist un |  |  |  |
| 22 ：RST6． 5 HFTER IT EUILLS A NEW ELiFFER FRINT CUFFER STATUS IS |  |  |  |
|  |  |  |  |
| 24 ； |  |  |  |
| 25 PRINT： | PU5H | H | －SRYE HL |
| 26 | PUSH | PSH | ；SAYE FSW |
| 27 | LHLD | PRTSki | ；İET BUFFER FOINIER |
| 23 | Moy | A， 14 | －WET NEXT CHR |
| 29 | CII | BFFH | ，lest lf ElfFer COMFLETE |
| 30 | J2 | EXIT | ；YES，DSO EXIT HITH KST MASKED |
| 31 | OUT | DATfi95 | ；HO．DUTFUT CHR TO 8295 |
| 32 | INX | H | ；Binf pointek |
| 33 | SHLD | PRTERT | ；RESTDRE FOINTER |
| 34 PRT1： | PGP | FSW | ：RESTORE PSW |
| 35 | FOP | H | ：RESTOFE HL |
| 36 | EI |  | ：RE－ENTBLE INTLEEIUPTS |
| 37 | RET |  | ：REIISR |
| 38 ； |  |  |  |
| 39 EXIT | WY | H， OSH | ；MASK RTT6 5 |
| 49 | 5 IM |  | ；SET INTERRUFT MASK |
| 41 | JHP | PRT1 | ：GO EXIT WITH HASK IN PLFCE |
| 42 ； |  |  |  |
| 43 | ENO |  |  |

## PURLIC SMHBOLS

EXTERNAL SMBOLS
USER SUMBOLS

Figure 11．8085A／8295 Interrupt－Driven Software


Figure 12. 8295/DMA Interface

ASM80 :F1:95F13. SRC TIILE ( 3295 AF NUTE FIGURE 13')

ISIS-II 3980/8885 MACRD RSSEMBLER, X108 MOCULE PAGE 1 8295 AP NOTE FIGURE 13


PUBLIC SYMBOLS
EXTERNRL SYMEOLS
USER SMMBLS

Figure 13. 8295 DMA Subroutine

Figure 12 illustrates an 8257/8295 interface and Figure 13 shows example software for handling the system. This software assumes that the 8295 is doing the counting of the transfers hence the Terminal Count of the 8257 DMA channel is loaded with the maximum value while the 8295 receives the actual block size. The 8295 simply stops making requests once the requested number of transfers have been made.

## Serial Interface

In addition to the parallel interface options, the 8295 supports a "stand-alone" serial interface. In this mode, the only communication with the main processor is via a serial link. This configuration is perfect for remote printer applications; only three wires are required compared to 12 or 13 for the parallel interfaces.

The serial mode is envoked by simply grounding the IRQ/ $\overline{S E R}$ pin. See Figure 14. The internal 8295 software interrogates this pin upon power-on and reconfigures the function of several pins if it's grounded. The $\overline{\text { DACK }} /$ SIN pin becomes the serial data input (SIN) and the DR$\mathrm{Q} / \overline{\mathrm{CTS}}$ pin becomes the hardware data holdoff, Clear-to-Send. The lower three Data Bus pins become the Baud Rate Select inputs. Note that it is necessary to ground $\overline{\mathrm{CS}}$ and $\overline{W R}$, and pull $\overline{R D}$ high. This enables the "input" direction of the Data Bus pins so that the 8295 may read the baud rate. All standard baud rates from 110 to 4800 baud are accommodated.

After power-on the 8295 looks at IRQ/ $\overline{S E R}$ and if it's grounded, the data bus pins are read to determine the baud rate. Data from the serial input is requested by lowering $\overline{\mathrm{CTS}} . \overline{\mathrm{CTS}}$ stays low until during the eight bit of the serial data character at which point it goes high (inactive). After the character is assembled and interpreted, $\overline{\text { CTS }}$ again goes active to request the next character. The 8295 does not check for parity and characters with invalid start bits or framing errors (stop bit wrong polarity) are ignored. $\overline{\mathrm{CTS}}$ is normally connected to the UART's $\overline{\text { CTS }}$ input. An inactive CTS holds off the UART transmitter from transmitting characters.

In serial mode, the command and data definitions still apply as in parallel mode. Commands and data may be mixed although commands take effect immediately when received.

Figure 15 shows example software to drive an 8251A Programmable Serial Interface when connected to an 8295. This software is similar to Figure 10 except it assumes that the 8251A has the same I/O port addresses as the 8295 had in Figure 9. Note that the TXE (Transmitter Empty) flag is used to load data into the 8251A transmitting both characters in the transmitter (the transmitter is double buffered) if CTS goes inactive. The TXE flag allows only one character at a time in the transmitter so CTS going inactive simply finishes off the current character. The 8295 accepts only one character at a time.


Figure 14. 8295 Serial Interface

ASM60 :F1:35F15. SRC TITLE('8295 AP NOTE FIGINKL 15')

ISIS-II 8880/8985 MACRO RSEEMELER. X188 MOOULE PAGE 1 8295 AP NOTE FIGUKE 15

| LOC OB.J | SEQ | SOURCE STHTEMERT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 \$ 50065 |  |  |  |  |
| 2 : |  |  |  |  |
| 3 STUSTEM EQUATES |  |  |  |  |
| 2800 | 4 PRTSRT | EOI | $2903+1$ | : PIOINTER STORATIE |
| 6094 | 5 TXE | EQd | Oth | - 1XE FLAGG MASK. |
| 8031 | 6 ST551 | EOU | 31H | :8251 STHTUS REGIGIER FIRT |
| 8031 | 7 DRTA51 | EQU | 31H | : 8251 DATH REGISIEP PIORT |
| 8 ; |  |  |  |  |
| 2938 | 9 | ORG | 28304 |  |
| 10 ; |  |  |  |  |
| 11 ; PSINT BUFFER GUTPUT SUEKOUTINE - THIS ROUTINE PRINTS THE BUHFER 12 :STARTING hT THE POINTER STORED AT FRTSRT. IHE ROUUINE RETURNS HHEN 13 ; F QFFH IS FETCHED FROM THE BUHFER. |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| 14 ; |  |  |  |  |
| 2838 E5 | 15 PRINT: | PUSH | H | SAVE HL |
| 2931 c5 | 16 | PUSH: | 6 | : STYE EL |
| 2832290029 | 17 | LHLD | PRTSRT | ; GET BIJFER FOINTER |
| 2035 7E | 18 PRT1: | MOY | A, ${ }^{\text {H }}$ | - GET CHARACTER FRUA BUFFER |
| 203647 | 19 | MOV | B. $A$ | - SAVE IT IN B |
| 2037 FEFF | 28 | CPI | PFFH | : IS IT THE BUFFER EMO: |
| 2039 CA4R20 | 21 | J2 | PEXIT | ; YES, 60 EXIT |
| 2036. 1831 | 22 PRT2: | IN | STS51 | - NO. KERD 8251 STRTUS |
| 293E E694 | 23 | PNI | TXE | : LOOK RT IXE FLİG |
| 2040 CR3C20 | 24 | J2 | PRT2 | ; HAIT UNTIL TXE=1 |
| 204378 | 25 | MOW | A, 8 | ; RECOUER CHARRCTER |
| 2944 D331 | 26 | OUT | Dfitasi | ; OUTPUT TO 8251 |
| 264623 | 27 | INX | H | ; BIMP BUFFER POINTER |
| 2847 C33520 | 28 | JMP | PRT1 | ; GET NEXT CHMRHKTEK |
|  | 29; |  |  |  |
| 2048 Ci | 30 PEXII: | $\mu$ | B | ; RESTORE AC |
| 2848 E1 | 31 | POF | H | : RESTORE HL |
| 264C C9 | 32 | RET |  | ; RETIf: ${ }^{\text {d }}$ |
|  | 33; |  |  |  |
|  | 34 | END |  |  |

PUBLIC SMMBOLS

EXTERHAL SYMBOLS

USER SHBBOLS
DATA51 A 6031 FEXIT A 204月 PRINT H 2030 PRT1 A 2935 PRT2 A 203C PR1SR1 H CODA SIS51 A U031
TXE A 604

ASSEMBLY COMPLETE, MO ERRORS

Figure 15. 8251A Subroutine


Figure 16. 8295 Flow Chart

## 8295 SOFTWARE

For those readers using the 8295 as a design example for UPI software, the flow charts for the program are shown in Figure 16 and the 8295 source listing is included as Appendix A. (Machine readable source listings are available through Insite, the Intel User's Library.) As an aid to understanding this software, the following observations can be made:

1. The 8295 uses only Register Bank 0 . The function of registers R6 and R7 is determined by the mode. In parallel mode they are concantenated to form the 16 bit DMA count register. In serial mode, R6 is a counter during character reception.
2. Characters and commands are input from the Input Data register via the INPUT subroutine. The routine defines the input mode, fetches the data, and stores it in R2. If the DMA mode is enabled, the block count in R6 and R7 is decremented by the DECR routine each time a data transfer occurs until the count is exhausted.
3. Characters are decoded by routine P6A which also detects any illegal characters by the INPUT routine. R0 is assigned as the character buffer pointer and R4 is designated as the buffer size limit. The commands which affect the buffer size will affect R0 and R4.
witct jump tapie. Ine command routines are easy to understand from the listing hence they are not included in Figure 16 but simply referenced.
4. Register R3 is the bit-oriented command register. Each bit of R3 represents an operating mode. This definition is shown below.

5. After the character buffer has reached its limit ( $R 0=R 4$ ) or a CR character is received, the contents of the buffer are printed. Subroutine PRINT loads R0 with the address of the character to be printed and R2 serves as an index to keep track of the current column within the character. Subroutine CHAR determines which ASCII table is accessed by setting or clearing flag F0.
the 32 characters on Page 1 or 2 of the Program Memory ASCII table. The column index, R2, is then added to the result to address the current column. Each character is represented by 7 bytes. R2 indexes thru each byte to select the appropriate solenoid information.
6. Subroutine COL8 fetches the solenoid on-time and off-time constants from a table starting at location 0 F 8 H . The time is represented by a hex number which is used as a loop counter in a software timing loop. No character input is allowed while printing is in progress.

## CONCLUSION

The 8295 is an excellent example of what can be done with the UPI-41A family. As a printer controller, it completely relieves the main processor of all the real-time tasks associated with the control of the printer plus valuable system ROM space is not required to store the ASCII-to-dot matrix conversion table or the timing software since it's all done in the 8295 itself. As a UPI design example, the 8295 illustrates the variety of data transfer interfaces available. If the 8295 itself does not fit your printer controller requirements, feel free to modify the 8295 software contained in this application note or that in AP-27 and program your own 8741A.

## Appendix A

## APPENDIX A

RSM48 :F1:8295. SRC
ISIS-II MC5-48~UPI-41 MFCRO ASSEMBLER, 42.8
PPRE 1
LRC 7949 SERIES PRINTER CONTROLLER SOURCE CODE


ISIS-II MCS-48/UPI-41 MICRO RSSEMBLER, 12.0
PRGE 2 LRC 7040 SERIES PRINTER CONTROLLER SOURCE COOE

LOC OBJ SEQ SOURCE STRTEMENT

## 24

25
26
27 ; ******************************************************************
28;** **

29;** :REGISTER RSSIGMENT TRBLE **
38 ;** **

31 ; ***************************************************************
32 ; ** * **
33;** RQ INFUT BUFFER POINTER **
34 ;** R1 TEMPORARY STORAGE **
35;** R2 TEMPORARY STORAGE **
36;** R3 COMMRND REGISTER **
37;** R4 BUFFER SIZE **
38;** R5 TEMPORFRY STURRGE FUR DELPY ROUTINE **
39;** R6 LON ORDER OM COUNTER **
40;** R7 HIGH ORDER DMA COUNTER **
41;** TIMER TEMPORARY STORAGE **
42;** **

43 ;****************************************************************
44
45
46 SEJECT

1SIS-II MCS-48/UPI-41 MPCRO RSSEMELER, Y2. 0
PAGE
3 LRC 7840 SERIES FRINTER CONTROLLER SOURCE CODE

## LOC OBJ SEQ SOURCE STATEMENT

| 47;************************************************************** |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 48;** |  |  |  | ** |
|  | ;** | RRM ASSIGWENT TPBLE |  | ** |
| 50; ** |  |  |  | ** |
|  |  |  |  |  |
| 52;** |  |  |  | * |
| 53 | ; ** | RPM PDDRESS | Function | * |
| 54;** |  |  |  | * |
|  | ;** | 00-67H | REGISIER BRNK 1 | ** |
|  | ;** | 88-14H | PROGRPM STACK | ** |
|  | ;** | 15-17H | TPB FOSIIION STORAGE | * |
|  | :** | 18-464 | CHPRRCTER BUFFER | ** |
| 59 ;** |  |  |  | ** |
|  |  |  |  |  |
| 61 |  |  |  |  |
|  | \$EJE |  |  |  |

ISIS-II MCS-48, IPI-41 MACRO ASSEMBLER, Y2. 0
PRGE
LRC 7048 SERIES PRINTER CONTROLLER SOURCE COOE
LOC OB.J SEQ SOURCE STATEMENT

63

$65 ; * * \quad$ **
66;** COMWRND REGISTER DEFINITION **
67 ; ** **

69 ; ** **
70;** BIT 7 SERIPL MDDE FLRG **
71:** BIT 6 DFH MODE FLRG **
72 ;** BIT 5 DOUBLE WIDE FLRG **
73 :** BIT 4 COLUNSSIINE **
74;** BIT 3 RIGHT JUSTIFIED PRINT **
75 ;** BITS 2, 1,0 INDICATE SOLENOID ON TIME **
76 ;** **

78 浼JECT

| 8000 | 79 | ORG | 9 OH |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 88 |  |  |  |
|  | 31 |  |  |  |
| 1000 02 | 82 INIT． | IUT | DBB． A | ；SET 08F |
| 10001 日月 | 83 | IN | $\mathrm{F}_{1}, \mathrm{P}_{2}$ | －CHECK SERIPR STRAP |
| $0002 \mathrm{BC}^{2} 08$ | 84 | J8． 5 | PRRA |  |
| 0094 E883 | 35 | MOV | R3． 83 HH | ：SET SERITL GIT IN CMD |
| 08865048 E | 36 | JMP | CLF1 |  |
| 0908 9RBF | 87 PrRA． | ANL | P2， ， ABFH |  |
| D008 F5 | 89 | EN | flass |  |
| 6008 E | 89 | EN | DMF |  |
| buger beos | 94 | MTY | F3，${ }_{\text {a }}$ |  |
| Quee 27 | 91 CLF1 | are | H | ；CLEAR DMA BUJSY FLAG |
| 908F 90 | 92 | M0 | STS．A |  |
| 8010 BC．49 | 93 CLEPF | Mov | R．4．\＃483 | ；INITIALIZE BIJFFER |
| $6912 \mathrm{BS18}$ | 34 ATAIN： | MOY | Fib． 13 | －INITIFLILEE＇OINTER＇ |
| 401427 | 95 | CLR | A | － ELSET STACK 10 SAVE TRBS |
| 001507 | 96. | 1006 | FSW．A | ：STACK $=$ G．PLL FLPAE $=0$ |
| 00153414 | 97 DECD | L．RLL | IMPVT |  |
| 00133428 | 98 | OALL | H6A | ：decome data |
| M412 FC | 98 | MOY | P．F 4 |  |
| Q91E 18 | 169 | M1 | A．Re |  |
| Butc 9616 | 101 | JNE | VEDT |  |
|  | 16 |  |  |  |
| OULE FE | 103 PRINT | P194 | A，RE |  |
| D01F Ce | 104 | DES | FH | ，LOCHIE LAST CHRPACTER INPUT IF R．J． |
| 昭26 7224 | 195 | TE | Ond | ：OHECK FOR RIISHT JJEI． |
| 06226818 | 106 | MO： |  | ：FRINT FROM IHE ORIGIN |
| 0924 PHEF | 1970 N | mand | P2．\＃REFH | －TURN DRIVE PGIUR ON |
| 09264626 | 188 NHOHE． | NTI | NHIME | ；WHIT FOR HONE SWITCH |
| 36282348 | 109 | MOV | A． 48 H | ；STALL |
| 00245458 | 110 | Pril | WhIT |  |
| 002C B6：06 | 111 XTEF． | MiN | R2．\＃6， | （k）CTL IMEEX |
| g92E FE | 112 | Mov | A． FS | －CHECK FOR R．J |
| 042 F 7233 | 113 | J8： | ctrak | ：RJT TRIE |
| 0031 EFP9 | 114 | MTS | R2． $\mathrm{HOOH}^{\text {a }}$ | ：IMDEX FOR MORM．PRINIIMG |
| 9023 FD | 115 UHPR： | MnY | A．PRO | －FETCH CIMRRACTER |
| 093485 | 116 | CLE | F | FOU DETERMINES HHICH CHAEHICTER TABLE |
| 18458238 | 117 | JB5 | PRFSE |  |
| 803795 | 118 | CPL | FO |  |
| 1993854 E 0 | 119 Parse： | CPLL | XS 2 | ；FETCH COL FROM TRELE |
| 963B A9 | 120 | MOW | R1．$A$ |  |
| 0938 FE | 121 | Mov | A，R3 | ；CrECK FOR D．W． |
| 003C H23F | 122 | J8． 5 | NOTS |  |
| 003 C 9 | 123 | DPL | Fig | ：FG INOICATES D．W．MOOE |
| 603F F9 | 124 NOTS： | MOY | A．R1 |  |
| 8049 147B | 125 | CPLLL | FIRE | ；PRINI COL． |
| 0042 FE | 126 | MOY | A．R3 | －CHECK R．J |
| 00437240 | 127 | JB3 | R．IP |  |
| 80452396 | 128 | MOY | A．${ }^{\text {\％}}$ 6 5 H |  |
| 8547 DA | 129 | XRL | A，R2 |  |
| 0048 1H | 138 | INC | R2 |  |
| 00499633 | 131 | JN2 | CHAR | ；FRIN MEXT COL． |
| 60483452 | 132 | JTP | LSTCOL |  |
| 004 D 27 | 133 RJF ： | CLR | A | ；CHECK RJ，FIKE COLS．IN REVERSE OROER |

ISIS-II MC5-48~NPI-41 MRCRO ASSEMELER, V2. 0 LRC 7848 SERIES PRINTER CONTROLLER SOURCE COOE

| LOC 08J | SEQ | SOURCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 604E DA | 134 | XRL | A, R2 |  |
| 604F CA | 135 | DEC | R2 |  |
| 00599633 | 136 | JNZ | CHPR |  |
| 60528656 | 137 LSTCOL: | JF0 | 94 |  |
| 00541480 | 138 | CPLL | COL 8 |  |
| 0056237 | $139 \mathrm{A4}$ : | MON | A, \%7FH | ;CLERR STB : DATA PINS |
| 805839 | 148 | OUTL | P1, A |  |
| 08592319 | 141 | HOY | A, 19\% |  |
| 0058 54F8 | 142 | CPLL | HAIT |  |
| 10950 FB | 143 | HOY | A, R3 |  |
| P05E 7264 | 144 | J83 | RJ2 |  |
| 0968 FC | 145 | MOW | A, R4 |  |
| P061 18 | 146 | INC | R0 | ; INCR POINTER |
| 89628467 | 147 | JPP | CK |  |
| 80642317 | 148 RJ2: | MOV | A, \%17H |  |
| 0066 C8 | 149 | DEC | R 0 | ; DECR FOINTER |
| 006708 | 158 CK . | XRL | A, RO |  |
| 0068 962C | 151 | JNE | XFER | ; KEIURN FOR IEXT CHPR. |
| 19668 566A | 152 HOHE | JT1 | HONE | : SEHSE HOWE LOM? |
| $606 C 2320$ | 153 | MOW | A, \#20H | ; STPLL |
| 906E 54F8 | 154 | CALL | HeIT |  |
| 88708810 | 155 | ORL | P2, \#10H | ; STOP DRIVE MOTOR |
| 09728412 | 156 | JMP | AGAIN | ; NEXT LIIE |
|  | 157 |  |  |  |
| 6074 FB | 158 DmaIN | HOY | A, R3 | ; EXIT If SERIRL MODE |
| 6075 F27A | 159 | JB7 | SERROR | ; SERIFL CMD EKROR |
| 08770677 | 168 IMEUF | JNIBF | INBUF | ; HAIT FOR DHP PRRPMS. |
| 897922 | 161 | IN | A, CBE |  |
| 907A 93 | 162 SERROR | RETR |  |  |
|  | 16 ? |  |  |  |
|  | 164 |  |  |  |
|  | 165 |  |  |  |
| 8978 667F | 166 FIRE: | JFg | SCLE |  |
| 097099 | 167 | IN | A, P1 | ;C. H. PRNU PREVIOUS COL. |
| 097E 59 | 168 | Find | F, R1 |  |
| 807F 39 | 169 SCLE | OUTL | P1, A | ; OUTPUT TO SOL. |
| 0888 FB | 178 COL8: | WSV | A, R3 | , A GETS ON TIME |
| 8881 43F8 | 171 | ORL | A, \#gF8h |  |
| 0083 A3 | 172 | MONP | A, e9 |  |
| 8084 538F | 173 | Pral | f, meft |  |
| 08868989 | 174 | QRL | $\mathrm{Pl}, 88 \mathrm{H}$ | ; STROBE SOLENOIDS |
| 09685478 | 175 | CPLL | HAIT |  |
| 0089997 | 176 | ARL | P1, 37FH | -DISABLE SOL. STROBE |
| 008C FB | 177 | MOY | A, R3 | ; A GET OFF TIME |
| 0080 43F8 | 178 | ORL | A, HEF8 |  |
| 6085 A3 | 179 | MOVP | A, en |  |
| 009847 | 188 | SUAP | A |  |
| 0891 539F | 181 | FML. | R, \#PFH |  |
| 0093 28 | 182 | XCH | H, R3 |  |
| 09949299 | 183 | J84 | C18 |  |
| 699628 | 184 | XCH | H, R3 |  |
| 6997 049C: | 185 | JTP | CON |  |
| 8099 2B | 186 C10 | XLH | R, R3 |  |
| 8099 0396 | 187 | HDD | A, 166 H | : IMCREASE BIAS FOR 10CO/I |
| 609C B6A3 | 188 CON | JFg | SING | ; SKIP IF SIMGLE |


| 15IS-II MCS-48/UPI-41 MPCRO ASSEMBLER, Y2. 0 LRC 7048 SERIES PRINTER CONTROLLER SOURCE COOE |  |  |  | PRGE 7 |
| :---: | :---: | :---: | :---: | :---: |
| LOC 08J | SEQ | SOARCE STATEMENT |  |  |
| 099E 9314 | 189 | RDD | A. 14 H | ; PDE 7 TO OFFTIIE IF D.W. |
| geno 29 | 198 | XCH | A, R1 | : SAVE PREYIOUS COL. |
| 808139 | 191 | OUTL | P1, A | ; SRVE PREYIOUS COL. |
| 008229 | 192 | XCH | R, RI |  |
| ORA3 44F8 | 193 SING | JMP | WhIT |  |
|  | 194 |  |  |  |
|  | 195 |  |  |  |
|  | 196;******************************************************* |  |  |  |
|  | 197; SERIIL ROUTINE. ASSEIRLES THE DESIRED DATA FROM THE <br> 198; SERIAL INPUT FND FLACE THE DATA IN THE ACCUMLATOR. <br>  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  | 208 |  |  |  |
| ORAS 9RBF | 201 CTS: | ANL | F2. ARPFH | H REQUEST MCTS |
|  | 282 OHE | IN | A. P2 | :LOOP UNTIL START BIT FOUND |
| RePr8 F2AT | 20? | J87 | ONE |  |
| banh B900 | 204 | Mov | R1, * 0 | : RESET TEMP REG |
| 80fC Bf09 | 285 | Nư | R2. \#3 $^{\text {H }}$ | , SET IMOEX |
| DEAE 99 | 206 | IN | R, P1 | , BIA5 |
| GORF 74ES | 297 | CALL | HBII | ; WaIt 1/2 CrCle |
| B0E1 69 | 298 | IN | A. F2 | - DHECK FOR STRKT BIT |
| 9682 F287 | 269 | JB7 | ORE | - WRONG STHFT BIT |
| V6B4 BE日3 | 218 | Moy | R6. 183 H |  |
| P6B6 EEB6 | 211 Lz: | DJME | R6. LZ |  |
| POBS ERCE | 212 CONT: | DJNE | R2, LOMD | : LDAC THE EIGHT EITS |
| P0BP 8948 | 213 | ORL | P2, 4 46H | : DISARELE CTS |
| PRBC BE06 | 214 | MOY | R6, 粺6H | ; BIAS |
| COBE EEBE | 215 H14: | D.SNR | R6. H14 | ; HPIT |
| BACO $74 E 8$ | 216 | CALL | HEIT |  |
| 8 CCC 27450 | 217 | CPRL | HeIT |  |
| 00 CL 4 AB | 218 | IN | A. P2 |  |
| 60C5 37 | 213 | CPL | A | - CHECK STOF BIT |
| 80C6 F2A7 | 228 | JB7 | OHE | ; WRONG STOP BIT |
| $89 C 8$ F9 | 221 | MOM | A, R1 |  |
| eacs F7 | 222 | RLC | A |  |
| 80CA 537\% | 223 | RNL | A, 7FH |  |
| 80CCC AR | 224 | MOU' | R2. A |  |
| 800093 | 225 | RETR |  |  |
|  | 226 |  |  |  |
|  | 227 |  |  |  |
| UECE 74E0 | 228 LOAD | CPLL | HeIT | ; DELRY' 1 CYPLE |
| 8600 74E8 | 229 | CPLL | HBIT |  |
| 8602 BE83 | 230 | MOW | R6. \#83H |  |
| 8004 EED4 | $231 \mathrm{L1}$ | D.JN2 | R6.L1 |  |
| 000680 | 232 | NOP |  |  |
| 80078 | 233 | IN | A. F2 | - INPIUT SERIPL BIT |
| 09085388 | 234 | ARM | A, \%8OH | ; MFSK BIT |
| B900 49 | 235 | ORL | A, R1 | - RCO PREVIDUS BITS |
| CPDB 67 | 236 | RRC | A |  |
| BeDC 89 | 237 | MOY | R1. A |  |
| 89008488 | 238 | JMP | CONT | ;FINISH J08 |
|  | 239 |  |  |  |
| C00F 9AFE | 248 PF : | Pruc. | P2, \%FEH | I PF MOTOR ON |
| 6eE1 B9en | 241 | MOV | R1. \%ent |  |
| 60E3 2388 | 242 P3C | MOY | H, 4888 |  |
| 60E5 54F8 | 243 | CHLL | HhIT |  |

ISIS-II MCS-48/UPI-41 MRCRO ASSERELER, Y2 0
PRGE 8 LRC 7848 SERIES PRINTER CONTROLLER SOURCE CODE


151S－11 MCS－48／NPI－41 MRCRO ASSEMELER． 120
LRC 7040 SERIES PRINTER CONTROLLER SOURCE COOE

| LOC OBJ | SEQ | 50JPRCE | tatemeint |  |
| :---: | :---: | :---: | :---: | :---: |
| 011上 22 | 299 | IN | A．DEB |  |
| 011F 537F | 309 | ARA | A．W7FH |  |
| 0121 PA | 301 | MOH | R2， H |  |
| 01223462 | 302 | CALL | CECR | ；DEC DMA COUNT FUR DMf \＆PFRrqlel |
| 0124 FA | 303 | MOU | H．R2 | ；LRTA STORED IN A \＆R 2 |
| 012593 | 304 | RETR |  | ： KET \＆RESTORE FLFHCS |
| 0126 0485 | $30.5 \text { YME: }$ $306$ | JMP | CTS | ：SERIAL LISE SERIAL INHUT ROUTINE |
| 0128 74ED | 307 F68． | CALL | Spor | ：CHECK FOR SPECIAL CASE CR |
| 812 CL D24E | 388 | J86 | CHECKS |  |
| 012 C 250 | 309 | JB5 | ［ ATM $^{\text {a }}$ | ：CHECK FOR VRAID CHFR． |
| 012E DS09 | 310 | KPL | A，${ }^{\text {\％}}$ 9 9 H | ？1RE？ |
| 01309656 | 311 | JR2 | CMO | －COMTAND |
| 01328915 | 312 TRE： | MOY | R1．\＃1．5H | ［ E：1 GETS TRE［I］ |
| 0134 BP83 | 313 | Moy | F2．＊日S |  |
| 0136 r1 | 314 P68B | M M | A，0R1 | CHECK TRE |
| 0137 F24D | 315 | $\mathrm{JB7}^{7}$ | TERPOR＇ | ：LIMIT THB Tf EmFux |
| 01こ9 D24D | 316 | J86 | TERROP |  |
| 013837 | 317 | 1 FL | A |  |
| 013017 | 318 | INC | A |  |
| 013068 | 319 | BCD | $\mathrm{H} \cdot \mathrm{NG}$ |  |
| 013 F F1 | 329 | MOH | A．QR1 | ： B GET TRE LOC． |
| 013F E645 | 321 | JNO | PGAf | ：HINO WHICH TAE |
| 014119 | 522 | 1 MC | k1 |  |
| 8142 EA36 | 323 | DINE | K2．FGBE |  |
| 9144 FC | 324 SFRL | MOY | R，R． 4 | ；EXCEED FLL TRG，FILL IN ELFMKS |
| 8145 AH | 325 PGPit | Moy | R2． A |  |
| 0146 88， 0 | 326 RTAB： | MOY |  |  |
| 014818 | 327 | INC． | R9 |  |
| 0149 मf | 328 | MOY | H．R2 |  |
| 0148 DS | 329 | XRL | A．RG | ：FILL IN ELTHKN |
| 81489646 | 336 | JR2 | RTRE |  |
| 6140 93 | 331 TERROK 332 | FETR |  |  |
| 014 E B255 | 333 CHECK5： | JB5 | SEND |  |
| 0150 FF | 334 DATA | 104 | A，R2 |  |
| 0151 月0 | 335 | Noy | ERG，A |  |
| 015218 | 336 | INC | R 9 |  |
| 0153 54ED | 337 | Cfll | FEDN | ；SET SFECIRL FLFG FOR LAST DATA CHFRACTER |
| 015593 | $\begin{aligned} & 338 \text { 5END: } \\ & 339 \end{aligned}$ | KETP |  |  |
| 01568914 | 340 CMO： | MOV | k1．${ }^{\text {1 }} 14 \mathrm{H}$ | ；R1 EQ INOEX |
| 0158 FA | 341 P7C： | MOY | A，R2 | ：A GETS CMD |
| 015917 | 342 | INC： | A |  |
| 815109 | 343 | XRL | A，R1 |  |
| $0158 \mathrm{C668}$ | 344 | J2 | FOMAD | ；MATCH？ |
| 0150 E958 | 345 | D．NR | R1．F7C |  |
| 015593 | 346 | RETR |  |  |
|  | 347 |  |  |  |
| 0160 F9 | 348 FOMAD： | MOY | A，R1 |  |
| 0161 B3 | 349 | JMPF | ＠ | ；JUWP INDIRECT TO CID ROUTINE |
|  | 350 |  |  |  |
| 0162 FE | 351 DECR： | MOV | A，R6 |  |
| 0163 9670 | 352 | MR | LRRS | ；DEC R6，R7 AS REG．PAIR，RET ON 0 |
| 016547 | 353 | ORL | H，R7 |  |



| -- | ת.x | Sugat Silitiant |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 81R 25358 | 489 | PNL | A. A0FSH | : CLEAR PREY. SOL TIME |
| 8185 6B | 418 | ADD | A, R3 |  |
| 01月6 28 | 411 | YCH | A. R3 |  |
| 818793 | 412 | RETR |  |  |
|  | 413 |  |  |  |
| 01 AB FB | 414 B?2 | MOW | A, R3 | : 32 CHFRACTER BUFFEF |
| 01A9 4310 | 415 | ORL | A, \%18H |  |
| 81AB 53DF | 416 | ANL | A, \%80FH |  |
| O1FD FB | 417 | MOW | R 3 , 1 |  |
| 01 RE RC39 | 418 | MOV | R4. 3 3 ${ }^{\text {H }}$ | ; 33 CHPR 'LINE |
| 0180812 | 419 | JMP | AGAIN |  |
|  | 429 |  |  |  |
| 01828894 | 421502 | ORL | P2. \#34H | - SET COL |
| 018493 | 422 | RETR |  |  |
|  | 423 |  |  |  |
| 01858988 | 424501 : | OfL | P2, \%88 | ; SET 601 |
| 018793 | 425 | RETR |  |  |
|  | 426 |  |  |  |
| 0188 97FB | 427 R02: | P题 | P2. \%eFEH | : RESET G02 |
| 818 93 | 428 | RETR |  |  |
|  | 429 |  |  |  |
| 0188 9FF7 | $430 \mathrm{RO1}$ | PML | P2, \%eF 7 H | - RESET 601 |
| 01BD 93 | 431 | RETR |  |  |
|  | 432 |  |  |  |
| 01BE 89FF | 433 RESET | ORL | P1. \%eFFH | H , RESET PORT 1 |
| 01CO 238F | 434 | MON | A, \#8BFH |  |
| 01C2 3 ¢ | 435 | OUTL | $P 2, \mathrm{~A}$ | ; RESET PORT 2 |
| 0163 FB | 436 | MOY | A. RS | : RESET CTO EXCEET FOR SERIAL \& SOL |
| $01 C 45387$ | 437 | AML | A, 187 H |  |
| 01 C P8 | 438 | HOY | R3: 8 |  |
| 01C7 048E | 439 | ITP | CLR1 | ; CLEAR STS \& RESET STRCK |
| 01C9 1474 | 448 STHA: | CRLL | DMAIN |  |
| O1CB PE | 441 | MOV | R6, R | - LORD DAR COUNTERS |
| 81CC 1474 | 442 | CALL | DMAIN |  |
| 01CE 9PDF | 443 | AMM | F2, 600FH | 1 CLEPR INT FIN |
| 0100 PF | 444 | MOW | R7. A |  |
| $01014 E$ | 445 | DRL | A, R6 |  |
| 0102 C662 | 446 | I2 | DECR |  |
| 81043462 | 447 | CRLL | DECR |  |
| 010628 | 448 | $\mathrm{XCH}^{\text {CH}}$ | A, R3 |  |
| 01074349 | 449 | ORL | A, 440 CH | : SET DHA FLPG |
| 010928 | 458 | XCH | R, K3 |  |
| 01DA 2318 | 451 | MOV | A. $180{ }^{\circ}$ | : SET FLHG FOR TELL HOST (MA OH |
| O1DC 98 | 452 | MOY | STS. A |  |
| 0100 93 | 453 | RETR |  |  |
|  | 454 |  |  |  |
| O10E 42 | 455 CR: | nov | A, T | ; CHECK BMPX +1 FLRG |
| 01DF D380 | 456 | XRL | A, \%8OH | ; IF BIFF PRINTED GUTO, MO CR. |
| $01 \mathrm{E1} 9644$ | 457 | JNR | SPRL |  |
| 01 E3 93 | 458 | RETR |  |  |
|  | 459 |  |  |  |
|  | 460 |  |  |  |
| 0154 FB | 461 B48 | Mov | A, R3 | ; 40 CHRRACTER BUFFER |
| 0155 53CF | 462 | ANL | A, \#PCFH |  |
| O1E7 PB | 463 | nov | R3, $A$ |  |

ISIS-II MCS-48_UPI-41 MFCRO ASSEMRLER, Y2. 0 PRGE 12 LRC 7840 SERIES PRINTER CONTROLLER SOURCE CODE

| LOC OBJ | SEQ | SOURCE STRTEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 01588418 | 464 | JMP | CLEPR |  |
|  | 465 |  |  |  |
|  | 466 |  |  |  |
|  | 467 |  |  |  |
| O1EA 2329 | 468 DUDE | HOY | A, 28 H | ; DOUBLE HIDE PRINT MODE |
| O1EC 48 | 469 | ORL | A, R3 | : SET DH BIT |
| O1ED PB | 478 | MOV | R3. A |  |
| 01EE 8818 | 471 | HOY |  | :CLEAR BUFFER POINTER |
| 01F0 FC | 472 | HON | A, R4 |  |
| 61F1 U2F6 | 473 | J86 | 80 |  |
| 81F3 BC2A | 474 | MOY | R4, \#2RH ; 32 CHPR. BUFFER |  |
| 01F5 93 | 475 | RETR |  |  |
| 0176 BC2C | 476 姐 | MON | R4, \%CH ; 40 CHPR BUFFER |  |
| 01589 | 477 | RETR |  |  |
|  | 478 |  |  |  |
| 01F9 FB | 479 RJ : | MOS | A, R3 | ; SET RJ BIT IN CMD |
| 01FA 4308 | 480 | ORL | A. 388 H |  |
| 01FC A8 | 481 | MOY | R 3 . A |  |
| 91FD 93 | 482 | RETR |  |  |
|  | 483 |  |  |  |
|  | 484 |  |  |  |
|  | 485 |  |  |  |
|  |  |  |  |  |
|  | 487; HBIT SURR PRO THE DRTA CONSTRTTS PRE IN PRGE 3 |  |  |  |
|  | 488 ; ***************************************************** |  |  |  |
|  | 489 |  |  |  |
| 83 ED | 490 | Off | ZE®H |  |
|  | 491 |  |  |  |
| 03 E 22 | 492 HBIT | IN | A, DEP | : CHECK DSB FOR BUPD RATE |
| 03E1 43F8 | 493 | ORL | A, \%eFs ${ }^{\text {a }}$ |  |
| 03E3 A3 | 494 | noup | A. en |  |
| Q3E4 AE | 495 | MON | R6. A |  |
| 03E5 EF93 | 496 LONP 1. | WW | PT, \%83 ; 25015 PER LOOP PRIR |  |
| 63E7 EFE7 | 497 LOOP 2. | DIW ${ }^{\text {a }}$ | R7, L00P2 |  |
| 03E EEE5 | 498 | D.JNR | F6. LOOP1 |  |
| 83EB 69 | 499 | IN | A. P2 |  |
| 83EC 93 | 580 | KETR |  |  |
|  | 501 |  |  |  |  |  |
| QZED DSCO | 592 SPCR | XRL | A, MCOH | ;CHECK CR FLAG. EXIT IF TRUE |
| 03EF 96F5 | 593 | JR2 | YCR |  |
| 63F1 34DE | 594 | CPLL | CR |  |
| Q3F3 BAFF | 505 | WOY | R2, \#EFFh | ; OD MOT EXECIITE TF THIT: |
| 03F5 FA | 506 XCR . | MOW | R, R2 |  |
| 83F6 62 | 587 | HOY | T, A |  |
| 93F7 93 | 568 | RETR |  |  |
|  | 509 |  |  |  |
| 03F8 | 518 | ORG | 3F8H |  |
|  | 511 |  |  |  |
| 83F8 B2 | 512 | D8 | 882H | ; 110 ERUD |
| ${ }^{83 F 9} 84$ | 513 | DB | 884H | , 150 |
| 03 FA 48 | 514 | D6 | 48 H | ; 300 |
| 63FB 1F | 515 | D6 | 1FH | ; 680 |
| 03FC BE | 516 | D6 | BEH | ; 1280 |
| 03FD 06 | 517 | DB | 06 H | ; 2480 |
| 03FE 82 | 518 | $D 8$ | O2H | ; 4880 |



ISIS-II MCS-48UUPI-41 MACRO RSSEMELER, Y2. 0 LKC 7048 SERIES PRINTER CONTROLLER SOURCE COOE

| LOC 08.J | SEQ | S0ur | TATEM |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 028958 | 574 | D8 | 5BH | ; | --*--*- |
| Q29R 35 | 575 | DB | 3FH | , | -*----- |
| 828858 | 576 | DB | 58H | ; | --*--**- |
|  | 577 | DB | 6FH | : | --*---- |
| 028070 | 578 | DE | TeH | ; | ---**** |
|  | 579 |  |  |  |  |
| O20E 3E | 588 | D8 | 3EH | ; B |  |
| 820F4 41 | 581 | DB | 41H |  |  |
| 621535 | 582 | DB | 3EH |  |  |
| 821177 | 583 | $D B$ | 7\% |  |  |
| 8212 3E | 584 | CB | 3EH |  |  |
| Q213 7 | 585 | DE | 774 |  |  |
| 821449 | 586 | D8 | 43H |  |  |
|  | 587 |  |  |  |  |
| 021541 | 588 | OB | 41H | : i |  |
| 92163 E | 539 | C8 | 3EH |  |  |
| 8217 iF | 590 | DE | 7FH |  |  |
| U218 3E | 591 | Le | 3EH |  |  |
| 8219 7F | 592 | DB | 7FH |  |  |
| 821A 3E | 59? | CB | 3EH |  |  |
| 921850 | 594 | D6 | 5 OH |  |  |
|  | 595 |  |  |  |  |
| 921C 3E | 596 | DE | 3EH | :0 |  |
| W210 41 | 597 | D8 | 41H |  |  |
| OCiE SE | 598 | DB | 3EH |  |  |
| O21F T | 599 | D6 | 7FH |  |  |
| 8220 3E | 680 | CS | 3EH |  |  |
| 82cil 7 | 601 | DE | 7 H |  |  |
| Q2e2 41 | 682 | ce | 41H |  |  |
|  | 603 |  |  |  |  |
| 822384 | 604 | 08 | 604 | :E |  |
| 02247 | 685 | CB | 7FH |  |  |
| 022536 | 606 | D8 | 36H |  |  |
| 422675 | 687 | 06 | 7FH |  |  |
| 92273 36 | 688 | D8 | 36H |  |  |
| 92287 | 609 | [8 | 7FH |  |  |
| G229 3E | 518 | [ 6 | 3EH |  |  |
|  | 611 |  |  |  |  |
| 222\% 8 | 612 | DE | 80\% | . F |  |
| 0228 if | 613 | 06 | 7FH |  |  |
| 022037 | 614 | D8 | 37H |  |  |
| Q2ed if | 615 | D8 | ${ }^{7} \mathrm{FH}$ |  |  |
| Q2at 37 | 615 | DB | 37 H |  |  |
| 822F 7F | 617 | D8 | 7FH |  |  |
| 823037 | 518 | 06 | 3FH |  |  |
|  | 619 |  |  |  |  |
| 823141 | 629 | CB | 41H | : $G$ |  |
| Vic32 3 E | 521 | 06 | SEH |  |  |
| 0233 FF | 622 | D8 | 3 FH |  |  |
| 8234 3E | 623 | OS | 3EH |  |  |
| 023578 | 624 | DE | 7 BH |  |  |
| 8236 3E | 625 | OB | 3EH |  |  |
| 823759 | 626 | DB | 59H |  |  |
|  | 627 |  |  |  |  |
| 923846 | 688 | DE | 80 H |  |  |

ISI5-II MCS-48AIII-41 MPCRO RSSEMBLER. 12.8 LRC 7549 SERIES PRINTER CONTROLLER SOURCE COOE

| LaC 08. | SEQ | STHRCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 02397 F | 629 | UB | 7FH | ; H |
| 823 H 7 | 630 | CB | TiH |  |
| Q238 77 | 031 | [8] | 7FH |  |
| 623C 77 | 632 | DE | 77H |  |
| 823D 7F | 633 | D8 | 7FH |  |
| Q23E 88 | 634 | OB | 80H |  |
|  | 635 |  |  |  |
| Q23F 71 | 636 | OB | TFH | - I |
| 02403 E | 637 | CB | 3EH |  |
| 02417 F | 638 | CE | 7FH |  |
| 024200 | 639 | D6 | OOH |  |
| 0243 'r | 649 | $D B$ | TFH |  |
| 0244 3E | 641 | DB | 3EH |  |
| D24. 'iF | 642 | DP | TFH |  |
|  | 543 |  |  |  |
| 9246 70 | 644 | 08 | T DH | , J |
| 82477 F | 645 | CB | 7 TEH |  |
| 0248 7F | 646 | DG | TFH |  |
| 8249 TE | 647 | OB | TEH |  |
| 824 fF | 648 | DE | T FH |  |
| 8246 TE | 649 | 18 | TEH |  |
| $024 C 01$ | 650 | De | 81H |  |
|  | 651 |  |  |  |
| 9240 60 | 652 | DE | 80H | , K |
| 624E 7F | 653 | DB | 7FH |  |
| 824F 6F | 654 | D6 | 6FH |  |
| 825077 | 655 | DE | 77\% |  |
| 025158 | 656 | DE | 58H |  |
| 025270 | 657 | D8 | TTH |  |
| 82533 E | 658 | DE | 3EH |  |
|  | 659 |  |  |  |
| 825480 | 660 | DE | 104 |  |
| B255 7F | 661 | D8 | 7FH |  |
| 02567 T | 662 | DE | TEH | ; |
| 0257 7F | 663 | OB | 7FH |  |
| 0258 TE | 664 | D8 | TEH |  |
| 0259 TF | 665 | 16 | 7FH |  |
| 8254 TE | 666 | OB | 7EH |  |
|  | 667 |  |  |  |
| 825840 | 668 | DB | 46H | . ${ }^{\text {M }}$ |
| $825 C 3 F$ | 669 | DB | 3FH |  |
| 82505 | 678 | D8 | SFH |  |
| Q25E 67 | 671 | D8 | 674 |  |
| 0255 5F | 672 | DB | 5FH |  |
| 0260 3F | 673 | DB | 3 3F |  |
| 826149 | 674 | DB | 48 H |  |
|  | 675 |  |  |  |
| 826228 | 676 | D8 | 204 |  |
| 8263 5F | 677 | DB | 5FH | ; N |
| 8264 6F | 678 | CB | 6FH |  |
| 026577 | 679 | O8 | 774 |  |
| 8266 7B | 688 | DB | TBH |  |
| 826770 | 681 | DB | 7DH |  |
| Q268 82 | 682 | DB | 82H |  |
|  | 683 |  |  |  |

15

ISI5－II MCS－48＾UPI－41 MACRO ASSEMRLER．V2．a LFC 7949 SERIES PRINTER CONTROLLER SOIJRCE COCE

| LOC ORJ | SEQ | SOURCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 926941 | 584 | DE | 41H | ： 1 |
| 826月 3E | 685 | DE | 3EH |  |
| 9268 7F | 686 | DB | 3 FH |  |
| 926C $3 E$ | 687 | DB | 3EH |  |
| Q2ED 7F | 688 | DE | ＇ 7 FH |  |
| QC6E 3 E | 689 | DB | 3EH |  |
| B26F 41 | 690 | DE | 41H |  |
|  | 691 |  |  |  |
| 027080 | 692 | ar | 804 |  |
| 827177 | 693 | D8 | TFH | ，F |
| 827237 | 694 | DE | 37H |  |
| 0273 7 | 695 | CR | 7FH |  |
| 827437 | 696 | 10 | 37H |  |
| 0275 7F | 697 | CB | 7FH |  |
| 0276 4F | 698 | $C B$ | 4FH |  |
|  | 699 |  |  |  |
| 827741 | 700 | D8 | 41H | ； 0 |
| 8278 3E | 701 | 16 | 3EH |  |
| 82797 | 762 | C8 | 7FH |  |
| 027A 3F | 793 | D6 | 3 FH |  |
| Q278 78 | 794 | OE | P\％${ }^{\text {P }}$ |  |
| 627C 30 | 785 | ［ ${ }^{\text {c }}$ | 30H |  |
| 827042 | 796 | DP | 42 H |  |
|  | ＇${ }^{\text {a }}$ |  |  |  |
| 827E 80 | 768 | D8 | 00 H | ；R |
| 827F 7F | 709 | D6 | TFH |  |
| 1823837 | 710 | O8 | 37 ${ }^{\text {H }}$ |  |
| 82817 F | 711 | 18 | 7FH |  |
| 8282 32 | 712 | DB | 33 H |  |
| 828370 | 713 | DE | 70\％ |  |
| 0284 4E | 714 | D6 | 4EH |  |
|  | 715 |  |  |  |
| 828540 | 716 | DB | 40H | ． 5 |
| 828636 | 717 | D8 | 3 EH |  |
| 8287 7F | 718 | D8 | iFH |  |
| 828836 | 719 | CE | 36H |  |
| 02897 F | 728 | D8 | 7FH |  |
| 0288 36 | 721 | DB | 36H |  |
| 828859 | 722 | DE | 59\％ |  |
|  | 723 |  |  |  |
| 828C 3F | 724 | D6 | 3FH |  |
| 8280 if | 725 | DE | 7FH |  |
| 928E 3F | 726 | C8 | 3FH |  |
| 828F 48 | 727 | D8 | 48H | ：$\dagger$ |
| 02983 F | 728 | CB | SFH |  |
| 82917 | 729 | DB | TFH |  |
| 8292 3F | 738 | D8 | 3 FH |  |
|  | 731 |  |  |  |
| 029301 | 732 | UR | 81H | ； 1 |
| 829475 | 733 | CB | 7EH |  |
| 0295 TF | 734 | DB | TFH |  |
| 8296 | 735 | CB | 7EH |  |
| 8297 7F | 736 | D8 | 7FH |  |
| 8298 TE | 737 | D8 | 7EH |  |
| 8299131 | 738 | DB | 81H |  |

ISIS－1I MCS－48＾TPI－41 MPCRO ASSEMBLER，Y2． 0 PALE 17 LRC 7848 SERIES PRINTER CONTROLLER SOURCE CODE

| LOC OB． | SEQ | SOURCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 739 |  |  |  |
| 829967 | 748 | 18 | 87\％ | ， 4 |
| 829876 | 741 | CB | ＇${ }^{\text {B }}$ H |  |
| 82980 | 742 | DB | 70H |  |
| 02907 F | 743 | 08 | \％${ }^{\text {EH }}$ |  |
| 029570 | 744 | DE | TOH |  |
| 629F78 | 745 | DE | － 2 $^{\text {H }}$ |  |
| Qche uf | 746 | D8 | 87\％ |  |
|  | 747 |  |  |  |
| $92 \mathrm{H1} 1$ | 748 | DE | 81H |  |
|  | 749 | DB | TEH |  |
| 92H？${ }^{\text {id }}$ | 750 | OB | TOH |  |
| 824475 | 751 | 06 | 73H |  |
| － 2 月5 70 | 752 | 106 | $7{ }^{7} \mathrm{CH}$ |  |
| 82 Ab TE | 753 | D6 | 7EH | ；${ }^{\text {H }}$ |
| Q2A？ 01 | 754 | D6 | 61H |  |
|  | 75.5 |  |  |  |
| 82 RE SE | 356 |  | 3EH | ：${ }^{\text {® }}$ |
| Q2f9 50 | 357 | 06 | 50H |  |
| G2PA 6B | 758 | DE | 6 BH |  |
| Q2RE 7 | 759 | O6 | 77H |  |
| $\triangle \mathrm{ACAC}$ EE | 760 | ［8 | 6 6H |  |
| 82 AC 50 | 761 | 06 | 50\％ |  |
| GCAE SE | 762 | ［E： | SEH |  |
|  | 163 |  |  |  |
| QCAFP 3 F | $\cdots 64$ | 08 | 3FH | ． 4 |
| UCB 57 | 765 | DE | 5 FH |  |
| 02 EL 6F | 766 | DE | 6FH |  |
| O2EC2 78 | 36 | C8． | $\bigcirc{ }^{\text {P }}$ H |  |
| 22E3 6F | 768 | O8 | 6 FH |  |
| 日2E4 5F | 769 | DE | 5 FH |  |
| 028535 | 730 | CB | SFH |  |
|  | 771 |  |  |  |
| 02863 E | 772 | OB | 3EH |  |
| 9287 70 | 77？ | D8 | 7 CH | ： 2 |
| H2RS 3 A | 774 | ${ }^{18}$ | 3RH |  |
| 828977 | 775 | D8 | 7\％${ }^{\text {H }}$ |  |
| －26B 2 E | 776 | DE | 2EH |  |
| OCBE 57 | 777 | ［8 | 5 F |  |
| GCBC 3 E | T8 | 06 | 3EH |  |
|  | 779 |  |  |  |
| B2BC 8 | 789 | 08 | 10 H | ［ |
| A2BE 7F | $\cdots 1$ | ［8 | 7FH |  |
| O2BF 3 E | 782 | D8 | 3EH |  |
| 9 CaCa 7 | 183 | D6 | 7FH |  |
| 92C． 3 E | 784 | CE | 3EH |  |
| 02C2 7 F | 785 | OE | TFH |  |
| O20 37 | 736 | DE | TFH |  |
|  | 787 |  |  |  |
| 02 CL 3 F | 789 | CE | 3 FH | $\therefore$ |
| 92C．5 57 | 769 | O6 | 5 FH |  |
| 8 CCO 5 F | 79 | D8 | 6FH |  |
| 92C7 77 | 791 | DE | 77H |  |
| 820878 | 792 | ［8） | $7{ }^{7} \mathrm{CH}$ |  |
| 92C970 | 793 | （6） | $\stackrel{3}{3} \mathrm{H}$ |  |

ISIS－II MC5－48／UPI－41 MRCRO ASSEMILER，V2． 0 LRC 7840 SERIES PRINTER CONTROLLER SOURCE CODE

| LOC OBJ | SED | SOURCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| B2CA TE | 794 | CB | 7EH |  |
|  | 795 |  |  |  |
| 92CB 7 F | 796 | DB | 7FH | ；］ |
| Q2CC 7 F | 797 | DB | ？FH1 |  |
| O2CD 3E | 798 | DB | 3EH |  |
| Q2CE 7 F | 799 | OB | 7FH |  |
| M2CF 3E | 880 | DE | 3EH |  |
| 82007 F | 801 | DB | 7 FH |  |
| 820180 | 892 | DB | 88 H |  |
|  | 803 |  |  |  |
| 020277 | 804 | DB | 77 K | ：＾ |
| 8203 6F | 885 | DE | 6 FH |  |
| 8204 5F | 896 | D8 | 5 FH |  |
| 820.520 | 807 | DE | 28 H |  |
| 02065 | 308 | CB | 5 FH |  |
| 42076 | 809 | DB | 6Fh |  |
| 420877 | 810 | DB | 77\％ |  |
|  | 811 |  |  |  |
| 020975 | 812 | DE | 7EFH | ； |
| 日20\％ 7 F | 813 | DE | 7FH |  |
| O2DE TE | 814 | DB | TEH |  |
| 9200 7 F | 815 | DE | PFH |  |
| －200 70 | 816 | DE | TEH |  |
| Q20E TF | 817 | ［8 | ${ }^{7} \mathrm{FH}$ |  |
| W2OF TE | 813 | DE | 7EH |  |
|  | 813 |  |  |  |
|  | sed |  |  |  |
|  | 321 |  |  |  |
|  | 822；＊＊＊＊＊＊＊ k 淋 |  | ＊＊＊＊＊＊ | ＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ |
|  | $\begin{aligned} & 323 \\ & 324 \end{aligned}$ | R．TABLE ON Pfge |  |  |
|  |  |  |  | INYERTED |
|  | $\begin{aligned} & 824 \\ & 825 \end{aligned}$ | IS IGNORED．CRTA |  | ASE 2 OF ROH |
|  | $826 ; * *: * * * * * * * * * * * * * * *: * * *$ |  |  | ＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊ |
| 0300 | 828 | ORG | 3004 |  |
|  | 829 |  |  |  |
| 0390 if | 836 | D8 | 7FH | ：BLARNK |
| Q3 317 F | 831 | DE | 7FH |  |
| Q502 7F | 832 | D6 | T FH |  |
| Q303 7\％ | 833 | UB | 7FH |  |
| 03047 F | 834 | DB | 3 FH |  |
| 03857 F | 335 | DS | TH |  |
| 03067 F | 336 | DB | ； FH |  |
|  | 837 |  |  |  |
| 0387 7F | 838 | 08 | 7FH | ； |
| Q398 7F | 839 | D8 | 7FH |  |
| Q309 7\％ | 849 | D8 | 7FH |  |
| 0380482 | 841 | 183 | 02H |  |
| B3ab 7F | 842 | DB | 7FII |  |
| 日30C 7 F | 843 | DB | 7FH |  |
| 0380 F | 844 | DB | 7 FH |  |
|  | 845 |  |  |  |
| Q38E 7F | 846 | O8 | 7FH | ；＂ |
| 日30f 7 F | 847 | DB | 7FH |  |
| 8318 CF | 848 | DB | 6FH |  |

ISIS－II MCS 48／UPI－41 MACRD ASSEMBLER，V2． 9 PAGE 19 LRC 7048 SERIES PRINTER CONTROLLER SOURCE CDDE

| LOC 08．J | SED | SOURCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 8311 7F | 849 | DB | PFH |  |
|  | 850 | DE | BFH |  |
| 03137 | 851 | D8 | 7FH |  |
| 0314 7F | 852 | D8 | 7FH |  |
|  | 853 |  |  |  |
| 031568 | 854 | DB | 6EH | ； |
| 0316 7F | 855 | D8 | 7FH |  |
| 031780 | 856 | OB | OOH |  |
| 0318 7F | 857 | DE | 7 FH |  |
| 031980 | 858 | D8 | 80 H |  |
| 93187 F | 859 | DB | 7FH |  |
| 831868 | 860 | DB | 6 BH |  |
|  | 861 |  |  |  |
| Q31C 40 | 862 | DE | 40H | ； |
| 9310 36 | 863 | DB | 36 H |  |
| B31E 7F | 864 | DB | 7 FH |  |
| 931F 89 | 865 | DB | 980 |  |
| 83207 F | 866 | DB | TFK |  |
| 032136 | 867 | O6 | 36 H |  |
| 032259 | 868 | DB | 59 H |  |
|  | 869 |  |  |  |
| B323 UE | 879 | DB | BEH | ：\％ |
| 032470 | 871 | DE | 7 CH |  |
| 632508 | 872 | DB | 6BH |  |
| 032677 | 87； | D8 | 77\％ |  |
| 032768 | 874 | DB | 684 |  |
| 9328 5 | 875 | DS | 5 FH |  |
| 032938 | 876 | DE | 38 |  |
|  | 877 |  |  |  |
| Q32A 49 | 878 | OB | 49H | ； 8 |
| 932B 36 | 879 | DB | 3EH |  |
| 832C 7F | 880 | DB | 7FH |  |
| 032037 | 891 | DE | 37H |  |
| 932E 5A | 882 | DB | SAH |  |
| 932F 70 | 883 | DB | 7 OH |  |
| 033072 | 884 | DB | 72H |  |
|  | 885 |  |  |  |
| 03317 F | 886 | DB | 7FII | ； |
| 0332 F | 887 | DB | 7 FH |  |
| 0333 7F | 888 | D8 | 7 FH |  |
| 0334 PF | 899 | DB | BFH |  |
| 83357 | 898 | DB | 7FH |  |
| 03367 F | 891 | DB | 7FH |  |
| 0337 7F | 892 | DB | 7FH |  |
|  | 893 |  |  |  |
| 033877 | 894 | DB | 7FH |  |
| 033963 | 895 | DB | 63H | ； |
| 033 50 | 89 | D8 | 5DH |  |
| 8338 3E | 897 | D8 | 3EH |  |
| 933C 7 F | 898 | DB | 7FH |  |
| 0330 T | 899 | DB | 7FH |  |
| Q33E $\sim$ | 990 | DB | 7FH |  |
|  | 901 |  |  |  |
| 033F 7 F | 902 | DB | 7FH | ；） |
| 0340 7F | 993 | DB | 7FH |  |


| LOC OBJ | SEQ | SOURCE STATEMENT |  | LOC ORI | SEQ | SOURCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0341 7 | 994 | DE | 7FH | 8371 7 | 959 | CB | TFH |  |
| 8342 3E | 985 | D8 | 3EH | 0372 3月 | 960 | OB | 3RH |  |
| 834350 | 996 | DB | 5011 | 037377 | 961 | OB | 77H |  |
| 834463 | 907 | D8 | 63H | 8374 2E | 962 | DB | 2EH |  |
| 03457 | 988 | D8 | 7FH | 837575 | 963 | D8 | TFH |  |
|  | 909 |  |  | 037641 | 964 | OB | 41H |  |
| 034677 | 910 | DB | 77H ；＊ |  | 965 |  |  |  |
| 034750 | 911 | DB | 50H | 83777 F | 966 | DB | 7FH | ；1 |
| 034868 | 912 | DB | 68H： | 0378 EE | 967 | D8 | 5EH |  |
| 034914 | 913 | DB | 14 H | 837975 | 968 | DB | 7FH |  |
| 834868 | 914 | DE | 683 | 037 Cl 09 | 969 | D8 | C6H |  |
| 834850 | 915 | DB | 50 H | 03787 | 978 | DB | 7FH |  |
| 834C 77 | 916 | DB | 77H | 037C TE | 971 | CB | 7EH |  |
|  | 917 |  |  | 8370 7F | 972 | CB | 7FH |  |
| 034077 | 918 | D8 | 77H ；＋ |  | 973 |  |  |  |
| 034E 7F | 919 | DB | 7FH | 日37E 5C | 974 | D6 | 5CH | ； 2 |
| 634F 77 | 928 | CB | 77H | 627F 38 | 975 | D8 | 38H |  |
| 035049 | 921 | DB | 49H | 0389 TE | 976 | DE | 7EH |  |
| 035177 | 922 | CB | 77H | 038137 | 977 | DB | 37H |  |
| 435277 | 923 | DB | 7FH | 0382 TE | 978 | CB | TEH |  |
| 035377 | 924 | D8 | 77\％ | 838337 | 979 | DB | 37H |  |
|  | 925 |  |  | 83844 E | 988 | DB | 4EH |  |
| 03547 | 926 | CB | 7Fll ； |  | 981 |  |  |  |
| 03557 | 927 | DB | 75H | 9385 30 | 982 | DB | 30H | ； 3 |
| 835677 | 928 | D8 | 7FH | 03867 | 983 | OB | TEH |  |
| 0357 7E | 929 | DB | 7EH | 0387 ？ | 984 | DB | 2FH |  |
| 035879 | 930 | OB | 7\％H | 8388 ，E | 985 | C | TEH |  |
| 0359 7F | 931 | DE | 7FH | 0389 2F | 986 | D8 | 2 FH |  |
| 935 7F | 932 | DB | 7FH | 038 56 | 987 | D6 | 56 H |  |
|  | 933 |  |  | 838839 | 988 | D8 | 39H |  |
| 835878 | 934 | CB | 7BH ：－－ |  | 989 |  |  |  |
| BS5C 7 F | 935 | OB | 7 HH | 838C 76 | 998 | D6 | 7BH | ； 4 |
| 93507 B | 936 | DB | 7BH＇ | 938077 | 991 | 06 | 73H |  |
| 035E 7 | 937 | DB | 7FH | 938E 68 | 992 | DB | 6BH |  |
| 035F 76 | 938 | DE | 7811 | 038F 57 | 993 | DB | 5FH |  |
| $0360 \pi$ | 939 | D6 | 7FH | 839020 | 994 | DB | 204 |  |
| 836178 | 948 | DE | 7BH | 83917 F | 995 | DB | 7FH |  |
|  | 941 |  |  | 8392 7B | 396 | DC | TBH |  |
| 03627 | 942 | DE | 7FH ； |  | 997 |  |  |  |
| 8363 7F | 943 | DB | 7FH | 039360 | 998 | DE | 8 CH | ； 5 |
| 0364 7F | 944 | DB | TFH | 8394 TE | 999 | D8 | 7 EH |  |
| 0365 JE | 945 | DE | ＇타 | 0395 2F | 1800 | DB | 2FH |  |
| $03667 F$ | 946 | DB | iFH | $03967 E$ | 1801 | DB | 7 F H |  |
| 8367 7F | 947 | DB | 7FH | 0397 3F | 1902 | CB | 3FH |  |
| 83687 F | 948 | OB | 7FH | 0398 6E | 1003 | CB | 6EH |  |
|  | 949 |  |  | 039931 | 1904 | OB | 31H |  |
| 0369 7E | 958 | OB | ；EH ：／ |  | 1805 |  |  |  |
| 936 7 7 | 951 | DB | 70 H | 03s 79 | 1806 | D8 | 79\％ | ； 6 |
| ${ }_{0368} 78$ | 952 | DB | 7BH | 039876 | 1987 | D8 | 76H |  |
| 836C 77 | 953 | DB | 77\％ | 8596 | 1088 | DB | 6FH |  |
| 9360 6F | 954 | DB | 6－H | 039056 | 1809 | CB | 56H |  |
| 日S6E 5F | 955 | D8 | 5FH | 039 3F | 1010 | 06 | 3FH |  |
| 036F 3F | 956 | D6 | 3FH | 4397 76 | 1011 | DE | 76H |  |
|  | 957 |  |  | 03 HO 79 | 1012 | DB | THH |  |
| 037818 | 958 | DB | 41H ； 0 |  | 1013 |  |  |  |

All mnemonics copyrighted © Intel Corporation 1978.

ISIS-II MCS-48,4PI-41 MRCRO RSSCMELER, 2. . $\quad$ PRSE 22 LRC 7940 SERIES PRINTER CONTROLLER SOURCE COOE

| LOC OBJ | SEQ | SOURCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 83813 3 | 1014 | D8 | 3FH | :7 |
| 03 R2 77 | 1015 | DE | 7FH |  |
| 83A3 38 | 1016 | DB | 38th |  |
| 83847 | 1017 | D8 | 77H |  |
| 0385 2F | 1018 | D8 | 2FH |  |
| 038657 | 1019 | C8 | 5FH |  |
| 0397 3F | 1020 | DB | 3FH |  |
|  | 1821 |  |  |  |
| 83A8 49 | 1022 | DB | 49H | : 8 |
| 03A9 36 | 1023 | D8 | 36H |  |
| 03R 7F | 1024 | DE | 7 FH |  |
| Q3AB 36 | 1825 | OB | 36H |  |
| O3AC 7 F | 1826 | DB | 7 FH |  |
| Q3PD 36 | 1027 | D8 | 36H |  |
| 93PE 48 | 1028 | DG | 49H |  |
|  | 1029 |  |  |  |
| 03AF 4F | 1038 | DE | 4FH | ;9 |
| 038987 | 1831 | DB | 37H |  |
| 838175 | 1032 | DB | 7 7 FH |  |
| 038236 | 1033 | DE | 36H |  |
| 038370 | 1834 | DE | 7 OH |  |
| 038438 | 1035 | DE | 38H |  |
| 038547 | 1036 | DB | 47\% |  |
|  | 1037 |  |  |  |
| 838677 | 1038 | DE | 7 FH |  |
| 03877 | 1839 | OE | TFH | ; |
| 83887 | 1048 | OB | 7FH |  |
| ${ }^{0389} 68$ | 1041 | DE | 6 BH |  |
| B3B 7 F | 1942 | 08 | 7FH |  |
| B3B8 77 | 184三 | DB | 7 FII |  |
| Q3BC 7 F | 1044 | DB | 7FH |  |
|  | 1045 |  |  |  |
| 03ED 77 | 1046 | D6 | 7FH | ; |
| 038E 7F | 1047 | D6 | 7 FH |  |
| Q3BF $7 E$ | 1848 | DB | 7EH |  |
| 03C8 69 | 1849 | DE | 6\% |  |
| 83C1 77 | 1850 | D8 | 7FH |  |
| 83527 | 1051 | DE | 7Fh |  |
| 836375 | 1052 | DB | 7FH |  |
|  | 1853 |  |  |  |
| $83 \mathrm{C4} 7 \mathrm{~F}$ | 1854 | DB | TFH | : < |
| 03C5 77 | 1055 | DB | 77H |  |
| ${ }_{83 C 6}^{68}$ | 1056 | DB | 6EH |  |
| $83 C 750$ | 1857 | DB | 5DH |  |
| 83C8 3E | 1858 | DB | 3th |  |
| 83C9 7 | 1859 | DB | 7FH |  |
| 83CA 7 | 1868 | UB | 7FH |  |
|  | 1861 |  |  |  |
| 83CB 6B | 1062 | DB | 6 BH | ; |
| 83CC 77 | 1863 | DB | TFH |  |
| 83CD 6B | 1864 | DB | 6BH |  |
| O3CE 7 T | 1865 | D8 | 7FH |  |
| 83CF 6B | 1866 | DB | 68H |  |
| 830077 | 1867 | DB | 7FH |  |
| 8301 6B | 1868 | D8 | 68H |  |

ISIS-II MCS-48,UPI-41 MRCRO ASSEMELER, 42.0 LRC 7040 SERIES PRINTER CONTROLLER SOURCE COOE

| LOC OBJ | SEQ | SOURCE STATEMENT |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 1869 |  |  |  |
| 8302 7 | 1878 | DB | PFH | i> |
| 83037 | 1871 | DB | TFH |  |
| 8304 3E | 1672 | DB | 3EH |  |
| 830550 | 1873 | DB | 50 H |  |
| 830668 | 1874 | DB | 6EH |  |
| 830777 | 1875 | DE | 77H |  |
| 830877 | 1876 | DB | 7 FH |  |
|  | 1877 |  |  |  |
| 830977 | 1878 | DB | 7Fh | ;? |
| 83DA 55 | 1879 | DB | 55 H |  |
| $03083 F$ | 1888 | DB | 3 FH |  |
| $030 C 78$ | 1881 | D8 | 7fH |  |
| 830037 | 1882 | DB | 37H |  |
| 83DE 4F | 1883 | DB | 4FH |  |
| 83DF 7 F | 1884 | DE | 7FH |  |
|  | 1885 |  |  |  |
|  | 1886 | EMD |  |  |


| IJSER STMBCLS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P4 | 0656 | RGPIN | 8012 | B32 | 91.88 | 849 | H1E4 | C10 | 0099 | CHPR | 0933 | CHECKS | 014 E | ck | 0067 |
| CLEPG | 0010 | CLR1 | 608E | CMD | 0156 | COLP | 6889 | Cow | 909C | CONT | 0088 | Cotx | Q2FA | CR | O1DE |
| CTS | 2085 | DATA | 9150 | CECO | 8015 | DECR | 9162 | DMAIN | 8974 | OLDE | O1EA | FIRE | 8078 | FOUD | 0168 |
| F5P9 | 02 F 4 | HEIT | Q3E8 | HOME | 906. | IMRUF | 807? | IHIT | 0080 | INPIT | 0114 | 110 | 88E9 | IT1 | CPEA |
| L1 | 8064 | LPRS | 9178 | LF | -188 | LORO | Bace | LOOP1 | 93E5 | LOOP2 | 03E7 | LSTCOL | 6052 | L2 | 6086 |
| MLF | 0181 | MHCNE | 0026 | HOOECR | 011 C | NOTS | 8037 | NRST | 0167 | ON | 0824 | ORE | 0087 | P1̌A | 0193 |
| P128 | 9190 | F12C | 0198 | PSC | D日E? | P3F | 86F6 | P6A | 8128 | P6 A | 0145 | H6BB | 0136 | P7C | 0158 |
| PFGGE | 06038 | PAGES | 82F5 | PRRA | 8088 | PEON | 92ED | PF | 890\% | PRINT | 8015 | RESET | 018E | RJ | 01F9 |
| RJ2 | 8954 | R.JP | 6040 | R01 | Q188 | R(12 | 0188 | RTAB | 0146 | SDM | 01C9 | SEND | 0155 | SERROR | 897A |
| SGLE | 807F | SING | 8813 | SLF | 4183 | 501 | 018.5 | 502 | 9182 | SPCR | Q3ED | SPRL | 0144 | 5501 | 8175 |
| STAB | 0177 | T1 | 0172 | T2 | 0172 | T3 | 9172 | TAB | 0132 | TERROR | 0140 | TOF | 0184 | H14 | 608E |
| HAIT | 8278 | \% | 01F6 | XLR | 9.55 | XFER | 8920. | XS2 | 92 E 0 | MHE | 0126 |  |  |  |  |

ASSEMELY COMPLETE, NO ERROFS

Application of Intel's5V EPROM and
Introduction ..... 12-3
Pinout Evolution ..... 12-3
ROM Family for System Architecture ..... 12-3
Bus Contention ..... 12-4MicroprocessorSystemsThe Microprocessor/Memory Interface12-5
Terminology ..... 12-5
The New Intel Family ..... 12-6
Pin Devices and Pin Sites ..... 12-7
Printed Circuit Board Design ..... 12-8

## INTRODUCTION

This Application Note discusses how the new Intel family of 5 volt EPROMs and ROMs can be used with microprocessor systems. The pinout evolution and philosophy are explored in detail, which leads directly to system architecture. Particular emphasis will be placed on the pitfalls of bus contention and the microprocessor/memory interface. Finally, an actual printed circuit board layout is presented.

## PINOUT EVOLUTION

As EPROM/ROM technology has evolved, there are often periods of confusion over EPROM and ROM pinouts, as ROM density usually leads EPROM density by a factor of two, but ultimately users want any given EPROM to have a ROM compatible part. As we have seen, after the 2716 16K EPROM was introduced, a new ROM pinout emerged and "triumphed" over an earlier "standard." The reason this ROM pinout change occurred is that as codes stabilize in user's systems and equipment, many users opt for the less expensive ROMs, which are mask programmable devices. At the same time, users often use the highest available density ROM so they combine modular firmware and minimize device count. Of course, many users never do go to the ROM stage with their equipment, preferring to minimize inventory levels and utilize standard designs that can be customized for final equipment configurations, but they always want the capability to do so if desired.

In addition, over the past few years, the development of microprocessors has been intimately entwined with both ROMs and EPROMS.

The 1702A and its ROM counterpart, the 1302, were completely adequate to support the requirements of the 4004 series of microprocessors. In order to support the 5 volt, 3 MHz 8085 A and 5 MHz 8086 , it is desirable to use a compatible device such as the Intel 5 volt 2716 , whose 450 ns access time is compatible with the microprocessor requirements. Some high performance versions of these processors may require selected versions of the 2716 (such as the 2716-1 with $t_{A C C}=350 \mathrm{~ns}$, or the $2716-2$ with $t_{\text {ACC }}=390 \mathrm{~ns}$ ) depending on the actual system configuration.

Summarizing these events since the introduction of the Intel 1702A, which was the first EPROM, we can postulate the following hypothesis: at any point in time, the present EPROM determines the pinout for the next generation ROM. And, if the subsequent larger density EPROM is not ROM compatible, the ROM will change. Also, it can be seen that ROMs and EPROMs must evolve along with microprocessor developments-so memory performance does not limit system performance.
The devices which are discussed in this Application Note represent an extension of the 5 volt compatible family to 32 K bit and 64 K bit densities, while improving performance as discussed above. It also follows that the pinout
for the 32 K devices must be derived from the 2716 in order to maintain socket compatibility. This 16 K to 32 K pinout evolution is shown in Figure 1.


Figure 1. 16K EPROM Determines 32K ROM Pinout

## SYSTEM ARCHITECTURE

As higher performance microprocessors have become available, the architecture of microprocessor systems has been evolving, again placing demands on memory. For many years, system designers have been plagued with the problem of bus contention when connecting multiple memories to a common data bus. There have been various schemes for avoiding the problem, but device manufacturers have been unable to design internal circuits that would guarantee that one memory device would be "off" the bus before another device was selected. With small memories ( $512 \times 8$ and 1 Kx 8 ), it has been traditional to connect all the system address lines together and utilize the difference between $t_{A C C}$ and $t_{C O}$ to perform a decode to select the correct device (as shown in Figure 2).


Figure 2. Single Control Line Architecture
-.-...... ... .... тuvt ounco minuprocessors, but the 8080 processor required that the corresponding numbers be reduced to $\mathrm{t}_{\mathrm{ACC}}=450 \mathrm{~ns}$ and $\mathrm{t}_{\mathrm{CO}}=120 \mathrm{~ns}$. This allowed a substantial improvement in performance over the 4004 series of microprocessors, but placed a substantial burden on the memory. The 2708 was developed to be compatible with the 8080 both in access time and power supply requirements. A portion of each 8080 machine cycle time had to be devoted to the architecture of the system decoding scheme used. This devoted portion of the machine cycle included the time required for the system controller (8224) to perform its function before the actual decode process could begin.
Let's pause here and examine the actual decode scheme that was used so we can understand how the control functions that a memory device requires are related to system architecture.
The 2708 can be used to illustrate the problem of having a single control line. The 2708 has only one read control function, chip select ( $\overline{\mathrm{CS}}$ ), which is very fast ( $\mathrm{t}_{\mathrm{CO}}=120 \mathrm{~ns}$ ) with respect to the overall access time ( $\mathrm{t}_{\mathrm{ACC}}=450 \mathrm{~ns}$ ) of the 2708. It is this time difference ( 330 ns ) that is used to perform the decode function, as illustrated in Figure 3. The scheme works well and does not limit system performance, but it does lead to the possibility of bus contention.

## BUS CONTENTION

There are actually two problems with the scheme described in the previous section. First, if one device in a multiple memory system has a relatively long deselect time, and a relatively fast decoder is used, it would be possible to have another device selected at the same time. If the two devices thus selected were reading opposite data; that is, device number one reading a HIGH and device number two reading a LOW, the output transistors of the two memory devices would effectively produce a short circuit, as Figure 4 illustrates. In this case, the current path is from $\mathbf{V}_{\mathrm{CC}}$ on device number one to GND on device number two. This current is limited only by the "on" impedance of the MOS output transistors and can reach levels in excess of 200 mA per device. If the MOS transistors have a lot of "extra" margin, the current is usually not destructive; however, an instantaneous load of 400 mA can produce "glitches" on the $\mathrm{V}_{\mathrm{CC}}$ supply - glitches large enough to cause standard TTL devices to drop bits or otherwise malfunction, thus causing incorrect address decode or generation.
The second problem with a single control line scheme is more subtle. As previously mentioned, there is only one control function available on the 2708 and any decoding scheme must use it out of necessity. In addition, any inadvertent changes in the state of the high order address lines that are inputs to the decoder will cause a change in


Figure 3. Single Line Control Architecture


Figure 4. Results of Improper Timing when OR Tying Multiple Memories
the device that is selected. The result is the same as before - bus contention, only from a different source. The deselected device cannot get "off" the bus before the selected one is "on" the bus as the addresses rapidly change state. One approach to solving this problem would be to design (and specify as a maximum) devices with $t_{D F}$ time less than $\mathrm{t}_{\mathrm{CO}}$ time, thereby assuring that if one device is selected while another is simultaneously being deselected, there would be some small (20ns) margin. Even with this solution, the user would not be protected from devices which have very fast $\mathrm{t}_{\mathrm{CO}}$ times ( $\mathrm{t}_{\mathrm{CO}}$ is specified as a maximum).
The only sure solution appears to be the use of an external bus driver/transceiver that has an independent enable function. Then that function, not the "device selecting function," or addresses, could control the flow of data "on" and "off" the bus, and any contention problems would be confined to a particular card or area of a large card. In fact, many systems are implemented that way the use of bus drivers is not at all uncommon in large systems where the drive requirements of long, highly capacitive interconnecting lines must be taken into consideration - it also may be the reason why more system designers were not aware of the bus contention problem
until they took a previously large (multicard) system and, using an advanced microprocessor and higher density memory devices, combined them all on one card, thereby eliminating the requirement for the bus drivers, but experiencing the problem of bus contention as described above.

## THE MICROPROCESSOR/MEMORY INTERFACE

From the foregoing discussion, it becomes clear that some new concepts, both with regard to architecture and performance are required. A new generation of two control line EPROM devices is called for with general requirements as listed below:

1. Complete ROM pin and function compatibility.
2. A power control function that allows the device to enter a low-power standby mode when deselected. This function can be used as the primary device selecting function, independent of the output control.
3. Capability to control the data "on" and "off" the system bus, independent of the device selecting function identified above.
4. Access time compatible with the high performance microprocessors that are currently available.

Now let's examine the system architecture that is required to implement the two line control and prevent bus contention. This is shown in the form of a timing diagram (Figure 5). As before, addresses are used to generate the unique device selecting function, but a separate and independent Output Enable (OE) control is now used to gate data "on" and "off" the system data bus. With this scheme, bus contention is completely eliminated as the processor determines the time during which data must be present on the bus and then releases the bus by way of the Output Enable line, thus freeing the bus for use by other devices, either memories or peripheral devices. This type of architecture can be easily accomplished if the memory devices have two control functions, and the system is implemented according to the block diagram shown in Figure 6. It differs from the previous block diagram (shown in Figure 2) in that the control bus, which is connected to all memory Output Enable pins, provides separate and independent control over the data bus. In this way, the microprocessor is always in control of the system; while in the previous system, the microprocessor passed control to the particular memory device and then waited for data to become available. Another way to look at it is, with a single control line the system is always asynchronous with respect to microprocessor/memory communications. By using two control lines, the memory is synchronized to the processor.


Figure 5. Two Control Line Architecture


Figure 6. Two Control Line Architecture

## TERMINOLOGY

Some of the terminology applied to the functions of the Intel 5 volt compatible family may be confusing or unfamiliar to many EPROM/ROM users, so the various terms are defined here. Actually, the nomenclature was developed by various standards groups and is reiterated here to avoid confusion as we begin a detailed discussion of the devices themselves.

First of all, Chip Enable (CE) must be defined, as it is the primary device selection pin. By agreed standards, that function which substantially affects power dissipation is called CE. Any memory device that has a CE function has both an active and standby power level associated with it.

Output Enable (OE) is the signal that controls the output. The fundamental purpose of OE is to provide a completely separate means of controlling the output buffer of the memory device, thereby eliminating bus contention.

Chip Select (CS) is a signal that gets logically ANDed with addresses. In a completely static device, CS must remain stable throughout the entire device cycle, and its function is equivalent to Output Enable (OE).

## THE NEW INTEL FAMILY

Figure 7 shows the new Intel 5 volt compatible family of EPROMs and ROMs. In order to take advantage of the modular compatibility offered by the family, the functional compatibility of device pins 18,19 and 21 must be understood. (Shaded area in Figure 7.)
First, we must examine the compatibility of the two oldest EPROM members of the 5 volt family - the 8 K (2758) and the 16 K (2716).
Pin 21 ( $\mathrm{V}_{\mathrm{PP}}$ ) is normally connected to $\mathrm{V}_{\mathrm{CC}}$ for read only applications of both devices, and pin 19 is either at GND ( $\mathrm{V}_{\mathrm{IL}}$ ) for the 8 K 2758 or connected to $\mathrm{A}_{10}$ for the 16 K 2716. Further details on either of these devices can be found in Section 9 of the 1977 Edition of the Intel Memory Design Handbook, or Section 4 of the 1978 Intel Data Catalog.
The 32 K ( 4 Kx 8 ) devices, which have identical pinouts for both the ROM and EPROM, will now be discussed. Pin 18 is $\overline{\mathrm{CE}}$. Pin 19 is $\mathrm{A}_{10}$, while pin 20 is OE . As was pointed out before, Output Enable is the function which allows independent control of the data "on" and "off" the output bus. As Figure 7 indicates, $\mathrm{V}_{\mathrm{PP}}$ (the programming voltage for the 2732 EPROM) is now multiplexed with $\overline{\mathrm{OE}}$ on pin 20. Pin 21 becomes $\mathrm{A}_{11}$, which is the additional address bit that is required as the density increases from 16 K to 32 K .
Pin 21 is the only pin that requires any special consideration when designing a system to accept the 8 K , the 16 K , or the 32 K device. With the 8 K and the 16 K devices, pin 21 must be connected to $\mathrm{V}_{\mathrm{CC}}$, while with the 32 K and higher density devices, it must be connected to $A_{11}$. This is easily accomplished by making sure the printed circuit trace links all pin 21's together as though they were an address line and allowing for a jumper that will connect pin 21 to either $\mathbf{V}_{\mathbf{C C}}$ or $\mathrm{A}_{11}$ at the edge of the array (this technique can be seen in the "Printed Circuit Board Design"' section and in Figure 8). Connecting the pin 21's together in this manner is acceptable as the read current requirement for $\mathbf{V}_{\mathbf{P P}}$ is 4 mA maximum per device - low enough to be handled by a signal trace, but too high for an address driver to provide directly.

The highest density member of the family is a 64 K ROM which is also shown in Figure 7. In order to maintain total compatibility it is packaged in a standard 28 -pin package.
It may seem as though the 28 pin package is not compatible with the rest of the family, but referring again to Figure 7, note that the lower 24 pins are identical to the 24 pin 8 K , 16 K and 32 K devices. To allow for total compatibility within the family: printed circuit boards must be laid out to accommodate 28 pin sites; a jumper must be included to accommodate pin 21 as shown in Figure 8, and when using 64 K devices, $\mathrm{CS}_{2}$ ( Pin 26 ) must be mask coded active high. This compatibility can also be seen graphically in Figures 9 and 10. The upper portion of the figure shows how 24 pin devices are used in the 28 pin sites. The two control lines ( $\overline{\mathrm{EE}}$ and $\overline{\mathrm{OE}}$ ) remain unchanged as discussed earlier, and $\mathrm{A}_{12}$, the next address bit required for a 64 K bit device, is connected to pin 2 of the 28 pin site. The lower portion of the figure illustrates the use of 28 pin devices. Address bit $\mathrm{A}_{12}$ is already connected to the right pin, and the chip selects ( $\mathrm{CS}_{1}$ and $\mathrm{CS}_{2}$ ) are connected to the $\mathrm{V}_{\mathrm{CC}}$ power distribution grid. This configuration would require that both $\mathrm{CS}_{1}$ and $\mathrm{CS}_{2}$ be coded active high.


32K Bit Density and Higher


8K and 16K Density Devices
Figure 8. Pin 21 Connections for Various Density Devices


Figure 7. 5 Volt EPROM/ROM Compatible Family


28 Pin Devices and 28 Pin Sites
Figure 9.
$\mathrm{CS}_{1} ; \mathrm{CS}_{2}$ should be coded active high in order to preserve total compatibility.
To summarize, the selection of a 28 pin package for 64 K devices has several benefits of importance to present and future system designs:

1. Two line control philosophy (separate $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ functions) is preserved at the 64 K bit level.
2. 64 K EPROM compatibility is allowed for by maintaining a pin for the $\mathrm{V}_{\mathrm{PP}}$ function.
3. The next generation ( 128 K bit ROM) must be in a 28 pin package.
If $\mathrm{CS}_{2}$ (pin 26) is mask coded to be active high and connected to $\mathrm{V}_{\mathrm{CC}}$, and the jumper provision for pin 21 is included on the card as described above, any member of the family can be plugged into the same socket $-1 \mathrm{~K}, 2 \mathrm{~K}, 4 \mathrm{~K}$ or 8 K bytes - without any card modification or redesign. In addition, future devices of higher density will fit in the same pinout.

## PRINTED CIRCUIT BOARD DESIGN

The $I_{\text {CC }}$ waveform for the 2332 and the 2364 is shown in Figure 10 . The supply current, $\mathrm{I}_{\mathrm{CC}}$, has three segments that are of concern to the system designer - the standby level, active level and the transient peaks that are produced on the rising and falling edges of Chip Enable. The transient currents must be suppressed by properly selected decoupling capacitors. High quality, high frequency ceramic capacitors of small physical size with low inherent inductance should be used. In addition, bulk decoupling must be provided, usually near where the power supply is connected to the array. The purpose of the bulk decoupling is to overcome the voltage droop caused by the inductive effects of the PC board traces. Electrolytic or tantalum capacitors are suitable for bulk decoupling. The following capacitance values and locations are recommended for the 2332 and 2364:

1. A $0.1 \mu \mathrm{~F}$ ceramic capacitor between $\mathrm{V}_{\mathrm{CC}}$ and GND at every other device.
2. A $4.7 \mu \mathrm{~F}$ electrolytic capacitor between $\mathrm{V}_{\mathrm{CC}}$ and GND for each eight devices.
A printed circuit board layout for a total array of 16 devices is shown in Figure 11. This printed circuit layout incorporates a power supply distribution system such that the power supply and ground traces on the PC board are
ing capacitors. Provisions are included for all address inputs, output enable inputs, data outputs and decoded chip enable inputs. The $0.1 \mu \mathrm{~F}$ capacitors referred to above are included for every other device (indicated by the legend C2) while the bulk decoupling capacitor is shown at the upper left-hand corner (indicated by the legend Cl ). The layout consists of four rows of four 28 -pin device sites each and embodies all of the concepts explained above. Note that pins 28,27 and 26 are all connected to $\mathrm{V}_{\mathrm{CC}}$. This requires that when ordering mask programmed 236464 K ROMs, the order must specify that $\mathrm{CS}_{1}$ and $\mathrm{CS}_{2}$ be coded active HIGH. The single jumper provision discussed in the previous section is also included at the upper lefthand corner of the array (indicated by A, B, and C). Pad B is connected to pin 21 of all devices in the array; pad $A$ should be connected to the $A_{11}$ address driver and pad $C$ is connected to $\mathrm{V}_{\mathrm{CC}}$. For use with 32 K bit or larger devices, a jumper must be installed between pads A and B; for use with the 2716 ( 16 K ) or the $2758(8 \mathrm{~K})$, the jumper must be installed between pads $B$ and $C$.
A full size (2x) artwork film is included on the last page of this Application Note. The entire array, or segments of it can be photographed and used directly as part of a system board.


Figure 10. Typical Icc Current vs Time


Figure 11. Printed Circuit Board Layout of 16 Devices

Intel Components Introduction ..... 13-3
Crystal Operation — Brief Theoretical Explanation ..... 13-3
Circuit Configurations From Various Manuals/Explanation ..... 13-4
Series 10 pF Capacitor ..... 13-4
Parallel 20 pF Capacitor to Ground ..... 13-4
8224 Overtone Application (Tank Circuit) ..... 13-4
Precise Timing Applications ..... 13-5
What If I Use a Crystal Other Than Specified ..... 13-5
Specifications ..... 13-5
Intel Component Crystal Requirements ..... 13-5
Suggested Suppliers, Part Numbers ..... 13-6

## INTRODUCTION

The following brief note is intended to answer the simpler questions on crystal specifications and their operation with the various Intel components. First, a theoretical explanation of the crystal is given to aid the user in understanding crystal operation. This includes a discussion of the parameters necessary for proper specification to the vendor. Following this section are explanations of the various crystal-capacitor configurations seen in the Intel User's Manuals and data sheets; why they are suggested for proper crystal operation and what might happen if they weren't there.
The final section of this note provides a list of suggested crystal specifications, suppliers, and part numbers for the highest frequency crystals possible for the various Intel components that require them. In no way does this list represent the only crystals or suppliers available. This section is conveniently preceded by a discussion of problem areas that may result if a user is using the wrong crystal required for the component.

## CRYSTAL OPERATION - BRIEF THEORETICAL EXPLANATION

## Understanding Crystal Operation

Crystals are piezoelectric devices which transform voltage energy to mechanical vibrations and voltage oscillations. The frequency of the crystal is largely dependent on its thickness, with thinner crystals producing a higher frequency.
Crystals are generally specified as being series or parallel resonant, but all crystals are in actuality both. Vendors supply crystals as series or parallel resonant based on the desired frequency and the crystal's relative ability to generate the frequency in that mode. On a conceptual basis, when using a crystal as series resonant, its output is in phase with its input, whereas using the crystal as parallel resonant will result in a phase shift from its input to output.
Different LSI components prefer different crystals due to the nature of their internal oscillator design. In general, Intel bipolar components have a non-inverting, bidirectional drive oscillator, whereas NMOS components use an inverting oscillator. Non-inverting oscillators prefer series resonant crystals (as the series resonant crystal has 0 degree net phase shift), while inverting oscillators prefer crystals which are parallel resonant. Since a crystal has both a series and parallel operating frequency, many times any crystal will seem to work when connected to a component.
When giving the specifications to a crystal vendor for a crystal, it is helpful to understand its equivalent circuit as shown in Figure 1. The impedance of this circuit (neglecting R to simplify matters for conceptual purposes) can be calculated and plotted against frequency (Figure 2). This frequency-impedance plot illustrates the two different operating modes of crystal. $\omega_{s}$ (series resonance) occurs when the impedance (reactance) is zero and $\omega_{p}$ (parallel resonance) occurs when the impedance goes to infinity and appears inductive.


Figure 1


Figure 2

When operating at series resonance ( $\omega_{\mathrm{s}}$ ) the equivalent circuit of the crystal becomes a simple resistor Rs (Figure 3; remember, R was neglected in the impedance calculation). This Rs value must be specified to the crystal vendor when buying a crystal.
This parameter becomes a problem with lower frequency or overtone crystals (thicker, more resistance) and a buffer that doesn't have sufficient gain to drive those crystals (i.e., loop gain becomes less than 1). Overtone crystals also have Rs problems as their Rs is associated with the fundamental frequency of the crystal, not the 3rd harmonic or overtone. The 8224 is particularly sensitive to Rs with 27 MHz overtone applications.

Conversely, if operating at $\omega$ p (parallel resonance), the crystal appears inductive in the circuit (Figure 4). Since the crystal appears inductive, any changes in reactance that the crystal sees will have the effect of pulling the frequency of the crystal. As a result of this, the amount of load capacitance seen by the crystal in the circuit configuration becomes important. This load capacitance, CL, is the dynamic capacity of the total circuit measured across the terminals of the crystal. The amount of this capacitance should always be specified to the crystal vendor if the crystal will be operating at parallel resonance.


Figure 4

## CIRCUIT CONFIGURATIONS FROM VARIOUS MANUALSIEXPLANATIONS

## Series 10 pF Capacitor Included (Figure 5)

This additional capacitor is recommended at times to debias the crystal. Due to the component's internal circuit, a small DC bias may exist across the crystal which would strain the crystalline structure. It is also provided for trimming the frequency of the crystal to compensate for the loading effects of the component.


## Parallel 20 pF Capacitors to Ground (Figure 6)

Crystals can oscillate at several different frequencies, each emanating from a different direction of vibration in the crystal. For a crystal to oscillate during startup in its fundamental frequency, it is best for the crystal to see the slew rate (Figure 7) of the pulse provided from the oscillator to be as close to the operating frequency as possible.
These 20 pF capacitors act as a high frequency filter to create a slew rate closer to the fundamental frequency of the crystal. As can be guessed, lower frequency crystals are more susceptible to the problem of not starting up in the fundamental frequency.

Capacitors are placed on both sides of the crystal as some components have bidirectional drive buffers (i.e., $1 / 2$ of cycle drive from one side, other half from opposite side). A crystal that needs these extra 20 pFs to ground will be characterized by starting up at a 3rd or 5 th harmonic instead of the fundamental frequency. The CL specifications in the specification section takes into consideration these extra 20 pF capacitors required for some Intel components for proper operation.


Figure 6


Figure 7

## Tank Circuit

On some Intel components, provision is made for a tank circuit. This is for the use of an overtone crystal; i.e., one that is working at a harmonic (generally its 3rd). The tank circuitry is a filter to bypass the lower and higher, unwanted frequencies to ground while appearing "open" to the desired frequency. It is necessary to use tank circuits and overtone crystals when in the $25+\mathrm{MHz}$ range and above. Fundamental crystals are difficult to make in this frequency range as the crystal must be thinner for higher frequencies.
A circuit that has been used for the 8224 in 27 MHz overtone crystal applications is shown in Figure 8.
This filter can be approximated through formulas where afterwards it will be necessary to tweak the component values for optimization. The formula used to get the original component values is:

$$
f=\frac{1}{2 \pi \sqrt{L_{1} C_{1}}} \text { where } f=\text { overtone frequency }
$$



Figure 8

## Precise Timing Applications

For applications where precise timing is required, using an external drive could produce better results. The accuracy of the component clock over temperature will be as accurate as the external drive. It is difficult to guarantee the temperature stability of the output frequency of the Intel component as fabrication process parameters vary, causing large ranges of input impedance and hence a large range of loading for the crystal.

## WHAT IF I USE A CRYSTAL OTHER THAN SPECIFIED?

## Series vs. Parallel

As discussed in the theoretical section, all crystals have a series and parallel operating mode. Placing a series crystal on a device requiring a parallel (i.e., there is an inverting oscillator between the two inputs) will force the crystal to oscillate in its parallel mode (and vice versa). A system with the wrong crystal will exhibit its clock frequency shifted a small percentage (about 320 to 350 parts per million) from the specified crystal frequency. When using the wrong crystal, any attempts to trim the frequency to its specified value by using small parallel (series if series crystal) variable capacitors will cause the crystal to stop oscillating, as predicted by theory. If the correct crystal is being used, trimming can be done.
In applications where accuracy is not important, series crystals are sometimes substituted for parallel in the circuit. For instance, the 8048 has been characterized to be compatible with the series color burst TV crystal
( 3.579545 MHz ). If this crystal is used, a small frequency shift will occur, as noted above.

## Insufficient Drive Level

The drive level specified is the maximum amount of power that is expected for the crystal to dissipate. If the crystal can't handle this level, frequency drift may occur or possible fracture of the crystal. In other words, if the crystal used cannot handle the oscillator drive level, long term reliability problems may occur.

## Rs Too High

The higher Rs is, the higher the drive capability of the oscillator has to be to get the crystal to oscillate. Too much Rs may result in the oscillator not being able to drive the crystal; i.e., the loop gain is less than one. Overtone applications are particularly sensitive to this as thicker crystals are used (lower fundamental frequency, more resistance).

## SPECIFICATIONS

## Intel Component Crystal Requirements

The following is a list of suggested specifications for crystals to be used with Intel components. In most instances the upper frequency limit is given, with exceptions being footnoted.

| Component (Function) | Process | Component Divide By | Crystal Type | Fundamental Overtone | Upper Limit Frequency |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1. 4201A (Clock Generator) | CMOS | - | Series | f | 5.185 MHz |
| 2. $8035 / 48 / 49,8748$ (8-Bit CPU) | NMOS | 15 | Parallel | f | 6.0 MHz |
| 3. 8748/8035-8 (8-Bit CPU) | NMOS | 15 | Parallel | $f$ | 3.6 MHz |
| 4. 8041/8741 (Universal Peripheral Interface) | NMOS | 15 | Parallel | $f$ | 6.0 MHz |
| 5. 8085A (8-Bit CPU) | NMOS | 2 | Parallel | f | 6.25 MHz/6.144 MHz ${ }^{(1)}$ |
| 6. 8085A-2 (8-Bit CPU) | NMOS | 2 | Parallel | $f$ | 10.0 MHz |
| 7. 8202 (Dynamic RAM Controller) | Bipolar | - | Series | $f$ | 25 MHz |
| 8. 8224 (8080A Clock Generator) | Bipolar | - | Series | f/o | 27 MHz/18.432 MHz ${ }^{(2)}$ |
| 9. 8284 (8086 Clock Generator) | Bipolar | 3 | Series | f | $24 \mathrm{MHz} / 15 \mathrm{MHz}{ }^{(3)}$ |

Additional suggested specifications:

| Frequency Tolerance: | $\pm 0.005 \%$ (up to the user) |
| :--- | :--- |
| CL (Load Capacitance): | $=20-35 \mathrm{pF}$ (not necessary when specifying series) |
| Rs (Equivalent Series Resistance): | $<75 \mathrm{ohms}$ |
| Cs (Shunt Capacitance): | $<7 \mathrm{pF}$ |
| Drive Level: | $<10 \mathrm{MHz}$ crystal 10 milliwatts |
|  |  |
|  | $>10 \mathrm{MHz}$ crystal 5 milliwatts |

[^1]Holder specifications are up to the user. A standard popular one that provides ample lead length is HC-33/U ( $0.750^{\prime \prime} \mathrm{W} \times 0.765^{\prime} \mathrm{H}, 1.5^{\prime \prime}$ lead length with spacing of $0.486^{\prime \prime}$ ) and can be used for frequencies up to 4 MHz . After 4 MHz a smaller holder can be used such as HC$18 / \mathrm{U}\left(0.435^{\prime} \mathrm{W} \times 0.530^{\prime} \mathrm{H}, 1.5^{\prime \prime}\right.$ lead length with spacing of $0.192^{\prime \prime}$ ). All crystals listed in the following table will fit in the HC-33/U holder. Other standard holders are available.

## Suggested Suppliers, Part Numbers

The following are two vendors (which are among many) that supply crystals to the specifications given earlier and their part numbers (given in order of frequency). The user should make sure that the holder type associated with these part numbers is acceptable in their application.

| f | Parallell <br> Series | Crystek <br> Corp. | CTS Knight, <br> (2) <br> Inc. |
| :--- | :---: | :---: | :---: |
| 3.6 MHz | P | $* *$ | $* *$ |
| 5.185 MHz | S | CY8A | $* *$ |
| 6.0 MHz | P | $* *$ | MP060 |
| 6.144 MHz | P | $* *$ | MP061 |
| 6.25 MHz | P | $* *$ | MP062 |
| 10.0 MHz | P | $* *$ | MP10A |
| 15.0 MHz | S | CY15A | MP150 |
| 18.432 | S | CY19B* | MP184* |
| 24.0 MHz | S | $* *$ | MP240 |
| 25.0 MHz | S | $* *$ | MP250 |
| 27.0 MHz | S (overtone) | CY27A | MP270 |

*Intel also supplies a crystal numbered 8801 for this application.
**Contact vendor with the appropriate specifications.
Notes: 1. Address: 1000 Crystal Drive, Fort Meyers, Florida 33901
2. Address: 400 Reimann Ave., Sandwich, Illinois

The user is not limited to these vendors or frequencies. The frequency chosen by the user should take into consideration convertibility to desired baud rates and the system timings that must be met.
In summary, to obtain a crystal for the user's application, it is necessary to give the crystal vendor the following information:

## Series or parallel

Fundamental or overtone
Rs (series), Cs (shunt)
CL if parallel
Drive Level
Frequency tolerance
Holder type
For a select few crystals, vendor numbers were given for two different vendors. With the above information, most vendors can make the desired crystal whether or not they have it as a standard part.


[^0]:    Figure 4 (continued)

[^1]:    Notes: 1. 6.144 MHz is commonly used as convenient baud rates can be generated from this frequency.
    2. $\mathbf{2 7} \mathbf{~ M H z}$ is max. 18.432 is common crystal used which gives maximum clock rate for 8080A. Fundamental crystal should be used for the 18.432 MHz application.
    3. Used for either a 8 or 5 MHz output clock, respectively.

