

PIC®16C5X

EPROM-Based 8-Bit CMOS Microcontroller Series

FEATURES

High Performance RISC-like CPU

- · Only 33 single word instructions to learn
- All single cycle instructions (200 ns) except for program branches which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 12-bit wide instructions
- 8-bit wide data path
- 512 2K x 12 on-chip EPROM program memory
- 25 72 x 8 general purpose registers (SRAM)
- 7 special function hardware registers
- 2 level deep hardware stack
- Direct, indirect and relative addressing modes for data and instructions

Peripheral Features

- 12 20 I/O pins with individual direction control
- 8 bit real time clock/counter (RTCC) with 8-bit programmable prescaler
- Power on reset

FIGURE A - PIN CONFIGURATIONS

- Oscillator start-up timer
- Watchdog timer (WDT) with its own on-chip RC oscillator for reliable operation
- Security EPROM fuse for code-protection
- Power saving SLEEP mode
- EPROM fuse selectable oscillator options:
 - Low cost RC oscillator: RC
 - Standard crystal/resonator: XT
 - High speed crystal/resonator: HS
 - Power saving low frequency crystal: LP

CMOS Technology

- Low power, high speed CMOS EPROM technology
- Fully static design
- · Wide operating voltage range:
 - Commercial: 2.5V to 6.25V
 - Industrial: 2.5V to 6.25V
 - Automotive: 2.5V to 6.0V
- Low power consumption
 - < 2 mA typical @ 5V, 4 MHz
 - 15 μA typical @ 3V, 32 KHz
 - < 3 μA typical standby current @ 3V, 0°C to 70°C



© 1992 Microchip Technology Inc.

PIC®16C5X Series

Table of Contents

	General Description
1.1	Applications
2.0	Architectural Description3
2.1	Harvard Architecture
2.2	Clocking Scheme/Instruction Cycle
2.3	Arithmetic/Logic Linit (ALLI)
2.5	Program Memory
3.0	PIC16C5X Series Overview
3.1	UV Erasable Devices5
3.2	One-Time-Programmable (OTP) Devices5
3.3	Quick-Turnaround-Production (QTP) Devices
4.0	Operational Register Files
4.2	f1 Real Time Clock/Counter Register (RTCC)
4.2.1	Using RTCC with External Clock
4.3	f2 Program Counter
4.4	Stack
4.5	13 Status Word Register
4.5.1	Time Out and Power Down Status Bits (TO PD) 12
4.5.3	Program Page Preselect (PIC16C56, PIC16C57 Only) 12
4.6	f4 File Select Register (FSR) 12
5.0	I/O Registers (Ports)13
5.1	f5 (Port A)
5.2	16 (Port B)
5.5	I/O Interfacing
5.5	I/O Programming Considerations
5.5.1	Bidirectional I/O Ports 14
5.5.2	Successive Operations on I/O Ports
5.5.3	Operation in Noisy Environment
7.0	General Purpose Registers
7.1	W Working Register
7.2	TRISA I/O Control Register for Port A (f5)
7.3	TRISB I/O Control Register for Port B (f6) 15
7.4	TRISC I/O Control Register for Port C (f7) 15
7.5	OPTION Prescaler/HTCC Option Register
9.0	Prescaler 16
9.1	Switching Prescaler Assignment
10.0	Basic Instruction Set Summary 17
10.1	Instruction Description
11.0	Watchdog Timer (WDT)
11.1	WDT Programming Considerations 23
12.0	Oscillator Circuits 23
12.1	Oscillator Types
12.2	Crystal Oscillator
12.3	
10.0	RC Oscillator
13.0	RC Oscillator
13.0 13.1 14.0	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27
13.0 13.1 14.0 14.1	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27
13.0 13.1 14.0 14.1 15.0	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27
13.0 13.1 14.0 14.1 15.0 15.1	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Customer ID Code 27
13.0 13.1 14.0 14.1 15.0 15.1 15.2	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Variation Code operatoried PIC 28
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.0	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.0 16.1	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 Absolute Maximum Ratings 29
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.0 16.1 16.3	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 DC Characteristics: 29 DC Characteristics: 29 DC Characteristics: 216(Corn)
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.0 16.1 16.3 16.4	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Corn) DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Ind)
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.0 16.1 16.3 16.4 16.5	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 Absolute Maximum Ratings 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Ind) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 32 DO Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 32
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.0 16.1 16.3 16.4 16.5 16.6	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 Absolute Maximum Ratings 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Ind) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 32 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 33 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 33
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.0 16.1 16.3 16.4 16.5 16.6 16.7	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Muto) 32 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 32 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 33 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 33 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 33 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Muto) 34
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.0 16.1 16.3 16.4 16.5 16.6 16.7 16.8	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Ind) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 32 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 33 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 33 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 34
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.0 16.1 16.3 16.4 16.5 16.6 16.7 16.8	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Ind) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 32 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 33 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 35
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.0 16.1 16.3 16.4 16.5 16.6 16.7 16.8 16.9	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Electrical Characteristics 29 Absolute Maximum Ratings 29 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 32 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 34 AC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 35 Electrical Structure of Pins 36
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.0 16.1 16.3 16.4 16.5 16.6 16.7 16.8 16.9 17.0 18.0	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Cotage Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 Absolute Maximum Ratings 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Ind) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 32 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 34 AC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 36 Ining Diagrams 36 Timing Diagrams 36 Timing Diagrams 36
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.1 16.3 16.4 16.5 16.6 16.7 16.8 16.9 17.0 18.0 19.0	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Cotage Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 Absolute Maximum Ratings 29 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Ind) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 34 AC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 34 AC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 36 and PIC16C5XI-RC, XT, HS, LP (Ind) and (Auto) 35 Electrical Structure of Pins 36 Timing Diagrams 36 DC characteristics Graphs/Tables 37 Packaging Diagrams and Dimensions 45
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.0 16.1 16.3 16.4 16.5 16.6 16.7 16.8 16.9 17.0 18.0 19.0 19.1	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 Absolute Maximum Ratings 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Ind) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 33 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 34 AC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 36 DIC Characteristics: SIC16C5X-RC, XT, HS,
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.3 16.4 16.5 16.6 16.7 16.8 16.9 17.0 18.0 19.0 19.1 19.2	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Code Protection 28 Electrical Characteristics 29 Absolute Maximum Ratings 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Ind) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 32 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Muto) 32 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 31 and PIC16C5XI-RC, XT, HS, LP (Ind) 34 AC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 35 Electrical Structure of Pins 36 Timing Diagrams 36 DC & AC Charcteristics Graphs/Tables 37 Packaging Diagrams and Dimensions 45 18-Lead Plastic Dual In-Line (.600 mil) 45
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.3 16.4 16.5 16.6 16.7 16.8 16.9 17.0 18.0 19.1 19.2 19.3	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 Absolute Maximum Ratings 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Ind) 31 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Auto) 32 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Auto) 33 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Auto) 33 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 33 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 36 DT C16C5XI-RC, XT, HS, LP (Ind) and (Auto) 35 Electrical Structure of Pins 36 Timing Diagrams 36 DC & AC Charcteristics Graphs/Tables 37 Packaging Diagrams and Dimensions 45
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.3 16.4 16.5 16.6 16.7 16.8 16.9 17.0 18.0 19.0 19.0 19.1 19.2 19.3 19.4	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 Absolute Maximum Ratings 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Ind) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 32 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 33 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 33 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 33 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 36 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 36 DC Electrical Structure of Pins 36 Timing Diagrams 36 DC & AC Charcteristics Graphs/Tables 37
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.3 16.4 16.5 16.6 16.7 16.8 16.7 16.8 16.9 17.0 18.0 19.0 19.1 19.2 19.3 19.4 19.5	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 Absolute Maximum Ratings 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Ind) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 32 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Auto) 33 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 33 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 36 DT iming Diagrams 36 DC & AC Charcteristics Graphs/Tables 37 Packaging Diagrams and Dimensions 45 18-Lead Plastic Dual In-Line (.300 mil) 45
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.3 16.4 16.5 16.6 16.7 16.8 16.9 17.0 18.0 19.0 19.1 19.2 19.3 19.4 19.5 19.6 19.7	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 Absolute Maximum Ratings 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Ind) 31 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Auto) 32 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 31 and PIC16C5XI-RC, XT, HS, LP (Ind) 33 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 36 DC & AC Charcteristics: Graphs/Tables 37 Packaging Diagrams and Dimensions 45 18-Lead Plastic Dual In-Li
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.0 16.1 16.3 16.4 16.5 16.6 16.7 16.8 16.9 17.0 18.0 19.0 19.1 19.2 19.3 19.4 19.5 19.6 19.7 19.8	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power On Reset (POR) 25 Power On Reset (POR) 27 Wake-Up 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Verifying a Code-protected PIC 28 Electrical Characteristics 29 Absolute Maximum Ratings 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Ind) 31 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Auto) 32 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 31 and PIC16C5XI-RC, XT, HS, LP (Ind) 33 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 36 Timing Diagrams 36 Diagrams 36 DC base 37 Packaging Diagrams and Dimensions
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2 15.2 15.2 15.2 15.2 15.2	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Electrical Characteristics 29 Absolute Maximum Ratings 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Muto) 32 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 31 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 33 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 36 Timing Diagrams 36 Timing Diagrams 36 DC & Ac Characteristics Graphs/Tables 37 Packaging Diagrams and Dimensions 45 28-Lead Plastic Dual In-Line (.600 mil) 45 28-Lead Plastic Dual In-Line (.600 mil) 45 28-Lead
13.0 13.1 14.0 14.1 15.0 15.1 15.2 15.2.1 16.3 16.4 16.5 16.6 16.7 16.8 16.9 17.0 18.0 19.0 19.1 19.2 19.3 19.4 19.5 19.6 19.7 19.8 20.0 20.1	RC Oscillator 23 Oscillator Start-up Timer (OST) 25 Power On Reset (POR) 25 Power On Reset (POR) 25 Power Down Mode (SLEEP) 27 Wake-Up 27 Configuration Fuses 27 Customer ID Code 27 Code Protection 28 Electrical Characteristics 29 Absolute Maximum Ratings 29 DC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 30 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Muto) 32 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 31 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 33 DC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5XI-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 34 AC Characteristics: PIC16C5X-RC, XT, HS, LP (Com) 36 Timing Diagrams 36 Timing Diagrams 36 DC & A C Charcteristics Graphs/Tables 37 Packaging Diagrams and Dimensions 45 18-Lead Plastic Dual In-Line (.300 mil) 45

20.1.1	Host System Requirements	
20.1.2	Emulator System Components	
20.2	PIC-PAK™ Development Kit	
20.3	PICALC Cross-Assembler	
20.4	PICSIM [™] Software Simulator	
20.5	PICPRO™II Programmer	
20.6	PRO MASTER™	
21.0	EPROM Programming	
21.1	Prototype Programmers	57
21.2	Production Quality Programmers	57
21.3	Gang Programmers	
21.4	Factory Programming	
ndex		59
Sales a	nd Support	60
Table	of Figures	
211	PIC16C5X Series Block Diagram	1
2.1.1	Clock/Instruction Cyclo	
C. C. I	BTCC Block Diogram (Simplified)	

2.1.1	PIC16C5X Series Block Diagram4
2.2.1	Clock/Instruction Cycle5
4.1.1	RTCC Block Diagram (Simplified)6
4.2.1	PIC16C5X Data Memory Map7
4.2.2A	RTCC Timing: INT Clock/No Prescale
4.2.28	RTCC Timing: INT Clock/Prescale 1:2
4.2.3	Program Memory Organization 10
4.5.1	Status Word Register f3
5.4.1	Equivalent Circuit for a Single I/O Pin
5.5.2.1	I/O Port Read/Write Timing14
7.5.1	OPTION Register15
9.0.1	Block Diagram RTCC/WDT Prescaler
12.2.1	External Clock Input Operation
12.2.2	BC Oscillator (BC type only) 24
13.1.1	External Power on Reset Circuit
13.1.2	Brown Out Protection Circuit
13.1.3	Brown Out Protection Circuit25
13.1.4	Simplified Power on Reset Block Diagram
13.1.5	Using External Reset Input
13.1.6	Using On-Chip POR (Fast Vod Rise Time)
13.1.7	Using On-Chip POR (Slow VDD Rise Time)
1692	Electrical Structure of MCLB and BTCC Pins 36
17.0.1	BTCC Timing
17.0.2	Oscillator Start-up Timing (PIC16CXRC)
17.0.3	Input/Output Timing for I/O Ports (PIC16C5CRC)
18.0.1	Typical RC Oscillator Frequency vs. Temperature
18.0.2	Typical RC Oscillator Frequency vs VDD
18.0.3	Typical RC Oscillator Frequency vs Vbb
18.0.4	Typical HC Oscillator Frequency VS VDD
18.0.5	Typical IPD vs Vbb (Watchdog Enabled 25 C)
18.0.7	Maximum IPD vs Vbb (Watchdog Disabled)
18.0.8	Maximum lep vs Vpp (Watchdog Enabled) 39
18.0.9	VTH (Input Threshold Voltage) of I/O Pins vs Vod
18.0.9 18.0.10	VTH (Input Threshold Voltage) of I/O Pins vs Vpp
18.0.9 18.0.10	VTH (Input Threshold Voltage) of I/O Pins vs Vpp
18.0.9 18.0.10 18.0.11	VTH (Input Threshold Voltage) of I/O Pins vs Vpp
18.0.9 18.0.10 18.0.11	VTH (Input Threshold Voltage) of I/O Pins vs Vbp
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13	VTH (Input Threshold Voltage) of I/O Pins vs Vbp
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14	VTH (Input Threshold Voltage) of I/O Pins vs Vbb
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15	VTH (Input Threshold Voltage) of I/O Pins vs Vbp
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16	VTH (Input Threshold Voltage) of I/O Pins vs Vbb 39 VIH, VIL for MCLR, RTCC and OSC1 40 VTH (Input Threshold Voltage) of OSC1 Input in XT, 40 VTH (Input Threshold Voltage) of OSC1 Input in XT, 40 VTH (Input Threshold Voltage) of OSC1 Input in XT, 40 Typical IoD vs Freq Ext Clock, 25°C 41 Maximum IoD vs Freq Ext Clock, -40° to +85°C 41 Maximum IoD vs Freq Ext Clock, -55° to +125°C 42 Transconductance (gm) of HS Oscillator vs VbD 42
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.13 18.0.14 18.0.15 18.0.16 18.0.17	VTH (Input Threshold Voltage) of I/O Pins vs Vbb 39 VIH, VIL for MCLR, RTCC and OSC1 40 VTH (Input Threshold Voltage) of OSC1 Input in XT, 40 VTH (Input Threshold Voltage) of OSC1 Input in XT, 40 VTH (Input Threshold Voltage) of OSC1 Input in XT, 40 Typical IoD vs Freq Ext Clock, 25°C 41 Maximum IoD vs Freq Ext Clock, -40° to +85°C 41 Maximum IoD vs Freq Ext Clock, -55° to +125°C 42 Transconductance (gm) of HS Oscillator vs Vop 42 Transconductance (gm) of LP Oscillator vs Vop 43
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.17 18.0.18	VTH (Input Threshold Voltage) of I/O Pins vs Vbb 39 VIH, VIL for MCLR, RTCC and OSC1 40 VTH (Input Threshold Voltage) of OSC1 Input in XT, 40 HS, and LP Modes vs Vbb 40 Typical Ibb vs Freq Ext Clock, 25°C 41 Maximum Ibb vs Freq Ext Clock, -40° to +85°C 41 Maximum Ibb vs Freq Ext Clock, -55° to +125°C 42 WDT Timer Time-out Period vs Vbb 42 Transconductance (gm) of HS Oscillator vs Vbb 43 Transconductance (gm) of XT Oscillator vs Vbb 43
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.17 18.0.18 18.0.19 18.0.20	VTH (Input Threshold Voltage) of I/O Pins vs Vbb 39 VIH, VIL for MCLR, RTCC and OSC1 40 VTH (Input Threshold Voltage) of OSC1 Input in XT, 40 HS, and LP Modes vs Vbb 40 Typical lob vs Freq Ext Clock, 25°C 41 Maximum lob vs Freq Ext Clock, -40° to +85°C 41 Maximum lob vs Freq Ext Clock, -55° to +125°C 42 WDT Timer Time-out Period vs Vbb 42 Transconductance (gm) of HS Oscillator vs Vbb 43 Iou vs Vob, Vbb = 3V 43 Iou vs Vob, Vbb = 5V 43
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.17 18.0.18 18.0.19 18.0.20 18.0.20	VTH (Input Threshold Voltage) of I/O Pins vs Vbb 39 VIH, VIL for MCLR, RTCC and OSC1 40 VTH (Input Threshold Voltage) of OSC1 Input in XT, 40 VTH (Input Threshold Voltage) of OSC1 Input in XT, 40 Typical Iob vs Freq Ext Clock, 25°C 41 Maximum Iob vs Freq Ext Clock, -40° to +85°C 41 Maximum Iob vs Freq Ext Clock, -55° to +125°C 42 Transconductance (gm) of HS Oscillator vs Vbb 42 Transconductance (gm) of XT Oscillator vs Vbb 43 IoH vs VoL, Vbb = 3V 43 IoL vs VoL, Vbb = 5V 43 IoL vs VoL, Vbb = 3V 44
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.16 18.0.17 18.0.18 18.0.20 18.0.21	VTH (Input Threshold Voltage) of I/O Pins vs Vbb 39 VIH, VIL for MCLR, RTCC and OSC1 40 VTH (Input Threshold Voltage) of OSC1 Input in XT, 40 HS, and LP Modes vs Vbb 40 Typical lob vs Freq Ext Clock, 25°C 41 Maximum lob vs Freq Ext Clock, -40° to +85°C 41 Maximum lob vs Freq Ext Clock, -55° to +125°C 42 VTT Timer Time-out Period vs Vbb 42 Transconductance (gm) of LP Oscillator vs Vbb 43 IoH vs VoH, Vbb = 3V 43 IoL vs VoL, Vbb = 5V 43 IoH vs VoH, Vbb = 5V 44
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.17 18.0.18 18.0.20 18.0.21 18.0.22 18.0.21	$ \begin{array}{llllllllllllllllllllllllllllllllllll$
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.17 18.0.18 18.0.19 18.0.20 18.0.21 18.0.22 20.1.1	$ \begin{array}{llllllllllllllllllllllllllllllllllll$
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.17 18.0.18 18.0.19 18.0.20 18.0.21 18.0.22 20.1.1 20.1.2 20.1.3	VTH (Input Threshold Voltage) of I/O Pins vs Vbb39VIH, VIL for MCLR, RTCC and OSC140VTH (Input Threshold Voltage) of OSC1 Input in XT,HS, and LP Modes vs Vbb40Typical Iob vs Freq Ext Clock, 25°C41Maximum Iob vs Freq Ext Clock, -40° to +85°C41Maximum Iob vs Freq Ext Clock, -55° to +125°C42Transconductance (gm) of HS Oscillator vs Vbb42Transconductance (gm) of LP Oscillator vs Vbb43IoH vs VoH, Vbb = 3V43IoL vs VoL, Vbb = SV43IoL vs VoL, Vbb = SV43IoL vs VoL, Vbb = SV43IoL vs VoL, Vbb = SV44IPICMASTER55PICMASTER Typical Screen56
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.17 18.0.18 18.0.19 18.0.20 18.0.21 18.0.22 20.1.1 20.1.2 20.1.3 Table	VTH (Input Threshold Voltage) of I/O Pins vs Vbb 39 VIH, VIL for MCLR, RTCC and OSC1 40 VTH (Input Threshold Voltage) of OSC1 Input in XT, 40 HS, and LP Modes vs Vbb 40 Typical Iob vs Freq Ext Clock, 25°C 41 Maximum Iob vs Freq Ext Clock, -40° to +85°C 41 Maximum Iob vs Freq Ext Clock, -55° to +125°C 42 WDT Timer Time-out Period vs Vbb 42 Transconductance (gm) of LP Oscillator vs Vbb 43 IoH vs VoH, Vbb = 3V 43 IoL vs VoL, Vbb = 5V 43 IoL vs VoL, Vbb = 5V 43 IoL vs VoL, Vbb = 5V 44 PICMASTER 55 PICMASTER System Configuration 55 PICMASTER Typical Screen 56
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.13 18.0.14 18.0.15 18.0.16 18.0.17 18.0.18 18.0.19 18.0.20 18.0.21 18.0.22 20.1.1 20.1.2 20.1.3 Table 1.0.1	VTH (Input Threshold Voltage) of I/O Pins vs Vbb
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.17 18.0.18 18.0.19 18.0.20 18.0.21 18.0.22 20.1.1 20.1.3 Table 1.0.1 2.1.1	VTH (Input Threshold Voltage) of I/O Pins vs Vbb
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.16 18.0.17 18.0.18 18.0.22 20.1.1 20.1.2 20.1.3 Table 1.0.1 2.1.1 4.5.1	VTH (Input Threshold Voltage) of I/O Pins vs Vbb
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.16 18.0.17 18.0.18 18.0.19 18.0.22 20.1.1 20.1.2 20.1.1 20.1.2 20.1.1 20.1.2 1.0.1 2.1.1 4.3.1 4.5.2.1	VTH (Input Threshold Voltage) of I/O Pins vs Vbb
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.16 18.0.17 18.0.18 18.0.19 18.0.22 20.1.1 20.1.2 20.1.1 20.1.2 20.1.3 Table 1.0.1 4.5.2.1 4.5.2.2 10.01	VTH (Input Threshold Voltage) of I/O Pins vs Vbb
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.16 18.0.17 18.0.18 18.0.19 18.0.20 18.0.21 18.0.22 20.1.1 20.1.2 20.1.3 Table 1.0.1 4.5.2.2 10.0.1 12.2.1	VTH (Input Threshold Voltage) of I/O Pins vs Vbb
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.16 18.0.17 18.0.18 18.0.22 20.1.1 20.1.2 20.1.3 Table 1.0.1 2.1.1 4.5.2.2 10.0.1 12.2.2 12.2.2	VTH (Input Threshold Voltage) of I/O Pins vs Vbb
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.14 18.0.15 18.0.16 18.0.16 18.0.17 18.0.18 18.0.22 20.1.1 18.0.22 20.1.1 20.1.2 20.1.3 Table 1.0.1 2.1.1 4.5.2.2 10.0.1 12.2.1 12.2.2 16.2	VTH (Input Threshold Voltage) of I/O Pins vs Vbb
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.13 18.0.14 18.0.15 18.0.16 18.0.17 18.0.18 18.0.22 20.1.1 18.0.22 20.1.1 20.1.2 20.1.3 Table 1.0.1 2.1.1 4.5.2.2 10.0.1 12.2.2 16.2 18.0.1	VTH (Input Threshold Voltage) of I/O Pins vs Vbb
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.13 18.0.14 18.0.15 18.0.16 18.0.17 18.0.18 18.0.19 18.0.22 20.1.1 20.1.2 20.1.3 Table 1.0.1 2.1.1 4.5.2.2 10.0.1 12.2.2 16.2 18.0.1 12.2.2 16.2 18.0.1 18.0.2 10.1 12.2.2 16.2 18.0.1 12.2.2 16.2 18.0.1 12.2.2 16.2 18.0.1 12.2.2 16.2 18.0.1 12.2.2 16.2 18.0.1 12.2.2 16.2 18.0.1 12.2.2 16.2 18.0.1 12.2.2 16.2 18.0.1 12.2.2 16.2 18.0.1 12.2.2 16.2 18.0.1 12.2.2 16.2 16.2 17.2 17.2 17.2 18.0.1 18.0.2 18.0.1 18.0.2 18.0.1 18.0.2 18.0.1 18.0.2 18.0.1 18.0.2 18.0.2 18.0.1 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 19.0.1 19.0.2 10.1 12.2.2 10.0.1 12.2.2 10.0.1 12.2.2 10.0.1 12.2.2 10.0.1 12.2.2 10.0.1 12.2.2 10.0.1 12.2.2 10.0.1 12.2.2 10.2 12.2.2 10.0.1 12.2.2 10.2 10.2 10.2 12.2.2 10	VTH (Input Threshold Voltage) of I/O Pins vs Vbb
18.0.9 18.0.10 18.0.11 18.0.12 18.0.13 18.0.13 18.0.14 18.0.15 18.0.16 18.0.17 18.0.18 18.0.19 18.0.20 18.0.20 18.0.21 18.0.22 20.1.1 20.1.3 Table 1.0.1 2.1.1 4.5.2.1 4.5.2.2 10.0.1 12.2.1 12.2.2 16.2 18.0.3 21.2.1 18.0.2 18.0.1 18.0.2 18.0.1 12.2.1 12.2.2 16.2 18.0.1 18.0.2 18.0.1 12.2.1 12.2.2 16.2 18.0.1 18.0.2 18.0.1 18.0.2 18.0.1 18.0.2 18.0.1 18.0.2 18.0.1 18.0.2 18.0.1 18.0.2 18.0.1 18.0.2 18.0.1 18.0.2 18.0.1 18.0.2 10.1 12.2.1 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.2 18.0.3 18.0.3 18.0.3 19.1 18.0.2 18.0.3 19.1 18.0.2 18.0.3 19.1 18.0.3 19.1 18.0.2 18.0.3 19.1 18.0.3 19.1 18.0.2 19.1 18.0.3 19.1 19.1 19.1 19.1 19.1 19.1 19.1 19.1 19.1 19.1 19.1 19.2 19.1 19	VTH (Input Threshold Voltage) of I/O Pins vs Vbb

1.0 GENERAL DESCRIPTION

The PIC16C5X from Microchip Technology is a family low cost, high performance, 8-bit, fully static, EPROM based CMOS microcontrollers. It employs a RISC-like architecture with only 33 single word/single cycle instructions to learn. All instructions are single cycle (200ns) except for program branches which take two cycles. The PIC16C5X delivers performance an order of magnitude higher than its competitors in similar price category. The 12-bit wide instructions are highly symmetrical resulting in 2:1 code compression over other 8bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC16C5X products are equipped with special microcontroller like features that reduce system cost and power requirements. The power on reset and oscillator start up timer eliminate the need for external reset circuitry. There are four oscillator configurations to choose from, including power saving LP (Low Power) oscillator and cost saving RC oscillator. Power saving SLEEP mode, watchdog timer and code protection features improves system cost, power and reliablity.

The UV-erasable cerdip-packaged versions are ideal for code development while the cost-effective One Time Programmable (OTP) versions are suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in OTP microcontroller while benefiting from the OTP flexibility.

The PIC16C5X products are supported by an assembler, a software simulator, an in-circuit emulator and a production quality programmer. All the tools are supported by IBM PC and compatible machines.

1.1 APPLICATIONS

The PIC16C5X series fits perfectly in applications ranging from high speed automotive and appliance motor control to low-power remote transmitters/receivers, pointing devices, and telecom processors. The EPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages for through hole or surface mounting make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use, and I/O flexibility make the PIC16C5X series very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, replacement of "glue" logic in larger systems, co-processor applications).

Part #	EPROM	RAM*	1/0†	Package Options
PIC16C54	512 x 12	32 x 8	13	18L windowed CERDIP, 18L PDIP, 18L SOIC (300 mil), 20L SSOP
PIC16C55	512 x 12	32 x 8	21	28L windowed CERDIP, 28L PDIP (600 mil), 28L PDIP (300 mil), 28L SOIC (300 mil), 28L SSOP
PIC16C56	1K x 12	32 x 8	13	18L windowed CERDIP, 18L PDIP, 18L SOIC (300 mil), 20L SSOP
PIC16C57	2K x 12	80 x 8	21	28L windowed CERDIP, 28L PDIP (600 mil), 28L PDIP (300 mil), 28L SOIC (300 mil), 28L SSOP
* Includi	na special fi	inction re	nisters	

TABLE 1.0.1 - OVERVIEW OF PIC16C5X DEVICES

The industrial versions and the HS version operates for VDD range of 4.5 V to 5.5 V (see DC specs).

Includes RTCC pin. +

2.0 ARCHITECTURAL DESCRIPTION

2.1 Harvard Architecture

The PIC16C5X single-chip microcomputers are lowpower, high-speed, full static CMOS devices containing EPROM, RAM, I/O, and a central processing unit on a single chip.

The architecture is based on a register file concept with separate bus and memories for data and instructions (Harvard architecture). The data bus and memory (RAM) are 8-bits wide while the program bus and program memory (EPROM) have a width of 12-bits. This concept allows a simple yet powerful instruction set designed to emphasize bit, byte and register operations under high

speed with overlapping instruction fetch and execution cycles. That means that, while one instruction is executed, the following instruction is already being read from the program memory. A block diagram of the PIC16C5X series is given in Figure 2.1.1.

2.2 Clocking Scheme/Instruction Cycle

The clock input (from pin OSC1) is internally divided by four to generate four non overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, PC is incremented every Q1, instruction is fetched from program memory and latched into instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 2.2.1.



FIGURE 2.1.1 - PIC16C5X SERIES BLOCK DIAGRAM

TABLE 2.1.1 - PIN FUNCTIONS

Name	Function
RA0 - RA3	I/O PORT A
RB0 - RB7	I/O PORT B
RC0 - RC7	I/O PORT C (C55/57 only)
RTCC	Real Time Clock/Counter
MCLR	Master Clear
OSC1	Oscillator (input)
OSC2/CLKOUT	Oscillator (output)
VDD	Power supply
Vss	Ground
N/C	No (internal) Connection

2.3 Data Register File

The 8-bit data bus connects two basic functional elements together: the Register File composed of up to 80 addressable 8-bit registers including the I/O Ports, and an 8-bit wide Arithmetic Logic Unit. The 32 bytes of RAM are directly addressable while a "banking" scheme, with banks of 16 bytes each, is employed to address larger data memories (Figure 4.2.1). Data can be addressed direct, or indirect using the file select register (f4). Immediate data addressing is supported by special "literal" instructions which load data from program memory into the W register. The register file is divided into two functional groups: operational registers and general purpose registers. The operational registers include the Real Time Clock Counter (RTCC) register, the Program Counter (PC), the Status Register, the I/O registers (PORTs), and the File Select Register. The general purpose registers are used for data and control information under command of the instructions.

In addition, special purpose registers are used to control the I/O port configuration, and the prescaler options.

2.4 Arithmetic/Logic Unit (ALU)

The 8-bit wide ALU contains one temporary working register (W Register). It performs arithmetic and Boolean functions between data held in the W Register and any file register. It also does single operand operations on either the W register or any file register.

2.5 Program Memory

Up to 512 words of 12-bit wide on-chip program memory (EPROM) can be directly addressed. Larger program memories can be addressed by selecting one of up to four available pages with 512 words each (Figure 4.3.1). Sequencing of microinstructions is controlled via the

FIGURE 2.2.1 - CLOCKS/INSTRUCTION CYCLE



Program Counter (PC) which automatically increments to execute in-line programs. Program control operations, supporting direct, indirect, relative addressing modes, can be performed by Bit Test and Skip instructions, Call instructions, Jump instructions or by loading computed addresses into the PC. In addition, an on-chip two-level stack is employed to provide easy to use subroutine nesting.

3.0 PIC16C5X SERIES OVERVIEW

A wide variety of EPROM and RAM sizes, number of I/O pins, oscillator types, frequency ranges, and packaging options is available. Depending on application and production requirements the proper device option can be selected using the information and tables in this section. When placing orders, please use the "PIC16C5X Product Identification System" on the back page of this data sheet to specify the correct part number.

3.1 UV Erasable Devices

Four different device versions, as listed in Table 3.1.1, are available to accommodate the different EPROM, RAM, and I/O configurations. These devices are optimal for prototype development and pilot series. The desired oscillator configuration is EPROM programmable as "RC", "XT", "HS" or "LP". An erased device is configured as "RC" type by default. Depending on the selected oscillator type and frequency, the operating supply voltage must be within the same range as a OTP/QTP part would be specified for.

The available PIC development tools "PICPRO[™] and PICPRO[™]II can program all PIC16C5X devices for prototyping and pilot series up to low-volume production.

3.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates. OTP devices have the oscillator type pre-configured by the factory, and they are tested only for this special configuration (including voltage and frequency ranges, current consumption). Table 3.2.1 gives an overview about devices available now and planned for future release.

The program EPROM is erased, allowing the user to write the application code into it. In addition, the watchdog timer can be disabled, and/or the code protection logic can be activated by programming special EPROM fuses. The sixteen special EPROM bits for ID code storage are also user programmable.

3.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices (see Table 3.2.1) but with all EPROM locations and fuse options already programmed by the factory. Certain code and prototype verification procedures do apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

4.0 OPERATIONAL REGISTER FILES

4.1 fo Indirect Data Addressing

This is not a physically implemented register. Addressing f0 calls for the contents of the File Select Register to be used to select a file register. f0 is useful as an indirect address pointer. For example, in the instruction ADDWF f0, W will add the contents of the register pointed to by the FSR (f4) to the content of the W Register and place the result in W.

If f0 itself is read through indirect addressing (i.e. FSR = Oh), then 00h is read. If f0 is written to via indirect addressing, the result will be a NOP.

4.2 <u>f1_Real Time Clock/Counter Register</u> (RTCC)

This register can be loaded and read by the program as any other register. In addition, its contents can be incremented by an external signal edge applied to the RTCC pin, or by the internal instruction cycle clock (CLKOUT=fosc/4). Figure 4.1.1 is a simplified block diagram of RTCC.

An 8-bit prescaler can be assigned to the RTCC by writing the proper values to the PSA bit and the PS bits in the OPTION register. OPTION register is a special register (not mapped in data memory) addressable using the 'OPTION' instruction. See section 7.5 for details. If the prescaler is assigned to the RTCC, instructions writing to f1 (e.g. CLRF 1, or BSF1,5, ...etc.) clear the prescaler.

The bit "RTS" (RTCC signal Source) in the OPTION register determines, if f1 is incremented internally or externally.

- RTS=1: The clock source for the RTCC or the prescaler, if assigned to it, is the signal on the RTCC pin. Bit 4 of the OPTION register (RTE) determines, if an increment occurs on the falling (RTE=1) or rising (RTE=0) edge of the signal presented to the RTCC pin.
- RTS=0: The RTCC register or its prescaler, respectively, will be incremented with the internal instruction clock (= Fosc/4). The "RTE" bit in the OPTION register and the RTCC pin are "don't care" in this case. However, the RTCC pin must be tied to VDD or Vss, whatever is convenient, to prevent unintended entering of test modes and to reduce the current consumption in low power applications.

As long as clocks are applied to the RTCC (from internal or external source, with or without prescaler), f1 keeps incrementing and just rolls over when the value "FFh" is reached. All increment pulses for f1 are delayed by two instruction cycles. After writing to f1, for example, no increment takes place for the following two instruction cycles. This is independent if internal or external clock source is selected. If a prescaler is assigned to the RTCC, the output of the prescaler will be delayed by two cycles before f1 is incremented. This is true for instructions that either write to or read-modify-write RTCC (e.g. MOVF f1, CLRF f1). For applications where RTCC needs to be tested for zero without affecting its count, use of MOVF f1, W instruction is recommended. Timing diagrams in Figure 4.2.2 show RTCC read, write and increment timing.

4.2.1 USING RTCC WITH EXTERNAL CLOCK

When external clock input is used for RTCC, it is synchronized with the internal phase clocks. Therefore, the external clock input must meet certain requirements.



FIGURE 4.1.1 - RTCC BLOCK DIAGRAM (SIMPLIFIED)

FIGURE 4.2.1 - PIC16C5X DATA MEMORY MAP



PIC®16C5X Series

Also there is some delay from the occurance of the external clock edge to the actual incrementing of RTCC. Referring to Figure 4.1.1, the synchronization is done after the prescaler. The output of the prescaler is sampled twice in every instruction cycle to detect rising or falling edges. Therefore, it is necessary for PSOUT to be high for at least 2 tosc and low for at least 2 tosc where tosc = oscillator time period.

When no prescaler is used, PSOUT (Prescaler output, see Figure 5) is the same as RTCC clock input and therefore the requirements are:

TRTH = RTCC high time ≥ 2 tosc + 20 ns TRTL = RTCC low time ≥ 2 tosc + 20 ns

When prescaler is used, the RTCC input is divided by the asynchronous ripple counter-type prescaler and so the prescaler output is symmetrical. Then: PSOUT high time = PSOUT low time = $\frac{N.TRT}{2}$ where TRT = RTCC input period and N = prescale value (2, 4,, 256). The requirement is, therefore $\frac{N.TRT}{2}$ ≥ 2 tosc + 20 ns, or TRT ≥ $\frac{4 \text{ tosc} + 40 \text{ ns}}{N}$

The user will notice that no requirement on RTCC high time or low time is specified. However, if the high time or low time on RTCC is too small then the pulse may not be detected, hence a minimum high or low time of 10 ns is required. In summary, the RTCC input requirements are:

TRT = RTCC period \geq (4 tosc + 40 ns)/N

TRTH = RTCC high time ≥ 10 ns

TRTL = RTCC low time \geq 10 ns

Delay from external clock edge: Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the RTCC is actually incremented. Referring to Figure 4.2.3, the reader can see that this delay is between 3 tosc and 7 tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within ± 4 tosc (± 200 ns @ 20 MHz).

4.3 f2 Program Counter

The program counter generates the addresses for up to 2048 x 12 on-chip EPROM cells containing the program instruction words (Figure 4.3.1).

Depending on the device type, the program counter and its associated two-level hardware stack is 9 - 11-bits wide.

TABLE 4.3.1 - PROGRAM COUNTER STACKWIDTH

Part #	PC width	Stack width
PIC16C54/PIC16C55	9 bit	9 bit
PIC16C56	10 bit	10 bit
PIC16C57	11 bit	11 bit

The program counter is set to all "1"s upon a RESET condition. During program execution it is auto incremented with each instruction unless the result of that instruction changes the PC itself:

PC .		V PC				V BC + 4		
(PROGRAM		<u>χ Γυ</u>	<u>y FC+1</u>	<u> </u>	χ	<u> </u>		
COUNTER)		INST = MOVWF F1	MOVF F1, W	MOVF F1, W	MOVF F1, W	MOVF F1, W	MOVF F1, W	l .
		1	1		I		1	
TCC	RT χ	ι RT + 1)	1 RT+2 X	NRT X	NRT X	NRT + 1 χ	1 NRT + 2 χ	NRT+3)
1	· · · · · · · · · · · · · · · · · · ·	1					I A	1
			4					

FIGURE 4.2.2B - RTCC TIMING: INT CLOCK/PRESCALE 1:2

FIGURE 4.2.2A - RTCC TIMING: INT CLOCK/NO PRESCALE



- a) "GOTO" instructions allow the direct loading of the lower 9 program counter bits (PC <8:0>). In case of PIC16C56/PIC16C57, the upper two bits of PC (PC<10:9>) are loaded with page select bits PA1, PA0 (bits 6,5 status register). Thus GOTO allows jump to any location on any page.
- b) "CALL" instructions load the lower 8-bit of the PC directly while the ninth bit is cleared to "0". The PC value, incremented by one, will be pushed into the stack. In case of PIC16C56, PIC16C57, the upper two bits of PC (PC<10:9>) are loaded with Page Select bits PA1, PA0 (bits 6,5 status register).
- c) "RETLW" instructions load the program counter with the top of stack contents.
- d) If PC is the destination in any instruction (e.g. MOVWF 2, ADDWF 2, or BSF 2,5) then the computed 8-bit result will be loaded into the low 8-bits of program counter. The ninth bit of PC will be cleared. In case of PIC16C56/PIC16C57, PC<10:9> will be loaded with Page Select bits PA1, PA0 (bits 6,5 in status register).

It should be noted that because bit 8 (ninth bit) of PC is cleared in CALL instruction or any instruction which writes to the PC (e.g. MOVWF 2), all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

MORE ON PROGRAM MEMORY PAGE SELECT (PIC16C56/PIC16C57 ONLY):

Incrementing the program counter when it is pointing to the last address of a selected memory page is also possible and will cause the program to continue in the next higher page. However, the page pre-select bits in f3 will not be changed, and the next "GOTO", "CALL", "ADDWF 2", "MOVWF 2" instruction will return to the previous page, unless the page pre-select bits have been updated under program control. For example, a "NOP" at location "1FF" (page 0) increments the PC to "200" (page 1). A "GOTO xxx" at "200" will return the program to address "xxx" on page "0" (assuming that the page preselect bits in file register f3 are "0").

Upon a RESET condition, page 0 is pre-selected while the program counter addresses the last location in the last page. Thus, a "GOTO" instruction at this location will automatically cause the program to continue in page 0.

4.4 <u>Stack</u>

The PIC16C5X series employs a two level hardware push/pop stack (Figure 4.3.1).

CALL instructions push the current program counter value, incremented by "1", into stack level 1. Stack level 1 is automatically pushed to level 2. If more than 2 subsequent "CALL"s are executed, only the most recent two return addresses are stored.

For the PIC16C56 and PIC16C57, the page preselect bits of f3 will be loaded into the most significant bits of the program counter. The ninth bit is always cleared to "0" upon a CALL instruction. This means that subroutine entry addresses have to be located always within the lower half of a memory page (addresses 000-0FF, 200-2FF, 400-4FF, 600-6FF). However, as the stack has always the same width as the PC, subroutines can be called from anywhere in the program.

RETLW instructions load the contents of stack level 1 into the program counter while stack level 2 gets copied into level 1. If more than 2 subsequent "RETLW"s are executed, the stack will be filled with the address previously stored in level 2. For the PIC16C56 and PIC16C57, the return will be always to the page from where the subroutine was called, regardless of the current setting of the page pre-select bits in file register f3. Note that the W register will be loaded with the literal value specified in the RETLW instruction. This is particularly useful for the implementation of "data" tables within the program memory.





FIGURE 4.3.1 - PROGRAM MEMORY ORGANIZATION



4.5 f3 Status Word Register

This register contains the arithmetic status of the ALU, the RESET status, and the page preselect bits for larger program memories than 512 words (PIC16C56, PIC16C57).

The status register (f3) can be destination for any instruction like any other register. However, the status bits are set after the following write. Furthermore, TO and PD bits are not writable. Therefore, the result of an instruction with status register as destination may be

FIGURE 4.5.1 - STATUS WORD REGISTER f3

different than intended. For example, CLRF f3 will clear all bits except for TO and PD and then set the Z bit and leave status register as 000UU100 (where U = unchanged).

It is recommended, therefore, that only BCF, BSF and MOVWF instructions are used to alter the status registers because these instructions do not affect any status bit.

For other instructions, affecting any status bits, see section "Instruction Set Summary" (Table 10.0.1).



4.5.1 CARRY/BORROW AND DIGIT CARRY/ BORROW BITS:

The Carry bit (C) is a carry out in addition operation (ADDWF) and a borrow out in subtract operation (SUBWF).

It is also affected by RRF and RLF instructions. The following examples explain carry/borrow bit operation:

;SUBWF	Exampl	e #1
; clrf movlw subwf	0x20 1 0x20	;f(20h)=0 ;wreg=1 ;f(20h)=f(20h)-wreg=0-1=FFh ;Carry=0: Result is negative
;	_	
;SUBWF	Exampl	e #2
movlw	0xFF	; .
movwf	0x20	; f (20h) =FFh
clrw		;wreg=0
subwf	0x20	f(20h) = f(20h) - wreg = FFh - 0 = FFh
		;Carry=1:Result is positive
;		· · ·

The digit carry operates in the same way as the carry bit, i.e. it is a borrow in subtract operation.

4.5.2 TIME OUT AND POWER DOWN STATUS BITS (TO, PD)

The "TO" and "PD" bits in the status register f3 can be tested to determine if a RESET condition has been caused by a watchdog timer time-out, a power-up condition, or a wake-up from SLEEP by the watchdog timer or $\overline{\text{MCLR}}$ pin.

These status bits are only affected by events listed in Table 4.5.2.1.

TABLE 4.5.2.1 - EVENTS AFFECTING PD/TO STATUS BITS

Event	то	PD	Remarks
Power-up WDT Timeout	1 0	1 X	No effect on PD
SLEEP instruction CLRWDT instruction	1	0 1	

Note: A WDT timeout will occur regardless of the status of the TO bit. A SLEEP instruction will be executed, regardless of the status of the PD bit. Table 4.5.2.2 reflects the status of PD and TO after the corresponding event.

TABLE 4.5.2.2 - PD/TO STATUS AFTER RESET

PD	RESET was caused by
0	WDT wake-up from SLEEP
1	WDT time-out (not during SLEEP)
0	MCLR wake-up from SLEEP
1	Power-up
Х	= Low pulse on MCLR input
	PD 0 1 0 1 X

Note: The PD and TO bit maintain their status (X) until an event of Table 4.5.2.1 occurs. A low-pulse on the MCLR input does not change the PD and TO status bits.

4.5.3 PROGRAM PAGE PRESELECT (PIC16C56, PIC16C57 ONLY)

Bits 5-6 of the STATUS register are defined as PAGE address bits PA0 - PA1, and are used to preselect a program memory page. When executing a GOTO, CALL, or an instruction with PC (f2) as destination (e.g. MOVWF 2), PA0 - PA1 are loaded into bit A9-A10 of the program counter, selecting one of the available program memory pages. The direct address specified in the instruction is only valid within this particular memory page.

RETLW instructions do not change the page preselect bits.

Upon a RESET condition, PA0-PA2 are cleared to "0"s.

4.6 f4 File Select Register (FSR)

PIC16C54/C55/C56

Bits 0-4 select one of the 32 available file registers in the indirect addressing mode (that is, calling for file f0 in any of the file oriented instructions).

Bits 5-7 of the FSR are read-only and are always read as "one"s.

If no indirect addressing is used, the FSR can be used as a 5-bit wide general purpose register.

PIC16C57 ONLY

Bit 5 and 6 of the FSR select the current data memory bank (Figure 4.2.1).

The lower 16 bytes of each bank are physically identical and are always selected when bit 4 of the FSR (in case of indirect addressing) is "0", or bit 4 of the direct file register address of the currently executing instruction is "0" (e.g. MOVWF 08).

Only if bit 4 in the above mentioned cases is "1", bits 5 and 6 of the FSR select one of the four available register banks with 16 bytes each.

Bit 7 is read-only and is always read as "one."

5.0 I/O REGISTERS (PORTS)

The I/O registers can be written and read under program control like any other register of the register file. However, "read" instructions (e.g. MOVF 6,W) always read the I/O pins, regardless if a pin is defined as "input" or "output." Upon a RESET condition, all I/O ports are defined as "input" (= high impedance mode) as the I/O control registers (TRISA, TRISB, TRISC) are all set to "ones."

The execution of a "TRIS f" instruction with corresponding "zeros" in the W-register is necessary to define any of the I/O pins as output.

5.1 f5 (Port A)

4-bit I/O register. Low order 4 bits only are used (RA0 - RA3). Bit 4 - 7 are unimplemented and read as "zeros."

5.2 f6 (Port B)

8-bit I/O register.

5.3 f7 (Port C)

PIC16C55/C57: 8-bit I/O register. PIC16C54/C56: General purpose register.

FIGURE 5.4.1 - EQUIVALENT CIRCUIT FOR A SINGLE I/O PIN



5.4 I/O INTERFACING

The equivalent circuit for an I/O port bit is shown in Figure 5.4.1. All ports may be used for both input and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction (e.g. MOVF 6, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit (in TRISA, TRISB, TRISC) must be set to zero. For use as an input, the corresponding TRIS bit must be "one". Any I/O pin can be programmed individually as input or output.

5.5 I/O PROGRAMMING CONSIDERATIONS

5.5.1 BIDIRECTIONAL I/O PORTS

- a) Some instructions operate internally as read followed by write operations. The BCF and BSF instructions, for example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when these instructions are applied to a port where one or more pins are used as input/outputs. For example, a BSF operation on bit 5 of f6 (Port B) will cause all eight bits of f6 to be read into the CPU. Then the BSF operation takes place on bit 5 and f6 is re-output to the output latches. If another bit of f6 is used as a bidirectional I/O pin (say bit 0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit 0 is switched into output mode later on, the content of the data latch may now be unknown.
- b) A pin actively outputting a "0" or "1" should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

For "wired-or" outputs (assuming negative logic), it is recommended to use external pull-up resistors on the corresponding pins. The pin should be left in high-impedance mode, unless a "0" has to be output. Thus, external devices can drive this pin "0" as well. "Wired-and" outputs can be realized in the same way, but with external pull-down resistors and only actively driving the "1" level from the PIC. The resistor values are user selectable, but should not force output currents above the specified limits (see DC Characteristics).

5.5.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (see figure 5.4.2.1). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a NOP or an other instruction not accessing this I/O port.

5.5.3 OPERATION IN NOISY ENVIRONMENT

In noisy application environments, such as keyboards which are exposed to ESD (Electro Static Discharge), register contents can get corrupted due to noise spikes. The on-chip watchdog timer will take care of all situations involving program sequence "lock-ups." However, if an I/O control register gets corrupted, the program sequence may still be executed properly although an input pin may have switched unintentionally to an output. In this case, the program would always read the same value on this pin. This may result, for example, in a keyboard "lock-up" situation without leading to a watchdog timer timeout. Thus, it is recommended to redefine all I/O pins in regular time intervals (inputs as well as outputs). The optimal strategy is to update the I/O control register every time before reading input data or writing output data .

FIGURE 5.5.2.1 - I/O PORT READ/WRITE TIMING



6.0 GENERAL PURPOSE REGISTERS

PIC16C54/C55/C56:

f08h - f1Fh: are general purpose register files.

PIC16C57 only:

108h - 10Fh:	are general purpose register files which are always selected, independent of bank select.
f10h - f1Fh:	general purpose register files in memory bank 0.
f20h - f2Fh:	physically identical to f00 - f0F.
f30h - f3Fh:	general purpose register files in memory bank 1.
f40h - f4Fh:	physically identical to f00 - f0F.
f50h - f5Fh:	general purpose register files in memory bank 2.
f60h - f6Fh:	physically identical to f00 - f0.
f70h - f7Fh:	general purpose register files in memory bank 3

7.0 SPECIAL PURPOSE REGISTERS

7.1 <u>W</u> <u>Working Register</u>

Holds second operand in two operand instructions and/ or supports the internal data transfer.

7.2 <u>TRISA</u> <u>I/O Control Register For</u> <u>Port A (f5)</u>

Only bits 0 - 3 are available. The corresponding I/O port (f5) is only 4-bit wide.

7.3 TRISB I/O Control Register For Port B (f6)

7.4 TRISC I/O Control Register For Port C (f7)

The I/O control registers will be loaded with the content of the W register by executing of the TRIS f instruction. A "1" in the I/O control register puts the corresponding I/O pin into a high impedance mode. A "0" puts the contents of file register f5, f6, or f7, respectively, out on the selected I/O pins.

These registers are "write-only" and are set to all "ones" upon a RESET condition.

7.5 <u>OPTION</u> <u>Prescaler/RTCC Option</u> <u>Register</u>

Defines prescaler assignment (RTCC or WDT), prescaler value, signal source and signal edge for the RTCC. The OPTION register is "write-only" and is 6 bit wide. By executing the "OPTION" instruction, the contents of the "W" register will be transferred to the option register. Upon a RESET condition, the option register is set to all "ones."



FIGURE 7.5.1 - OPTION REGISTER

© 1992 Microchip Technology Inc.

8.0 RESET CONDITION

A RESET condition can be caused by applying power to the chip (power-up), pulling the MCLR input "low", or by a Watchdog timer timeout. The device will stay in RE-SET as long as the oscillator start-up timer (OST) is active or the MCLR input is "low."

The oscillator start-up timer is activated as soon as $\overline{\text{MCLR}}$ input is sensed to be high. This implies that in case of power on reset with $\overline{\text{MCLR}}$ tied to VDD the OST starts from power-up. In case of WDT time-out, it will start at the end of the time-out (since $\overline{\text{MCLR}}$ is high). In case of $\overline{\text{MCLR}}$ reset, the OST will start when $\overline{\text{MCLR}}$ goes high. The nominal OST time-out period is 18 ms. See section 13.0 for detailed information on OST and power on reset.

During a RESET condition the state of the PIC is defined as :

- The oscillator is running, or will be started (powerup or wake-up from SLEEP).
- All I/O port pins (RA0 RA3, RB0 RB7, RC0 RC7) are put into the high-impedance state by setting the "TRIS" registers to all "ones" (= input mode).
- The Program Counter is set to all "ones" (1FFh in PIC16C54/55, 3FFh in PIC16C56 and 7FFh in PIC16C57).
- The OPTION register is set to all "ones".
- The Watchdog Timer and its prescaler are cleared.
- The upper three bits (page select bits) in the Status Register (f3) are cleared to "zero."
- "RC" devices only: The "CLKOUT" signal on the OSC2 pin is held at a"low" level.

9.0 PRESCALER

An 8-bit counter is available as a prescaler for the RTCC, or as a post-scaler for the watchdog timer, respectively (Figure 9.0.1). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the RTCC and the watchdog timer. Thus, a prescaler assignment for the RTCC means that there is no prescaler for the watchdog timer, and vice versa.

The PSA and PS0-PS2 bits in the OPTION register determine the prescaler assignment and pre-scale ratio.

When assigned to the RTCC, all instructions writing to the RTCC (e.g. CLRF 1, MOVWF 1, BSF 1,xetc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the watch-dog timer.

9.1 Switching Prescaler Assignment

CHANGING PRESCALER FROM RTCC TO WDT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution. To avoid an unintended device RESET, the following instruction sequence must be executed when changing the prescaler assignment from RTCC to WDT:

1. MOVLW B'xx0x0xxx'	; Select internal clock and select new
2. OPTION	; prescaler value. If they prescale value $is = '000' \text{ or } '001'$ then select any other
	; prescale value temporarily.
3. CLRF 1	; Clear RTCC and prescaler.
4. MOVLW B'xxxx1xxx'	; Select WDT, do not change prescale ; value.
5. OPTION	and the second sec
6. CLRWDT	; Clears WDT and prescaler.
7. MOVLW B'xxxx1xxx'	; Select new prescale value.
8. OPTION	;

Step 1 and 2 are only required if an external RTCC source is used. Steps 7 and 8 are necessary only if the desired prescale value is '000' or '001'.

CHANGING PRESCALER FROM WDT TO RTCC

To change prescaler from WDT to RTCC use the following sequence:

1. CLRWDT	; Clear WDT and prescaler
2. MOVLW B'xxxx0xxx	; Select RTCC, new prescale value
	; and clock source
3. OPTION	;





10.0 BASIC INSTRUCTION SET SUMMARY

Each PIC instruction is a 12-bit word divided into an OP CODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC instruction set summary in Table 10.0.1 lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which one of the 32 PIC file registers is to be utilized by the instruction. For the PIC16C57, bit 5 and 6 in the FSR determine the selected register bank.

The destination designator specifies where the result of the operation is to be placed. If "d" is zero, the result is placed in the W register. If "d" is one, the result is placed in the file register specified in the instruction.

For bit-oriented instructions, "b" represents a bit field designator which selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight or nine bit constant or literal value.

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ sec. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ sec.

Notes to Table 10.0.1

- Note 1: The 9th bit of the program counter will be forced to a "zero" by any instruction that writes to the PC (f2) except for GOTO (e.g. CALL, MOVWF 2 etc.). See section 4.3 on page 8 for details.
- Note 2: When an I/O register is modified as a function of itself (e.g. MOVF 6,1), the value used will be that value present on the pins themselves. For example, if the data latch is "1" for a pin configured as output and is driven low by an external device, the data will be written back with a '0'.
- Note 3: The instruction "TRIS f", where f = 5,6, or 7 causes the contents of the W register to be written to the tristate latches of the specified file (port). A "one" forces the pin to a high impedance state and disables the output buffers.
- Note 4: If this instruction is executed on file register f1 (and, where applicable, d=1), the prescaler will be cleared if assigned to the RTCC.

TABLE 10.0.1 - INSTRUCTION SET SUMMARY

					(11-6)	(5)	(4 - 0)
BYTE -ORIENTE	ED FIL	E REGISTER OPER	ATIONS		OPCODE	d	f(FILE :	#)
					d = 0 for des	tination W		
				(d = 1 for des	tination f		
Instruction-Binary (Hex)	Name Mne	monic, Operand	s O	peration	Status	Affected	Notes
0001 11 15 5555	105	Add W and f		W i f i d				104
	ICI 1 4 F		ADDWF I, U	$W + I \rightarrow U$			0,D0,Z 7	1,2,4
	141	Closer f	ANDWF I, U	wαi→u 0 ∖f			2	2,4 1
0000 0111 1111	001	Clear W		$0 \rightarrow 1$			2 7	4
	040			0 → W				0.4
0010 01df ffff	241 OCT	Decrement f	DECE fd	$f \rightarrow 0$ $f -1 \rightarrow d$			2 7	2,4 2 4
0010 11df ffff	2Cf	Decrement f Skin if Zero	DECESZ f d	f-1→d o	skin if zero		None	2,7
0010 11df ffff	201 28f	Increment f	INCE fd	$f + 1 \rightarrow d$	5 Mp 11 2010		7	24
0010 1001 1111 0011 11df ffff	201 30f	Increment f Skin if zero	INCES7 f d	f⊥1 → d ·	skin if zero		None	2,4
0011 1101 1111	10f	Inclusive OR W and f	IORWE fd	$W v f \rightarrow d$	5100		7	24
0001 00df ffff	20f	Move f	MOVE fd	f → d			7	24
0010 0001 1111 0000 001f ffff	201 02f	Move W to f	MOVWE f	W→f			None	14
	000	No Operation	NOP -	-			None	1,7
0000 0000 0000	34F	Rotate left f	RIF fd	$f(n) \rightarrow d(n)$	+1) C> d(0)	$f(7) \rightarrow C$	C	24
0011 01df ffff	30f	Rotate right f	RRF fd	$f(n) \rightarrow d(n)$	-1) C \rightarrow d(7)	$f(0) \rightarrow C$	C C	24
	00F	Subtract W from f		f W sd	$1, 0 \rightarrow 0(1)$, I(0) → 0 d1		101
0000 loar fiff	08I 205	Subtract w from f	SUDWF I, U	$f(0,2) \rightarrow u$	[I + VV + I → (4 7) \ \ d	uj	U,DU,Z	1,2,4
0011 10df ffff	38I 105	Swap haives i	SWAFF I, U	$1(0-3) \leftrightarrow 1($	(4-7) → u			2,4
0001 10ar ffff	18I	EXClusive OR w and I	AUNWF I, U	$W \oplus I \rightarrow$	u		Z	2,4
					(11.0)	(7 5)	(4 0	<u>۱</u>
					(11-8)	(7-5)	(4 - 0	
BIT- ORIENTED) FILE	E REGISTER OPERA	TIONS	[(7-5)	(4 - 0	<u>/</u> #)
BIT- ORIENTED		EREGISTER OPERA	TIONS		(11-8) OPCODE	(7-5) b(BIT #)	f(FILE	, #)
BIT- ORIENTED	D FILE Hex)	REGISTER OPERA	TIONS nemonic, Operar	lds	OPCODE Operation	(7-5) b(BIT #) Status	f(FILE Affected) #) Notes
BIT- ORIENTED	D FILE Hex)	REGISTER OPERA	TIONS nemonic, Operar	$\frac{1}{0 \rightarrow f(b)}$	OPCODE Operation	(7-5) b(BIT #) Status	f(FILE Affected) #) Notes
BIT- ORIENTED	D FILE Hex) 4bf 5bf	REGISTER OPERA	TIONS nemonic, Operar BCF f, b BSF f, b	$\frac{1}{0 \rightarrow f(b)}$	OPCODE	(7-5) b(BIT #) Status	f(FILE Affected None None) #) Notes 2,4 2,4
BIT- ORIENTED	Abf 5bf 6bf	E REGISTER OPERA Name Mu Bit Clear f Bit Set f Bit Test f.Skip if Clear	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b	ds 0 → f(b) 1 → f(b) Test bit (b)	OPCODE Operation	(7-5) b(BIT #) Status	(4 - 0 f(FILE Affected None None None) #) Notes 2,4 2,4 2,4
BIT- ORIENTED	Abf 5bf 6bf 7bf	Name Mu Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b	$0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b)	OPCODE Operation in file (f): Ski in file (f): Ski	(7-5) b(BIT #) Status	(4 - 0 f(FILE Affected None None None None	, #) Notes 2,4 2,4 2,4
BIT- ORIENTED Instruction-Binary (H 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff	4bf 5bf 6bf 7bf	Name Mi Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set	TIONS nemonic, Operan BCF f, b BSF f, b BTFSC f, b BTFSS f, b	$0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b)	(11-8) OPCODE Operation in file (f): Ski in file (f): Ski	(7-5) b(BIT #) Status	(4 - 0 f(FILE Affected None None None None) #) Notes 2,4 2,4
BIT- ORIENTED	Abf 5bf 6bf 7bf	Name Mu Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b	$0 \rightarrow f(b)$ 1 → f(b) Test bit (b) Test bit (b)	in file (f): Ski (11-8)	(7-5) b(BIT #) Status	(4 - 0 f(FILE Affected None None None (7 - 0)) #) Notes 2,4 2,4
BIT- ORIENTED Instruction-Binary (H 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff	4bf 5bf 6bf 7bf	Name Mi Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set ROL OPERATIONS	TIONS nemonic, Operan BCF f, b BSF f, b BTFSC f, b BTFSS f, b	$0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b)	in file (f): Ski in file (f): Ski in file (f): Ski (11-8)	p if clear p if set	(4 - 0 f(FILE Affected None None None (7 - 0) LITERAI) #) Notes 2,4 2,4 2,4
BIT- ORIENTED Instruction-Binary (H 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AND (H Instruction-Binary (H	4bf 5bf 6bf 7bf CONT	E REGISTER OPERA Name Mi Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set ROL OPERATIONS Name M	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b	$0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) Test bit (b)	(11-8) OPCODE Operation in file (f): Ski (11-8) OPCOD Operation	p if clear p if set DE k (Status	(4 - 0 f(FILE Affected None None None (7 - 0) LITERAL) #) Notes 2,4 2,4 2,4
BIT- ORIENTED Instruction-Binary (H 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AND (Instruction-Binary (H	Abf 5bf 6bf 7bf CONT Hex)	REGISTER OPERA Name Mi Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set ROL OPERATIONS Name M	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b	$0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) Mathematical distribution of the second distributio	(11-8) OPCODE Operation in file (f): Ski in file (f): Ski (11-8) OPCOD Operation	p if clear p if set pE k (Status	(4 - 0 f(FILE Affected None None None (7 - 0) LITERAL Affected) #) Notes 2,4 2,4 -) Notes
BIT- ORIENTED Instruction-Binary (H 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AND (H Instruction-Binary (H 1110 kkkk kkkk	Abf 5bf 6bf 7bf CONT Hex)	REGISTER OPERA Name Mu Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set ROL OPERATIONS Name Mu AND Literal and W Output for the set of th	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b	$0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) nds k & W \rightarrow W	(11-8) OPCODE Operation in file (f): Ski (11-8) OPCOD Operation	p if clear p if set DE k ((4 - 0 f(FILE Affected None None None (7 - 0) LITERAL Affected Z) #) Notes 2,4 2,4 2,4
BIT- ORIENTED Instruction-Binary (H 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AND Instruction-Binary (H 1110 kkkk kkkk	Abf 5bf 6bf 7bf CONT Hex) Ekk 9kk	REGISTER OPERA Name Mu Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set ROL OPERATIONS Name Name Mu AND Literal and W Call subroutine	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b Inemonic, Opera ANDLW k CALL k	$0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) Test bit (b) k & W \rightarrow W $PC + 1 \rightarrow S$	(11-8) OPCODE Operation in file (f): Ski in file (f): Ski (11-8) OPCOD Operation / Stack, k \rightarrow PC	(7-5) b(BIT #) Status p if clear p if set DE k (Status	(4 - 0 f(FILE Affected None None None (7 - 0) LITERAL Affected Z None) #) Notes 2,4 2,4 2,4 _) Notes
BIT- ORIENTEE	Abf 5bf 6bf 7bf CONT Hex) Ekk 9kk 004	REGISTER OPERA Name Mi Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set ROL OPERATIONS Mame M AND Literal and W Call subroutine Clear Watchdog timer	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b Inemonic, Opera ANDLW k CALL k CLLWDT -	$0 \rightarrow f(b)$ 1 → f(b) Test bit (b) Test bit (b) Test bit (b) Mage 20 Mage 20 M	(11-8) OPCODE Operation in file (f): Ski (11-8) OPCOD Operation / Stack, $k \rightarrow PC$ (and prescale)	(7-5) b(BIT #) Status p if clear p if set DE k (Status	(4 - 0 f(FILE Affected None None None (7 - 0) LITERAL Affected Z None TO, PD) #) Notes 2,4 2,4 2,4 _) Notes
BIT- ORIENTED	Akk	REGISTER OPERA Name Mi Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set ROL OPERATIONS Mame Mi AND Literal and W Call subroutine Clear Watchdog timer Go To address (k is 9 bit) Here 1000 Here 1000	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b MINERAL ANDLW k CALL k CLRWDT - GOTO k	$0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) Test bit (b) MARENT (b) MARENT (b) MARENT (b) MARENT (b) MARENT (b) MARENT (b) MARENT (c) MARENT (c) M	(11-8) OPCODE Operation in file (f): Ski in file (f): Ski (11-8) OPCOD Operation / Stack, $k \rightarrow PC$ (and prescaler bits)	(7-5) b(BIT #) Status p if clear p if set DE k (Status	(4 - 0 f(FILE Affected None None None (7 - 0) LITERAL Affected Z None TO, PD None) #) Notes 2,4 2,4 2,4 _) Notes
BIT- ORIENTED Instruction-Binary (H 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AND (H Instruction-Binary (H 1110 kkkk kkkk 1001 kkkk kkkk 0000 0000 0100 101k kkkk kkkk	Abf 5bf 6bf 7bf CONT Hex) Ekk 9kk 004 Akk Dkk	Name Mi Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f,Skip if Set 'ROL OPERATIONS Name Name M AND Literal and W Call subroutine Clear Watchdog timer Go To address (k is 9 bit) Incl. OR Literal and W	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b MDLW k CALL k CALL k CLRWDT - GOTO k IORLW k	$ \begin{array}{c} \hline 0 \rightarrow f(b) \\ 1 \rightarrow f(b) \\ \text{Test bit (b)} \\ \hline \text{Test bit (b)} \\ \hline \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	$(11-8)$ OPCODE Operation in file (f): Ski in file (f): Ski (11-8) OPCOD Operation / Stack, k \rightarrow PC (and prescaler bits) /	(7-5) b(BIT #) Status p if clear p if set DE k (Status c, if assigned)	(4 - 0 f(FILE Affected None None None (7 - 0) LITERAL Affected Z None TO, PD None Z) #) Notes 2,4 2,4 2,4 _) Notes
BIT- ORIENTEE Instruction-Binary (H 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AND (H Instruction-Binary (H 1110 kkkk kkkk 1001 kkkk kkkk 1001 kkkk kkkk	Abf 5bf 6bf 7bf CONT Hex) Ekk 9kk 004 Akk Dkk Ckk	Name Mi Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set ROL OPERATIONS Mame AND Literal and W Call subroutine Clear Watchdog timer Go To address (k is 9 bit) Incl. OR Literal and W	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b MOVLW k CALL k CLRWDT - GOTO k IORLW k MOVLW k	$0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) Test bit (b) MBS $k \& W \rightarrow W$ $PC + 1 \rightarrow S$ $0 \rightarrow WDT$ $k \rightarrow PC (9)$ $k \lor W \rightarrow W$ $k \rightarrow W$	$(11-8)$ OPCODE Operation in file (f): Ski in file (f): Ski (11-8) OPCOD Operation / Stack, k \rightarrow PC (and prescaler bits) /	(7-5) b(BIT #) Status p if clear p if set DE k (Status c, if assigned)	(4 - 0 f(FILE Affected None None None (7 - 0) LITERAL Affected Z None TO, PD None Z None) #) Notes 2,4 2,4 2,4 -) Notes
BIT- ORIENTEE Instruction-Binary (H 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AND Instruction-Binary (H 1110 kkkk kkkk 1001 kkkk kkkk 0000 0000	Abf 5bf 6bf 7bf CONT Hex) Ekk 9kk 004 Akk Dkk Ckk 002	REGISTER OPERA Name Mu Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set ROL OPERATIONS Mame Name M AND Literal and W Call subroutine Clear Watchdog timer Go To address (k is 9 bit) Incl. OR Literal and W W Move Literal to W Load OPTION register	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b BTFSS f, b ANDLW k CALL k CLRWDT - GOTO k IORLW k MOVLW k OPTION -	nds $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) Magnetic field (b) nds $k \& W \rightarrow W$ $PC + 1 \rightarrow S$ $0 \rightarrow WDT$ $k \rightarrow PC (9)$ $k \lor W \rightarrow W$ $k \rightarrow W$ $W \rightarrow OPTI$	(11-8) OPCODE Operation in file (f): Ski in file (f): Ski (11-8) (11-8) OPCOD Operation / Stack, k → PC (and prescaler bits) / ON register	p if clear p if clear p if set E k (Status	(4 - 0 f(FILE Affected None None None (7 - 0) LITERAL Affected Z None TO, PD None Z None None) #) Notes 2,4 2,4 2,4 _) Notes
BIT- ORIENTEE	Abf 5bf 6bf 7bf CONT Hex) Ekk 9kk 004 Akk Dkk Ckk 002 8kk	Name Mu Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set ROL OPERATIONS Mu AND Literal and W Call subroutine Clear Watchdog timer Go To address (k is 9 bit) Incl. OR Literal and W Move Literal and W Nove Literal and W Nove Literal and W	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b BTFSS f, b ANDLW k CALL k CLRWDT - GOTO k IORLW k MOVLW k OPTION - RETLW k	nds $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) Test bit (b) MARENT (b) Rest bit (b) Rest	(11-8) OPCODE Operation in file (f): Ski in file (f): Ski (11-8) OPCOD Operation / Stack, k \rightarrow PC (and prescaler) bits) / ON register ack \rightarrow PC	(7-5) b(BIT #) Status p if clear p if set DE k (Status c, if assigned)	(4 - 0 f(FILE Affected None None None (7 - 0) LITERAL Affected Z None TO, PD None Z None None None) #) Notes 2,4 2,4 2,4 _) Notes
BIT- ORIENTEE	FILE Hex) 4bf 5bf 6bf 7bf CONT Hex) Ekk 9kk 004 Akk Dkk Ckk 002 8kk 003	REGISTER OPERA Name Mu Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set ROL OPERATIONS Mame Mu AND Literal and W Call subroutine Clear Watchdog timer Go To address (k is 9 bit) Incl. OR Literal and W Move Literal to W Load OPTION register Return, place Literal in W Go into standby mode	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b BTFSS f, b ANDLW k CALL k CLRWDT - GOTO k IORLW k OPTION - RETLW k SLEEP -	nds $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) Test bit (b) $MB = \frac{1}{2}$ $K \otimes W \rightarrow W$ $PC + 1 \rightarrow S$ $0 \rightarrow WDT$ $K \rightarrow PC (9)$ $K \rightarrow W$ $W \rightarrow OPTI$ $K \rightarrow W$ $W \rightarrow OPTI$ $K \rightarrow W, Sta$ $0 \rightarrow WDT$	(11-8) OPCODE Operation in file (f): Ski in file (f): Ski (11-8) OPCOD Operation / Stack, k \rightarrow PC (and prescaler) bits) / ON register ack \rightarrow PC stop oscillato	(7-5) b(BIT #) Status p if clear p if set DE k (Status c, if assigned)	(4 - 0 f(FILE Affected None None None (7 - 0) LITERAL Affected Z None TO, PD None Z None None None) #) Notes 2,4 2,4 2,4 _) Notes
BIT- ORIENTEE	FILE Hex) 4bf 5bf 6bf 7bf CONT Hex) Ekk 9kk 004 Akk Dkk Ckk 002 8kk 003 00f	Name Mi Bit Clear f Bit Set f Bit Test f,Skip if Clear Bit Test f, Skip if Set ROL OPERATIONS Mame AND Literal and W Call subroutine Clear Watchdog timer Go To address (k is 9 bit) Incl. OR Literal and W Move Literal to W Load OPTION register Return,place Literal in W Go into standby mode Tristate port f	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b BTFSS f, b ANDLW k CALL k CLRWDT - GOTO k IORLW k OPTION - RETLW k SLEEP - TRIS f	nds $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) Test bit (b) MARENT (b) Rest bit (b) MARENT (b) Rest bit (b) Rest b	(11-8) OPCODE Operation in file (f): Ski in file (f): Ski (11-8) OPCOD Operation / Stack, $k \rightarrow PC$ (and prescaler bits) / ON register ack $\rightarrow PC$ stop oscillato ontrol register	(7-5) b(BIT #) Status p if clear p if set DE k (Status c, if assigned)	(4 - 0 f(FILE Affected None None None (7 - 0) LITERAL Affected Z None TO, PD None Z None None TO, PD None TO, PD) #) Notes 2,4 2,4 2,4 _) Notes 1
BIT- ORIENTEE Instruction-Binary (H 0100 bbbf ffff 0101 bbbf ffff 0110 bbbf ffff 0110 bbbf ffff 0111 bbbf ffff LITERAL AND (H 1110 kkkk kkkk 1001 kkkk kkkk 1000 0000 0100 1010 kkkk kkkk 0000 0000 0010 1000 kkkk kkkk 0000 0000 0011 0000 0000 0fff 1111 kkkk kkkk	Abf 5bf 6bf 7bf CONT Hex) Ekk 9kk 004 Akk Dkk Ckk 002 8kk 003 00f Fkk	Name Mi Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set ROL OPERATIONS Mame AND Literal and W Call subroutine Clear Watchdog timer Go To address (k is 9 bit) Incl. OR Literal and W Load OPTION register Return, place Literal in W Go into standby mode Tristate port f Excl. OR Literal and W	TIONS nemonic, Operar BCF f, b BSF f, b BTFSC f, b BTFSS f, b BTFSS f, b ANDLW k CALL k CLRWDT - GOTO k IORLW k OPTION - RETLW k SLEEP - TRIS f XORLW k	nds $0 \rightarrow f(b)$ $1 \rightarrow f(b)$ Test bit (b) Test bit (b) Test bit (b) $k \& W \rightarrow W$ $PC + 1 \rightarrow S$ $0 \rightarrow WDT$ $k \rightarrow PC (9)$ $k \lor W \rightarrow W$ $k \rightarrow W$ $W \rightarrow OPTI$ $k \rightarrow W, Sta$ $0 \rightarrow WDT,$ $W \rightarrow I/0 cc$ $k \oplus W \rightarrow W$	(11-8) OPCODE Operation in file (f): Ski in file (f): Ski (11-8) (11-8) OPCOD Operation / Stack, $k \rightarrow PC$ (and prescaler) bits) / ON register ack $\rightarrow PC$ stop oscillato ontrol register /	(7-5) b(BIT #) Status p if clear p if set DE k (Status c, if assigned)	(4 - 0 f(FILE Affected None None None (7 - 0) LITERAL Affected Z None TO, PD None Z None TO, PD None TO, PD None TO, PD None Z) #) Notes 2,4 2,4 2,4 -) Notes 1

Notes: See previous page

10.1 INSTRUCTION DESCRIPTION

ADDWF	ADD W to f						
Syntax:	ADDWF f,d						
Encoding:	0001	11df	ffff				
Words:	1						
Cycles:	1						
Operation:	(W + f) ·	\rightarrow d					
Status bits:	C, DC, 2	Z					
Description:	Add the register	e conten "f". If "d	its of the "is 0 the	W regi result is			

Description: Add the contents of the W register to register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

ANDLW AND Literal and W

Syntax:	ANDLW	' k		_
Encoding:	1110	kkkk	kkkk	
Words:	1			
Cycles:	1			
Operation:	(W .ANI	D. k) → \	W	
Status bits:	Z			
Description:	The cor with the placed i	ntents of eight bit n the W	W regis t literal "k register.	ter are AND'ec .". The result is

ANDWF AND W with f

Syntax:	ANDWF f,d
Encoding:	0001 01df ffff
Words:	1
Cycles:	1
Operation:	(W .AND. f) \rightarrow d
Status bits:	Z
Description:	AND the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".
BOE	Bit Clear f

BCF	Bit Cle	ear f		
Syntax:	BCF	f,b		
Encoding:	0100	bbbf	ffff	
Words:	1	•		
Cycles:	1			a th An an A
Operation:	$0 \rightarrow f(b)$))		
Status bits:	None			
Description:	Bit "b" i	n registe	r "f" is reset t	0.0

BSF Bit Set f BSF Syntax: f,b Encoding: 0101 bbbf ffff Words: 1 Cycles: 1 Operation: $1 \rightarrow f(b)$ Status bits: None Description: Bit "b" in register "f" is set to 1.

BTFSC	Bit Tes	t, skip	if Clear			
Syntax:	BTFSC	f,b		_		
Encoding:	0110	bbbf	ffff			
Words:	1					
Cycles:	1(2)					
Operation:	skip if $f(b) = 0$					
Status bits:	None					
Description:	If bit "b" instructio	in regist on is ski	er "f" is "(pped.)" then the next		
	If bit "b" is "0", the next instruction, fetched					

during the current instruction, retched during the current instruction execution, is discarded and a NOP is executed instead making this a 2 cycle instruction.

BTFSS Bit Test, skip if Set

Syntax:	BTFSS f,b
Encoding:	0111 bbbf ffff
Words:	1
Cycles:	1 (2)
Operation:	skip if $f(b) = 1$
Status bits:	None
Description:	If bit "b" in register "f" is "1" then the next instruction is skipped.
	If bit "b" is "1", the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed in- stead making this a 2 cycle instruction.
CALL	Subroutine Call
Syntax:	CALL k

Encoding:	1001	kkkk	kkkk	
Words:	1			
Cycles:	2			
Operation:	PC + 1 '0' → PC PC<11::	→ TOS; C<8>, P/ 9>;	k → PC< 42, PA1,	<7:0>, PA0 →
Status bits:	None			

© 1992 Microchip Technology Inc.

PIC®16C5X Series

Description: Subroutine call. First, return address (PC + 1) is pushed into the stack. The eight bit value is loaded into PC bits <7:0>. PC bit 9 is cleared. PC <2:0> bits are loaded into PC <11:9>. CALL is a two cycle instruction.

CLRF	Clear f and Clear d
Syntax:	CLRF f,d
Encoding:	0000 011f ffff
Words:	1
Cycles:	1
Operation:	$00h \rightarrow f, 00h \rightarrow d$
Status bits:	None
Description:	The contents of register "f" are set to 0. If "d" is 0 the contents of both data memory location "f" and W register are set to 0. If "d" is 1 the only contents of register "f" are set to 0.
CLRW	Clear W Register
Syntax:	CLRW
Encoding:	0000 0100 0000
Words:	1
Cycles:	1
Operation:	00h→W
Status bits:	Z
Description:	W registered is cleared. Zero bit (Z) is set.

CLRWDT Clear Watchdog Timer

Syntax:	CLRWDT					
Encoding:	0000	0000	0100			
Words:	1					
Cycles:	1					
Operation:	00h →V	VDT, 0-	\rightarrow WDT p	orescaler,		
Status bits:	$1 \rightarrow TO$, 1 \rightarrow P[C			
Description:	CLRWD dog time)T instru er.lt also	ction res	sets the watch he prescaler o		

the WDT. Status bits TO and PD are set.

COMF Complement f

Syntax:	COMF	f,d	5.	
Encoding:	0010	01df	ffff	
Words:	1	•		
Cycles:	1			
Operation:	$\overline{f} \rightarrow d$			
Status bits:	z			
Description:	The cor mented If "d" is register	ntents of If "d" is (1 the "f".	register O the resu result is	"f" are comple- It is stored in W stored back in

DECF	Decrement f
Syntax:	DECF f,d
Encoding:	0000 11df ffff
Words:	1
Cycles:	1
Operation:	$(f-1) \rightarrow d$
Status bits:	C, DC, Z
Description:	Decrement register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".
DECFSZ	Decrement f, skip if 0
Syntax:	DECFSZ f,d
Encoding:	0010 11df ffff
Words:	1
Cycles:	1 (2)
Operation:	(f - 1) \rightarrow d; skip if result = 0
Status bits:	None
Description:	The contents of register "f" are decre- mented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f". If the result is 0 the next instruction is skipped.
	If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two

' is executed instead maki two ıy cycle instruction.

<u>GOTO</u>	Unconditional Branch		
Syntax: Encoding:	GOTO k		
Words:	1		
Cycles:	2		
Operation:	$k \rightarrow PC < 8:0>$, PA2, PA1, PA0		
	→ PC<11:9>;		
Status bits:	None		
Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH <4:3>. GOTO is a two cycle instruction.		
INCF	Increment f		
Syntax:	INCF f,d		
Encoding:	0010 10df ffff		
Words:	1		
Cycles:	1		

Operation:

Status bits:

 $(f + 1) \rightarrow d$ C, DC, Z

Description: The contents of register "f" are incremented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".

INCFSZ	Increm	ient f, s	kip if 0	
Syntax:	INCFSZ	f,d		_
Encoding:	0011	11df	ffff	
Words:	1			
Cycles:	1 (2)			
Operation:	$(f + 1) \rightarrow d$, skip if result = 0			
Status bits:	None			
Description:	The contents of register "f" are incre- mented. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f". If the result is 0 the next instruction is skipped.			
	If the re which is NOP is c cycle ins	esult is already executed struction	0, the n fetched, d instead	ext instruction, is discarded. A making it a two

IORLW	Inclusi	ve OR	Literal	with W
Syntax:	IORLW	k		
Encoding:	1101	kkkk	kkkk	
Words:	1			
Cycles:	1			
Operation:	$(W.OR. k) \rightarrow W$			
Status bits:	Z			
Description:	The contents of the W register are OR'ed with the eight bit literal "k". The result is placed in the W register.			
IORWF	Inclusi	ve OR	W with	f

Syntax:	IORWF	f,d		_
Encoding:	0001	00df	ffff	
Words:	1			
Cycles:	1			
Operation:	(W .OR.	f) \rightarrow d		
Status bits:	Z			
Description:	Inclusive "f". If "d' register. in regist	e OR the ' is 0 the If "d" is 1 er "f".	W regist result is the resu	er with register stored in the W It is stored back

MOVF	Move f
Syntax:	MOVF f,d
Encoding:	0010 00df ffff
Words:	1
Cycles:	1
Operation:	$(f) \rightarrow d$
Status bits:	Z
Description:	The contents of register "f" are moved. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".
MOVLW	Move Literal to W
Syntax:	MOVLW k
Encoding:	1100 kkkk kkkk
Words:	1
Cycles:	1
Operation:	$k \to W$
Status bits:	None
Description:	The eight bit literal "k" is loaded into W register.
MOVWF	Move W to f
Syntax:	MOVWF f
Encoding:	0000 001f ffff
Words:	1
Cycles:	1
Operation:	$W \rightarrow f$
Status bits:	None
Description:	Move data from W register to register "f".
NOP	No Operation
Syntax:	NOP
Encoding:	0000 0000 0000
Words:	1
Cycles:	1
Operation:	No operation
Status bits:	None
Description:	No operation
OPTION	Load Option Register

Syntax:	OPTION	1			
Encoding:	0000	0000	0010		
Words:	1				
Cycles:	1				
Operation:	$W \rightarrow OPTION;$				
Status bits:	None				
Description:	The cont the OPT	tents of t ION reg	he W regi ister.	ster is loade	əd in

PIC®16C5X Series

RETLW	Return Literal to W		The processor is put into SLEEP mode
Syntax:	RETLW k		with the oscillator stopped. See section
Encoding:	1000 kkkk kkkk	CIIDWE	Subtract W from f
Words:	1	<u>SUDWF</u>	
Cycles:	2	Syntax:	SUBWF f,d
Operation:	$k \rightarrow W$; TOS $\rightarrow PC$;	Encoding:	0000 10df ffff
Status bits:	None	Words:	1
Description:	The W register is loaded with the eight bit	Cycles:	1
	literal "k". The program counter is loaded	Operation:	$(f-W) \rightarrow d$
	address). This is a two cycle instruction.	Status bits:	C, DC, Z
		; SUBWF Exam	nple #1
KLF	Rotate Left f through Carry	clrf 0x20	f(20h) = 0
Syntax:	RLF f,d	subwf 0x20	;wreg=1 ;f(20h)=f(20h)-wreg=0-1=FFh ;Carry=0; Result is negative
Words:		; SUBWF Exa	mple #2
Cycles:	1	; moulus Over	·····
Operation:	$f_{\text{cns}} \rightarrow d_{\text{cns}} = f_{\text{cns}} \rightarrow C + C \rightarrow d_{\text{cns}}$	movwf 0x20	; f (20h) =FFh
Statue bite	C	clrw subwf 0x20	;wreg=0 ;f(20h)=f(20h)-wreg=FFh-0=FFh
Description:	The contents of register "f" are retated	•	;Carry=1:Result is positive
Description.	one bit to the left through the Carry Flag.	• • • •	
	If "d" is 0 the result is placed in the W	Description:	Subtract (2's complement method) the W
	register. If "0" is 1 the result is stored back		register from register "f". If "d" is 0 the
			result is stored in the w redister. If id is
DDE	Pototo Pight f through Corry		1 the result is stored back in register "f".
RRF	Rotate Right f through Carry	SWAPF	1 the result is stored back in register "f".
RRF Syntax:	Rotate Right f through Carry	SWAPF	1 the result is stored in the w register. If d is 1 the result is stored back in register "f". Swap f SWAPE fd
RRF Syntax: Encoding:	Rotate Right f through Carry RRF f,d 0011 00df	SWAPF Syntax:	result is stored in the w register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff
RRF Syntax: Encoding: Words:	Rotate Right f through Carry RRF f,d 0011 00df ffff 1 1	SWAPF Syntax: Encoding: Words:	result is stored in the w register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff 1
RRF Syntax: Encoding: Words: Cycles:	Rotate Right f through Carry RRF f,d 0011 00df ffff 1 1	SWAPF Syntax: Encoding: Words:	result is stored in the W register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df 1
RRF Syntax: Encoding: Words: Cycles: Operation:	Rotate Right f through Carry RRF f,d 0011 00df fff 1 1 f <n> \rightarrow d<n-1>, f<0> \rightarrow C, C \rightarrow d<7>;</n-1></n>	SWAPF Syntax: Encoding: Words: Cycles:	result is stored in the wiregister. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff 1 1 $f_{c}0:2 \rightarrow d_{c}0:2 $
RRF Syntax: Encoding: Words: Cycles: Operation: Status bits:	Rrough CarryRRF f,d001100dfffff11f <n> \rightarrow d<n-1>, f<0> \rightarrow C, C \rightarrow d<7>;C</n-1></n>	SWAPF Syntax: Encoding: Words: Cycles: Operation: Status bits:	result is stored in the W register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff 1 1 f<0:3> \rightarrow d<4:7>, f<4:7> \rightarrow d<0:3>; None
RRF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description:	Rotate Right f through CarryRRFf,d001100df111f <n> \rightarrow d<n-1>, f<0> \rightarrow C, C \rightarrow d<7>;CThe contents of register "f" are rotated and bitte the right through the Corru Eleg</n-1></n>	SWAPF Syntax: Encoding: Words: Cycles: Operation: Status bits:	result is stored in the W register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff 1 1 f<0:3> \rightarrow d<4:7>, f<4:7> \rightarrow d<0:3>; None
RRF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description:	Rotate Right f through CarryRRFf,d 0011 $00df$ $ffff$ 11f <n> \rightarrow d<n-1>, f<0> \rightarrow C, C \rightarrow d<7>;CThe contents of register "f" are rotated one bit to the right through the Carry Flag.If "d" is 0 the result is placed in the W</n-1></n>	SWAPF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description:	result is stored in the W register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff 1 1 f<0:3> → d<4:7>, f<4:7> → d<0:3>; None The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is
RRF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description:	Rotate Right f through CarryRRFf,d 0011 $00df$ $ffff$ 11f <n> \rightarrow d<n-1>, f<0> \rightarrow C, C \rightarrow d<7>;CThe contents of register "f" are rotated one bit to the right through the Carry Flag.If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back</n-1></n>	SWAPF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description:	result is stored in the W register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff 1 1 f<0:3> → d<4:7>, f<4:7> → d<0:3>; None The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result
RRF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description:	Rotate Right f through CarryRRFf,d 0011 $00df$ $ffff$ 11f <n> \rightarrow d<n-1>, f<0> \rightarrow C, C \rightarrow d<7>;CThe contents of register "f" are rotated one bit to the right through the Carry Flag.If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".</n-1></n>	SWAPF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description:	result is stored in the W register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff 1 1 f<0:3> → d<4:7>, f<4:7> → d<0:3>; None The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in register "f".
RRF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description:	Rotate Right f through CarryRRFf,d 0011 $00df$ $ffff$ 11f <n> \rightarrow d<n-1>, f<0> \rightarrow C, C \rightarrow d<7>;CThe contents of register "f" are rotated one bit to the right through the Carry Flag.If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".</n-1></n>	SWAPF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: TRIS	result is stored in the W register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff 1 1 f<0:3> → d<4:7>, f<4:7> → d<0:3>; None The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in register "f". Load TRIS Register
RRF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: SLEEP Syntax:	Rotate Right f through Carry RRF f,d 0011 $00df$ ffff 1 1 1 f f <n>> \rightarrow d<n-1>, f<0> \rightarrow C, C \rightarrow d<7>; C C The contents of register "f" are rotated one bit to the right through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f". SLEEP</n-1></n>	SWAPF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: TRIS Syntax:	result is stored in the W register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff 1 1 f<0:3> → d<4:7>, f<4:7> → d<0:3>; None The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in register "f". Load TRIS Register TRIS f
RRF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: SLEEP Syntax: Encoding:	Rotate Right f through Carry RRF f,d 0011 $00df$ ffff 1 1 f <n>> \rightarrow d<n-1>, f<0> \rightarrow C, C \rightarrow d<7>; C The contents of register "f" are rotated one bit to the right through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f". SLEEP 0000 0001</n-1></n>	SWAPF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: TRIS Syntax: Encoding:	result is stored in the W register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff 1 1 f<0:3> → d<4:7>, f<4:7> → d<0:3>; None The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in register "f". Load TRIS Register TRIS f 0000 0000 0fff
RRF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: Status bits: Description:	Rotate Right f through CarryRRFf,d001100df1111f <n> \rightarrow d<n-1>, f<0> \rightarrow C, C \rightarrow d<7>;CThe contents of register "f" are rotated one bit to the right through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".SLEEP0000000011</n-1></n>	SWAPF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: TRIS Syntax: Encoding: Words:	result is stored in the W register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff 1 1 f<0:3> \rightarrow d<4:7>, f<4:7> \rightarrow d<0:3>; None The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in register "f". Load TRIS f 0000 0000 0fff 1
RRF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: Status bits: Description: Status bits: Description: Suftax: Encoding: Words: Cycles:	Rotate Right f through CarryRRFf,d 0011 $00df$ $ffff$ 11f <n> \rightarrow d<n-1>, f<0> \rightarrow C, C \rightarrow d<7>;CThe contents of register "f" are rotated one bit to the right through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".SLEEP$0000$$0001$11</n-1></n>	SWAPF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: TRIS Syntax: Encoding: Words: Cycles:	result is stored in the W register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff 1 1 f<0:3> \rightarrow d<4:7>, f<4:7> \rightarrow d<0:3>; None The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in register "f". Load TRIS Register TRIS f 0000 0000 0fff 1 1
RRF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: Status bits: Description: Syntax: Encoding: Words: Cycles: Operation:	Rotate Right f through Carry RRF f,d 0011 00df ffff 1 1 1 f f <n>> \rightarrow d<n-1>, f<0> \rightarrow C, C \rightarrow d<7>; C The contents of register "f" are rotated one bit to the right through the Carry Flag. If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f". SLEEP 0000 0000 0 0000 1 1 0 \rightarrow PD, 1 \rightarrow TO;</n-1></n>	SWAPF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: TRIS Syntax: Encoding: Words: Cycles: Operation:	result is stored in the W register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff 1 1 f<0:3> \rightarrow d<4:7>, f<4:7> \rightarrow d<0:3>; None The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in register "f". Load TRIS Register TRIS f 0000 0000 0fff 1 1 W \rightarrow TRIS register f;
RRFSyntax:Encoding:Words:Cycles:Operation:Status bits:Description:SLEEPSyntax:Encoding:Words:Cycles:Operation:	Rotate Right f through CarryRRFf,d 0011 $00df$ ffff111ff <n> \rightarrow d<n-1>, f<0> \rightarrow C, C \rightarrow d<7>;CThe contents of register "f" are rotated one bit to the right through the Carry Flag.If "d" is 0 the result is placed in the W register. If "d" is 1 the result is placed back in register "f".SLEEP$0000$$0001$1110 \rightarrow PD, 1 \rightarrow TO; 00h \rightarrow WDT, 0 \rightarrow WDT prescaler;</n-1></n>	SWAPF Syntax: Encoding: Words: Cycles: Operation: Status bits: Description: TRIS Syntax: Encoding: Words: Cycles: Operation: Status bits:	result is stored in the W register. If d is 1 the result is stored back in register "f". Swap f SWAPF f,d 0011 10df ffff 1 1 f<0:3> \rightarrow d<4:7>, f<4:7> \rightarrow d<0:3>; None The upper and lower nibbles of register "f" are exchanged. If "d" is 0 the result is placed in W register. If "d" is 1 the result is placed in register "f". Load TRIS Register TRIS f 0000 0000 0fff 1 1 W \rightarrow TRIS register f; None

The power down status bit (PD) is cleared. Description: Time-out status bit (TO) is set. Watchdog Timer and its prescaler are cleared.

	1			
:	f<0:3> -	→ d<4:7	7>, f<4:7> -	→ d<0:3>;
s:	None			
n:	The uppe are exch placed in is placed	er and lo nanged. n W regis d in regis	wer nibbles If "d" is 0 ster. If "d" is ster "f".	of register "f" the result is s 1 the result
	Load T	RIS Re	gister	· · · · · · · · · · · · · · · · · · ·
	TRIS	f		
	0000	0000	Offf	
	1		L	
	1			
:	$W \rightarrow T$	RIS reg	ister f;	
s:	None			
n:	TRIS rec the cont	gister f (f ents of t	= 5, 6 or 7) is he W regist	s loaded with er.
	C	1992 N	licrochip Te	chnology Inc.

XORLW Exclusive OR literal with W

Syntax:	XORLW k
Encoding:	1111 kkkk kkkk
Words:	1
Cycles:	1
Operation:	$(W .XOR. k) \to W$
Status bits:	Z
Description:	The contents of the W register are XOR'ed with the eight bit literal "k". The result is placed in the W register.
XORWF	Exclusive OR W with f
Syntax:	XORWF f,d
Encoding:	0001 10df ffff
Words:	1
Cycles:	1
Operation:	(W.XOR. f) \rightarrow d

Status bits:

Ζ

Description: Exclusive OR the contents of the W register with register "f". If "d" is 0 the result is stored in the W register. If "d" is 1 the result is stored back in register "f".

11.0 WATCHDOG TIMER (WDT)

The watchdog timer is realized as a free running on-chip RC oscillator which does not require any external components. That means that the WDT will run, even if the clock on the OSC1/OSC2 pins of the device has been stopped, for example, by execution of a SLEEP instruction. A WDT timeout generates a device RESET condition. The WDT can be permanently disabled by programming a "zero" into a special EPROM fuse which is not part of the normal program memory EPROM. The PIC development tools "PICMASTER™, PIC-PAK™", and "PICPRO™" provide special commands to program this fuse.

11.1 WDT Period

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.5 seconds can be realized.

The "CLRWDT" and "SLEEP" instructions clear the WDT and the prescaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

The status bit "TO" in file register f3 will be cleared upon a watchdog timer timeout.

The WDT period is a function of the supply voltage, operating temperature, and will also vary from unit to unit due to variations in the manufacturing process. Please refer to the graphs in section 18.0 and DC specs for more details.

11.2 WDT Programming Considerations

In a noisy application environment the OPTION register can get corrupted. The OPTION register should be updated at regular intervals.

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT timeout occurs.

12.0 OSCILLATOR CIRCUITS

12.1 Oscillator Types

The PIC16C5X series is available with 4 different oscillator options. On windowed devices, a particular oscillator circuit can be selected by programming the configuration EPROM accordingly. The PIC development tools (e.g. PICMASTER, PIC-PAK, PICPRO) provide special commands to select the desired oscillator configuration. On OTP and QTP devices, the oscillator configuration is programmed by the factory and the parts are tested only to the according specifications.

12.2 Crystal Oscillator

The PIC16C5X-XT, -HS, or LP needs a crystal or ceramic resonator connected to the OSC1 and OSC2 pins to establish oscillation (Figure 12.2.1). XT = Standard crystal oscillator, HS = High speed crystal oscillator. The series resistor Rs may be required for the "HS" oscillator, especially at lower than 20 MHz oscillation frequency. It may also be required in XT mode with AT strip-cut type crystals to avoid overdriving.

12.3 RC Oscillator

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operation temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation to due tolerance of external R and C components used. Figure 12.3.1 shows how the R/C combination is connected to the PIC16C5X. For Rext values below 2.2 kOhm, the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 MOhm), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 5 kOhm and 100 kOhm.

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See table in section 18.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See characteristics in section 18.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 2.2.1 for timing).

FIGURE 12.2.1 - CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP TYPES ONLY)



Rs may be required in HS and XT modes for AT strip-cut crystals to avoid overdriving. See Tables 12.2.1 and 12.2.2 for recommended values of C1, C2 per oscillator type and frequency.

TABLE 12.2.1 - CAPACITOR SELECTIONFOR CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2
ХТ	455 KHz	150 - 330 pF
	2.0 MHz	20 - 330 pF
	4.0 MHz	20 - 330 pF
HS	8.0 MHz	20 - 200 pF

Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

FIGURE 12.2.2 - EXTERNAL CLOCK INPUT OPERATION (HS, XT, or LP TYPES ONLY)



TABLE 12.2.2 - CAPACITOR SELECTIONFOR CRYSTAL OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 KHz	15 pF	15 pF
ХТ	100 KHz	15 - 30 pF	200 - 300 pF
	200 KHz	15 - 30 pF	100 - 200 pF
	455 KHz	15 - 30 pF	15 - 100 pF
	1 MHz	15 - 30 pF	15 - 30 pF
	2 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15 pF	15 pF
	20 MHz	15 pF	15 pF

Higher capacitance increases the stability of oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

FIGURE 12.3.1 - RC OSCILLATOR (RC TYPE ONLY)



FIGURE 13.1.1 - EXTERNAL POWER ON RESET CIRCUIT



- power-up slope is too slow or if a low frequency crystal oscillator is being used that need a long start-up time. The diode D helps discharge the capacitor quickly when VDD powers down.
- 2. R < 40 K Ω must be observed to make sure that voltage drop across R does not exceed 0.2 V (max leakage current spec on $\overline{\text{MCLR}}$ pin is 5 μ A). A larger voltage drop will degrade ViH level on $\overline{\text{MCLR}}$ pin.
- 3. R1= 100Ω to $1K\Omega$ will limit any current flowing into \overline{MCLR} from external capacitor C in the event of \overline{MCLR} pin breakdown due to ESD or EOS.

FIGURE 13.1.2 - BROWN OUT PROTECTION CIRCUIT



1. This circuit will activate reset when VDD goes below (VZ + 0.7 V) where VZ = Zener voltage.

FIGURE 13.1.3 - BROWN OUT PROTECTION CIRCUIT



13.0 OSCILLATOR START-UP TIMER (OST)

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. An on-chip oscillator start-up timer is provided which keeps the device in a RESET condition for approximately 18 ms after the voltage on the MCLR pin has reached a logic high (VIHMC) level. Thus, external RC networks connected to the MCLR input are not required in most cases, allowing for savings in costsensitive and/or space restricted applications.

The OST will also be triggered upon a watchdog timer timeout. This is particularly important for applications using the WDT to awake the PIC16C5X from SLEEP mode automatically.

The OST is not adequate for low frequency crystals which require much longer than 18 ms to start up and stabilize.

13.1 Power On Reset (POR)

The PIC16C5X incorporates an on chip Power On Reset (POR) circuitry which provides internal chip reset for most power-up situations. To use this feature the user merely needs to tie MCLR pin to VDD. A simplified block diagram of the on-chip power on reset circuit is shown in Figure 13.1.4. The power on reset circuit and the oscillator start-up timer circuit are closely related. On power-up the reset latch is set and the start-up timer (see Figure 13.1.4) is reset. The start-up timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the resetlatch and thus end the on-chip reset signal.

Figures 13.1.5 and 13.1.6 are two power-up situations with relatively fast rise time on VDD. In Figure 13.1.5, VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of reset toST ms after MCLR goes high. In Figure 13.1.6, the on chip power-on reset feature is being utilized (MCLR and VDD are tied together). The VDD is stable before the startup timer times out and there is no problem in getting a proper reset. Figure 13.1.7 depicts a potentially problematic situation where VDD rises too slowly. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip is therefore not guaranteed to function correctly.

To summarize, the on chip power-on reset is guaranteed to work if the rate of rise of VDD is no slower than 0.05 V/ ms. It is also necessary that the VDD starts from 0V. The on chip power on reset is also not adequate for low frequency crystals which require much longer than 18 ms to start up and stabilize. For such situations, we recommend that external RC circuits are used for longer power on reset.

PIC®16C5X Series





FIGURE 13.1.5 - USING EXTERNAL RESET INPUT



FIGURE 13.1.6 - USING ON-CHIP POR (FAST VDD RISE TIME)



FIGURE 13.1.7 - USING ON-CHIP POR (SLOW VDD RISE TIME)



14.0 POWER DOWN MODE (SLEEP)

The power down mode is entered by executing a SLEEP instruction.

If enabled, the watchdog timer will be cleared but keeps running, the bit "PD" in the status register (f3) is cleared, the "TO" bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP command was executed (driving high, low, or hiimpedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD, or Vss, with no external circuitry drawing current from the I/O pin. I/O pins that are in the High-Z mode should be pulled high or low externally to avoid switching currents caused by floating inputs. The RTCC input should also be at VDD or Vss for lowest current consumption.

The MCLR pin must be at VIHMC.

14.1 Wake-Up

The device can be awakened by a watchdog timer timeout (if it is enabled) or an externally applied "low" pulse at the $\overline{\text{MCLR}}$ pin. In both cases the PIC will stay in RESET mode for one oscillator start-up timer period (triggered from rising edge on $\overline{\text{MCLR}}$ or WDT timeout) before normal program execution resumes.

The "PD" bit in the STATUS register, which is set to one during power on, but cleared by the "SLEEP" command, can be used to determine if the processor was powered up or awakened from the power down mode (Table 4.5.1.2). The TO bit in the Status register can be used to determine, if the "wake up" was caused by an external MCLR signal or a watchdog timer time out.

NOTE: Some applications may require external R/C networks on the MCLR pin in order to allow for oscillator startup times longer than one OST period. In this case, a WDT wake up from power down mode is not recommended, because a RESET generated by a WDT time out does not discharge the external capacitor, and the PIC will be in RESET only for the oscillator start-up timer period.

15.0 CONFIGURATION FUSES

The configuration EPROM consists of four EPROM fuses which are not part of the normal EPROM for program storage.

Two are for the selection of the oscillator type, one is the watchdog timer enable fuse, and one is the code protection fuse.

The PIC development tools (PICMASTERTM, PICPAK-IITM, PICPROTM, PICPRO II and PROMASTER) allow the setting of these with special commands.

OTP or QTP devices have the oscillator configuration programmed by the factory and the parts are tested accordingly. The packages are marked with the suffixes "XT", "RC", "HS" or "LP" following the part number to identify the oscillator type and operating range.

15.1 Customer ID Code

The PIC16C5X series has 16 special EPROM bits which are not part of the normal program memory. These bits are available to the user to store an Identifier (ID) code, checksum, or other informative data. They cannot be accessed during normal program execution. The PIC16C5X programmers (e.g. PICPRO or PICPRO II) provide special commands to read or write these ID bits.

PIC®16C5X Series

15.2 Code Protection

The program code written into the EPROM can be protected by programming the code protection fuse with "0".

When code protected, the contents of the program EPROM cannot be read out in a way that the program code can be reconstructed. In addition, all memory locations starting at 040h and above are protected against programming.

It is still possible to program locations 000h - 03Fh, the ID locations and the configuration fuses.

Note that the configuration fuses and the ID bits can still be read, even if the code protection logic is active.

15.2.1 VERIFYING A CODE-PROTECTED PIC

When code protected verifying any program memory location will read a scrambled output which looks like "00000000XXXX" (binary) where X is 1 or 0. To verify a device after code protection, follow this procedure:

- a. First, program and verify a good device without code protecting it.
- b. Next, blow its code protection fuse and then load its contents in a file.
- c. Verify any code-protected PIC against this file.

16.0 ELECTRICAL CHARACTERISTICS

16.1 Absolute Maximum Ratings*

Ambient temperature under bias55°C to +125°C
Storage Temperature 65°C to +150°C
Voltage on any pin with respect to Vss
(except VDD and MCLR)0.6V to VDD +0.6V
Voltage on VDD with respect to Vss0 to +9.5 V
Voltage on MCLR with respect to Vss
(Note 2)0 to +14 V
Total power Dissipation (Note 1)800 mW
Max. Current out of Vss pin150 mA
Max. Current into VDD pin50 mA
Max. Current into an input pin±500 μ A
Max. Output Current sinked by any I/O pin25 mA
Max. Output Current sourced by any I/O pin 20 mA
Max. Output Current sourced by a single
I/O port (Port A, B, or C)40 mA
Max. Output Current sinked by a single
I/O port (Port A, B, or C)50mA

*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Notes: 1. Total power dissipation should not exceed 800 mW for the package. Power dissipation is calculated as follows:

Pdis = VDD x {IDD - \sum loh} + \sum {(VDD-Voh) x loh} + \sum (Vol x lol)

2. Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low' level to the $\overline{\text{MCLR}}$ pin rather than pulling this pin directly to Vss.

Name	Function	Observation
RA0 - RA3	I/O PORT A	4 input/output lines.
RB0 - RB7	I/O PORT B	8 input/output lines.
RC0 - RC7	I/O PORT C	8 input/output lines, (PIC16C55/C57 only).
RTCC	Real Time Clock/Counter	Schmitt Trigger Input.
		Clock input to RTCC register. Must be tied to Vss or VDD if
		not in use to avoid unintended entering of test modes and
		to reduce current consumption.
MCLR	Master Clear	Schmitt Trigger Input.
		A "Low" voltage on this input generates a RESET condition
		for the PIC16C5X microcontroller.
		A rising voltage triggers the on-chip oscillator start-up timer
		which keeps the chip in RESET mode for about 18ms. This
		input must be tied directly, or via a pull-up resistor, to VDD.
OSC1	Oscillator (input)	"XI", "HS" and "LP" devices: Input terminal for crystal,
		ceramic resonator, or external clock generator.
		"RC" devices : Driver terminal for external RC combination
		to establish oscillation.
USU2/ULKUUI	Oscillator (output)	For "XI", "HS" and "LP" devices: Output terminal for crystal
		and ceramic resonator. Do not connect any other load to
		This output. Leave open if external clock generator is used.
		1/4 East is put out on this pin
Voo	Power supply	
Vee	Ground	
v 33 N/C	No (internal) Connection	

TABLE 16.2 - PIN DESCRIPTIONS

16.3 DC CHARACTERISTICS: PIC16C5X-RC, XT, HS, LP (COMMERCIAL)

DC CHARACTERISTICS,	Standard Operating Conditions						
POWER SUPPLY PINS	Opera	ating ten	nperature	0 ≤	Ta ≤ +7	0°C, unless otherwise stated	
	Opera	ating vol	tage VDD) = 3.0V	to 5.5V	unless otherwise stated	
			Тур				
Characteristic	Sym	Min	(Note 1)	Max	Units	Conditions	
Supply Voltage							
PIC16C5X-XT	VDDxt	3.0		6.25	V	Fosc = DC to 4 MHz	
PIC16C5X-RC	VDDrc	3.0		6.25	V	Fosc = DC to 4 MHz	
PIC16C5X-HS	VDDhs	4.5		5.5	v	Fosc = DC to 20 MHz	
PIC16C5X-LP	Vddlp	2.5		6.25	V	Fosc = DC to 40 KHz	
RAM Data Retention	Vdr		1.5		V	Device in SLEEP mode	
Voltage (Note 3)							
VDD start voltage to	VPOR		Vss		V	See section 13.1 for details on power on	
guarantee power on reset						reset	
VDD rise rate to guarantee	SVDD	0.05*			V/ms	See section 13.1 for details on power on	
power on reset							
Supply Current (Note 2)							
PIC16C5X-XT	lddxt		1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V	
PIC16C5X-RC (Note 5)	IDDrc		1.8	3.3	mA	Fosc = 4 MHz, $VDD = 5.5V$	
PIC16C5X-HS	IDDhS1		4.8	10	mA	Fosc =10 MHz, VDD = 5.5V	
	IDDhS2		9.0	20	mA	Fosc = 20 MHz, VDD = 5.5V	
PIC16C5X-LP	lodip		15	32	μA	Fosc = 32 KHz, VDD=3.0V, WDT disabled	
Power Down Current							
(Note 4)		1. A.					
PIC16C5X	IPD1		4	12	μΑ	VDD = 3.0V, WDT enabled	
	IPD2		0.6	9	μΑ	VDD = 3.0V, WDT disabled	
	1						

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, RT = VDD, MCLR = VDD; WDT enabled/disabled as specified.

b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode. This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is

measured with the part in SLEEP mode, with all I/O pins in hi-impedence state and tied to VDD and Vss.
 Note 5: Does not include current through Rext. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

Note 3:

16.4 DC CHARACTERISTICS: PIC16C5XI-RC, XT, HS, LP (INDUSTRIAL)

DC CHARACTERISTICS, Standard Operating Conditions									
POWER SUPPLY PINS	POWER SUPPLY PINS Operating temperature $-40 \le T_A \le +85^{\circ}C$, unless otherwise stated								
	Op	erating	voltage	Vdd = 3	3.5V to 5	.5V unless otherwise stated			
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions			
Supply Voltage									
PIC16C5X-XT	VDDxt	3.0		6.25	V	Fosc = DC to 4 MHz			
PIC16C5X-RC	VDDrc	3.0		6.25	V	Fosc = DC to 4 MHz			
PIC16C5X-HS	VDDhs	4.5		5.5	V	Fosc = DC to 20 MHz			
PIC16C5X-LP	Vodip	2.5		6.25	V	Fosc = DC to 40 KHz			
RAM Data Retention	Vdr		1.5		V	Device in SLEEP mode			
Voltage (Note 3)									
VDD start voltage to	VPOR		Vss		V	See section 13.1 for details on power on			
guarantee power on reset						reset			
VDD rise rate to guarantee	SVDD	0.05*			V/ms	See section 13.1 for details on power on			
power on reset						reset			
Supply Current (Note 2)									
PIC16C5X-XT	IDDxt		1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V			
PIC16C5X-RC (Note 5)	IDDrc		1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V			
PIC16C5X-HS	IDDhS1		4.8	10.0	mA	Fosc = 10 MHz, VDD = 5.5V			
	IDDhS2		9.0	20.0	mA	Fosc = 20 MHz, VDD = 5.5V			
PIC16C5X-LP	lddip		19	40	μA	Fosc = 32 KHz, VDD = 3.0V, WDT disabled			
Power Down Current									
(Note 4)									
PIC16C5X	IPD 1		5	14	μA	VDD = 3.0V, WDT enabled			
	IPD2		0.8	12	μA	VDD = 3.0V, WDT disabled			

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are:

OSC1= external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, RT = VDD, MCLR = VDD; WDT enabled/disabled as specified.

b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode.

Note 3: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedence state and tied to VDD and Vss.

Note 5: Does not include current through Rext. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

16.5 DC CHARACTERISTICS: PIC16C5XI-RC, XT, HS, LP (AUTOMOTIVE)

DC CHARACTERISTICS, POWER SUPPLY PINS	CS,Standard Operating ConditionsSOperating temperature $-40 \le TA \le +125^{\circ}C$, unless otherwise stated					
	Op	perating	voltage	VDD = 3	3.5V to 5	.5V unless otherwise stated
Characteristic	Sym	Min	Typ (Note 1)	Max	Units	Conditions
Supply Voltage						
PIC16C5X-XT	VDDxt	3.25		6.0	V	Fosc = DC to 4 MHz
PIC16C5X-RC	VDDrc	3.25		6.0	V	Fosc = DC to 4 MHz
PIC16C5X-HS	Vodhs	4.5		5.5	V	Fosc = DC to 16 MHz
PIC16C5X-LP	Vodlp	2.5		6.0	V	Fosc = DC to 40 KHz
RAM Data Retention	VDR		1.5		V	Device in SLEEP mode
Voltage (Note 3)						
VDD start voltage to	VPOR		Vss		V	See section 13.1 for details on power on
guarantee power on reset		1.				reset
VDD rise rate to guarantee	SVDD	0.05*			V/ms	See section 13.1 for details on power on
power on reset						reset
Supply Current (Note 2)						
PIC16C5X-XT	IDDxt		1.8	3.3	mA	$F_{OSC} = 4 MHz, VDD = 5.5V$
PIC16C5X-RC (Note 5)	IDDrc		1.8	3.3	mA	$F_{OSC} = 4 MHz, VDD = 5.5V$
PIC16C5X-HS	IDDhS1		4.8	10.0	mA	$F_{osc} = 10 \text{ MHz}, \text{ VDD} = 5.5 \text{ V}$
	IDDhS2	-	9.0	20.0	mA	Fosc = 16 MHz, VDD = 5.5V
PIC16C5X-LP	IDDIp	1	25	55	μA	Fosc = 32 KHz, VDD = 3.25V, WDT disabled
Power Down Current		-	-			
(Note 4)						
PIC16C5X	IPD 1		5	22	μA	VDD = 3.25V, WDT enabled
	IPD2		0.8	18	μA	VDD = 3.25V, WDT disabled

* These parameters are based on characterization and are not tested.

Note 1: Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in active operation mode are:

OSC1= external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, RT = VDD, $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.

b) For stand-by current measurements, the conditions are the same, except that the device is in SLEEP mode.Note 3: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

Note 4: The power down current in SLEEP mode does not depend on the oscillator type. Power down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedence state and tied to VDD and Vss.

Note 5: Does not include current through Rext. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

...

. . .

....

16.6 DC CHARACTERISTICS: PIC16C5X-RC, XT, HS, LP (COMMERCIAL) PIC16C5XI-RC, XT, HS, LP (INDUSTRIAL)

- - - -

DC CHARACTERISTI		Standard Operating Conditions (unless otherwise stated)						
ALL PINS EXCEPT P	OWER SI	UPPLY	Operating temperature $-40 < TA < +85^{\circ}C$ for industrial					
			and $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial					
			Operating voltage VDD range as described in DC spec tables					
			16.3 and 16.4					
					11			
Characteristic	Sym	Min	Тур	Max	Units	Conditions		
			(Note 1)					
Input Low Voltage								
I/O ports	VIL	Vss		0.2 Vdd	v	Pin at hi-impedance		
MCLR (Schmitt trigger)	VILMC	Vss		0.15 Vdd	V			
RTCC (Schmitt trigger)	VILRT	Vss		0.15 VDD	V			
OSC1 (Schmitt trigger)	VILOSC	Vss		0.15 VDD	V	PIC16C5XRC only (Note 5)		
OSC1	VILOSC	Vss		0.3 Vdd	V	PIC16C5X-XT, HS, LP		
Input High Voltage								
I/O ports	Viн	0.45 Vdd		Vdd	V	For all VDD (Note 6)		
	Viн	2.0		VDD	V	4.0 V < VDD ≤ 5.5 V (Note 6)		
	Viн	0.36 Vdd		Vdd	V	VDD > 5.5 V		
MCLR (Schmitt trigger)	VIHMC	0.85 Vdd		VDD	V			
RTCC (Schmitt trigger)	VIHRT	0.85 Vdd		Vdd	V			
OSC1 (Schmitt trigger)	VIHOSC	0.85 Vdd		Vdd	V	PIC16C5X-RC only (Note 5)		
OSC1	VIHOSC	0.7 Vdd		VDD	V	PIC16C5X-XT, HS, LP		
Input Leakage Current						For VDD \leq 5.5V		
(Notes 3, 4)								
I/O ports	liL	-1	0.5	+1	μΑ	$VSS \leq VPIN \leq VDD$,		
						Pin at hi-impedance		
MCLR	IILMCL	-5			μΑ	VPIN = VSS + 0.25V		
MCLR	IILMCH		0.5	+5	μΑ	VPIN = VDD		
RTCC	lilrt	-3	0.5	+3	μΑ	$VSS \le VPIN \le VDD$		
OSC1	IILOSC1	-3	0.5	+3	μΑ	$VSS \leq VPIN \leq VDD$,		
						PIC16C5X-XT, HS, LP		
Output Low Voltage								
I/O Ports	VOL			0.6		IOL = 8.7 mA, VDD = 4.5 V		
OSC2/CLKOUT	VOL			0.6		IOL = 1.6 mA, VDD = 4.5 V		
(PIC 16C5X-RC)								
	Vou					lou = 5.4 mA $loo = 4.5 l$		
						10H = -3.4 IIIA, VDD = 4.5 V		
	VOH	VDD-0.7			v	10n = -1.0 IIIA, VDD = 4.3 V		
(FIC 1003A-RC)								

Note 1: Data in the column labeled "Typical" is based on characterization results at 25 °C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2 : Total power dissipation as stated under absolute maximum ratings must not be exceeded.

Note 3 : The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Note 4 : Negative current is defined as coming out of the pin.

Note 5 : For PIC16C5XRC devices, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

Note 6: The user may use better of the two specifications.

16.7 DC CHARACTERISTICS: PIC16C5X-RC, XT, HS, LP (AUTOMOTIVE)

DC CHARACTERIST	UPPLY	Standard Operating Conditions (unless otherwise stated) Operating temperature -40 < TA < +125°C Operating voltage VDD range as described in DC spec tables				
Characteristic	Sym	Min	16.3 and 1 Typ (Note 1)	6.4 Max	Units	Conditions
Input Low Voltage I/O ports MCLR (Schmitt trigger) RTCC (Schmitt trigger) OSC1 (Schmitt trigger) OSC1	VIL VILMC VILRT VILOSC VILOSC	Vss Vss Vss Vss Vss		0.15 VDD 0.15 VDD 0.15 VDD 0.15 VDD 0.3 VDD	V V V V V	Pin at hi-impedance PIC16C5XRC only (Note 5) PIC16C5X-XT, HS, LP
Input High Voltage I/O ports MCLR (Schmitt trigger) RTCC (Schmitt trigger) OSC1 (Schmitt trigger) OSC1	VIH VIH VIHMC VIHRT VIHOSC VIHOSC	0.45 VDD 2.0 0.36 VDD 0.85 VDD 0.85 VDD 0.85 VDD 0.7 VDD		VDD VDD VDD VDD VDD VDD VDD	V V V V V V V	For all VDD (Note 6) 4.0 V < VDD ≤ 5.5 V (Note 6) VDD > 5.5 V PIC16C5X-RC only (Note 5) PIC16C5X-XT, HS, LP
Input Leakage Current (Notes 3, 4) I/O ports MCLR MCLR RTCC OSC1	IIL IILMCL IILMCH IILRT IILOSC1	-1 -5 -3 -3	0.5 0.5 0.5 0.5	+1 +5 +3 +3	μΑ μΑ μΑ μΑ μΑ	For VDD \leq 5.5V VSS \leq VPIN \leq VDD, Pin at hi-impedance VPIN = VSS + 0.25V VPIN = VDD VSS \leq VPIN \leq VDD VSS \leq VPIN \leq VDD VSS \leq VPIN \leq VDD , PIC16C5X-XT, HS, LP
Output Low Voltage I/O Ports OSC2/CLKOUT (PIC16C5X-RC)	Vol Vol			0.6 0.6	V V	IOL = 8.7 mA, VDD = 4.5V IOL = 1.6 mA, VDD = 4.5V
Output High Voltage I/O Ports (Note 4) OSC2/CLKOUT (PIC16C5X-RC)	Vон Vон	Vdd-0.7 Vdd-0.7			v v	юн = -5.4 mA, Vdd = 4.5V юн = -1.0 mA, Vdd = 4.5V

Note 1: Data in the column labeled "Typical" is based on characterization results at 25 °C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.

Note 2 : Total power dissipation as stated under absolute maximum ratings must not be exceeded.

Note 3 : The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Note 4 : Negative current is defined as coming out of the pin.

Note 5 : For PIC16C5XRC devices, the OSC1 pin is a Schmitt trigger input. It is not recommended that the PIC16C5X be driven with external clock in RC mode.

Note 6: The user may use better of the two specifications.

16.8 AC CHARACTERISTICS: PIC16C5X-RC, XT, HS, LP (COMMERCIAL) PIC16C5XI-RC, XT, HS, LP (INDUSTRIAL) PIC16C5XI-RC, XT, HS, LP (AUTOMOTIVE)

AC CHARACTERISTICS	t andard O peratina te	perating Condi emperature TA =	i tions (unle -40°C to +8	ess othe 35°C (in	erwise s dustrial).	tated)	
T/	A = -40°C t	o +125°C (autor	notive) and	0°C ≤ 1	TA ≤ +70	C (commercial)	
0	perating v	oltage VDD range	e as descrit	bed in C	C spec	tables 16.3 and 16.4	
Characteristic	Sym	Min	Тур	Max	Units	Conditions	
			(Note 1)				
External CLOCKIN	Foscrc	DC		4	MHz	RC mode	
Frequency (Note 2)	Foscxt	DC		4	MHz	XT mode	
	Foschs1	DC		20	MHz	HS mode (Com/Ind)	
	Foschs2	DC		16	MHz	HS mode (Automotive)	
	FOSCLP	DC		40	KHz	LP mode	
Oscillator Frequency	Foscrc	DC		4	MHz	RC mode	
(Note 2)	Foscxt	0.1		4	MHz	XT mode	
	Foschs1	4		20	MHz	HS mode (Com/Ind)	
	Foschs2	4		16	MHz	HS mode (Automotive)	
	FOSCLP	DC		40	KHz	LP mode	
Instruction Cycle Time	TCYRC	1.0	4/Foscrc	DC	μs	RC mode	
(Note 2)	TCYXT	1.0	4/Foscxt	DC	μs	XT mode	
	TCYHS	0.2	4/Foschs	DC	μs	HS mode	
	ICYLP	100	4/Fosclp		μs	LP mode	
External Clock in Timing					-		
Clock in (USC1) High or Low Lime	-	501					
XI oscillator type	I CKHLXT	50^			ns		
LP oscillator type	TCKHLLP	2^			μs		
HS oscillator type	ICKHLHS	20^			ns		
Clock in (USC1) Rise or Fall Time	T	05+					
XI oscillator type	ICKRFXT	25^			ns		
LP oscillator type	ICKRFLP	50^			ns		
HS OSCILLATOR TYPE	TCKRFHS	25			ns	· · · · · · · · · · · · · · · · · · ·	
RESET TIMING	Tuo	100*					
NICLR Pulse Width (low)	IMCL	100			lis	-	
DTCC High Dules Width	Тоти	0.5 Toy , 20*			ne	Note 2	
RTCC Low Pulse Width		0.5 101 + 20			115	Note 3	
PTCC Input Timing With Proceedor		0.5 101+ 20			115	Note 5	
BTCC High Pulse Width		10*			ne	Note 3	
BTCC Low Pulse Width		10*			ne	Note 3	
BTCC Period					ne	Note 3 Where N - prescale	
		N			113	value (2.4 256)	
Watchdon Timer Timeout Period						valuo (2,7,, 200)	
(No Prescaler)	TWDT	9*	18*	30*	ms	VDD = 5.0V	
Oscillation Start-un Timer Period	TOST	9*	18*	30*	ms	$V_{DD} = 5.0V$	
I/O Timing			+	+			
I/O Pin Input Valid Before							
CLKOUT≠ (BC Mode)	TDS	0.25 Tcy+ 30*			ns		
I/O Pin Input Hold After							
CLKOUT≠ (RC Mode)	Трн	0*			ns		
I/O Pin Output Valid After							
CLKOUTØ (RC Mode)	TPD			40*	ns		
	L	L	1			///	
Guaranteed by characterization, but not tested. (Notes on next page)							

NOTES TO AC CHARACTERISTICS: PIC16C5X-RC, XT, HS, LP (COMMERCIAL) PIC16C5XI-RC, XT, HS, LP (INDUSTRIAL)

- 1. Data in the column labeled "Typical" is based on characterization results at 25°C. This data is for design guidance only and is not tested for, or guaranteed by Microchip Technology.
- 2. Instruction cycle period (Tcy) equals four times the input oscillator time base period.

All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits

16.9 Electrical Structure of Pins

may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

- 3. For a detailed explanation of RTCC input clock requirements see section 4.2.1.
- 4. Clock-in high-time is the duration for which clock input is at VIHOSC or higher.

Clock-in low-time is the duration for which clock input is at VILOSC or lower.

17.0 TIMING DIAGRAMS FIGURE 17.0.1 - RTCC TIMING

FIGURE 16.9.1 - ELECTRICAL STRUCTURE OF I/O PINS (RA, RB, RC)





FIGURE 16.9.2 - ELECTRICAL STRUCTURE OF MCLR AND RTCC PINS





Notes to figures 16.9.1 and 16.9.2: The diodes and the grounded gate (or output driver) NMOS device are carefully designed to protect against ESD (Electrostatic discharge) and EOS (Electrical overstress). Rin is a small resistance to further protect the input buffer from ESD.

FIGURE 17.0.3 - INPUT/OUTPUT TIMING FOR I/O PORTS (PIC16C5XRC*)



© 1992 Microchip Technology Inc.

FIGURE 17.0.2 - OSCILLATOR START-UP TIMING (PIC16C5XRC)

18.0 DC & AC CHARACTERISTICS GRAPHS/TABLES:

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. 'Typical' represents the mean of the distribution while 'max' or 'min' represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

FIGURE 18.0.1 - TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



FIGURE 18.0.2 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD



FIGURE 18.0.3 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD



FIGURE 18.0.4 - TYPICAL RC OSCILLATOR FREQUENCY vs VDD



FIGURE 18.0.5 - TYPICAL Ipd vs VDD WATCHDOG DISABLED 25°C



TABLE 18.0.1 - RC OSCILLATOR FREQUEN-CIES

Cext	Rext	Average					
		Fosc @	5V, 25°C				
20pf	3.3k	4.71 MHz	± 28%				
	5k	3.31 MHz	± 25%				
	10k	1.91 MHz	± 24%				
	100k	207.76 KHz	± 39%				
100pf	3.3k	1.65 MHz	± 18%				
	5k	1.23 MHz	± 21%				
	10k	711.54 KHz	± 18%				
	100k	75,62 KHz	± 28%				
300pf	3.3k	672.78 KHz	± 14%				
	5k	489.49 KHz	± 13%				
	10k	275.73 KHz	± 13%				
	100k	28.12 KHz	± 23%				

The percentage variation indicated here is part to part variation due to normal process distribution. The variation indicated is ± 3 standard deviation from average value for full VDD range.

FIGURE 18.0.6 - TYPICAL lpd vs VDD WATCHDOG ENABLED 25°C



Note: The gray shaded regions are outside the normal PIC operating range. Do not operate in these regions.



FIGURE 18.0.7 - MAXIMUM lpd vs VDD WATCHDOG DISABLED

FIGURE 18.0.8 - MAXIMUM Ipd vs VDD WATCHDOG ENABLED*

* IPD, with watchdog timer enabled, has two components: The leakage current which increases with higher temperature and the operating current of the watchdog timer logic which increases with lower temperature. At -40°C, the latter dominates explaining the apparently anomalous behavior.

Note: The gray shaded regions are outside the normal PIC operating range. Do not operate in these regions.



FIGURE 18.0.9 - VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS vs VDD

© 1992 Microchip Technology Inc.

PIC®16C5X Series





FIGURE 18.0.11 - VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs VDD



FIGURE 18.0.12 - TYPICAL IDD vs FREQ (EXT CLOCK, 25°C)



FIGURE 18.0.13 - MAXIMUM IDD vs FREQ (EXT CLOCK, -40° to +85°C)



PIC®16C5X Series



FIGURE 18.0.14 - MAXIMUM IDD vs FREQ (EXT CLOCK, -55° to +125°C)

FIGURE 18.0.15 - WDT Timer Time-out Period vs VDD





Note: The gray shaded regions are outside the normal PIC operating range. Do not operate in these regions.

FIGURE 18.0.17 - Transconductance (gm) of LP Oscillator vs VDD







Note: The gray shaded regions are outside the normal PIC operating range. Do not operate in these regions.

FIGURE 18.0.19 - IOH vs VOH, VDD = 3V



FIGURE 18.0.20 - IOH vs VOH, VDD = 5V



PIC®16C5X Series

FIGURE 18.0.21 - IOL vs VOL, VDD = 3V



Note: The gray shaded regions are outside the normal PIC operating range. Do not operate in these regions.

TABLE 18.0.2 - INPUT CAPACITANCE FOR PIC16C54/56 *

Din Neme	Typical Capacitance (pF)						
	18L PDIP	18L SOIC					
RA port	5.0	4.3					
RB port	5.0	4.3					
MCLR	17.0	17.0					
OSC1	4.0	3.5					
OSC2/CLKOUT	4.3	3.5					
RTCC	3.2	2.8					
		1					

* All capacitance values are typical at 25°C and measured at 1 MHz. A part to part variation of ±25% (three standard deviations) should be taken into account.

TABLE 18.0.3 - INPUT CAPACITANCE FOR PIC16C55/57 *

FIGURE 18.0.22 - IOL vs VOL, VDD = 5V

	Typical Capacitance (pF)					
	28L PDIP (600 mil)	28L SOIC				
RA port	5.2	4.8				
RB port	5.6	4.7				
RC port	5.0	4.1				
MCLR	17.0 [.]	17.0				
OSC1	6.6	3.5				
OSC2/CLKOUT	4.6	3.5				
RTCC	4.5	3.5				

DS30015I - page 44

19.0 PACKAGING DIAGRAMS AND DIMENSIONS

19.1 18-LEAD PLASTIC DUAL IN-LINE (300 mil)



	Package Group: Plastic Dual In-line (PLA)									
		Millimete	ers	ć	5					
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0 °	10°		0°	10°					
А	_	4.064		_	0.160					
A 1	0.381	_		0.015						
A2	3.048	3.810		0.120	0.150					
В	0.356	0.559		0.014	0.022					
B1	1.524	1.524	Typical	0.060	0.060	Typical				
С	0.203	0.381	Typical	0.008	0.015	Typical				
D	22.479	23.495		0.885	0.925					
D1	20.320	20.32	Reference	0.800	0.800	Reference				
Е	7.620	8.255		0.300	0.325	al de la companya de La companya de la comp				
E1	6.096	7.112		0.240	0.280					
e 1	2.489	2.591	Typical	0.098	0.102	Typical				
eA	7.620	7.620	Reference	0.300	0.300	Reference				
ев	7.874	9.906		0.310	0.390					
L	3.048	3.556		0.120	0.140					
N	18	18		18	18					
S	0.889	, . <u> </u>		0.035						
S1	0.127	-		0.005	_					

PACKAGING DIAGRAMS AND DIMENSIONS (CONT.)

19.2 28-LEAD DUAL IN-LINE PLASTIC (600 mil)



	Package Group: Plastic Dual-In-Line (PLA)					
	Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0 °	10°		0°	10°	
A	—	5.080			0.200	
A 1	0.508	<u> </u>		0.020	·	
A2	3.175	4.064		0.125	0.160	
В	0.356	0.559		0.014	0.022	
B1	1.270	1.778	Typical	0.050	0.070	Typical
С	0.2032	0.381	Typical	0.008	0.015	Typical
D	35.560	37.084		1.400	1.460	
D1	33.020	33.020	Reference	1.300	1.300	Reference
Е	15.240	15.875		0.600	0.625	
E1	12.827	13.970		0.505	0.550	
e1	2.489	2.591	Typical	0.098	0.102	Typical
eA	15.240	15.240	Reference	0.600	0.600	Reference
ев	15.240	17.272		0.600	0.680	
Ľ	2.921	3.683		0.115	0.145	
N	28	28		28	28	
S	0.889			0.035	· · · · · ·	
S1	0.508			0.020		

PACKAGING DIAGRAMS AND DIMENSIONS (CONT.)

19.3 28-LEAD DUAL IN-LINE PLASTIC (300 mil)



	Package Group: Plastic Dual-In-Line (PLA)					
	Millimeters				Inches	S
Symbol	Min	Max	Notes	Min	Max	Notes
α	0 °	10°		0 °	10°	
А	3.63	4.57		.143	.180	
A 1	.38	-		.015	-	
A 2	3.25	3.65		.128	.140	
В	.41	.56		.016	.022	Typical
B1	1.02	1.65	Typical	.040	.065	
B2	.762	1.02	4 places	.030	.040	4 places
Вз	.20	.51	4 places	.008	.020	4 places
С	.20	.33	Typical	.008	.013	Typical
D	34.16	35.43		1.345	1.395	
D1	33.02	33.02	Reference	1.300	1.300	Reference
Е	7.87	8.38		.310	.330	
E1	7.1	7.52	_N ⁻¹	.280	.296	
e 1	2.54	2.54	Typical	.100	.100	Typical
eA	7.87	7.87	Reference	.310	.310	Reference
eB	8.64	9.65		.340	.380	
L .	3.18	3.68		.125	.145	
N	28			28		
S	.58	1.22		.023	.048	a de la companya de la

© 1992 Microchip Technology Inc.

PACKAGING DIAGRAMS AND DIMENSIONS (CONT.)

19.4 18-LEAD PLASTIC SURFACE MOUNT (SOIC - WIDE, 300 mil BODY)





	Package Group: Plastic SOIC (SO)					
e to a to		Millimete	ers		Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0 °	8°		0°	8 °	
Α	2.3622	2.6416		0.093	0.104	
A ₁	0.1016	0.2997		0.004	0.0118	
В	0.3556	0.4826		0.014	0.019	
С	0.2413	0.3175		0.0095	0.0125	
D	11.3538	11.7348		0.447	0.462	
E	7.4168	7.5946		0.292	0.299	
е	1.270	1.270	Typical	0.050	0.050	Typical
Н	10.0076	10.6426		0.394	0.419	
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	18	18		18	18	
СР	_	0.1016		_	0.004	

PACKAGE OUTLINES (CONT.)

19.5 28-LEAD PLASTIC SURFACE MOUNT (SOIC - WIDE, 300 mil BODY)



	Package Group: Plastic SOIC (SO)					
		Millimeters				
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	8 °		0°	8°	
Α	2.3622	2.6416		0.093	0.104	
A ₁	0.1016	0.2997		0.004	0.0118	
В	0.3556	0.4826		0.014	0.019	
С	0.2413	0.3175		0.0095	0.0125	
D	17.7038	18.0848		0.697	0.712	
Е	7.4168	7.5946		0.292	0.299	
е	1.270	1.270	Typical	0.050	0.050	Typical
Н	10.0076	10.6426		0.394	0.419	
h	0.381	0.762		0.015	0.030	
L	0.4064	1.143		0.016	0.045	
N	28	28		28	28	
СР	-	0.1016		_	0.004	

© 1992 Microchip Technology Inc.

PACKAGE OUTLINES (CONT.)

19.6 20-LEAD PLASTIC SURFACE MOUNT (SSOP - .209 mil BODY 5.30 mm)



	Package Group: Plastic SSOP					
		Millimete	rs	T		
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	8 °		0°	8°	
А	1.73	1.99		0.68	0.78	
A ₁	0.05	0.21		0.002	0.008	
В	0.25	0.38		0.010	0.015	2
С	0.13	0.22		0.005	0.009	
D	7.07	7.33		0.278	0.289	
E .	5.20	5.38		0.205	0.212	
е	0.65	0.65	Typical	0.256	0.256	Typical
Н	7.65	7.90		0.301	0.311	
L	0.55	0.95		0.022	0.037	28 1
N	20	20		20	20	-
CP	-	0.1016		-	0.004	

	Symbol List for Shrink Small Outline Package Parameter				
Symbol	Description of Parameters				
α	Angular spacing between min. and max. lead positions measured at the guage plane				
A	Distance between seating plane to highest point of body				
A ₁	Distance between seating plane and base plane				
В	Width of terminals				
С	Thickness of terminals				
D	Largest overall package parameter of length				
E	Largest overall package width parameter not including leads				
е	Linear spacing of true minimum lead position center line to center line				
Н	Largest overall package dimension of width				
L	Length of terminal for soldering to a substrate				
N	Total number of potentially useable lead positions				
CP	Seating plane coplanarity				

Notes: 1. Controlling parameter: mm.

- 2. All packages are gull wing lead form.
- 3. "D" and "E" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .006 package ends and .010 on sides.
- 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area to indicate pin 1 position.
- 5. Terminal numbers are shown for reference.

PACKAGE OUTLINES (CONT.)

19.7 28-LEAD PLASTIC SURFACE MOUNT (SSOP - .209 mil BODY 5.30 mm)



	Package Group: Plastic SSOP						
		Millimete	rs		Inches		
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0 °	8 °		0°	8 °		
А	1.73	1.99		0.68	0.78		
A ₁	0.05	0.21		0.002	0.008		
В	0.25	0.38		0.010	0.015		
С	0.13	0.22		0.005	0.009		
D	10.07	10.33		0.397	0.407		
E	5.20	5.38		0.205	0.212		
е	0.65	0.65	Typical	0.256	0.256	Typical	
Н	7.65	7.90		0.301	0.311		
L	0.55	0.95		0.022	0.037		
N	28	28		28	28		
CP	-	0.1016		-	0.004		

	Symbol List for Shrink Small Outline Package Parameter				
Symbol	Description of Parameters				
α	Angular spacing between min. and max. lead positions measured at the guage plane				
A	Distance between seating plane to highest point of body				
Α,	Distance between seating plane and base plane				
В	Width of terminals				
С	Thickness of terminals				
D	Largest overall package parameter of length				
E	Largest overall package width parameter not including leads				
е	Linear spacing of true minimum lead position center line to center line				
Н	Largest overall package dimension of width				
L	Length of terminal for soldering to a substrate				
N	Total number of potentially useable lead positions				
CP	Seating plane coplanarity				

Notes: 1. Controlling parameter: mm.

- 2. All packages are gull wing lead form.
- 3. "D" and "E" are reference datums and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .006 package ends and .010 on sides.
- 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area to indicate pin 1 position.
- 5. Terminal numbers are shown for reference.

C[®]16C5X Series

19.8 PACKAGE MARKING INFORMATION



Note: In the event the full Microchip part number can not be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

part was assembled.

* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev #, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are incuded in QTP price.

5	PIC16C56-	
ſ	💛 🕸 9123 СВА	

PIC16C54-
XTI/S0218
9118 CDK



-		_
	PIC16C56-	
5	─ RCI/P456	
F	💛 🔬 9123 СВА	

PIC1	6C57-	XT	
\$ 0	9225	CBK	



PIC16C54

9101 CBA

19.8 PACKAGE MARKING INFORMATION (Cont.)



18L Cerdip



28L Cerdip

 \mathfrak{D}

Microchip

Example



Legend	d: MMM	MMM Microchip part number information			
	XXX	Customer specific information*			
	AA Year code (last 2 digits of calendar year)				
	BB Week code (week of January 1 is week '01')				
	C Facility code of the plant at which wafer is manu				
		C = Chandler, Arizona, U.S.A.			
	D	Mask revision number			
	E	Assembly code of the plant or country of origin in which			
		part was assembled.			
Note:	In the event	he full Microchip part number can not be marked on one			
	line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.				

Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev #, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

20.0 DEVELOPMENT SUPPORT

<u>Overview</u>: The PIC16C5X family is supported by a variety of development tools:

- High Performance In-Circuit Emulator (PICMASTER)
- Low Cost Production Quality Programmer (PICPRO II)
- Microchip's Universal Production Quality Programmer (PRO MASTER)
- PC Based Assembler (PICALC)
- PC Based Simulator (PICSIM)

Microchip offers several bundled development tool systems for convenience and cost benefit to the customer. For PIC16C5X the following are available:

- PICPAK II: Assembler, Simulator, PICPRO II Programmer and windowed samples for development.
- PICMASTER-16: Assembler, Simulator, PICPRO II Programmer, PICMASTER emulator and windowed samples for development.

20.1 <u>PICMASTER™: High Performance</u> <u>Universal In-Circuit Emulator System</u>

The PICMASTER Universal In-Circuit Emulator System is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16CXX and PIC17CXX families. This system currently supports the PIC16CR54, PIC16C54, PIC16C55, PIC16C56 and PIC16C57, and PIC17C42 processors. PIC16C71 support is planned.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new PIC16CXX and PIC17CXX microcontrollers.

The Emulator System is designed to operate on low-cost PC compatible machines ranging from 80286-AT class ISA-bus systems through the new 80486 EISA-bus machines. The development software runs in the Microsoft Windows® 3.0 environment, allowing the operator access to a wide range of supporting software and accessories.

Provided with the PICMASTER System is a high performance real-time In-Circuit Emulator, a programmer unit and a macro assembler program.

Coupled with the user's choice of text editor, the system is ready for development of products containing any of Microchip's microcontroller products.

A "Quick Start" PIC Product Sample Pak containing user programmable parts is included for additional convenience.

Microchip provides additional customer support to developers through an Electronic Bulletin Board System (EBBS). Customers have access to the latest updates in software as well as application source code examples. Consult your local sales representative for information on accessing the BBS system.

20.1.1 Host System Requirements:

The PICMASTER has been designed as a real-time emulation system with advanced features generally found on more expensive development tools. The AT platform and Windows 3.X environment was chosen to best make these features available to you the end user. To properly take advantages of these features, PICMASTER requires installation on a system having the following minimum configuration:

- PC AT compatible machine: 80286, 386SX, 386DX, or 80486 with ISA or EISA Bus.
- EGA, VGA, 8514/A, Hercules graphic card (EGA or higher recommended).
- MSDOS / PCDOS version 3.1 or greater.
- Microsoft Windows® version 3.0 or greater operating in either standard or 386 enhanced mode).
- 1 Mbyte RAM (2 Mbytes recommended).
- One 5.25" floppy disk drive.
- Approximately 10 Mbytes of hard disk (1 Mbyte required for PICMASTER, remainder for Windows 3.X system).
- One 8-bit PC AT (ISA) I/O expansion slot (half size)
- Microsoft® mouse or compatible (highly recommended).

20.1.2 Emulator System Components:

The PICMASTER Emulator Universal System consists primarily of 4 major components:

- Host-Interface Card: The PC Host Interface Card connects the emulator system to an IBM PC compatible system. This high-speed parallel interface requires a single half-size standard AT / ISA slot in the host system. A 37-conductor cable connects the interface card to the external Emulator Control Pod.
- Emulator Control Pod: The Emulator Control Pod contains all emulation and control logic common to all microcontroller devices. Emulation memory, trace memory, event and cycle timers, and trace/breakpoint logic are contained here. The Pod controls and interfaces to an interchangeable target-specific emulator probe via a 14" precision ribbon cable.
- **Target-specific Emulator Probe:** A probe specific to microcontroller family to be emulated is installed on the ribbon cable coming from the control pod. This probe configures the universal system for emulation of a specific microcontroller.
- PC Host Emulation Control Software: Host software necessary to control and provide a working user interface is the last major component of the system. The emulation software runs in the Windows 3.X environment, and provides the user with full display, alter, and control of the system under emulation. The Control Software is also universal to all microcontroller families.

between two or more Windows programs. With this

feature, data collected with PICMASTER can be auto-

matically transferred to a spreadsheet or database

Under Windows 3.X, two or more PICMASTER emula-

tors can run simultaneously on the same PC making

development of multi-microcontroller systems possible

(e.g., a system containing a PIC16Cxx processor and a

program for further analysis.

PIC17Cxx processor).

The Windows 3.X System is a multitasking operating system which will allows the developer to take full advantage of the many powerful features and functions of the PICMASTER system.

PICMASTER emulation can operate in one window, while a text editor is running in a second window. Dynamic Data Exchange (DDE), a feature of Windows 3.X, will be available in this and future versions of the software. DDE allows data to be dynamically transferred

FIGURE 20.1.1 - PICMASTER

FIGURE 20.1.2 - PICMASTER SYSTEM CONFIGURATION



© 1992 Microchip Technology Inc.

FIGURE 20.1.3 - PICMASTER TYPICAL SCREEN



20.2 PICPAK-IITM Development Kit

When real time or in-circuit emulation is not required for code development the PICPAK-II (PIC Applications Kit) offers the right solution. This very low cost PC hosted software development tool combines the power and versatility of the PICALC assembler and PICSIM simulator software tools to compile, execute, debug and analyze microcode in a PC hosted environment. Micro-code debugging capability includes software trace, breakpoints, symbolic debug and stimulus file generation. An EPROM PIC Programmer (PICPRO II) and "Quick Start" PIC16C5X product sample PAK is included for final code verification.

20.3 PICALC Cross-Assembler

The PIC Cross Assembler PICALC is a PC hosted software development tool supporting the PIC16C5X CMOS series and PIC16C5X/7X NMOS series microcontrollers. PICALC offers a full featured Macro and Conditional assembly capability. It can also generate various object code formats including several Hex formats to support Microchip's proprietary development tools as well as third party tools. Also supports Hex (default), Decimal and Octal Source and listing formats. An assembler users manual is available for detailed support.

20.4 **<u>PICSIMTM</u>** Software Simulator

PICSIM is a software tool which allows for PIC16C5X code development in a PC host environment. The PICSIM software allows you to simulate the PIC16C5X series microcontroller products on an instruction level. On any given instruction, the user may examine or modify any of the data areas within the PIC or provide external stimulus to any of the pins. The input/output

radix can be set by the user and the execution can be performed in single step, execute until break or in a trace mode. PICSIM uses two forms of symbolic debugging: an internal symbol table for disassembling opcodes and the displaying of source code from a listing file. PICSIM offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi project software development tool.

20.5 PICPROTMII Programmer

PICPRO II is a production quality programmer with both stand-alone and PC based operation. The PICPRO II will program the entire family of PIC16C5X series of 8bit microcontrollers. It can read, program, verify, and code protect parts without the need of a PC host. Its EEPROM memory holds programming data and parametric information even when power is removed making it ideal for duplicating PICs. It can also operate with a PC host and do complete read, program, verify, as in standalone mode with the additional features of program buffer editing, serialization of both code-protected and non code-protected parts. The PICPRO II comes with both 28 and 18 pin zero insertion force programming sockets on a removable socket module. Additional socket modules are available for the SOIC and PLCC packages. The PICPRO II conforms fully to Microchip's Programming Algorithm. Its programmable VCC and VPP supplies allow the PICPRO II to support PIC microcontrollers with various operating voltage ranges.

20.6 PRO MASTERTM

The PRO MASTER programmer is a production quality programmer capable of operating in stand alone mode as well as PC-hosted mode.

The PRO MASTER has programmable VDD and VPP supplies which allows it to verify the PIC at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand alone mode the PRO MASTER can read, verify or program a part. It can also set fuse configuration and code-protect in this mode. It's EEPROM memory holds data and parametric information even when powered down. It is ideal for low to moderate volume production.

In PC-hosted mode, the PRO MASTER connects to the PC via one of the COM (RS232) ports. A PC based userinterface software makes using the programmer simple and efficient. The user interface is full-screen and menubased. Full screen display and editing of data, easy selection of fuse configuration and part type, easy selection of VDD min, VDD max and VPP levels, load and store to and from disk files (intel hex format) are some of the features of the software. Essential commands such as read, verify, program, blank check can be issued from the screen. Additionally, serial programming support is possible where each part is programmed with a different serial number, sequential or random.

The PRO MASTER has a modular "programming socket module". Different socket modules are required for different processor types and/or package types. It is planned that the PRO MASTER will support all current and future PIC16CXX and PIC17CXX processors. Currently socket modules are available for the PIC16C54, PIC16C55, PIC16C56, PIC16C57, PIC17C42 and the PIC16C71.

21.0 EPROM PROGRAMMING

21.1 Prototype Programmers

Microchip's proprietary PIC16C5X series Development System and PICPRO, were not designed for high volume production programming but were designed strictly to support engineering development level programming of PIC16C5X EPROM and OTP units. Microchip assumes no responsibility for the replacement of programming rejects when these development tools are used to support high volume production level programming.

21.2 Production Quality Programmers

Microchip's proprietary PICPRO II programmer can be used for reliable programming for production. High volume programming is also supported by production quality programmers from third party sources. See table 21.2.1.

Microchip assumes no responsibility for replacing defective units related to mechanical and/or electrical problems of any third party programming equipment or the improper use of such equipment.

Programming of the code protection bit (also called "security bit" or "security fuse") implies that the contents of the PIC16C5X EPROM can no longer be verified, thus making programming related failure analysis an impossibility.

Microchip warrants that PIC16C5X units will not exceed a programming failure rate of 1% of shipment quality. Programming related failures beyond this level can be returned for replacement, again, if the security bit has not been programmed.

21.3 Gang Programmers

Gang programmers are available from third party sources. See table 21.2.1.

21.4 Factory Programming

High volume factory programming (QTP) is an available service from Microchip Technology. A small price adder and minimum quantity requirements apply.

Company	Model	Contact	Company	Model	Contact
ADVIN Systems, Inc.†	PILOT™-U40	408-984-8600 U.S.	HI-LO†	ALL-03	02 7640215 Taiwan
Application Solutions Ltd.	PIC Programmer	273 476608 U.K.	Link Computer Graphics†	CLK-3100	301-994-6669 U.S.
Baradine Products Ltd.	Micro-Burner™	604-988-9853 Canada	Logical Devices, Inc.	ALLPR0™-88	800-331-7766 U.S. 305-974-0967 U.S.
BP Microsystems	CP-1128™	800-225-2102 U.S. 713-461-4958 U.S.	Magic I/O	SPPIC	5957292 Taiwan
Citadel Products Ltd†	PC-82	44-819-511-848 U.K.	Maple Technology, Ltd	MQP-200	44-666-825-146 U.K.
Data I/O Corporation	Unisite™with	800-288-4065 U.S. 31(0) 6622866 Europe	Parallax, Inc.	PIC16C5X-PGM	916-721-6669 U.S.
	Site-48™ module		SMS	Sprint [™] Expert	49-7522-4460 Germany
Elan Digital Systems Ltd	EF-PER™ 5000 Series Gang Programmer	0489 579 799 U.K. (408) 946 3864 U.S.	Stag Microsystems†	PP39	44-707-332-148 U.K.
LIAN DIGITAL SYSTEMS LIU.			Transdata	PGM16 PGM 16x8 Gang Programmer	(214) 980 2960

TABLE 21.2.1 LIST OF 3RD PARTY PROGRAMMERS*

* As of July, 1992

† Product is available but Microchip has not evaluated it yet (as of July, 1992).

PIC®16C5X Series

Notes:

Index

Absolute maximum ratings
Chip
I/O Pin
Power On Beset 26
PTCC (Simplified)
RICC & WDT
Brown-out protection circuit
Code protection
Configuration fuses27
Data memory map7
DC characteristics (XT,RC,HS,LP) COM 30,33,35
DC characteristics (XT,RC,HS,LP) IND31,33,35
Development tools
External power on reset circuit 25
Eastures overview 1
File register descriptions
TU
f1
f28
f3 11
f4 12
I/O ports
ID locations
Indirect addressing 6
Instruction set
OPTION register 15
Option register
Oscillator
Oscillator Start-up Timer25
OTP devices
Package information
Page select (Program memory)9,10
PD bit
Pin-out information1,29
Power Down mode (SLEEP)27
Power On Reset
Prescaler (BTCC/WDT) 16.17
Program Counter 8
Program memory man
Programming information 57
OTD devices
QTP devices
Real Time Clock/Counter (RTCC)
RESET 16
SLEEP
Stack9
Status register11
Timing diagrams
I/O pin
Oscillator Start-up timing
Power On Reset
BTCC timing
TO bit 40

Trademarks:

PIC is a registered trademark of Microchip Technology Incorporated.

PIC-PAK, PICPRO, PICMASTER, PRO MASTER, and PICSIM are trademarks of Microchip Technology Incorporated.

IBM PC is a trademark of IBM Corporation.

MS DOS and Microsoft Windows are registered trademarks of Microsoft Corporation.

PIC®16C5X Series

SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices. For the *currently available code-combinations*, refer to previous page.



Microchip Technology Incorporated

ASIA / PACIFIC

Japan

Microchip Technology Inc. Shinyokohama Gotoh Bldg. 8F, 3-22-4 Shinyokohama, Kohoku-Ku, Yokohama-Shi Kanagawa 222 Japan Tel: 45/471 6166 Fax: 45/471 6122

EUROPE

United Kingdom

Arizona Microchip Technology LTD. Unit 3, Meadow Bank, Furlong Road Bourne End, Bucks SL8 5AJ Tel: 62 885 0303 Fax: 62 885 0178

Germany

Arizona Microchip Technology GMBH Alte Landstrasse 12-14 D-8012 Ottobrunn, Germany Tel: 089 609 6072 Fax: 089 609 1997

France

Arizona Microchip Technology SARL 2, Rue Du Buisson aux Fraises F-91300 Massy, France Tel: 1 69 30 90 90 Fax: 1 69 30 90 79

UNITED STATES

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602 963-7373 Fax: 602 899-9210

North-East Region

Microchip Technology Inc. Five The Mountain Road, Suite 120 Framingham, MA 01701 Tel: 508 820-3334 Fax: 508 820-4326

Mid-Atlantic Region

Microchip Technology Inc. 300 Wheeler Road, Suite 206 Hauppauge, NY 11788 Tel: 516 232-1930 Fax: 516 232-1935



Printed in USA © 9207

South-East Region

Microchip Technology Inc. 1521 Johnson Ferry Road NE Suite 170 Marietta, GA 30062 Tel: 404 509-8800 Fax: 404 509-8600

North-Central Region

Microchip Technology Inc. 665 Tollgate Road, Unit C Elgin, IL 60123-9312 Tel: 708 741-0171 Fax: 708 741-0638

South-Central Region

Microchip Technology Inc. 17480 N Dallas Parkway, Suite 114 Dallas, TX 75287 Tel: 214 733-0391 Fax: 214 250-4631

North-West Region

Microchip Technology Inc. 2107 N First Street, Suite 410 San Jose, CA 95131 Tel: 408 436-7950 Fax: 408 436-7955

South-West Region

Microchip Technology Inc. 1411 W 190th Street, Suite 230 Gardena, CA 90248-4307 Tel: 310 323-1888 Fax: 310 323-1424

"Information contained in this publication regarding device applications and the like is intended by way of suggestion only. No representation or warranty is given and no liability is assumed by Microchip Technology Inc. with respect to the accuracy or use of such information. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. The Microchip logo and name is a registered trademark of Microchip Technology Incorporated. All rights reserved".