

AN456

Using PCbug11 as a Diagnostic Aid for Expanded Mode M68HC11 Systems

By Steven McAslan,
Motorola Ltd.,
East Kilbride, Scotland

INTRODUCTION

This application note describes some advanced uses of the PCbug11 software package for the M68HC11. The techniques described here allow the user to optimise the debugging environment (perhaps for diagnostic purposes), by moving the communications program into external memory and making full use of the mode programming of the M68HC11. Firstly, the communications routine itself is explained, then the system architecture required is examined and finally the task of customising the talker for the application system is considered. The PCbug11 software is available from Motorola and provides a complex debugging environment for simple hardware platforms.

HOW TALKERS WORK

The PCbug11 environment consists of two pieces of software: the executable on the PC and the communications program which runs on the M68HC11. The communications program is called the *talker*. The talker is an interrupt-driven and very compact piece of code; either the SCI or XIRQ interrupt can be used.

The purpose of the talker is shown in the flow chart in figure 1. An example of the code used to implement the function is shown in listing 1. This is specifically for the MC68HC11E9. However, the code blocks and label names are normally common to all talkers.

There are three main sections to the code: initialisation; command interpreting; and breakpoint handling. The last two of these are driven by interrupts, while the initialisation is performed only once, whenever the talker is activated.

Briefly, initialisation sets up the internal SCI or external ACIA, enables the appropriate interrupt and ensures that the interrupt vector for this is pointing to the interrupt server, in this case the command interpreter.

The command interpreter has four main functions and two simple communications handlers. The functions are:

Read Memory (command: \$01; label: TREADMEM)

Write Memory (command: \$41; label: TWRITMEM)

Read Registers (command: \$81; label: INH1)

Write Registers (command: \$C1; label: INH2)

The register operations are specific examples of the memory reads and writes, as the register modifications only involve an alteration of the active stack frame in memory.

The functions are selected using the command received. The register commands involve a set number of bytes being transferred from the host to the M68HC11 or vice versa, therefore only a single command byte is required. The memory commands involve communication from the host to instruct the M68HC11 how much memory is to be read/written and the appropriate addresses. For full details, refer to the flow chart and listing software.






Figure 1. TALKER:ASC Flow Chart

Two communications routines are also used here. These perform reads and writes of the SCI/ACIA (INSCI, OUTSCI). Every command received by the talker is echoed back to the host *complemented* to confirm communications integrity.

In addition, there is breakpoint handling software. This is more complex, as it involves at least two interrupts to provide full functionality. Before the software can be run, the SWI interrupt vector must be initialised. This is done by the host computer before a go, call or trace command. (See [1], section 4.3.)

The first interrupt occurs when the M68HC11 executes a SWI opcode in its program. This causes a jump to the breakpoint handling software. The SWI interrupt handler then transmits a byte to the host to inform it that an SWI has been found. The M68HC11 enters an idle loop while the PC host determines whether the SWI found is a breakpoint, tracepoint or user SWI. Having decided on the nature of the SWI, the host sends a byte to the MCU to cause the second interrupt. If a user SWI is found, then the code at the user interrupt is simply executed. If a break or trace point is found, then the code suspends at the idle loop until the user decides either to trace again, continue or stop the code execution.

USING TALKERS IN EXPANDED MODE

Most users of PCbug11 communicate with a M68HC11 running in bootstrap mode. This involves downloading a talker each time communications begin or using internal EEPROM. However, in embedded systems using an expanded mode M68HC11 it would be more useful to place the talker in external memory with any self-test software. This approach also allows an alternative to the M68HC11 SCI system to be used; a feature which may be useful when the user requires to test software running on the SCI.

To use a talker in expanded memory, the basic blocks described in the preceding section must be implemented and the interrupt structure must be able to accommodate the requirements of the talker. The basic blocks are easily moved to an area of expanded memory. However, the interrupt structure does require to be examined quite closely.

The PCbug11/talker environment requires that certain vectors are pointing to certain pieces of code. For trace and breakpoint it is normal for the SWI vector to

be altered according to the function in use. In bootstrap mode all of the interrupt vectors point to RAM. From RAM, an appropriate jump to an interrupt service routine can be carried out. This allows the interrupt vectors to be easily customised for the PCbug11 environment. In expanded mode the interrupt vectors point to the top of memory. From here, the user must either redirect them to an writable area of memory or have the block at the top of memory itself writable. Unfortunately, interrupt vectors in RAM would not normally be considered a sound system decision. Such techniques, however, are valuable when developing designs.

The BUFFALO monitor for the M68HC11 redirects the interrupt vectors to internal RAM. In PCbug11 systems, the RESET vector should point to something which will initialise the rest of the vectors in RAM and the talker code. After this the user may load application dependent addresses into the RAM and run his code. The disadvantages here are that there will be a slight processing overhead to reach the interrupt service routine (one extended JMP instruction = 4 cycles) and some 60 bytes of internal or external RAM will be lost to interrupt re-direction. (See [2,3] bootstrap ROM listings. See figure 2 for the memory map arrangement of this system.)

Another approach is to use the special test mode of the M68HC11 MCU. This mode is normally used for factory test purposes, as it allows access to normally protected features of the chip. However, it does have a notable additional feature, which is that the interrupt and reset vectors are transposed from their normal positions in memory at \$FFXX to the special mode area \$BFXX. Note that bootstrap mode also has the same effect. The key difference is that in special test mode the vectors are taken from external memory, rather than the internal bootstrap ROM.

Special test mode could be accessed using a switch or key on the system. The talker interrupt vectors could be placed at the special mode interrupt locations or the interrupt locations could point into RAM; cf. figure 2. In either case, the talker could be placed in some spare area of memory (the talker is normally less than 200 bytes) and only accessed in the special mode.

This approach allows the M68HC11 to be run in expanded mode while retaining the full features of PCbug11. An example of this approach is illustrated in figure 3.




Figure 2. Expanded Mode Use Version 1




Figure 3. Expanded Mode Use Version 2

IMPLEMENTING THE EXPANDED MODE TALKER

The following discussion assumes that the user is going to modify an existing talker. If a new talker is to be written, care should be taken that the general principles described in the above sections are adhered to. A general purpose talker for the M68HC11 in expanded mode using the SCI is shown in listing 2.

The first decision to make when implementing a talker in an expanded mode is whether the internal SCI or an external ACIA device is to be used. If the SCI is used, then normally the SCI interrupt or the XIRQ interrupt would be used. It is also possible to use the IRQ interrupt or a timer input capture pin. However, these offer little advantage over the SCI interrupt itself. If an external communications device is used, then the choice is normally the XIRQ interrupt. Again, other interrupt sources can be used, but the XIRQ interrupt should ensure that the communications from the host are responded to.

The use of the XIRQ pin for the external communications device does not prevent the use of the XIRQ for other external resources. If another resource requires to use this pin, then internal arbitration could be used to select which source caused the interrupt. It is essential in this case that there is no possibility of the alternate source causing an endless loop from which the program could never recover.

Once the communications system is chosen and the interrupt to be used is selected, the initialisation section for the talker can be implemented. At this stage any baud, parity, number of bits and interrupt enable bits are set up. It is usually best to perform this function immediately after RESET but it could be performed later if required, for example, if an error is found.

The rest of the talker is not normally changed. However, take care that the M68HC11 registers are not moved using the INIT register and that the INSCI and OUTSCI routines are changed to handle an external device if required.

The last change required is to update the talker .MAP file.

UPDATING THE .MAP FILE

The .MAP file contains essential address information for PCbug11. In bootstrap mode the program knows where certain parameters are by default. However, in expanded mode the talker could be anywhere in memory and so the PCbug11 has to be told where to find it. It is important that the .MAP file corresponds correctly to the talker or malfunction of the software can occur.

Listing 3 shows the .MAP for the general purpose talker in listing 2. The requested addresses may be determined by assembling the talker and noting the location of each of the important labels.

Change the .MAP file using a text editor and place it in the current working directory. The address parameters must begin in the 15th column or higher.

USING THE TALKER AS A DIAGNOSTIC AID

The exact use of the talker in this situation will depend largely on the system which is being examined. However, with the talker installed the user can interactively examine the system. Self-test routines could be run, loaded into RAM from the user PC. EEPROM integrity and preset values could be checked and updated if necessary. If required, the MCU mode could be changed by writing into the HPRI0 register. The upper nibble of this register is accessible only in special modes (see [2]).

If the MCU SCI port is available, the device could be placed in special bootstrap mode and PCbug11 run as normal. In this case, the data and address bus integrity of the system could be checked. Here, mode control of the M68HC11 is again the key feature. By changing the HPRI0 register (MDA bit), the external data and address buses are turned on while the bootstrap ROM is still present and readable by the CPU. Now the user can perform reads and verifies on the external memory to see if any problem exists with either bus, while still having full control on the MCU via PCbug11.

CONCLUSION

By using the techniques described, the user can include a debugging aid for any expanded mode M68HC11 system. If a single chip system is used, then the additional overhead of PCbug11 RAM requirements is the only drawback.

REFERENCES

- [1] PCbug11 User Manual, Motorola
M68PCBUG11/D1
- [2] M68HC11 Reference Manual, Motorola
M68HC11RM/AD
- [3] MC68HC11 Bootstrap Mode, Motorola
Application Note AN1060/D

ARCHIVE DOCUMENT - NOT FOR NEW DESIGN

LISTING 1 - TALKE.ASC ASSEMBLY LISTING

M68HC11 Absolute Assembler

Version 2.70g:talke.ASC

```

1 A          ***** TALKE.ASC 6/3/90 *****
2 A          * Motorola Copyright 1988,1990
3 A          * MCU resident, Interrupt driven Communication routines for 68HC11
4 A          * monitor. Provides low level memory and stack read/write operations.
5 A          *
6 A          * This talker DOES NOT use XIRQ
7 A          *
8 A          *
9 A          * Works with Host user interface program PCBUG11.EXE.
10 A         * N.B. TALKE.ASC is designed to be downloaded through standard type of
11 A         * bootloader, and communicate with host through SCI.
12 A         * This bootloader relies on 4 char idle line on SCI to terminate.
13 A         *
14 A         * CONSTANTS
15 A 0000    TALKBASE    equ    $0000
16 A 00C4    BOOTVECT   equ    $00C4           Start of bootstrap vector jump table.
17 A 01FF    STACK      equ    $01FF
18 A 1000    REGBASE    equ    $1000
19 A         *
20 A 00C4    JSCI       equ    $00C4
21 A 00F1    JXIRQ     equ    $00F1
22 A 00F4    JSWI      equ    $00F4
23 A 00F7    JILLOP    equ    $00F7
24 A 00FA    JCOP      equ    $00FA
25 A 008     us500     equ    5000/35         Delay with DEY/BNE loop
26 A 007E    JMPEXT    equ    $7E           Mnemonic for jump extended
27 A 004A    BRKCODE   equ    $4A           Break point signal code to host.
28 A 004A    BRKACK    equ    $4A           Break point acknowledge code
29 A         *
30 A         * REGISTERS
31 A 002B    BAUD      equ    $2B
32 A 002C    SCCR1     equ    $2C
33 A 002D    SCCR2     equ    $2D
34 A 002E    SCSR      equ    $2E
35 A 002F    SCDR      equ    $2F
36 A         *
37 A 0020    RDRF      equ    $20
38 A 0080    TDRE      equ    $80
39 A         *
40 A         * PROGRAM
41 A 0000          org    TALKBASE
42 A 0000    TLKRSTART EQU    *
43 A 0000 8E01FF    LDS    #STACK
44 A 0003 CE1000    LDX    #REGBASE
45 A 0006 6F2C     CLR    SCCR1,X
46 A 0008 CC302C    LDD    #$302C
47 A 000B A72B     STAA  BAUD,X           Init SCI to 9600 baud, no parity
48 A 000D E72D     STAB  SCCR2,X         and enable SCI tx & rx.
49 A 000F 8640     LDAA  #$40           Enable STOP & I bit, disable XIRQ.
50 A 0011 06      TAP
51 A         *
52 A 0012 7E0012   IDLE    JMP    IDLE           Wait for SCI interrupt from host.
53 A         * A RESET from host changes above jump destination to start of user code.
54 A         *
55 A 0015    SCISRV   EQU    *           On detecting interrupt,
56 A 0015 B6102E    LDAA  SCSR+REGBASE    assume receiver caused it.
57 A 0018 8420     ANDA  #RDRF
58 A 001A 27F9     BEQ   SCISRV           otherwise program will hang up
59 A         *
60 A 001C    RXSRV   EQU    *           Talker code processes data.
61 A 001C B6102F    LDAA  SCDR+REGBASE    Get command byte, & echo as ack
62 A 001F 43      COMA           Inverted
63 A 0020 8D46     BSR   OUTSCI          to host.
64 A 0022 2A51     BPL   INH1            If bit 7 set, process inh. command
65 A 0024 8D33     BSR   INSCI           else read byte count into B

```


66 A 0026 8F		XGDX		Save command and byte count.
67 A 0027 8D30		BSR	INSCI	Read high address byte
68 A 0029 17		TBA		into ACCA
69 A 002A 8D2D		BSR	INSCI	then low address byte into ACCB
70 A 002C 8F		XGDX		Cmd in A, count in B, addr in X
71 A 002D		CMPA	#\$FE	
72 A 002F 260D		BNE	RXSRV1	If command is memory read, then
73 A	*			
74 A 0031	TREADMEM	EQU	*	REPEAT
75 A 0031 A600		LDAA	,X	read required address
76 A 0033 8D33		BSR	OUTSCI	send it to host
77 A 0035 17		TBA		save byte count)
78 A 0036 8D21		BSR	INSCI	and wait for acknowledge
79 A 0038 16		TAB		(restore byte count)
80 A 0039 08		INX		Increment address
81 A 003A 5A		DECB		Decrement byte count
82 A 003B 26F4		BNE	TREADMEM	UNTIL all done
83 A 003D 3B		RTI		return to idle loop or user code.
84 A	*			
85 A 003E	RXSRV1	EQU	*	
86 A 003E 81BE		CMPA	#\$BE	
87 A 0040 2616		BNE	RXSRVEX	If command is memory write then
88 A	*			
89 A 0042 17		TBA		move byte count to ACCA
90 A 0043	TWRITMEM	EQU	*	REPEAT
91 A 0043 8D14		BSR	INSCI	Read next byte from host into B,
92 A 0045 E700		STAB	,X	and store at required address.
93 A 0047 18CE0001		LDY	#\$0001	Set up wait loop
94 A 004B 1809	WAITPOLL	DEY		Y operand must be manually set
95 A 004D 26FC		BNE	WAITPOLL	
96 A 004F E600		LDAB	,X	Read stored byte and
97 A 0051 F7102F		STAB	SCDR+REGBASE	echo it back to host,
98 A 0054 08		INX		
99 A 0055 4A		DECA		Decrement byte count
100 A 0056 26EB		BNE	TWRITMEM	UNTIL all done
101 A 0058	RXSRVEX	EQU	*	and return
102 A 0058 3B	NULLSRV	RTI		
103 A	*			
104 A 0059	INSCI	EQU	*	
105 A 0059 F6102E		LDAB	SCSR+REGBASE	Wait for RDRF=1
106 A 005C C50A		BITB	#\$0A	If break detected
107 A 005E 26A0		BNE	TLKRSTART	then restart talker
108 A 0060 C420		ANDB	#RDRF	
109 A 0062 27F5		BEQ	INSCI	
110 A 0064 F6102F		LDAB	SCDR+REGBASE	then read data received from host
111 A 0067 39		RTS		and return with data in ACCB
112 A	*			
113 A 0068	OUTSCI	EQU	*	Only register Y modified.
114 A 0068 188F		XGDY		Enter with data to send in ACCA.
115 A 006A B6102E	OUTSCI1	LDAA	SCSR+REGBASE	
116 A 006D 2AFB		BPL	OUTSCI1	MS bit is TDRE flag
117 A 006F 188F		XGDY		
118 A 0071 B7102F		STAA	SCDR+REGBASE	Important - Updates CCR!
119 A 0074 39		RTS		
120 A	*			
121 A 0075	INH1	EQU	*	
122 A 0075 817E		CMPA	#\$7E	If command is read registers then
123 A 0077 260C		BNE	INH2	
124 A	*			
125 A 0079 30	INH1A	TSX		Move stack pointer to X
126 A 007A 8F		XGDX		then to ACCD
127 A 007B 8DEB		BSR	OUTSCI	send SP to host (high byte first)
128 A 007D 17		TBA		
129 A 007E 8DE8		BSR	OUTSCI	then low byte
130 A 0080 30		TSX		Restore X (=stack pointer)
131 A 0081 C609		LDAB	#9	then return 9 bytes on stack
132 A 0083 20AC		BRA	TREADMEM	- CCR, B, A, XH, XL, YH, YL, PCH, PCL
133 A	*			

134 A 0085	INH2	EQU	*	
135 A 0085 813E		CMPA	#\$3E	If command is write registers then
136 A 0087 2612		BNE	SWISRV1	
137 A	*			
138 A 0089 8DCE		BSR	INSCI	get SP from host (High byte first)
139 A 008B 17		TBA		
140 A 008C 8DCB		BSR	INSCI	
141 A 008E 8F		XGDX		Move to X reg
142 A 008F 35		TXS		and copy to stack pointer
143 A 0090 8609		LDAA	#9	Then put next 9 bytes on to stack
144 A 0092 20AF		BRA	TWRITMEM	
145 A	*			
146 A 0094	SWISRV	EQU	*	Breakpoints generated by SWI
147 A 0094 864A		LDAA	#BRKCODE	Force host to process breakpoints
148 A 0096 8DD0		BSR	OUTSCI	by sending it the break signal
149 A 0098 0E	SWIIDLE	CLI		
150 A 0099 20FD		BRA	SWIIDLE	then wait for response from host.
151 A	*			
152 A 009B	SWISRV1	EQU	*	
153 A 009B 814A		CMPA	#BRKACK	If host has acknowledged BP then
154 A 009D 26B9		BNE	RXSRVEX	
155 A 009F 30		TSX		move SP to SWI stack frame and
156 A 00A0 C609		LDAB	#9	
157 A 00A2 3A		ABX		
158 A 00A3 35		TXS		
159 A 00A4 EC07		LDD	7,X	Send user code BP return address
160 A 00A6 8DC0		BSR	OUTSCI	(high byte first)
161 A 00A8 17		TBA		
162 A 00A9 8DBD		BSR	OUTSCI	(low byte next)
163 A 00AB CC0098		LDD	#SWIIDLE	force idle loop on return from BP
164 A 00AE ED07		STD	7,X	
165 A 00B0 20C7		BRA	INH1A	but first return all registers to host
166 A	*			
167 A 00C4	ORG	BOOTVECT		Jump table only during bootstrap
168 A 00C4 7E		FCB	JMPEXT	SCI
169 A 00C5 0015		FDB	SCISRV	
170 A 00C7 7E		FCB	JMPEXT	SPI (Unused vectors point to RTI)
171 A 00C8 0058		FDB	NULLSRV	
172 A 00CA 7E		FCB	JMPEXT	Pulse acc. Input Edge
173 A 00CB 0058		FDB	NULLSRV	
174 A 00CD 7E		FCB	JMPEXT	Pulse acc. Overflow
175 A 00CE 0058		FDB	NULLSRV	
176 A 00D0 7E		FCB	JMPEXT	Timer Overflow
177 A 00D1 0058		FDB	NULLSRV	
178 A 00D3 7E		FCB	JMPEXT	OC5
179 A 00D4 0058		FDB	NULLSRV	
180 A 00D6 7E		FCB	JMPEXT	OC4
181 A 00D7 0058		FDB	NULLSRV	
182 A 00D9 7E		FCB	JMPEXT	OC3
183 A 00DA 0058		FDB	NULLSRV	
184 A 00DC 7E		FCB	JMPEXT	OC2
185 A 00DD 0058		FDB	NULLSRV	
186 A 00DF 7E		FCB	JMPEXT	OC1
187 A 00E0 0058		FDB	NULLSRV	
188 A 00E2 7E		FCB	JMPEXT	IC3
189 A 00E3 0058		FDB	NULLSRV	
190 A 00E5 7E		FCB	JMPEXT	IC2
191 A 00E6 0058		FDB	NULLSRV	
192 A 00E8 7E		FCB	JMPEXT	IC1
193 A 00E9 0058		FDB	NULLSRV	
194 A 00EB 7E		FCB	JMPEXT	Real Time Intr
195 A 00EC 0058		FDB	NULLSRV	
196 A 00EE 7E		FCB	JMPEXT	IRQ
197 A 00EF 0058		FDB	NULLSRV	
198 A 00F1 7E		FCB	JMPEXT	XIRQ
199 A 00F2 0058		FDB	NULLSRV	
200 A 00F4 7E		FCB	JMPEXT	SWI Changed by Break point
201 A 00F5 0058		FDB	NULLSRV	

202 A 00F7 7E	FCB	JMPEXT	ILLOP
203 A 00F8 0000	FDB	TLKRSTART	
204 A 00FA 7E	FCB	JMPEXT	COP Fail
205 A 00FB 0058	FDB	NULLSRV	
206 A 00FD 7E	FCB	JMPEXT	Clock Monitor
207 A 00FE 0058	FDB	NULLSRV	
208 A	*		
209 A	END		

SYMBOL TABLE: Total Entries=39

BAUD	002B	RXSRV	001C
BOOTVECT	00C4	RXSRV1	003E
BRKACK	004A	RXSRVEX	0058
BRKCODE	004A	SCCR1	002C
IDLE	0012	SCCR2	002D
INH1	0075	SCDR	002F
INH1A	0079	SCISRV	0015
INH2	0085	SCSR	002E
INSCI	0059	STACK	01FF
JCOP	00FA	SWIIDLE	0098
JILLOP	00F7	SWISRV	0094
JMPEXT	007E	SWISRV1	009B
JSCI	00C4	TALKBASE	0000
JSWI	00F4	TDRE	0080
JXIRQ	00F1	TLKRSTAR	0000
NULLSRV	0058	TREADMEM	0031
OUTSCI	0068	TWRITMEM	0043
OUTSCI1	006A	WAITPOLL	004B
RDRF	0020	uS500	008E
REGBASE	1000		

Total errors: 0

ARCHIVE DOCUMENT - NOT FOR NEW DESIGN

LISTING 2 - TALKSCI.ASC ASSEMBLY LISTING

M68HC11 Absolute Assembler

Version 2.70g:talksci.ASC

```

1 A          ***** TALKSCI.ASC 14/8/91 *****
2 A          * Motorola Copyright 1988,1991
3 A          * MCU resident, Interrupt driven Communication routines for 68HC11
4 A          * monitor. Provides low level memory and stack read/write operations.
5 A          *
6 A          * This talker DOES NOT use XIRQ
7 A          * -----
8 A          *
9 A          * N.B. TALKSCI.ASC is a general purpose talker. It is intended to be
10 A         * placed in the MCU memory map at $6000 but this can be changed by
11 A         * the user to any suitable address. The talker is for general debug
12 A         * and can be used in any mode as long as the vectors are correctly
13 A         * initialised. It is therefore useful for normal modes. The SCI is
14 A         * used for communications - use TALKACIA when an external ACIA is
15 A         * to be used. TALKSCI assumes that the interrupt vectors are
16 A         * pointing to RAM in the same way as the bootstrap ROM.
17 A         * IMPORTANT : If you change the running address of this program
18 A         * then you MUST also change the TALKSCI.MAP file so that the two
19 A         * match.
20 A         *
21 A         * When PCBUG11 is executed with option TALKSCI, a 10ms break is
22 A         * output to the 68HC11's SCI, prior to establishing communication.
23 A         *
24 A         * CONSTANTS
25 A 6000     TALKBASE     equ     $6000
26 A 003F     STACK       equ     $003F           User may alter this parameter
27 A 00C4     BOOTVECT    equ     $00C4           Start of bootstrap vector jump table.
28 A 1000     REGBASE     equ     $1000           Change if registers are moved
29 A         *
30 A 00C4     JSCI        equ     $00C4
31 A 00F1     JXIRQ       equ     $00F1
32 A 00F4     JSWI       equ     $00F4
33 A 00F7     JILLOP     equ     $00F7
34 A 00FA     JCOP       equ     $00FA
35 A 007E     JMPEXT     equ     $7E           Mnemonic for jump extended
36 A 004A     BRKCODE    equ     $4A           Break point signal code to host.
37 A 004A     BRKACK     equ     $4A           Break point acknowledge code
38 A         *
39 A         * REGISTERS
40 A 002B     BAUD        equ     $2B           Change if required for MCU
41 A 002C     SCCR1       equ     $2C
42 A 002D     SCCR2       equ     $2D
43 A 002E     SCSR        equ     $2E
44 A 002F     SCDR        equ     $2F
45 A         *
46 A 0020     RDRF        equ     $20           SCI Masks, change if required
47 A 0080     TDRE        equ     $80
48 A 0008     OR          equ     $08
49 A 0002     FE          equ     $02
50 A         *
51 A         * PROGRAM
52 A 6000     org          TALKBASE
53 A         *
54 A         * Initialise the SCI and interrupts
55 A         *
56 A 6000     TLKRSTART   EQU           Dynamically set up Boot jump table.
57 A 6000 867E         LDAA     #JMPEXT
58 A 6002 18CE6078     LDY      #NULLSRV
59 A 6006 CE00C4         LDX      #BOOTVECT
60 A 6009         SETVECT   EQU      *
61 A 6009 A700         STAA     ,X
62 A 600B 08         INX
63 A 600C 1AEF00         STY      ,X
64 A 600F 08         INX
65 A 6010 08         INX

```

66 A 6011 8C0100		CPX	#\$100	
67 A 6014 26F3		BNE	SETVECT	
68 A 6016 CE6035		LDX	#SCISRV	
69 A 6019 DFC5		STX	JSCI+1	
70 A 601B CE6000		LDX	#TLKRSTART	
71 A 601E DFF8		STX	JILLOP+1	
72 A	*			
73 A 6020	USERSTART EQU	*		
74 A 6020 8E003F		LDS	#STACK	
75 A 6023 CE1000		LDX	#REGBASE	
76 A 6026 6F2C		CLR	SCCR1,X	
77 A 6028 CC302C		LDD	#\$302C	
78 A 602B A72B		STAA	BAUD,X	Initialise SCI to 9600, no parity
79 A 602D E72D		STAB	SCCR2,X	and enable SCI tx & rx.
80 A 602F 8640		LDAA	#\$40	Enable STOP, I interrupts, disable X
81 A 6031 06		TAP		
82 A	*			
83 A				
84 A				
85 A				
86 A 6032 7E6032	IDLE	JMP	IDLE	Now hang around for SCI interrupt
87 A	*			
88 A 6035	SCISRV	EQU	*	On detecting interrupt,
89 A 6035 B6102E		LDAA	SCSR+REGBASE	assume receiver caused it.
90 A 6038 8420		ANDA	#RDRF	
91 A 603A 27F9		BEQ	SCISRV	otherwise program will hang up
92 A	*			
93 A 603C	RXSRV	EQU	*	Talker code processes rec'd data.
94 A 603C B6102F		LDAA	SCDR+REGBASE	Read command byte, & echo as ack
95 A 603F 43		COMA		Inverted
96 A 6040 8D46		BSR	OUTSCI	to host.
97 A 6042 2A51		BPL	INH1	If bit 7 set, then process inh cmd
98 A 6044 8D33		BSR	INSCI	else read byte count from host into B
99 A 6046 8F		XGDX		Save command and byte count.
100 A 6047 8D30		BSR	INSCI	Read high address byte
101 A 6049 17		TBA		into ACCA
102 A 604A 8D2D		BSR	INSCI	then low address byte into ACCB
103 A 604C 8F		XGDX		Cmd in A, count in B, addr in X
104 A 604D 81FE		CMPA	#\$FE	
105 A 604F 260D		BNE	RXSRV1	If command is memory read, then
106 A	*			
107 A 6051	TREADMEM	EQU	*	REPEAT
108 A 6051 A600		LDAA	,X	read required address
109 A 6053 8D33		BSR	OUTSCI	send it to host
110 A 6055 17		TBA		(save byte count)
111 A 6056 8D21		BSR	INSCI	and wait for acknowledge
112 A 6058 16		TAB		(restore byte count)
113 A 6059 08		INX		Increment address
114 A 605A 5A		DECB		Decrement byte count
115 A 605B 26F4		BNE	TREADMEM	UNTIL all done
116 A 605D 3B		RTI		and return to idle loop or user code.
117 A	*			
118 A 605E	RXSRV1	EQU	*	
119 A 605E 81BE		CMPA	#\$BE	
120 A 6060 2616		BNE	RXSRVEX	If command is memory write then
121 A	*			
122 A 6062 17		TBA		move byte count to ACCA
123 A 6063	TWRITMEM	EQU	*	REPEAT
124 A 6063 8D14		BSR	INSCI	Read next byte from host into ACCB,
125 A 6065 E700		STAB	,X	and store at required address.
126 A 6067 18CE0001		LDY	#\$0001	Set up wait loop
127 A 606B 1809	WAITPOLL	DEY		Y may take on suitable value
128 A 606D 26FC		BNE	WAITPOLL	
129 A 606F E600		LDAB	,X	Read stored byte and
130 A 6071 F7102F		STAB	SCDR+REGBASE	echo it back to host,
131 A 6074 08		INX		
132 A 6075 4A		DECA		Decrement byte count
133 A 6076 26EB		BNE	TWRITMEM	UNTIL all done
134 A 6078	RXSRVEX	EQU	*	and return

```

135 A 6078 3B      NULLSRV      RTI
136 A
137 A              * INSCI gets the received byte form the SCI
138 A
139 A 6079      INSCI      EQU      *
140 A 6079 F6102E      LDAB      SCSR+REGBASE      Wait for RDRF=1
141 A 607C C50A      BITB      #(FE+OR)      If break detected then
142 A 607E 2680      BNE      TLKRSTART      restart talker.
143 A 6080 C420      ANDB      #RDRF
144 A 6082 27F5      BEQ      INSCI
145 A 6084 F6102F      LDAB      SCDR+REGBASE      then read data received from host
146 A 6087 39      RTS      and return with data in ACCB
147 A
148 A              *
149 A              * OUTSCI is the subroutine which transmits a byte from the SCI
150 A 6088      OUTSCI      EQU      *
151 A 6088 188F      XGDY      Only register Y modified.
152 A 608A B6102E      LDAA      SCSR+REGBASE      Enter with data to send in ACCA.
153 A 608D 2AFB      BPL      OUTSCI1      MS bit is TDRE flag
154 A 608F 188F      XGDY
155 A 6091 B7102F      STAA      SCDR+REGBASE      Important - Updates CCR!
156 A 6094 39      RTS
157 A
158 A              *
159 A              * Now decide which inherent command was sent
160 A 6095      INH1      EQU      *
161 A 6095 817E      CMPA      #$7E      If command is read registers then
162 A 6097 260C      BNE      INH2
163 A
164 A              *
165 A              * Command was to read MCU registers
166 A 6099 30      INH1A     TSX      Move stack pointer to X
167 A 609A 8F      XGDY      then to ACCD
168 A 609B 8DEB      BSR      OUTSCI      send SP to host (high byte first)
169 A 609D 17      TBA
170 A 609E 8DE8      BSR      OUTSCI      then low byte
171 A 60A0 30      TSX      Restore X (=stack pointer)
172 A 60A1 C609      LDAB      #9      then return 9 bytes on stack
173 A 60A3 20AC      BRA      TREADMEM      i.e CCR,B,A,XH,XL,YH,YL,PCH,PCL
174 A
175 A              *
176 A              * Command was to write MCU registers
177 A 60A5      INH2      EQU      *
178 A 60A5 813E      CMPA      #$3E      If command is write registers then
179 A 60A7 2612      BNE      SWISRV1
180 A
181 A 60A9 8DCE      BSR      INSCI      get SP from host (High byte first)
182 A 60AB 17      TBA
183 A 60AC 8DCB      BSR      INSCI      get low byte next
184 A 60AE 8F      XGDY      Move to X reg
185 A 60AF 35      TXS      and copy to stack pointer
186 A 60B0 8609      LDAA      #9      Put next 9 bytes from host onto stack
187 A 60B2 20AF      BRA      TWRTMEM
188 A
189 A              *
190 A              * An SWI interrupt was generated
191 A 60B4      SWISRV      EQU      *
192 A 60B4 864A      LDAA      #BRKCODE      Breakpoints generated by SWI
193 A 60B6 8DD0      BSR      OUTSCI      Force host to process breakpoints
194 A              * by sending it the break signal
195 A              *
196 A              * SWIIDLE is the infinite loop which allows the 'STOPPED' mode of PChug11
197 A 60B8 0E      SWIIDLE      CLI
198 A 60B9 20FD      BRA      SWIIDLE      then wait for response
199 A
200 A 60BB      SWISRV1      EQU      *
201 A 60BB 814A      CMPA      #BRKACK      If host acknowledged then

```

```

202 A 60BD 26B9      BNE   RXSRVEX
203 A 60BF 30        TSX
204 A 60C0 C609      LDAB  #9           move SP to SWI stack frame and
205 A 60C2 3A        ABX
206 A 60C3 35        TXS
207 A 60C4 EC07      LDD   7,X         send user code BP return address
208 A 60C6 8DC0      BSR   OUTSCI      (high byte first)
209 A 60C817         TBA
210 A 60C9 8DBD      BSR   OUTSCI      (low byte next)
211 A 60CB CC60B8     LDD   #SWIIDLE    force idle loop on return from BP
212 A 60CE ED07      STD   7,X
213 A 60D0 20C7      BRA   INH1A       but first return all MCU registers
214 A
215 A

```

END

SYMBOL TABLE: Total Entries=42


BAUD	002B	REGBASE	1000
BOOTVECT	00C4	RXSRV	603C
BRKACK	004A	RXSRV1	605E
BRKCODE	004A	RXSRVEX	6078
FE	0002	SCCR1	002C
IDLE	6032	SCCR2	002D
INH1	6095	SCDR	002F
INH1A	6099	SCISRV	6035
INH2	60A5	SCSR	002E
INSCI	6079	SETVECT	6009
JCOP	00FA	STACK	003F
JILLOP	00F7	SWIIDLE	60B8
JMPEXT	007E	SWISRV	60B4
JSCI	00C4	SWISRV1	60BB
JSWI	00F4	TALKBASE	6000
JXIRQ	00F1	TDRE	0080
NULLSRV	6078	TLKRSTAR	6000
OR	0008	TREADMEM	6051
OUTSCI	6088	TWRITMEM	6063
OUTSCI1	608A	USERSTAR	6020
RDRF	0020	WAITPOLL	606E

Total errors: 0

LISTING 3 - TALKSCI.MAP

Name of constant must not exceed 14 characters.
Value of constant must start in column 15 or higher.

talker_start	\$6000	Talker code start address.
talker_idle	\$6032	Talker code idle loop address.
user_start	\$6020	User's reset entry into talker code.
xirq_jump	\$00F2	Address in talker code of user's XIRQ server address.
relocate_buf	\$00A0	Address to where user's code is relocated on break point.
xirq_srv	\$6035	Talker's XIRQ service address.
swi_srv	\$60B4	Talker's SWI service address for break points.
swi_idle	\$60B8	Talker's SWI idle loop.
null_srv	\$6078	Talker RTI.
xirq_jump	\$00F2	XIRQ vector.
swi_jump	\$00F5	SWI vector.
cme_jump	\$00FE	COP clock monitor vector.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centres:

EUROPE: Motorola Ltd., European Literature Centre, 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

ASIA PACIFIC: Motorola Semiconductors (H.K.) Ltd., Silicon Harbour Center, No. 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

JAPAN: Nippon Motorola Ltd., 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

USA: Motorola Literature Distribution, P.O. Box 20912, Phoenix, Arizona 85036.



MOTOROLA

Printed in Great Britain by Tavistock Press (Bedford) Ltd. 3500 5/92 PO.2559

AN456/D