


DL111
REV 3




MOTOROLA INC.



BIPOLAR POWER TRANSISTOR AND THYRISTOR DATA

Power Transistors	1.0
Index and Cross Reference	1.1
Selector Guide	1.2
Data Sheets	1.3
Thyristors	2.0
Index and Cross Reference	2.1
Selector Guide	2.2
Data Sheets	2.3
TMOS Power MOSFET	3.0
Selector Guide	
Rectifiers	4.0
Selector Guide	
Regulator and Reference Diodes	5.0
Selector Guide	
Outline Dimensions/Leadform	6.0
Options/Mounting Hardware	
& Techniques	
Application Literature	7.0

Chipscretes, Designers', Duowatt, EpiBase, PowerBase, PowerTap, SUPERBRIDGES, Surmetric, Switchmode, Thermopad, TMOS, Thermowatt, Unibloc, and Uniwatt are trademarks of Motorola Inc. Annular Semiconductors are patented by Motorola Inc.




MOTOROLA

POWER DEVICE DATA

Prepared by
Technical Information Center

This book presents technical data for Motorola's broad line of silicon power transistors, thyristors, and triggers. Complete specifications are provided in the form of data sheets and accompanying selection guides provide a quick comparison of characteristics to simplify the task of choosing the best device for a circuit. In addition, separate selector guides for power MOSFETs, power rectifiers, as well as voltage regulator and reference diodes offer a quick technical overview of Motorola's power discrete device lines for power supply and power circuit designs.

The information in this book has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

Motorola, Inc. general policy does not recommend the use of its components in life support applications wherein a failure or malfunction of the component may directly threaten life or injury. Per Motorola Terms and Conditions of Sale, the user of Motorola components in life support applications assumes all risks of such use and indemnifies Motorola against all damages.

Fourth Edition
©MOTOROLA INC. 1984
Previous Edition ©1982
"All Rights Reserved"

Printed in U.S.A.

MOTOROLA POWER TRANSISTORS IN BRIEF

Wide Range of Transistor Specifications

Bipolar transistors, NPNs and PNPs, single and multiple (Darlington) transistor structures, metal and plastic packages, Motorola's inventory of more than 1100 standard (off-the-shelf) power transistors covers the widest range of specifications for virtually every potential applications requirement.

Current Range — 0.5 to 300 Amperes

Voltage Range — 25 to 1500 Volts

Power Dissipation Range — 5 to 500 Watts.

Darlingtons

Consisting of two transistors, up to two resistors, and (up to) two diodes on a single chip, Darlington transistors achieve gain figures up to 20,000 in a single package. Rapid line expansion, and the resulting widespread implementation make Motorola Darlingtons highly cost-effective in a fast growing number of applications.

Chips, Chips, Chips!

Designing a hybrid? Motorola's total repertoire of power transistors is available . . . UNENCAPSULATED: Check with your Motorola Sales representative for price and delivery.

Specials Unlimited

Need a unique transistor with specifications not available off-the-shelf? Chances are Motorola can produce it quickly and inexpensively. Routine use of four major power processes and more than two decades of experience in the pioneering of new structures and geometries provide the insight and capability to meet any required specification within the limits of today's technology.

POWER TRANSISTORS

Index and Cross Reference

The table on the subsequent pages contains an Alphanumeric index of Silicon power transistors currently manufactured and available to the industry.

The column headed "Similar" lists units with characteristics that might represent suitable replacements. In cases where such a replacement is contemplated, the Motorola device data sheet should be carefully compared with one for the device being replaced to determine any variations that could affect circuit performance.

INDEX CROSS-REFERENCE

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N1487		2N5877	1-196	2N3667		2N5881	1-199
2N1488		2N5878	1-196	2N3713	2N3713		1-82
2N1489		2N5877	1-196	2N3714	2N3714		1-82
2N1490		2N5878	1-196	2N3715	2N3715		1-82
2N1702		2N5877	1-196	2N3715JAN	2N3715JAN		1-49
2N3016		2N5337	1-158	2N3715JTX	2N3715JTX		1-49
2N3021		2N3789	1-112	2N3715JTXV	2N3715JTXV		1-49
2N3022		2N3789	1-112	2N3716	2N3716		1-82
2N3023		2N3789	1-112	2N3716JAN	2N3716JAN		1-49
2N3024		2N3791	1-112	2N3716JTX	2N3716JTX		1-49
2N3025		2N3791	1-112	2N3716JTXV	2N3716JTXV		1-49
2N3026		2N3791	1-112	2N3719	2N3719		1-88
2N3054	2N3054		1-58	2N3720	2N3720		1-88
2N3054A	2N3054A		1-58	2N3738	2N3738		1-93
2N3055	2N3055		1-62	2N3739	2N3739		1-93
2N3055A	2N3055A		1-65	2N3739JAN	2N3739JAN		1-49
2N3055H		2N3055A	1-65	2N3739JTX	2N3739JTX		1-49
2N3055JAN		2N5302JAN	1-50	2N3739JTXV	2N3739JTXV		1-49
2N3055SD		2N3055A	1-65	2N3740	2N3740		1-97
2N3055UB		2N3055A	1-65	2N3740A	2N3740A		1-97
2N3076		2N6249	1-257	2N3740JAN	2N3740JAN		1-49
2N3079		2N5838	1-193	2N3740JTX	2N3740JTX		1-49
2N3080		2N6542	1-309	2N3740JTXV	2N3740JTXV		1-49
2N3171		2N3789	1-112	2N3741	2N3741		1-97
2N3172		2N3789	1-112	2N3741A	2N3741A		1-97
2N3173		2N3790	1-112	2N3741JTX	2N3741JTX		1-49
2N3174		2N6226	1-189	2N3741JTXV	2N3741JTXV		1-49
2N3183		2N3789	1-112	2N3766	2N3766		1-100
2N3184		2N3789	1-112	2N3766JAN	2N3766JAN		1-49
2N3185		2N3790	1-112	2N3766JTX	2N3766JTX		1-49
2N3186		2N6226	1-189	2N3766JTXV	2N3766JTXV		1-49
2N3195		2N3789	1-112	2N3767	2N3767		1-100
2N3196		2N3789	1-112	2N3767JAN	2N3767JAN		1-49
2N3197		2N3790	1-112	2N3767JTX	2N3767JTX		1-49
2N3198		2N6226	1-189	2N3767JTXV	2N3767JTXV		1-49
2N3202		2N3719	1-88	2N3771	2N3771		1-104
2N3203		2N3720	1-88	2N3772	2N3772		1-104
2N3204		2N6303	1-88	2N3773	2N3773		1-108
2N3232		2N5877	1-196	2N3788		2N6542	1-309
2N3233		2N5632	1-178	2N3789	2N3789		1-112
2N3234		2N5760	1-189	2N3790	2N3790		1-112
2N3235		2N3055	1-62	2N3791	2N3791		1-112
2N3236		2N5632	1-178	2N3791JAN	2N3791JAN		1-49
2N3237		2N5302	1-154	2N3791JTX	2N3791JTX		1-49
2N3238		2N5882	1-199	2N3791JTXV	2N3791JTXV		1-49
2N3239		2N5882	1-199	2N3792	2N3792		1-112
2N3240		2N5882	1-199	2N3792JAN	2N3792JAN		1-49
2N3418		2N5336	1-158	2N3792JTX	2N3792JTX		1-49
2N3419		2N5336	1-158	2N3792JTXV	2N3792JTXV		1-49
2N3420		2N5336	1-158	2N3863		2N3715	1-82
2N3421		2N5336	1-158	2N3864		2N5632	1-178
2N3441	2N3441		1-69	2N3865		2N5634	1-178
2N3442	2N3442		1-71	2N3867	2N3867		1-88
2N3445	2N3445		1-74	2N3867JAN	2N3867JAN		1-49
2N3446	2N3446		1-74	2N3867JTX	2N3867JTX		1-49
2N3447	2N3447		1-74	2N3867JTXV	2N3867JTXV		1-49
2N3448	2N3448		1-74	2N3867SJAN	2N3867SJAN		1-49
2N3583	2N3583		1-76	2N3867SJTX	2N3867SJTX		1-49
2N3584	2N3584		1-76	2N3867SJTXV	2N3867SJTXV		1-49
2N3585	2N3585		1-76	2N3868	2N3868		1-88

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N3868JAN	2N3868JAN		1-49	2N4910		2N3054*	1-58
2N3868JTX	2N3868JTX		1-49	2N4911		2N3054*	1-58
2N3868JTXV	2N3868JTXV		1-49	2N4912	2N4912		1-131
2N3868SJAN	2N3868SJAN		1-49	2N4913		2N5758*	1-189
2N3868SJTX	2N3868SJTX		1-49	2N4914		2N5758*	1-189
2N3868SJTXV	2N3868SJTXV		1-49	2N4915		2N5758*	1-189
2N3878		2N5428	1-170	2N4918	2N4918		1-134
2N3879		2N5430	1-170	2N4919	2N4919		1-134
2N3902	2N3902		1-116	2N4920	2N4920		1-134
2N3996		2N5347	1-166	2N4921	2N4921		1-138
2N3997		2N5347	1-166	2N4922	2N4922		1-138
2N3998		2N5347	1-166	2N4923	2N4923		1-138
2N3999		2N5347	1-166	2N4998		2N5347	1-166
2N4000		2N5347	1-166	2N4999		2N6187	1-245
2N4001		2N5339	1-158	2N5000		2N5347	1-166
2N4002		2N6274	1-261	2N5001		2N6187	1-245
2N4003		2N6274	1-261	2N5002		2N5347	1-166
2N4070		2N6306	1-274	2N5003		2N6187	1-245
2N4071		2N6306	1-274	2N5004		2N5347	1-166
2N4111		2N3715	1-82	2N5005		2N6187	1-245
2N4113		2N3716	1-82	2N5034		2N3055	1-62
2N4115		2N5347	1-166	2N5035		2N3055	1-62
2N4116		2N5347	1-166	2N5036		2N3055	1-62
2N4231A	2N4231A		1-120	2N5037		2N3055	1-62
2N4232A	2N4232A		1-120	2N5038	2N5038		1-142
2N4233A	2N4233A		1-120	2N5038JAN	2N5038JAN		1-50
2N4240	2N4240		1-76	2N5038JTX	2N5038JTX		1-50
2N4296		2N3738	1-93	2N5038JTXV	2N5038JTXV		1-50
2N4297		2N3738	1-93	2N5039	2N5039		1-142
2N4298		2N6235	1-124	2N5039JAN	2N5039JAN		1-50
2N4299		2N6235	1-124	2N5039JTX	2N5039JTX		1-50
2N4300		2N5337	1-158	2N5039JTXV	2N5039JTXV		1-50
2N4301		2N5337	1-158	2N5050	2N5050		1-144
2N4305		2N5337	1-158	2N5051	2N5051		1-144
2N4307		2N5337	1-158	2N5052	2N5052		1-144
2N4309		2N5339	1-158	2N5067		2N5758*	1-189
2N4311		2N5337	1-158	2N5068		2N5758*	1-189
2N4314		2N3868	1-88	2N5069		2N5758*	1-189
2N4347	2N4347		1-71	2N5083		2N5347	1-166
2N4348		2N5630*	1-174	2N5084		2N5347	1-166
2N4387		2N4898	1-128	2N5085		2N5347	1-166
2N4388		2N4898	1-128	2N5147		2N6191	1-248
2N4398	2N4398		1-124	2N5148		2N5337	1-158
2N4399	2N4399		1-124	2N5149		2N6191	1-248
2N4399JAN	2N4399JAN		1-50	2N5150		2N5337	1-158
2N4399JTX	2N4399JTX		1-50	2N5151		2N6191	1-248
2N4399JTXV	2N4399JTXV		1-50	2N5152		2N5337	1-158
2N4877		2N5337	1-158	2N5153		2N6191	1-248
2N4898	2N4898		1-128	2N5154		2N5337	1-158
2N4899	2N4899		1-128	2N5157		2N6545	1-315
2N4900	2N4900		1-128	2N5190	2N5190		1-146
2N4901		2N6226*	1-189	2N5191	2N5191		1-146
2N4902		2N6226*	1-189	2N5192	2N5192		1-146
2N4903		2N6226*	1-189	2N5193	2N5193		1-150
2N4904		2N6226*	1-189	2N5194	2N5194		1-150
2N4905		2N6226*	1-189	2N5195	2N5195		1-150
2N4906		2N6226*	1-189	2N5202		2N5428	1-170
2N4907		2N3791	1-112	2N5239		2N6306	1-274
2N4908		2N3791	1-112	2N5240		2N6544	1-315
2N4909		2N3792	1-112	2N5241		2N3902*	1-116

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N5264		2N6249	1-257	2N5492		2N6292	1-238
2N5284		2N5347	1-166	2N5493		2N6292	1-238
2N5285		2N5347	1-166	2N5494		2N6290	1-238
2N5286		2N6189	1-245	2N5495		2N6290	1-238
2N5287		2N6189	1-245	2N5496		2N6292	1-238
2N5293		2N6123	1-241	2N5497		2N6292	1-238
2N5294		2N6123	1-241	2N5508		2N5428	1-170
2N5295		2N6121	1-241	2N5539		2N6379	1-285
2N5296		2N6121	1-241	2N5559		2N5633	1-178
2N5297		2N6122	1-241	2N5575		2N5685	1-185
2N5298		2N6122	1-241	2N5578		2N5685	1-185
2N5301	2N5301		1-154	2N5598		2N5428	1-170
2N5302	2N5302		1-154	2N5600		2N5428	1-170
2N5302JAN	2N5302JAN		1-50	2N5602		2N5428	1-170
2N5302JTX	2N5302JTX		1-50	2N5604		2N5430	1-170
2N5302JTXV	2N5302JTXV		1-50	2N5606		2N5428	1-170
2N5303	2N5303		1-154	2N5610		2N5428	1-170
2N5303JAN	2N5303JAN		1-50	2N5612		2N5430	1-170
2N5303JTX	2N5303JTX		1-50	2N5614		2N3448	1-74
2N5303JTXV	2N5303JTXV		1-50	2N5616		2N3448	1-74
2N5326		2N5347	1-166	2N5618		2N3448	1-74
2N5333		2N6303	1-88	2N5629	2N5629		1-174
2N5334		2N5337	1-158	2N5630	2N5630		1-174
2N5335		2N5337	1-158	2N5631	2N5631		1-174
2N5336	2N5336		1-158	2N5632	2N5632		1-178
2N5337	2N5337		1-158	2N5633	2N5633		1-178
2N5338	2N5338		1-158	2N5634	2N5634		1-178
2N5339	2N5339		1-158	2N5651		2N6235	1-254
2N5344	2N5344		1-162	2N5655	2N5655		1-182
2N5345	2N5345		1-162	2N5656	2N5656		1-182
2N5346	2N5346		1-166	2N5657	2N5657		1-182
2N5347	2N5347		1-166	2N5660		2N6233	1-254
2N5348	2N5348		1-166	2N5664		2N6233	1-254
2N5349	2N5349		1-166	2N5665		2N6235	1-254
2N5384		2N6187	1-245	2N5671		2N6338	1-282
2N5385		2N6187	1-245	2N5672		2N6339	1-282
2N5386		2N5038	1-142	2N5678		2N6378	1-285
2N5387		2N6546	1-319	2N5683	2N5683		1-185
2N5388		2N6546	1-319	2N5683JAN	2N5683JAN		1-50
2N5389		2N6546	1-319	2N5683JTX	2N5683JTX		1-50
2N5404		2N6191	1-248	2N5683JTXV	2N5683JTXV		1-50
2N5405		2N6192	1-248	2N5684	2N5684		1-185
2N5406		2N6191	1-248	2N5684JAN	2N5684JAN		1-50
2N5407		2N6193	1-248	2N5684JTX	2N5684JTX		1-50
2N5408		2N6187	1-245	2N5684JTXV	2N5684JTXV		1-50
2N5409		2N6189	1-245	2N5685	2N5685		1-185
2N5410		2N6187	1-245	2N5685JAN	2N5685JAN		1-50
2N5411		2N6189	1-245	2N5685JTX	2N5685JTX		1-50
2N5427	2N5427		1-170	2N5685JTXV	2N5685JTXV		1-50
2N5428	2N5428		1-170	2N5686	2N5686		1-185
2N5429	2N5429		1-170	2N5686JAN	2N5686JAN		1-50
2N5430	2N5430		1-170	2N5686JTX	2N5686JTX		1-50
2N5466		2N6545	1-315	2N5686JTXV	2N5686JTXV		1-50
2N5467		2N6545	1-315	2N5729		2N5337	1-158
2N5477		2N5347	1-166	2N5730		2N5347	1-158
2N5478		2N5347	1-166	2N5733		2N6274	1-261
2N5479		2N5349	1-166	2N5734		2N6338	1-282
2N5480		2N5349	1-166	2N5737		2N5878	1-196
2N5490		2N6290	1-238	2N5738		2N6229	1-178
2N5491		2N6290	1-238	2N5739		2N5878	1-196

*Consult factory if a direct replacement is necessary.
 **To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N5740		2N6229	1-178	2N5983		MJE3055*	1-833
2N5741		2N5883	1-203	2N5984		MJE3055*	1-833
2N5742		2N6029	1-174	2N5985		2N5991*	1-213
2N5743		2N5883	1-203	2N5986	2N5986		1-213
2N5744		MJ4502	1-463	2N5987	2N5987		1-213
2N5745	2N5745		1-124	2N5988	2N5988		1-213
2N5745JAN	2N5745JAN		1-50	2N5989	2N5989		1-213
2N5745JTX	2N5745JTX		1-50	2N5990	2N5990		1-213
2N5745JTXV	2N5745JTXV		1-50	2N5991	2N5991		1-213
2N5758	2N5758		1-189	2N6021		2N6126	1-241
2N5759	2N5759		1-189	2N6022		2N6126	1-241
2N5760	2N5760		1-189	2N6023		2N6124	1-241
2N5804		2N6306	1-274	2N6024		2N6124	1-241
2N5805		2N6542	1-309	2N6025		2N6125	1-241
2N5838	2N5838		1-193	2N6026		2N6125	1-241
2N5839	2N5839		1-193	2N6029	2N6029		1-174
2N5840	2N5840		1-193	2N6030	2N6030		1-174
2N5867		2N3789*	1-112	2N6031	2N6031		1-174
2N5868		2N3790*	1-112	2N6032		2N6275	1-261
2N5869		2N3713*	1-82	2N6033		2N6277	1-261
2N5870		2N3714*	1-82	2N6034	2N6034		1-217
2N5871		2N3789*	1-112	2N6035	2N6035		1-217
2N5872		2N3790*	1-112	2N6036	2N6036		1-217
2N5873		2N3713*	1-82	2N6037	2N6037		1-217
2N5874		2N3714*	1-82	2N6038	2N6038		1-217
2N5875	2N5875		1-196	2N6039	2N6039		1-217
2N5876	2N5876		1-196	2N6040	2N6040		1-221
2N5877	2N5877		1-196	2N6041	2N6041		1-221
2N5878	2N5878		1-196	2N6042	2N6042		1-221
2N5879	2N5879		1-199	2N6043	2N6043		1-221
2N5880	2N5880		1-199	2N6044	2N6044		1-221
2N5881	2N5881		1-199	2N6045	2N6045		1-221
2N5882	2N5882		1-199	2N6049	2N6049		1-225
2N5883	2N5883		1-203	2N6050	2N6050		1-228
2N5884	2N5884		1-203	2N6051	2N6051		1-228
2N5885	2N5885		1-203	2N6051JAN	2N6051JAN		1-50
2N5886	2N5886		1-203	2N6051JTX	2N6051JTX		1-50
2N5929		2N6338	1-282	2N6051JTXV	2N6051JTXV		1-50
2N5930		2N6338	1-282	2N6052	2N6052		1-228
2N5931		2N6341	1-282	2N6052JAN	2N6052JAN		1-50
2N5932		2N6338	1-282	2N6052JTX	2N6052JTX		1-50
2N5933		2N6338	1-282	2N6052JTXV	2N6052JTXV		1-50
2N5935		2N6341	1-282	2N6053	2N6053		1-232
2N5936		2N6338	1-282	2N6054	2N6054		1-232
2N5937		2N6341	1-282	2N6055	2N6055		1-232
2N5954		2N6318	1-278	2N6056	2N6056		1-232
2N5955		2N6317	1-278	2N6057	2N6057		1-228
2N5956		2N6317	1-278	2N6058	2N6058		1-228
2N5970		2N5882	1-199	2N6058JAN	2N6058JAN		1-50
2N5971		2N5882	1-199	2N6058JTX	2N6058JTX		1-50
2N5972		MJ15003	1-720	2N6058JTXV	2N6058JTXV		1-50
2N5974	2N5974		1-207	2N6059	2N6059		1-228
2N5975	2N5975		1-207	2N6059JAN	2N6059JAN		1-50
2N5976	2N5976		1-207	2N6059JTX	2N6059JTX		1-50
2N5977	2N5977		1-210	2N6059JTXV	2N6059JTXV		1-50
2N5978	2N5978		1-210	2N6077	2N6077		1-236
2N5979	2N5979		1-210	2N6078	2N6078		1-236
2N5980		MJE2955*	1-833	2N6079		2N6235	1-254
2N5981		MJE2955*	1-833	2N6098		2N6487	1-301
2N5982		2N5988*	1-213	2N6099		2N6487	1-301

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.



INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N6100		2N6487	1-301	2N6251	2N6251		1-257
2N6101		2N6488	1-301	2N6253		2N5877	1-196
2N6102		2N6488	1-301	2N6254		2N5878	1-196
2N6103		2N6486	1-301	2N6257	2N6257		1-104
2N6106		2N6107	1-238	2N6258		2N5686	1-185
2N6107	2N6107		1-238	2N6259		2N5631	1-174
2N6108		2N6109	1-238	2N6260		2N4231A	1-120
2N6109	2N6109		1-238	2N6261		2N4233A	1-120
2N6110		2N6111	1-238	2N6262		2N5760	1-189
2N6111	2N6111		1-238	2N6263		2N5050	1-144
2N6121	2N6121		1-241	2N6264		2N5051	1-144
2N6122	2N6122		1-241	2N6270		2N6338	1-282
2N6123	2N6123		1-241	2N6271		2N6338	1-282
2N6124	2N6124		1-241	2N6272		2N6338	1-282
2N6125	2N6125		1-241	2N6273		2N6338	1-282
2N6126	2N6126		1-241	2N6274	2N6274		1-261
2N6127		2N6436	1-297	2N6274JAN	2N6274JAN		1-50
2N6128		2N6338	1-282	2N6274JTX	2N6274JTX		1-50
2N6129	2N6129		1-47	2N6274JTXV	2N6274JTXV		1-50
2N6130	2N6130		1-47	2N6275	2N6275		1-261
2N6131	2N6131		1-47	2N6276	2N6276		1-261
2N6132	2N6132		1-47	2N6277	2N6277		1-261
2N6133	2N6133		1-47	2N6277JAN	2N6277JAN		1-50
2N6134	2N6134		1-47	2N6277JTX	2N6277JTX		1-50
2N6175		MPSU10	1-933	2N6277JTXV	2N6277JTXV		1-50
2N6176		MPSU10	1-933	2N6278		2N6274	1-261
2N6177		2N6559	1-333	2N6279		2N6275	1-261
2N6178		MPSU06	1-929	2N6280		2N6276	1-261
2N6179		MPSU05	1-929	2N6281		2N6277	1-261
2N6180		MPSU56	1-946	2N6282	2N6282		1-265
2N6181		MPSU55	1-946	2N6283	2N6283		1-265
2N6186	2N6186		1-245	2N6283JAN	2N6283JAN		1-50
2N6187	2N6187		1-245	2N6283JTX	2N6283JTX		1-50
2N6188	2N6188		1-245	2N6283JTXV	2N6283JTXV		1-50
2N6189	2N6189		1-245	2N6284	2N6284		1-265
2N6190	2N6190		1-248	2N6284JAN	2N6284JAN		1-50
2N6191	2N6191		1-248	2N6284JTX	2N6284JTX		1-50
2N6192	2N6192		1-248	2N6284JTXV	2N6284JTXV		1-50
2N6193	2N6193		1-248	2N6285	2N6285		1-265
2N6211	2N6211		1-251	2N6286	2N6286		1-265
2N6212	2N6212		1-251	2N6286JAN	2N6286JAN		1-50
2N6213	2N6213		1-251	2N6286JTX	2N6286JTX		1-50
2N6226	2N6226		1-189	2N6286JTXV	2N6286JTXV		1-50
2N6227	2N6227		1-189	2N6287	2N6287		1-265
2N6228	2N6228		1-189	2N6287JAN	2N6287JAN		1-50
2N6229	2N6229		1-178	2N6287JTX	2N6287JTX		1-50
2N6230	2N6230		1-178	2N6287JTXV	2N6287JTXV		1-50
2N6231	2N6231		1-178	2N6288	2N6288		1-238
2N6233	2N6233		1-254	2N6289		2N6288	1-238
2N6234	2N6234		1-254	2N6290	2N6290		1-238
2N6235	2N6235		1-254	2N6291		2N6290	1-238
2N6242		MJ13015	1-671	2N6292	2N6292		1-238
2N6243		MJ13334	1-707	2N6293		2N6292	1-238
2N6244		MJ13333	1-707	2N6294	2N6294		1-270
2N6245		MJ13334	1-707	2N6295	2N6295		1-270
2N6246		2N5879	1-199	2N6296	2N6296		1-270
2N6247		2N5880	1-199	2N6297	2N6297		1-270
2N6248		MJ15016	1-65	2N6298	2N6298		1-232
2N6249	2N6249		1-257	2N6298JAN	2N6298JAN		1-49
2N6250	2N6250		1-257	2N6298JTX	2N6298JTX		1-49

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N6298JTXV	2N6298JTXV		1-49	2N6378	2N6378		1-285
2N6299	2N6299		1-232	2N6378JAN	2N6378JAN		1-50
2N6299JAN	2N6299JAN		1-49	2N6378JTX	2N6378JTX		1-50
2N6299JTX	2N6299JTX		1-49	2N6378JTXV	2N6378JTXV		1-50
2N6299JTXV	2N6299JTXV		1-49	2N6379	2N6379		1-285
2N6300	2N6300		1-232	2N6379JAN	2N6379JAN		1-50
2N6300JAN	2N6300JAN		1-49	2N6379JTX	2N6379JTX		1-50
2N6300JTX	2N6300JTX		1-49	2N6379JTXV	2N6379JTXV		1-50
2N6300JTXV	2N6300JTXV		1-49	2N6380		2N6377	1-285
2N6301	2N6301		1-232	2N6381		2N6378	1-285
2N6301JAN	2N6301JAN		1-49	2N6382		2N6379	1-285
2N6301JTX	2N6301JTX		1-49	2N6383	2N6383		1-289
2N6301JTXV	2N6301JTXV		1-49	2N6383JAN	2N6383JAN		1-49
2N6302		2N5630	1-174	2N6383JTX	2N6383JTX		1-49
2N6303	2N6303		1-88	2N6383JTXV	2N6383JTXV		1-49
2N6306	2N6306		1-274	2N6384	2N6384		1-289
2N6306JAN	2N6306JAN		1-49	2N6384JAN	2N6384JAN		1-49
2N6306JTX	2N6306JTX		1-49	2N6384JTX	2N6384JTX		1-49
2N6307	2N6307		1-274	2N6384JTXV	2N6384JTXV		1-49
2N6308	2N6308		1-274	2N6385	2N6385		1-289
2N6308JAN	2N6308JAN		1-49	2N6385JAN	2N6385JAN		1-49
2N6308JTX	2N6308JTX		1-49	2N6385JTX	2N6385JTX		1-49
2N6312	2N6312		1-120	2N6385JTXV	2N6385JTXV		1-49
2N6313	2N6313		1-120	2N6386	2N6386		1-293
2N6314	2N6314		1-120	2N6387	2N6387		1-293
2N6315	2N6315		1-278	2N6388	2N6388		1-293
2N6316	2N6316		1-278	2N6406		MJE171	1-797
2N6317	2N6317		1-278	2N6407		MJE172	1-797
2N6318	2N6318		1-278	2N6408		MJE181*	1-797
2N6322		MJ10015	1-537	2N6409		MJE182*	1-797
2N6323		MJ10015	1-537	2N6410		MJE200*	1-801
2N6324		MJ10015	1-537	2N6411		MJE210	1-801
2N6325		MJ10015	1-537	2N6412		MJE180	1-797
2N6326	2N6326		1-31	2N6413		MJE181	1-797
2N6327	2N6327		1-31	2N6414		MJE170	1-797
2N6328	2N6328		1-31	2N6415		MJE171	1-797
2N6329	2N6329		1-31	2N6416		MJE243	1-807
2N6330	2N6330		1-31	2N6417		MJE243	1-807
2N6331	2N6331		1-31	2N6418		MJE253	1-807
2N6338	2N6338		1-282	2N6419		MJE253	1-807
2N6338JAN	2N6338JAN		1-50	2N6420	2N6420		1-76
2N6338JTX	2N6338JTX		1-50	2N6421	2N6421		1-76
2N6338JTXV	2N6338JTXV		1-50	2N6422	2N6422		1-76
2N6339	2N6339		1-282	2N6423	2N6423		1-76
2N6340	2N6340		1-282	2N6424	2N6424		1-93
2N6341	2N6341		1-282	2N6425	2N6425		1-93
2N6341JAN	2N6341JAN		1-50	2N6436	2N6436		1-297
2N6341JTX	2N6341JTX		1-50	2N6437	2N6437		1-297
2N6341JTXV	2N6341JTXV		1-50	2N6437JAN	2N6437JAN		1-50
2N6354		2N6339	1-282	2N6437JTX	2N6437JTX		1-50
2N6355		2N6057	1-228	2N6437JTXV	2N6437JTXV		1-50
2N6356		2N6057	1-228	2N6438	2N6438		1-297
2N6357		2N6058	1-228	2N6438JAN	2N6438JAN		1-50
2N6358		2N6058	1-228	2N6438JTX	2N6438JTX		1-50
2N6359		2N5885	1-203	2N6438JTXV	2N6438JTXV		1-50
2N6371		2N6569	1-336	2N6465		MJ3247	1-457
2N6372		2N6316	1-278	2N6466		MJ3247	1-457
2N6373		2N6315	1-278	2N6467		MJ3237	1-457
2N6374		2N6315	1-278	2N6468		MJ3237	1-457
2N6377	2N6377		1-285	2N6469		2N5879	1-199

*Consult factory if a direct replacement is necessary.
 **To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2N6470		2N5881	1-199	2N6576	2N6576		1-340
2N6471		2N5881	1-199	2N6577	2N6577		1-340
2N6472		2N5882	1-199	2N6578	2N6578		1-340
2N6473		FT317	1-46	2N6579		MJ13080	1-683
2N6474		FT317A	1-46	2N6580		MJ13080	1-683
2N6475		FT417	1-46	2N6581		MJ16004	1-735
2N6476		FT417A	1-46	2N6582		MJ13080	1-683
2N6477		FT317A	1-46	2N6583		MJ13080	1-683
2N6478		FT317B	1-46	2N6584		MJ16008	1-750
2N6486	2N6486		1-301	2N6591	2N6591		1-343
2N6487	2N6487		1-301	2N6592	2N6592		1-343
2N6488	2N6488		1-301	2N6593	2N6593		1-343
2N6489	2N6489		1-301	2N6594	2N6594		1-347
2N6490	2N6490		1-301	2N6609	2N6609		1-108
2N6491	2N6491		1-301	2N6648	2N6648		1-289
2N6492		2N6055	1-232	2N6648JAN	2N6648JAN		1-49
2N6493		2N6056	1-232	2N6648JTX	2N6648JTX		1-49
2N6494		2N6056	1-232	2N6648JTXV	2N6648JTXV		1-49
2N6495		2N6316	1-278	2N6649	2N6649		1-289
2N6496		2N6339	1-282	2N6649JAN	2N6649JAN		1-49
2N6497	2N6497		1-305	2N6649JTX	2N6649JTX		1-49
2N6498	2N6498		1-305	2N6649JTXV	2N6649JTXV		1-49
2N6499	2N6499		1-305	2N6650	2N6650		1-289
2N6500		2N5430	1-170	2N6650JAN	2N6650JAN		1-49
2N6510		2N6306	1-274	2N6650JTX	2N6650JTX		1-49
2N6511		2N6306	1-274	2N6650JTXV	2N6650JTXV		1-49
2N6512		2N6544	1-315	2N6653		MJ13332	1-707
2N6513		2N6545	1-315	2N6654		MJ13332	1-707
2N6514		2N6544	1-315	2N6655		MJ13333	1-707
2N6530		TIP101	1-975	2N6666	2N6666		1-351
2N6531		TIP102	1-975	2N6667	2N6667		1-351
2N6532		TIP102	1-975	2N6668	2N6668		1-351
2N6534		2N6301	1-232	2N6669		MJE15028	1-909
2N6535		TIP102	1-975	2N6671		2N6544	1-315
2N6536		TIP102	1-975	2N6672		MJ13080	1-683
2N6542	2N6542		1-309	2N6673		MJ13080	1-683
2N6543	2N6543		1-309	2N6674		MJ13090	1-689
2N6544	2N6544		1-315	2N6675		MJ13090	1-689
2N6545	2N6545		1-315	2N6676	2N6676		1-355
2N6546	2N6546		1-319	2N6677	2N6677		1-355
2N6546JAN	2N6546JAN		1-50	2N6678	2N6678		1-355
2N6546JTX	2N6546JTX		1-50	2N6833	2N6833		1-359
2N6547	2N6547		1-319	2N6834	2N6834		1-359
2N6547JAN	2N6547JAN		1-50	2N6835	2N6835		1-367
2N6547JTX	2N6547JTX		1-50	2N6836	2N6836		1-374
2N6548	2N6548		1-323	2N6837	2N6837		1-381
2N6549	2N6549		1-323	2SA483		2N6420	1-76
2N6551	2N6551		1-326	2SA489		2N6126	1-241
2N6552	2N6552		1-326	2SA490		2N6125	1-241
2N6553	2N6553		1-326	2SA496		2N4918	1-134
2N6554	2N6554		1-330	2SA505		2N4919	1-134
2N6555	2N6555		1-330	2SA566		2N6420	1-76
2N6556	2N6556		1-330	2SA613		2N4899	1-128
2N6557	2N6557		1-333	2SA614		2N4900	1-128
2N6558	2N6558		1-333	2SA616		2N3741	1-97
2N6559	2N6559		1-333	2SA623		D41E1	1-411
2N6569	2N6569		1-336	2SA624		D41E5	1-411
2N6573		2N6546	1-319	2SA626		2N6226	1-189
2N6574		2N6546	1-319	2SA627		2N6226	1-189
2N6575		2N6547	1-319	2SA633		D41E1	1-411

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SA634		D41E5	1-411	2SA897		MPSU55	1-946
2SA635		D41D7	1-407	2SA898		MJE350	1-815
2SA636		2N6556	1-330	2SA899		MJE210	1-801
2SA645		D41D10	1-407	2SA900		MJ15016	1-65
2SA646		2N6556	1-330	2SA907		MJ15002	1-717
2SA647		2N6556	1-330	2SA908		MJ15023	1-728
2SA648		2N6230	1-178	2SA909		2N4918	1-134
2SA652		2N6420	1-76	2SA922		MJE350	1-815
2SA653		2N6420	1-76	2SA939		MJE15031	1-909
2SA656		2N6228	1-189	2SA940			
2SA657		2N6226	1-189	2SA949		MJE15031	1-909
2SA658		2N6226	1-189	2SA957		MJE15031	1-909
2SA663		2N6226	1-189	2SA958		MJE15031	1-909
2SA670		2N6125	1-241	2SA962		MPSU55	1-946
2SA671		2N6125	1-241	2SA963		MJE171	1-797
2SA679		MJ15016	1-65	2SA965		MJE15029	1-909
2SA680		2N5880	1-199	2SA966		TIP32	1-957
2SA681		MJE253	1-807	2SA968		MJE15031	1-909
2SA682		MJE253	1-807	2SA969		MJ3238	1-457
2SA698		MDS60	1-439	2SA971		2N6609	1-108
2SA699		D41E5	1-411	2SA980		2N6229	1-178
2SA700		TIP30	1-955	2SA981		2N6230	1-178
2SA703		D41E1	1-411	2SA982		2N6231	1-178
2SA706		MPSU55	1-946	2SA1001		2N6438	1-297
2SA714		2N6228	1-189	2SA1002		2N6438	1-297
2SA715		MJE170	1-797	2SA1003		2N6438	1-297
2SA738		MJE170	1-797	2SA1007		2N6231	1-178
2SA739		MJ6502	1-467	2SA1008		TIP32C	1-957
2SA755		2N6125	1-241	2SA1010		TIP42C	1-967
2SA756		2N6226	1-189	2SA1011		MJE15031	1-909
2SA757		2N6227	1-189	2SA1012		TIP42A	1-967
2SA758		2N6228	1-189	2SA1020		TIP32	1-957
2SA762		2N6211	1-251	2SA1040		2N6438	1-297
2SA764		2N6317	1-278	2SA1041		2N6438	1-297
2SA765		2N6318	1-278	2SA1042		2N6436	1-297
2SA766		2N6420	1-76	2SA1043		2N6438	1-297
2SA768		2N6125	1-241	2SA1044		2N6436	1-297
2SA769		2N6126	1-241	2SA1045		2N6052	1-228
2SA770		2N6109	1-238	2SA1046		2N6052	1-228
2SA771		2N6107	1-238	2SA1063		2N6228	1-189
2SA775		TIP30C	1-955	2SA1064		2N6231	1-178
2SA779		2N4918	1-134	2SA1065		2N6231	1-178
2SA780		2N4919	1-134	2SA1067		2N6230	1-178
2SA794		MJE253	1-807	2SA1068		2N6231	1-178
2SA795		MJE253	1-807	2SA1069		TIP42B	1-967
2SA807		2N3789	1-112	2SA1110		MJE350	1-815
2SA808		2N3790	1-112	2SA1111		MJE15031	1-909
2SA814		TIP30C	1-955	2SA1112		MJE15031	1-909
2SA815		TIP30C	1-955	2SB502		2N3741	1-97
2SA816		TIP30B	1-955	2SB503		2N3741	1-97
2SA818		MPSU60	1-950	2SB506		2N6228	1-189
2SA835		MPSU60	1-950	2SB507		2N6125	1-241
2SA837		2N6226	1-189	2SB509		2N6126	2-241
2SA839		TIP32C	1-957	2SB511		TIP32	1-957
2SA843		MJE15031	1-909	2SB513		2N6126	1-241
2SA861		MPSU51	1-942	2SB514		TIP32A	1-957
2SA877		2N5876	1-196	2SB515		TIP32A	1-957
2SA878		2N6230	1-178	2SB518		2N6226	1-189
2SA882		2N6231	1-178	2SB519		2N6227	1-189
2SA887		D41E7	1-411	2SB520		2N6228	1-189

1.1

*Consult factory if a direct replacement is necessary.
 **To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SB521		TIP42A	1-967	2SB648		MJE350	1-815
2SB522		TIP42A	1-967	2SB649		MJE350	1-815
2SB523		2N5193	1-150	2SB653		2N6227	1-189
2SB524		2N5194	1-150	2SB654		2N6227	1-189
2SB526		2N4920	1-134	2SB655		MJ15002	1-717
2SB527		2N4920	1-134	2SB656		MJ15002	1-717
2SB528		2N4920	1-134	2SB668		TIP32A	1-957
2SB529		2N5193	1-150	2SB669		TIP32B	1-957
2SB530		2N6230	1-178	2SB673		2N6042	1-221
2SB531		2N6226	1-189	2SB674		2N6041	1-221
2SB532		2N6226	1-189	2SB675		2N6040	1-221
2SB536		2N6126	1-241	2SB676		TIP127	1-982
2SB537		2N6126	1-241	2SB677		TIP125	1-982
2SB539		2N6231	1-178	2SB679		TIP117	1-979
2SB541		2N6230	1-178	2SB681		MJ15002	1-717
2SB546		MJE15031	1-909	2SB689		TIP42C	1-967
2SB547		MJE15031	1-909	2SB690		TIP42C	1-967
2SB548		2N4920	1-134	2SB691		MJE4352	1-839
2SB549		2N4920	1-134	2SB692		MJE4352	1-839
2SB552		MJ15023	1-728	2SB693		2N6287	1-265
2SB554		MJ15023	1-728	2SB694		MJ11015	1-636
2SB555		MJ15012	1-723	2SB695		MJE4352	1-839
2SB556		MJ15012	1-723	2SB696		2N6231	1-178
2SB557		2N6230	1-178	2SB697		MJ15002	1-717
2SB558		2N6229	1-178	2SB707		2N6107	1-238
2SB559		2N4918	1-134	2SB708		2N6107	1-238
2SB565		2N6125	1-241	2SB711		2N6041	1-221
2SB566		2N6126	1-241	2SB712		2N6042	1-221
2SB567		MJE15031	1-909	2SB713		MJE4352	1-839
2SB568		MJE15031	1-909	2SB717		MJE350	1-815
2SB569		MJE3310	1-835	2SB718		MJE350	1-815
2SB570		MJE3311	1-835	2SB719		MJE15031	1-909
2SB571		MJE3312	1-835	2SB720		MJE15031	1-909
2SB572		2N5193	1-150	2SB722		MJ15002	1-717
2SB573		2N5194	1-150	2SB723		MJ15023	1-728
2SB574		2N5195	1-150	2SB724		TIP32A	1-957
2SB575		2N5193	1-150	2SB727		MJE15029	1-909
2SB576		2N5194	1-150	2SB743		MJE170	1-797
2SB577		2N5195	1-150	2SB744		MJE172	1-797
2SB578		MJE2955	1-833	2SB750		TIP115	1-979
2SB579		2N5975	1-207	2SB751		MJE703T	1-823
2SB580		2N5976	1-207	2SB753		TIP42C	1-967
2SB581		2N5976	1-207	2SB754		2N6109	1-238
2SB582		MJE6040	1-221	2SB772		MJE170	1-797
2SB583		MJE6041	1-221	2SC41		MJ410	1-443
2SB584		MJE6042	1-221	2SC42		MJ410	1-443
2SB585		2N6053	1-232	2SC42A		MJ410	1-443
2SB586		2N6054	1-232	2SC43		2N4347	1-71
2SB587		2N6050	1-228	2SC44		2N4347	1-71
2SB588		2N6051	1-228	2SC101		2N5050	1-144
2SB589		2N6052	1-228	2SC161		2N3447	1-74
2SB595		TIP42C	1-967	2SC240		2N4347	1-71
2SB596		2N6126	1-241	2SC241		2N3447	1-74
2SB600		MJ15012	1-723	2SC242		2N4347	1-71
2SB604		2N6126	1-241	2SC243		MJ410	1-443
2SB628		MJE15031	1-909	2SC244		2N3447	1-74
2SB630		MJE15031	1-909	2SC245		2N4347	1-71
2SB631		2N4920	1-134	2SC246		MJ410	1-443
2SB632		2N4918	1-134	2SC270		MJ411	1-443
2SB633		TIP42C	1-967	2SC407		MJ15011	1-723

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SC408		MJ15011	1-723	2SC783		2N3738	1-93
2SC409		2N6249	1-257	2SC789		2N6123	1-241
2SC410		2N6249	1-257	2SC790		TIP31A	1-957
2SC411		2N6546	1-319	2SC791		2N5050	1-144
2SC412		2N6546	1-319	2SC792		2N5840	1-193
2SC431		2N6341	1-282	2SC793		2N5758	1-189
2SC432		2N6341	1-282	2SC794		2N5758	1-189
2SC433		MJ15022	1-725	2SC795		2N3739	1-93
2SC434		MJ15022	1-725	2SC806		MJ431	1-445
2SC435		MJ10000	1-495	2SC807		MJ413	1-445
2SC436		MJ10000	1-495	2SC808		MJ411	1-443
2SC483		2N3583	1-76	2SC825		2N3585	1-76
2SC487		2N3583	1-76	2SC833		2N6235	1-254
2SC488		2N6233	1-254	2SC840		2N5050	1-144
2SC489		2N3441	1-69	2SC840A		2N5051	1-144
2SC490		2N3766	1-100	2SC861		MJ3029	1-453
2SC491		2N5050	1-144	2SC862		MJ3030	1-453
2SC492		2N4347	1-71	2SC867		2N3739	1-93
2SC493		2N4347	1-71	2SC884		2N5050	1-144
2SC494		2N3447	1-71	2SC885		2N6307	1-274
2SC495		2N4923	1-138	2SC886		2N6306	1-274
2SC496		2N4921	1-138	2SC887		MJ410	1-443
2SC508		2N6233	1-254	2SC888		MJ410	1-443
2SC515		2N3739	1-93	2SC889		MJ410	1-443
2SC518		2N3448	1-74	2SC895		2N3441	1-69
2SC518A		2N3448	1-74	2SC897		2N5760	1-189
2SC519		2N5759	1-189	2SC898		2N5760	1-189
2SC519A		2N5760	1-189	2SC901		2N6306	1-274
2SC520		2N3448	1-74	2SC901A		2N6306	1-274
2SC520A		2N3448	1-74	2SC902		2N5634	1-178
2SC521		2N3447	1-74	2SC931		MJE205	1-805
2SC521A		2N3448	1-74	2SC932		2N5977	1-210
2SC558		MJ3029	1-453	2SC935		2N5840	1-193
2SC582		2N3739	1-93	2SC936		BU204	1-388
2SC586		MJ410	1-443	2SC937		BU204	1-388
2SC642		BU204	1-388	2SC939		MJ15001	1-717
2SC643		BU204	1-388	2SC940		2N6249	1-257
2SC646		2N3447	1-74	2SC961		2N5759	1-189
2SC647		2N3448	1-74	2SC962		2N5758	1-189
2SC664		2N5758	1-189	2SC981		2N5430	1-170
2SC665		2N5760	1-189	2SC999		BU205	1-388
2SC675		2N6306	1-274	2SC1004		BU204	1-388
2SC676		2N6306	1-274	2SC1004A		BU205	1-388
2SC677		2N6306	1-274	2SC1005		BU207	1-393
2SC678		2N6306	1-274	2SC1013		MDS26	1-437
2SC679		2N3585	1-76	2SC1014		MDS27	1-437
2SC680		2N5052	1-144	2SC1025		2N6233	1-254
2SC681		MJ15011	1-723	2SC1030		2N5760	1-189
2SC685		2N3739	1-93	2SC1031		2N3585	1-76
2SC687		MJ410	1-443	2SC1034		BU204	1-388
2SC736		2N4347	1-71	2SC1046		BU207	1-393
2SC758		2N6307	1-274	2SC1050		MJ411	1-443
2SC759		2N6306	1-274	2SC1051		2N5760	1-189
2SC760		2N6306	1-274	2SC1055		2N5430	1-170
2SC768		2N3055	1-62	2SC1059		2N3739	1-93
2SC769		2N5633	1-178	2SC1060		TIP31A	1-957
2SC770		MJ15011	1-723	2SC1061		TIP31A	1-957
2SC771		MJ15011	1-723	2SC1078		BU204	1-388
2SC779		2N3739	1-93	2SC1079		MJ15001	1-717
2SC782		2N3739	1-93	2SC1080		MJ15001	1-717

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SC1086		BU207	1-393	2SC1295		BU204	1-388
2SC1088		MJE3439	1-837	2SC1304		2N3739	1-93
2SC1089		MJE3439	1-837	2SC1309		BU207	1-393
2SC1096		MDS26	1-437	2SC1316		MJ13005	1-881
2SC1098		2N6552	1-326	2SC1322		2N6250	1-257
2SC1099		BU207	1-393	2SC1325		MJ12005	1-657
2SC1100		BU207	1-393	2SC1343		MJ15011	1-723
2SC1101		BU204	1-388	2SC1348		BU207	1-393
2SC1102		2N3739	1-93	2SC1358		BU208	1-393
2SC1104		2N3585	1-76	2SC1367		BU204	1-388
2SC1105		2N3739	1-93	2SC1381		MJE182	1-797
2SC1106		2N5840	1-193	2SC1382		MJE182	1-797
2SC1107		2N6123	1-241	2SC1391		2N3739	1-93
2SC1108		2N6123	1-241	2SC1402		2N5634	1-178
2SC1109		2N6123	1-241	2SC1403		2N5634	1-178
2SC1110		2N6123	1-241	2SC1409		TIP47	1-971
2SC1111		2N5634	1-178	2SC1410		TIP47	1-971
2SC1112		2N5634	1-178	2SC1413		BU207	1-393
2SC1113		MJ3247	1-457	2SC1418		TIP31	1-957
2SC1114		2N6542	1-309	2SC1419		TIP31	1-957
2SC1115		2N5634	1-178	2SC1429		MPSU01	1-921
2SC1116		MJ15011	1-723	2SC1431		2N5050	1-144
2SC1124		MPSU04	1-925	2SC1433		MJ411	1-443
2SC1125		MPSU10	1-933	2SC1434		2N6546	1-319
2SC1130		2N6543	1-309	2SC1436		2N6249	1-257
2SC1131		2N6542	1-309	2SC1440		MJ15001	1-717
2SC1132		BU207	1-393	2SC1441		2N6249	1-257
2SC1140		2N6547	1-319	2SC1444		2N5428	1-170
2SC1141		2N6546	1-319	2SC1445		2N5430	1-170
2SC1142		MJ13015	1-671	2SC1447		TIP47	1-971
2SC1143		MJ13014	1-671	2SC1448		TIP47	1-971
2SC1151		BU204	1-388	2SC1449		MJE180	1-797
2SC1152		2N5840	1-193	2SC1450		2N3583	1-76
2SC1153		BU204	1-388	2SC1454		MJ411	1-443
2SC1154		MJ12003	1-649	2SC1456		2N3739	1-93
2SC1155		D40D13	1-407	2SC1463		2N6543	1-309
2SC1156		2N6543	1-309	2SC1466		2N3585	1-76
2SC1157		2N6553	1-326	2SC1467		MJ13005	1-881
2SC1160		2N3738	1-93	2SC1468		MJ13091	1-689
2SC1161		2N3738	1-93	2SC1469		MJ13091	1-689
2SC1162		MJE180	1-797	2SC1477		MJ10006	1-513
2SC1167		BU204	1-388	2SC1501		MJE3439	1-837
2SC1168		2N3739	1-93	2SC1504		MJ13005	1-881
2SC1170		BU207	1-393	2SC1505		TIP48	1-971
2SC1170A		BU208	1-393	2SC1506		TIP48	1-971
2SC1171		BU204	1-388	2SC1507		TIP48	1-971
2SC1172		BU208	1-393	2SC1514		MJE3439	1-837
2SC1173		TIP31	1-957	2SC1516		MJE3300	1-835
2SC1174		MJ12003	1-649	2SC1517		2N4922	1-138
2SC1184		BU204	1-388	2SC1519		2N6557	1-333
2SC1185		2N5840	1-193	2SC1520		2N6557	1-333
2SC1195		2N5838	1-193	2SC1521		2N6557	1-333
2SC1224		2N6591	1-343	2SC1576		MJ13091	1-689
2SC1226		2N6548	1-323	2SC1577		MJ13091	1-689
2SC1227		MJ10006	1-513	2SC1578		MJ10014	1-531
2SC1228		MJ13091	1-689	2SC1579		MJ10013	1-531
2SC1229		MJ10006	1-513	2SC1580		MJ10014	1-531
2SC1237		TIP31B	1-957	2SC1584		2N6249	1-257
2SC1243		D40K3	1-415	2SC1585		2N6249	1-257
2SC1292		2N5840	1-193	2SC1586		2N6250	1-257

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SC1609		2N6340	1-282	2SC1942		MJ12003	1-649
2SC1610		2N6341	1-282	2SC1983		TIP111	1-979
2SC1617		MJ411	1-443	2SC1984		TIP112	1-979
2SC1618		2N5758	1-189	2SC1985		TIP41B	1-967
2SC1619		2N5758	1-189	2SC1986		TIP41C	1-967
2SC1628		MPSU04	1-925	2SC2024		2N4923	1-138
2SC1629		MJ1001	1-449	2SC2027		MJ12005	1-657
2SC1630		MPSU04	1-925	2SC2068		D40N4	1-419
2SC1664		2N6300	1-232	2SC2071		MJE3440	1-837
2SC1667		2N5758	1-189	2SC2073		TIP47	1-971
2SC1669		TIP47	1-971	2SC2080		MJE180	1-797
2SC1672		2N6341	1-282	2SC2085		MJE2361T	1-829
2SC1683		TIP47	1-971	2SC2121		MJ411	1-443
2SC1722		TIP48	1-971	2SC2122		MJ431	1-445
2SC1723		TIP48	1-971	2SC2123		MJ10014	1-531
2SC1728		MPSU07	1-931	2SC2126		MJE13004	1-881
2SC1749		MJE340	1-811	2SC2127		2N6249	1-257
2SC1755		MJE2360T	1-829	2SC2128		MJ10015	1-537
2SC1756		MJE2360T	1-829	2SC2138		MJ13091	1-689
2SC1757		MJE2360T	1-829	2SC2139		MJ13091	1-689
2SC1760		MPSU07	1-931	2SC2140		MJ13091	1-689
2SC1761		MPSU01	1-921	2SC2147		MJ10015	1-537
2SC1768		MJ3041	1-455	2SC2148		MJ13091	1-689
2SC1777		2N5882	1-199	2SC2151		MJ10014	1-531
2SC1782		MJ15001	1-717	2SC2159		MJ10015	1-537
2SC1783		2N6249	1-257	2SC2167		MJE15030	1-909
2SC1784		MJ15001	1-717	2SC2168		MJE15030	1-909
2SC1785		2N6249	1-257	2SC2189		MJ15001	1-717
2SC1786		2N6250	1-257	2SC2190		2N6545	1-315
2SC1818		2N6340	1-282	2SC2191		2N6547	1-319
2SC1819		MJE2361T	1-829	2SC2198		2N6301	1-232
2SC1826		TIP41B	1-967	2SC2199		MJ11018	1-638
2SC1827		TIP41C	1-967	2SC2204		MJ10016	1-537
2SC1829		MJ3041	1-455	2SC2209		MJE181	1-797
2SC1830		2N6578	1-340	2SC2220		MJ10016	1-537
2SC1831		2N6056	1-232	2SC2229		TIP47	1-971
2SC1832		MJ10009	1-519	2SC2230		TIP47	1-971
2SC1846		MJE180	1-797	2SC2233		2N6497	1-305
2SC1847		MJE181	1-797	2SC2235		TIP47	1-971
2SC1848		D40E7	1-411	2SC2236		TIP31	1-957
2SC1866		2N5760	1-189	2SC2238		TIP47	1-971
2SC1868		MJ13090	1-689	2SC2239		2N5052	1-144
2SC1869		2N5634	1-178	2SC2242		MJE2361T	1-829
2SC1870		2N6546	1-319	2SC2243		2N6543	1-309
2SC1875		MJ12003	1-649	2SC2244		2N6545	1-315
2SC1880		TIP112	1-979	2SC2245		MJ13091	1-689
2SC1881		TIP110	1-979	2SC2246		2N6547	1-319
2SC1883		TIP122	1-982	2SC2247		2N6543	1-309
2SC1884		2N6301	1-232	2SC2248		2N6545	1-315
2SC1891		BU204	1-388	2SC2249		MJ10015	1-537
2SC1892		BU205	1-388	2SC2250		MJ10016	1-537
2SC1893		MJ12003	1-649	2SC2256		2N6249	1-257
2SC1894		BU208	1-393	2SC2260		2N6249	1-257
2SC1895		MJ12005	1-657	2SC2261		2N6249	1-257
2SC1896		MJ12005	1-657	2SC2262		2N6249	1-257
2SC1903		MJE341	1-813	2SC2270		2N5194	1-150
2SC1904		MJE341	1-813	2SC2278		MJE3439	1-837
2SC1905		MJE2361T	1-829	2SC2292		MJ13091	1-689
2SC1922		MJ12003	1-649	2SC2293		MJ13091	1-689
2SC1929		TIP48	1-971	2SC2298		MJE270	1-42

1.1

*Consult factory if a direct replacement is necessary.
 **To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SC2311		2N4922	1-138	2SD18		MJ15011	1-723
2SC2321		2N5634	1-178	2SD24		2N3739	1-93
2SC2322		MJ15015	1-65	2SD26		2N5758	1-189
2SC2323		MJ15001	1-717	2SD26A		2N5758	1-189
2SC2324		2N6038	1-217	2SD26B		2N5758	1-189
2SC2331		MJE13004	1-881	2SD26C		2N5760	1-189
2SC2333		MJE13005	1-881	2SD28		2N3767	1-100
2SC2334		MJE15030	1-909	2SD29		2N3767	1-100
2SC2335		MJE13007	1-887	2SD041		2N3716	1-82
2SC2337		2N5634	1-178	2SD45		2N5760	1-189
2SC2344		TIP47	1-971	2SD46		2N5760	1-189
2SC2354		2N3739	1-93	2SD47		2N5758	1-189
2SC2356		MJ13091	1-689	2SD49		2N5050	1-144
2SC2357		MJ12010	1-659	2SD50		2N5758	1-189
2SC2358		MJ12010	1-659	2SD51		2N5758	1-189
2SC2359		MJ13005	1-881	2SD52		2N5758	1-189
2SC2366		MJ10016	1-537	2SD53		2N5759	1-189
2SC2371		MJE3439	1-837	2SD55		2N6328	1-38
2SC2373		MJE13006	1-887	2SD56		2N3738	1-93
2SC2388		2N6543	1-309	2SD57		2N3766	1-100
2SC2397		MJE3055T	1-833	2SD58		2N3766	1-100
2SC2402		2N6546	1-319	2SD60		2N5760	1-189
2SC2403		MJ10015	1-537	2SD67		2N5759	1-189
2SC2428		2N6249	1-257	2SD68		2N5758	1-189
2SC2429		MJ16010	1-765	2SD69		2N5760	1-189
2SC2430		2N5633	1-178	2SD70		2N3766	1-100
2SC2431		MJ15015	1-65	2SD71		2N5050	1-144
2SC2432		2N5882	1-199	2SD73		2N5758	1-189
2SC2433		MJ11016	1-636	2SD74		2N5760	1-189
2SC2434		2N6327	1-38	2SD80		2N5758	1-189
2SC2435		2N6059	1-228	2SD81		2N5758	1-189
2SC2436		2N6059	1-228	2SD82		2N5758	1-189
2SC2442		MJ10016	1-537	2SD83		2N5760	1-189
2SC2443		MJ10016	1-537	2SD84		MJ15011	1-723
2SC2448		MJ13091	1-689	2SD88		2N5758	1-189
2SC2449		MJ13091	1-689	2SD90		2N3766	1-100
2SC2450		MJ13091	1-689	2SD91		2N3766	1-100
2SC2451		MJ13091	1-689	2SD92		2N3583	1-76
2SC2452		MJ13091	1-689	2SD93		2N5051	1-144
2SC2453		MJ13091	1-689	2SD94		2N5052	1-144
2SC2482		MJE2361T	1-829	2SD102		2N3583	1-76
2SC2487		2N5634	1-178	2SD103		2N5050	1-144
2SC2488		2N5634	1-178	2SD107		2N6056	1-232
2SC2489		2N5634	1-178	2SD108		2N6056	1-232
2SC2492		2N5633	1-178	2SD110		2N5634	1-178
2SC2493		2N5634	1-178	2SD111		2N5632	1-178
2SC2500		TIP31	1-957	2SD113		MJ802	1-447
2SC2516		2N6497	1-305	2SD114		2N5686	1-185
2SC2534		MJE13003	1-875	2SD116		2N5758	1-189
2SC2535		MJE13005	1-881	2SD117		2N5760	1-189
2SC2536		2N6499	1-305	2SD118		2N5760	1-189
2SC2541 (T0218)				2SD119		2N5758	1-189
2SC2562		MJ13091	1-689	2SD124		2N5758	1-189
2SC2569		TIP42A	1-967	2SD124A		2N5758	1-189
2SC2590		2N5760	1-189	2SD125		2N5758	1-189
2SD12		MJE341	1-813	2SD125A		2N5758	1-189
2SD15		2N5758	1-189	2SD126		2N5760	1-189
2SD16		2N5758	1-189	2SD129		2N3767	1-100
2SD17		2N5758	1-189	2SD130		2N3766	1-100
		2N5760	1-189	2SD131		2N5758	1-189

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SD132		2N6338	1-282	2SD241		2N3766	1-100
2SD138		2N3738	1-93	2SD242		2N3767	1-100
2SD139		2N3739	1-93	2SD243		MJ3247	1-457
2SD141		2N3766	1-100	2SD244		MJ3248	1-457
2SD142		2N3766	1-100	2SD246		BU208	1-393
2SD143		2N3767	1-100	2SD247		2N5758	1-189
2SD144		2N3767	1-100	2SD249		2N5302	1-154
2SD146		2N4912	1-131	2SD250		2N6328	1-38
2SD147		2N4912	1-131	2SD251		2N5052	1-144
2SD148		2N4912	1-131	2SD254		2N3767	1-100
2SD150		2N3583	1-76	2SD255		2N3767	1-100
2SD151		2N5632	1-178	2SD256		2N3766	1-100
2SD152		2N3583	1-76	2SD257		2N3767	1-100
2SD154		2N3767	1-100	2SD258		MJ3247	1-457
2SD155		2N3767	1-100	2SD259		MJ3248	1-457
2SD156		2N3738	1-93	2SD260		2N5758	1-189
2SD157		2N3739	1-93	2SD262		2N6546	1-319
2SD158		2N3738	1-93	2SD265		2N6545	1-315
2SD159		2N3739	1-93	2SD266		2N6545	1-315
2SD161		2N5633	1-178	2SD271		MJE13005	1-881
2SD163		2N3715	1-82	2SD272		MJE13005	1-881
2SD164		2N5632	1-178	2SD273		2N6545	1-315
2SD165		2N5634	1-178	2SD274		2N6545	1-315
2SD166		MJ15011	1-723	2SD283		MJ3247	1-457
2SD168		2N6385	1-289	2SD284		MJ3247	1-457
2SD171		2N6543	1-309	2SD285		MJ3247	1-457
2SD172		2N5877	1-196	2SD286		MJ15011	1-723
2SD173		2N5632	1-178	2SD287		MJ15011	1-723
2SD174		2N5877	1-196	2SD288		TIP31B	1-957
2SD175		2N5632	1-178	2SD289		TIP31B	1-957
2SD176		2N5632	1-178	2SD290		2N5428	1-170
2SD177		2N5634	1-178	2SD291		2N3767	1-100
2SD180		2N5758	1-189	2SD292		2N3767	1-100
2SD181		MJ15001	1-717	2SD293		2N6547	1-319
2SD188		2N5758	1-189	2SD294		2N6547	1-319
2SD189		2N5758	1-189	2SD295		MJ13335	1-707
2SD189A		2N5758	1-189	2SD296		MJ13335	1-707
2SD198		2N5840	1-193	2SD297		MJ3248	1-457
2SD199		BU204	1-388	2SD299		MJ12004	1-651
2SD200		BU204	1-388	2SD300		MJ12004	1-651
2SD201		2N5758	1-189	2SD301		2N6385	1-289
2SD202		2N5759	1-189	2SD310		2N6547	1-319
2SD203		2N5760	1-189	2SD311		2N6547	1-319
2SD206		2N5877	1-196	2SD312		2N6543	1-309
2SD207		2N5632	1-178	2SD313		TIP31A	1-957
2SD208		2N5634	1-178	2SD314		TIP31A	1-957
2SD211		2N5877	1-196	2SD315		2N3766	1-100
2SD212		2N5632	1-178	2SD316		2N3716	1-82
2SD213		2N5633	1-178	2SD317		TIP31A	1-957
2SD214		2N5634	1-178	2SD318		TIP31A	1-957
2SD217		2N5633	1-178	2SD319		2N5633	1-178
2SD218		2N5634	1-178	2SD320		2N5840	1-193
2SD226		2N3766	1-100	2SD321		2N6306	1-274
2SD231		2N5302	1-154	2SD322		MJ4247	1-457
2SD232		2N6275	1-261	2SD323		MJ4248	1-457
2SD234		TIP31A	1-957	2SD324		2N3739	1-93
2SD235		TIP31A	1-957	2SD325		TIP31	1-957
2SD236		2N4912	1-131	2SD326		2N3739	1-93
2SD237		2N4912	1-131	2SD330		TIP31A	1-957
2SD238		2N3583	1-76	2SD331		TIP31A	1-957

*Consult factory if a direct replacement is necessary.
 **To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SD334		2N5759	1-189	2SD423		MJE13004	1-881
2SD335		2N5758	1-189	2SD424		MJ15001	1-717
2SD338		2N5758	1-189	2SD425		2N5634	1-178
2SD339		2N5758	1-189	2SD426		2N5633	1-178
2SD340		MJ15015	1-65	2SD427		2N5759	1-189
2SD341		MJ15015	1-65	2SD428		2N5758	1-189
2SD342		TIP31B	1-957	2SD429		2N6547	1-319
2SD343		TIP31B	1-957	2SD430		2N5759	1-189
2SD344		TIP31B	1-957	2SD431		2N5633	1-178
2SD345		TIP31B	1-957	2SD432		2N5634	1-178
2SD346		TIP41A	1-967	2SD433		MJ15011	1-723
2SD347		TIP41A	1-967	2SD434		MJ13330	1-701
2SD348		MJ12005	1-657	2SD435		MJ13332	1-707
2SD350		MJ12004	1-651	2SD436		MJ13333	1-707
2SD351		2N6545	1-315	2SD437		MJ13091	1-689
2SD353		2N5838	1-193	2SD457		MJ10015	1-537
2SD356		2N4923	1-138	2SD458		MJ13091	1-689
2SD357		2N4923	1-138	2SD459		TIP121	1-982
2SD358		2N4923	1-138	2SD460		TIP122	1-982
2SD359		2N5190	1-146	2SD461		MJ411	1-443
2SD360		2N5190	1-146	2SD463		2N6056	1-232
2SD361		2N5191	1-146	2SD464		2N6056	1-232
2SD363		MJ10015	1-537	2SD475		2N6122	1-241
2SD364		MJ10016	1-537	2SD476		2N6123	1-241
2SD365		TIP31A	1-957	2SD478		TIP47	1-971
2SD366		TIP31A	1-957	2SD479		2N6037	1-217
2SD368		MJ12005	1-657	2SD480		2N6038	1-217
2SD369		2N3716	1-82	2SD481		2N6039	1-217
2SD371		2N5758	1-189	2SD482		2N5655	1-182
2SD372		MJ10015	1-537	2SD483		2N5656	1-182
2SD373		MJ10015	1-537	2SD484		2N5657	1-182
2SD374		MJ10016	1-537	2SD485		2N5190	1-146
2SD375		MJ13330	1-701	2SD486		2N5191	1-146
2SD376		MJ13331	1-701	2SD487		2N5192	1-146
2SD377		MJ13334	1-707	2SD488		2N4921	1-138
2SD379		2N5758	1-189	2SD489		2N4922	1-138
2SD380		MJ12005	1-657	2SD490		2N4923	1-138
2SD381		MJE15030	1-909	2SD491		MJE3055	1-833
2SD382		MJE15030	1-909	2SD492		2N3055	1-62
2SD383		MJ411	1-443	2SD493		2N5977	1-210
2SD384		2N6301	1-232	2SD494		2N5978	1-210
2SD385		2N6301	1-232	2SD495		2N5979	1-210
2SD386		MJE13004	1-881	2SD496		MJE6043	1-221
2SD387		MJE13004	1-881	2SD497		MJE6044	1-221
2SD388		MJ4247	1-457	2SD498		MJE6045	1-221
2SD389		TIP31A	1-957	2SD499		MJE3055	1-833
2SD390		TIP31A	1-957	2SD500		MJE3055	1-833
2SD393		MJ13091	1-689	2SD501		2N5991	2-213
2SD394		MJ13091	1-689	2SD502		2N6055	1-232
2SD395		MJ13091	1-689	2SD503		2N6056	1-232
2SD396		2N6547	1-319	2SD504		2N6057	1-228
2SD401		TIP47	1-971	2SD505		2N6058	1-228
2SD402		TIP47	1-971	2SD506		2N6059	1-228
2SD404		TIP120	1-982	2SD517		MJ12003	1-649
2SD414		MJE341	1-813	2SD518		MJE13004	1-881
2SD415		MJE341	1-813	2SD519		MJ13015	1-671
2SD416		MJ12005	1-657	2SD522		2N5632	1-178
2SD417		2N6306	1-274	2SD523		2N6055	1-232
2SD418		MJ12005	1-657	2SD524		2N6056	1-232
2SD422		MJE13004	1-881	2SD525		TIP41C	1-967

*Consult factory if a direct replacement is necessary.
 **To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SD526		TIP41B	1-967	2SD687		MJE800T	1-823
2SD531		TIP41C	1-967	2SD689		TIP112	1-979
2SD533		MJ423	1-445	2SD690		2N5428	1-170
2SD538		MJ13091	1-689	2SD691		2N6301	1-232
2SD539		MJ13015	1-671	2SD692		2N6056	1-232
2SD544		TIP41C	1-967	2SD693		MJ10012	1-527
2SD552		2N6250	1-257	2SD694		MJ10015	1-537
2SD553		TIP41B	1-967	2SD695		MJ10015	1-537
2SD554		2N3584	1-76	2SD696		MJ10015	1-537
2SD555		MJ13015	1-671	2SD702		MJ10015	1-537
2SD558		MPSU07	1-931	2SD703		MJ10016	1-537
2SD570		2N6123	1-241	2SD705		MJ10012	1-527
2SD572		MJ10013	1-531	2SD706		MJ10013	1-531
2SD573		MJ10014	1-531	2SD707		MJ10013	1-531
2SD574		MJ11016	1-636	2SD708		MJ10013	1-531
2SD577		MJ12004	1-651	2SD709		MJ3041	1-455
2SD589		MJ12005	1-657	2SD710		MJ10004	1-507
2SD597		2N5758	1-189	2SD716		TIP41C	1-967
2SD598		2N5759	1-189	2SD717		D44H10	1-430
2SD600		2N4923	1-138	2SD718		MJE15028	1-909
2SD604		MJ3041	1-455	2SD721		2N6045	1-221
2SD605		MJ3042	1-455	2SD722		2N6045	1-221
2SD606		MJ10014	1-531	2SD723		TIP31C	1-957
2SD608		TIP47	1-971	2SD724		MJE13004	1-881
2SD610		TIP47	1-971	2SD725		MJ12005	1-657
2SD612		MJE520	1-821	2SD726		TIP31C	1-957
2SD613		TIP41C	1-967	2SD727		2N4347	1-71
2SD622		MJE13005	1-881	2SD728		2N5760	1-189
2SD626		MJ10012	1-527	2SD729		2N6284	1-265
2SD627		MJ12004	1-651	2SD731		2N6306	1-274
2SD628		2N6059	1-228	2SD732		2N6306	1-274
2SD629		2N6059	1-228	2SD733		MJ15001	1-717
2SD630		2N5302	1-154	2SD748		2N5838	1-193
2SD631		2N5302	1-154	2SD749		2N6543	1-309
2SD632		2N5840	1-193	2SD751		MJ423	1-445
2SD633		TIP122	1-982	2SD752		MJ15001	1-717
2SD634		TIP121	1-982	2SD753		2N6249	1-257
2SD635		TIP120	1-982	2SD757		MJE3440	1-837
2SD640		2N6545	1-315	2SD758		MJE3440	1-837
2SD642		MJ10016	1-537	2SD759		TIP47	1-971
2SD643		MJ10015	1-537	2SD760		TIP47	1-971
2SD644		MJ10016	1-537	2SD761		TIP47	1-971
2SD645		MJ10016	1-537	2SD762		TIP31A	1-957
2SD646		MJ10016	1-537	2SD764		MJ12002	1-644
2SD649		MJ12004	1-651	2SD765		MJ12003	1-649
2SD650		MJ3042	1-455	2SD766		2N3739	1-93
2SD663		MJ3042	1-455	2SD768		2N6045	1-221
2SD665		2N6249	1-257	2SD793		MJE180	1-797
2SD668		MJE344	1-813	2SD794		MJE182	1-797
2SD669		MJE344	1-813	2SD797		MJE802	1-823
2SD670		2N6578	1-340	2SD800		2N5840	1-193
2SD672		2N5840	1-193	2SD801		2N6545	1-315
2SD673		2N5759	1-189	2SD802		2N6545	1-315
2SD674		2N5759	1-189	2SD803		2N6059	1-228
2SD675		2N5760	1-189	2SD805		MJ10016	1-537
2SD676		2N5760	1-189	2SD811		MJ12010	1-659
2SD677		2N6543	1-309	2SD823		MJE15030	1-909
2SD678		TIP110	1-979	2SD836		TIP110	1-979
2SD679		TIP111	1-979	2SD837		TIP120	1-982
2SD686		TIP122	1-982	2SD839		MJE800T	1-823

1.1

*Consult factory if a direct replacement is necessary.
 **To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
2SD840		MJE802T	1-823	40875		TIP41C	1-967
2SD843		MJE15028	1-909	40876		TIP41A	1-967
2SD844		2N6290	1-238	40885		MPSU10	1-933
2SD867		2N5633	1-178	40886		MPSU10	1-933
2SD872		2N6499	1-305	40887		2N6559	1-333
2SD873		2N3773	1-108	40910		2N4231A	1-120
2SD877		2N3441	1-69	40911		2N4233A	1-120
2SD878		2N3055	1-62	40912		2N5050	1-144
2SD880		TIP31A	1-957	40913		2N5051	1-144
2SD882		MJE180	1-797	41012		2N5038	1-142
2SD903		MJ12005	1-657	41013		2N6339	1-282
2SD950		MJ12004	1-651	41500		TIP29	1-955
2SD951		MJ12004	1-651	41501		TIP30	1-955
2SD952		MJ12004	1-651	41504		TIP31	1-957
2SD953		MJ12005	1-657	41505		MPSU10	1-933
40250		2N4231A	1-120	41506		2N6543	1-309
40251		2N6569	1-336	43104		2N5631	1-174
40310		2N4231A	1-120	BU105	BU205		1-388
40312		2N4232A	1-120	BU108	BU208		1-393
40313		2N4240	1-76	BU126		MJ3030	1-453
40316		2N4231A	1-120	BU180		MJE5741	1-851
40318		2N4240	1-76	BU180A		MJE5742	1-851
40322		2N4240	1-76	BU204	BU204		1-388
40324		2N4231A	1-120	BU205	BU205		1-388
40325		2N6569	1-336	BU207	BU207		1-393
40328		2N4240	1-76	BU208	BU208		1-393
40363		2N5877	1-196	BU208D	BU208D		1-398
40364		2N4233A	1-120	BU406	BU406		1-400
40369		2N5877	1-196	BU407	BU407		1-400
40372		2N3054	1-58	BU806	BU806		1-402
40373		2N3441	1-69	BU807	BU807		1-402
40374		2N3583	1-76	BUX80		2N6547	1-319
40375		2N5428	1-170	BUX81		MJ13335	1-707
40411		MJ802	1-447	BUX82		2N6545	1-315
40513		MJE3055T	1-833	BUX83		2N6545	1-315
40514		MJE3055T	1-833	BUX84		MJE13005	1-881
40542		2N5978	1-210	BUX85		MJE13005	1-881
40543		2N5978	1-210	BUX86		MJE13003	1-875
40613		TIP31	1-957	BUX87		MJE13003	1-875
40618		TIP31	1-957	D40C1	D40C1		1-404
40621		TIP31	1-957	D40C2	D40C2		1-404
40622		TIP31	1-957	D40C4	D40C4		1-404
40624		TIP41A	1-967	D40C5	D40C5		1-404
40627		TIP41A	1-967	D40D1	D40D1		1-407
40629		TIP31	1-957	D40D2	D40D2		1-407
40630		TIP31	1-957	D40D3		D40D2	1-407
40631		TIP31A	1-957	D40D4	D40D4		1-407
40632		TIP41A	1-967	D40D5	D40D5		1-407
40636		2N5878	1-196	D40D7	D40D7		1-407
40829		2N6316	1-278	D40D8	D40D8		1-407
40830		2N6315	1-278	D40D10	D40D10		1-407
40831		2N6315	1-278	D40D11	D40D11		1-407
40850		2N4240	1-76	D40D13	D40D13		1-407
40852		2N6543	1-309	D40D14	D40D14		1-407
40853		2N6546	1-319	D40E1	D40E1		1-411
40854		2N6546	1-319	D40E5	D40E5		1-411
40871		TIP41C	1-967	D40E7	D40E7		1-411
40872		TIP42C	1-967	D40K1	D40K1		1-415
40873		TIP41B	1-967	D40K2	D40K2		1-415
40874		TIP41B	1-967	D40K3	D40K3		1-415

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
D40K4	D40K4		1-415	D44D6		2N6044	1-221
D40N1	D40N1		1-419	D44E1		2N6386	1-428
D40N2	D40N2		1-419	D44E2		2N6387	1-428
D40N3	D40N3		1-419	D44E3		2N6388	1-428
D40N4	D40N4		1-419	D44H1	D44H1		1-430
D40P1	D40P1		1-422	D44H2	D44H2		1-430
D40P3	D40P3		1-422	D44H4	D44H4		1-430
D40P5	D40P5		1-422	D44H5	D44H5		1-430
D41D1	D41D1		1-407	D44H7	D44H7		1-430
D41D2	D41D2		1-407	D44H8	D44H8		1-430
D41D4	D41D4		1-407	D44H10	D44H10		1-430
D41D5	D41D5		1-407	D44H11	D44H11		1-430
D41D7	D41D7		1-407	D44R1		TIP47	1-971
D41D8	D41D8		1-407	D44R2		TIP47	1-971
D41D10	D41D10		1-407	D44R3		TIP48	1-971
D41D11	D41D11		1-407	D44R4		TIP48	1-971
D41D13	D41D13		1-407	D44R5		TIP47	1-971
D41D14	D41D14		1-407	D44R6		TIP48	1-971
D41E1	D41E1		1-411	D44TD3		MJE13070	1-903
D41E5	D41E5		1-411	D44TD4		MJE13070	1-903
D41E7	D41E7		1-411	D44TD5		MJE13070	1-903
D41K1	D41K1		1-415	D44TE3		MJE13070	1-903
D41K2	D41K2		1-415	D44TE4		MJE13070	1-903
D41K3	D41K3		1-415	D44TE5		MJE13070	1-903
D41K4	D41K4		1-415	D44VH1	D44VH1		1-432
D42C1		MDS26	1-437	D44VH4	D44VH4		1-432
D42C2		MDS26	1-437	D44VH7	D44VH7		1-432
D42C3		MDS26	1-437	D44VH10	D44VH10		1-432
D42C4		MDS27	1-437	D45C1	D45C1		1-426
D42C5		MDS27	1-437	D45C2	D45C2		1-426
D42C6		MDS27	1-437	D45C3	D45C3		1-426
D42C7		MDS27	1-437	D45C4	D45C4		1-426
D42C8		MDS27	1-437	D45C5	D45C5		1-426
D42C9		MDS27	1-437	D45C6	D45C6		1-426
D43C1		MDS76	1-437	D45C7	D45C7		1-426
D43C2		MDS76	1-437	D45C8	D45C8		1-426
D43C3		MDS76	1-437	D45C9	D45C9		1-426
D43C4		MDS77	1-437	D45C10	D45C10		1-426
D43C5		MDS77	1-437	D45C11	D45C11		1-426
D43C6		MDS77	1-437	D45C12	D45C12		1-426
D43C7		MDS77	1-437	D45E1		TIP125	1-428
D43C8		MDS77	1-437	D45E2		TIP125	1-428
D43C9		MDS77	1-437	D45E3		TIP126	1-428
D44C1	D44C1		1-426	D45H1	D45H1		1-430
D44C2	D44C2		1-426	D45H2	D45H2		1-430
D44C3	D44C3		1-426	D45H4	D45H4		1-430
D44C4	D44C4		1-426	D45H5	D45H5		1-430
D44C5	D44C5		1-426	D45H7	D45H7		1-430
D44C6	D44C6		1-426	D45H8	D45H8		1-430
D44C7	D44C7		1-426	D45H9	D45H9		1-47
D44C8	D44C8		1-426	D45H10	D45H10		1-430
D44C9	D44C9		1-426	D45H11	D45H11		1-430
D44C10	D44C10		1-426	D45H12	D45H12		1-430
D44C11	D44C11		1-426	D45VH1	D45VH1		1-432
D44C12	D44C12		1-426	D45VH4	D45VH4		1-432
D44D1		2N6386	1-293	D45VH7	D45VH7		1-432
D44D2		2N6386	1-293	D45VH10	D45VH10		1-432
D44D3		2N6043	1-221	D56W1		BU208	1-393
D44D4		2N6043	1-221	D56W2		BU208	1-393
D44D5		2N6044	1-221	D56W3		BU207	1-393

1.1

*Consult factory if a direct replacement is necessary.
 **To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
D56W4		BU207	1-393	FT49		TIP49	1-971
D64VE3		MJ13080	1-683	FT50		TIP50	1-971
D64VE4		MJ13080	1-683	FT317	FT317	MJE15028	1-909
D64VE5		MJ13080	1-683	FT317A	FT317A		1-46
D54VP3		MJ13090	1-689	FT317B	FT317B		1-46
D64VP4		MJ13090	1-689	FT401		2N3902	1-116
D64VP5		MJ13090	1-689	FT402		2N3902	1-116
D64VS3		MJ13100	1-695	FT410		MJ410	1-443
D64VS4		MJ13100	1-695	FT411		MJ411	1-443
D64VS5		MJ13100	1-695	FT413		MJ413	1-445
DTS310		2N6306	1-274	FT417	FT417		1-46
DTS311		2N6306	1-274	FT417A	FT417A		1-46
DTS401		2N3902	1-116	FT417B	FT417B		1-46
DTS402		2N3902	1-116	FT423		MJ423	1-445
DTS403		2N6308	1-174	FT430		2N6307	1-274
DTS409		2N6308	1-274	FT431		MJ431	1-445
DTS410		MJ410	1-443	FT2955		MJE2955T	1-833
DTS411		MJ411	1-443	FT3055		MJE3055T	1-833
DTS413		MJ413	1-445	GE5060		MJ10000	1-495
DTS423		MJ423	1-445	GE5061		MJ10000	1-495
DTS424		2N6308	1-274	GE5062		MJ10001	1-495
DTS425		2N6545	1-315	GE6060		MJ10015	1-537
DTS430		2N6307	1-274	GE6061		MJ10015	1-537
DTS431		MJ431	1-445	GE6062		MJ10015	1-537
DTS515		2N6306	1-274	GE6251		MJ10004	1-507
DTS516		2N6306	1-274	GE6252		MJ10004	1-507
DTS517		2N6306	1-274	GE6253		MJ10005	1-507
DTS518		2N6307	1-274	IR401		2N3902	1-116
DTS519		2N6308	1-274	IR402		2N3902	1-116
DTS660		2N6233	1-254	IR403		2N6308	1-274
DTS663		2N6235	1-254	IR409		2N6308	1-274
DTS665		2N6235	1-254	IR410		MJ410	1-443
DTS701		BU204	1-388	IR411		MJ411	1-443
DTS702		BU205	1-388	IR413		MJ413	1-445
DTS712		BU207	1-393	IR423		MJ423	1-445
DTS714		BU208	1-393	IR424		2N6308	1-274
DTS801		BU205	1-388	IR425		2N6545	1-315
DTS802		BU207	1-393	IR430		2N6307	1-274
DTS804		BU208	1-393	IR431		MJ431	1-445
DTS812		BU207	1-393	IR515		2N6250	1-257
DTS814		BU208	1-393	IR516		2N6250	1-257
DTS1010		2N6056	1-232	IR517		2N6251	1-257
DTS1020		MJ3001	1-451	IR518		2N6546	1-319
DTS4010		MJ3041	1-455	IR519		2N6547	1-319
DTS4025		MJ3041	1-455	IR640		MJ3000	1-451
DTS4026		MJ10012	1-527	IR641		MJ3001	1-451
DTS4039		MJ10000	1-495	IR642		2N6578	1-340
DTS4040		MJ10000	1-495	IR645		MJ2500	1-451
DTS4041		MJ10000	1-495	IR646		MJ2501	1-451
DTS4045		MJ10000	1-495	IR647		2N6052	1-228
DTS4059		MJ10000	1-495	IR660		MJ410	1-443
DTS4060		MJ10001	1-495	IR663		MJ423	1-445
DTS4061		MJ10000	1-495	IR665		MJ12003	1-649
DTS4065		MJ10001	1-495	IR701		BU204	1-388
DTS4066		MJ10000	1-495	IR801		BU205	1-388
DTS4067		MJ10000	1-495	IR802		MJ802	1-447
DTS4074		MJ10004	1-507	IR900		MJ900	1-449
DTS4075		MJ10004	1-507	IR901		MJ901	1-449
FT47		TIP47	1-971	IR1000		MJ1000	1-449
FT48		TIP48	1-971	IR1001		MJ1001	1-449

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
IR1010		2N6056	1-232	MDS1678		MDS27	1-441
IR1020		MJ3001	1-451	MJ105	BU205		1-388
IR2500		MJ2500	1-451	MJ205	BU205		1-388
IR2501		MJ2501	1-451	MJ400	MJ400	2N3739	1-93
IR3000		MJ3000	1-451	MJ410	MJ410		1-443
IR3001		MJ3001	1-451	MJ411	MJ411		1-443
IR3771		2N3771	1-104	MJ413	MJ413		1-445
IR3772		2N3772	1-104	MJ423	MJ423		1-445
IR3773		2N3773	1-108	MJ424	MJ424	2N6308	1-274
IR4039		MJ10000	1-495	MJ425	MJ425	2N6545	1-315
IR4040		MJ10000	1-495	MJ431	MJ431		1-445
IR4041		MJ10000	1-495	MJ450		2N4398	1-124
IR4045		MJ10000	1-495	MJ480		2N3713	1-82
IR4050		MJ10000	1-495	MJ481		2N3713	1-82
IR4055		MJ10000	1-495	MJ490		2N3789	1-112
IR4059		MJ10000	1-495	MJ491		2N3789	1-112
IR4060		MJ10001	1-495	MJ701		MJ12002	1-644
IR4061		MJ10000	1-495	MJ702		MJ12002	1-644
IR4065		MJ10001	1-495	MJ704		MJ12002	1-644
IR4502		MJ4502	1-463	MJ721		MJ12002	1-644
IR5000		MJ10000	1-495	MJ723		MJ12002	1-644
IR5001		MJ10000	1-495	MJ802	MJ802		1-447
IR5002		MJ10001	1-495	MJ804		MJ12004	1-651
IR5060		MJ10000	1-495	MJ900	MJ900		1-449
IR5061		MJ10000	1-495	MJ901	MJ901		1-449
IR5062		MJ10001	1-495	MJ920		(2) 2N6298	1-232
IR5252		MJ10003	1-501	MJ921		(2) 2N6299	1-232
IR5261		MJ10002	1-501	MJ1000	MJ1000		1-449
IR6000		MJ10004	1-507	MJ1001	MJ1001		1-449
IR6001		MJ10004	1-507	MJ1200		(2) 2N6300	1-232
IR6002		MJ10005	1-507	MJ1201		(2) 2N6301	1-232
IR6060		MJ10004	1-507	MJ2249		2N3766	1-100
IR6061		MJ10004	1-507	MJ2250	MJ2250	2N3767	1-100
IR6062		MJ10005	1-507	MJ2251		2N3738*	1-93
IR6251		MJ10006	1-513	MJ2252		2N3739*	1-93
IR6252		MJ10007	1-513	MJ2253		2N3740*	1-97
IR6302		2N5630	1-174	MJ2254		2N3741*	1-97
KDT410		MJ410	1-443	MJ2267		2N6594	1-347
KDT411		MJ411	1-443	MJ2268		MJ2955	1-62
KDT413		MJ413	1-445	MJ2300		MJE270	1-42
KDT423		MJ423	1-445	MJ2305		MJE271	1-42
KDT430		2N6307	1-274	MJ2500	MJ2500		1-451
KDT431		MJ431	1-445	MJ2501	MJ2501		1-451
KDT515		2N6306	1-274	MJ2801	MJ2801	2N6569	1-336
KDT516		2N6306	1-274	MJ2802		2N5881*	1-199
KDT517		2N6306	1-274	MJ2840		2N5877	1-196
KDT518		2N6307	1-274	MJ2841		2N5878	1-196
KDT519		2N6308	1-274	MJ2901		2N6594*	1-347
KP3946		2N6274	1-261	MJ2940		2N5875	1-196
KP3948		2N6274	1-261	MJ2955	MJ2955		1-62
MDS20	MDS20		1-434	MJ2955A	MJ2955A		1-65
MDS21	MDS21		1-434	MJ3000	MJ3000		1-451
MDS26	MDS26		1-437	MJ3001	MJ3001		1-451
MDS27	MDS27		1-437	MJ3029	MJ3029		1-453
MDS60	MDS60		1-439	MJ3030	MJ3030		1-453
MDS73		MDS77	1-437	MJ3040	MJ3040		1-455
MDS74		MJE172	1-797	MJ3041	MJ3041		1-455
MDS75		MJE253	1-807	MJ3042	MJ3042		1-455
MDS76	MDS76		1-437	MJ3055	2N3055		1-62
MDS77	MDS77		1-437	MJ3055A	2N3055A		1-65

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MJ3237	MJ3237		1-457	MJ10047	MJ10047		1-560
MJ3238	MJ3238		1-457	MJ10048	MJ10048		1-574
MJ3247	MJ3247		1-457	MJ10050	MJ10050		1-588
MJ3248	MJ3248		1-457	MJ10051	MJ10051		1-596
MJ4030	MJ4030		1-461	MJ10052	MJ10052		1-596
MJ4031	MJ4031		1-461	MJ10100	MJ10100		1-604
MJ4032	MJ4032		1-461	MJ10101	MJ10101		1-612
MJ4033	MJ4033		1-461	MJ10102	MJ10102		1-612
MJ4034	MJ4034		1-461	MJ10200	MJ10200		1-620
MJ4035	MJ4035		1-461	MJ10201	MJ10201		1-628
MJ4237	MJ4237		1-457	MJ10202	MJ10202		1-628
MJ4238	MJ4238		1-457	MJ11011	MJ11011		1-636
MJ4247	MJ4247		1-457	MJ11012	MJ11012		1-636
MJ4248	MJ4248		1-457	MJ11013	MJ11013		1-636
MJ4360		MJE13002	1-875	MJ11014	MJ11014		1-636
MJ4361		MJE13003	1-875	MJ11015	MJ11015		1-636
MJ4380		MJE13004	1-881	MJ11016	MJ11016		1-636
MJ4381		MJE13005	1-881	MJ11017	MJ11017		1-638
MJ4400		MJE13004	1-881	MJ11018	MJ11018		1-638
MJ4401		MJE13005	1-881	MJ11019	MJ11019		1-638
MJ4502	MJ4502		1-463	MJ11020	MJ11020		1-638
MJ4645	MJ4645		1-465	MJ11021	MJ11021		1-638
MJ4646	MJ4646		1-465	MJ11022	MJ11022		1-638
MJ4647	MJ4647		1-465	MJ11028	MJ11028		1-642
MJ6502	MJ6502		1-467	MJ11029	MJ11029		1-642
MJ6503	MJ6503		1-467	MJ11030	MJ11030		1-642
MJ6700	MJ6700		1-473	MJ11031	MJ11031		1-642
MJ8100	MJ8100		1-475	MJ11032	MJ11032		1-642
MJ8500	MJ8500		1-477	MJ11033	MJ11033		1-642
MJ8501	MJ8501		1-477	MJ12002	MJ12002		1-644
MJ8502	MJ8502		1-483	MJ12003	MJ12003		1-649
MJ8503	MJ8503		1-483	MJ12004	MJ12004		1-651
MJ8504	MJ8504		1-489	MJ12005	MJ12005		1-657
MJ8505	MJ8505		1-489	MJ12010	MJ12010		1-659
MJ10000	MJ10000		1-495	MJ12020	MJ12020		1-661
MJ10001	MJ10001		1-495	MJ12021	MJ12021		1-661
MJ10002	MJ10002		1-501	MJ12022	MJ12022		1-661
MJ10003	MJ10003		1-501	MJ13010		2N6547	1-319
MJ10004	MJ10004		1-507	MJ13014	MJ13014		1-671
MJ10005	MJ10005		1-507	MJ13015	MJ13015		1-671
MJ10006	MJ10006		1-513	MJ13018		MJ13330	1-701
MJ10007	MJ10007		1-513	MJ13019		MJ13331	1-701
MJ10008	MJ10008		1-519	MJ13070	MJ13070		1-677
MJ10009	MJ10009		1-519	MJ13071	MJ13071		1-677
MJ10011	MJ10011		1-525	MJ13080	MJ13080		1-683
MJ10012	MJ10012		1-527	MJ13081	MJ13081		1-683
MJ10013	MJ10013		1-531	MJ13090	MJ13090		1-689
MJ10014	MJ10014		1-531	MJ13091	MJ13091		1-689
MJ10015	MJ10015		1-537	MJ13100	MJ13100		1-695
MJ10016	MJ10016		1-537	MJ13101	MJ13101		1-695
MJ10020	MJ10020		1-542	MJ13330	MJ13330		1-701
MJ10021	MJ10021		1-542	MJ13331	MJ13331		1-701
MJ10022	MJ10022		1-548	MJ13332	MJ13332		1-707
MJ10023	MJ10023		1-548	MJ13333	MJ13333		1-707
MJ10024	MJ10024		1-554	MJ13334	MJ13334		1-707
MJ10025	MJ10025		1-554	MJ13335	MJ13335		1-707
MJ10041	MJ10041		1-560	MJ14000	MJ14000		1-713
MJ10042	MJ10042		1-574	MJ14001	MJ14001		1-713
MJ10044	MJ10044		1-560	MJ14002	MJ14002		1-713
MJ10045	MJ10045		1-574	MJ14003	MJ14003		1-713

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MJ15001	MJ15001		1-717	MJE49		TIP49	1-971
MJ15002	MJ15002		1-717	MJE51		2N6497	1-305
MJ15003	MJ15003		1-720	MJE51T		2N6497	1-305
MJ15004	MJ15004		1-720	MJE52		2N6498	1-305
MJ15011	MJ15011		1-723	MJE52T		2N6498	1-305
MJ15012	MJ15012		1-723	MJE53		2N6499	1-305
MJ15015	MJ15015		1-65	MJE53T		2N6499	1-305
MJ15016	MJ15016		1-65	MJE101		2N5974	1-207
MJ15022	MJ15022		1-725	MJE102		2N5975	1-207
MJ15023	MJ15023		1-728	MJE103		2N5976	1-207
MJ15024	MJ15024		1-725	MJE104		2N5976	1-207
MJ15025	MJ15025		1-728	MJE105	MJE105		1-795
MJ15026	MJ15026		1-731	MJE105K		TIP42A	1-967
MJ15027	MJ15027		1-731	MJE170	MJE170		1-797
MJ16002	MJ16002		1-735	MJE171	MJE171		1-797
MJ16002A	MJ16002A		1-743	MJE172	MJE172		1-797
MJ16004	MJ16004		1-735	MJE180	MJE180		1-797
MJ16006	MJ16006		1-750	MJE181	MJE181		1-797
MJ16006A	MJ16006A		1-758	MJE182	MJE182		1-797
MJ16008	MJ16008		1-750	MJE200	MJE200		1-801
MJ16010	MJ16010		1-765	MJE201		2N5977	1-210
MJ16010A	MJ16010A		1-773	MJE202		2N5978	1-210
MJ16012	MJ16012		1-765	MJE203		2N5978	1-210
MJ16014	MJ16014		1-781	MJE204		2N5979	1-210
MJ16016	MJ16016		1-781	MJE205	MJE205		1-805
MJ16018	MJ16018		1-789	MJE205K		TIP41A	1-967
MJE29		TIP29*	1-955	MJE210	MJE210		1-801
MJE29A		TIP29A*	1-955	MJE220		MJE181*	1-797
MJE29B		TIP29B*	1-955	MJE221		MJE181*	1-797
MJE29C		TIP29C*	1-955	MJE222		MJE181*	1-797
MJE30		TIP30*	1-955	MJE223		MJE182*	1-797
MJE30A		TIP30A*	1-955	MJE224		MJE182*	1-797
MJE30B		TIP30B*	1-955	MJE225		MJE182*	1-797
MJE30C		TIP30C*	1-955	MJE230		MJE171*	1-797
MJE31		TIP31*	1-957	MJE231		MJE171*	1-797
MJE31A		TIP31A*	1-957	MJE232		MJE171*	1-797
MJE31B		TIP31B*	1-957	MJE233		MJE172*	1-797
MJE31C		TIP31C*	1-957	MJE234		MJE172*	1-797
MJE32		TIP32*	1-957	MJE235		MJE172*	1-797
MJE32A		TIP32A*	1-957	MJE240	MJE240		1-807
MJE32B		TIP32B*	1-957	MJE241	MJE241		1-807
MJE32C		TIP32C*	1-957	MJE242	MJE242		1-807
MJE33		TIP41	1-967	MJE243	MJE243		1-807
MJE33A		TIP41A	1-967	MJE244	MJE244		1-807
MJE33B		TIP41B	1-967	MJE250	MJE250		1-807
MJE33C		TIP41C	1-967	MJE251	MJE251		1-807
MJE34		TIP42	1-967	MJE252	MJE252		1-807
MJE34A		TIP42A	1-967	MJE253	MJE253		1-807
MJE34B		TIP42B	1-967	MJE254	MJE254		1-807
MJE34C		TIP42C	1-967	MJE270	MJE270		1-42
MJE41		TIP41	1-967	MJE271	MJE271		1-42
MJE41A		TIP41A	1-967	MJE340	MJE340		1-811
MJE41B		TIP41B	1-967	MJE340K		TIP48	1-971
MJE41C		TIP41C	1-967	MJE341	MJE341		1-813
MJE42		TIP42	1-967	MJE341K		TIP47	1-971
MJE42A		TIP42A	1-967	MJE344	MJE344		1-813
MJE42B		TIP42B	1-967	MJE344K		TIP47	1-971
MJE42C		TIP42C	1-967	MJE345		MJE3439	1-837
MJE47		TIP47	1-971	MJE350	MJE350		1-815
MJE48		TIP48	1-971	MJE370	MJE370		1-817

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MJE370K		TIP32	1-957	MJE2102		TIP121	1-982
MJE371	MJE371		1-819	MJE2103		TIP121	1-982
MJE371K		TIP32	1-957	MJE2150		MJE210	1-801
MJE482		2N5190	1-146	MJE2160		TIP48	1-971
MJE483		2N5191	1-146	MJE2360		MJE2360T	1-829
MJE484		2N5192	1-146	MJE2360T	MJE2360T		1-829
MJE488		2N5191	1-146	MJE2361		MJE2361T	1-829
MJE492		2N5193	1-150	MJE2361T	MJE2361T		1-829
MJE493		2N5194	1-150	MJE2370		TIP32	1-957
MJE494		2N5195	1-150	MJE2371		TIP32A	1-957
MJE520	MJE520		1-821	MJE2480		TIP31	1-957
MJE520K		TIP31	1-957	MJE2481		TIP31A	1-957
MJE521	MJE521		1-42	MJE2482		2N6121	1-957
MJE521K		TIP31	1-957	MJE2483		2N6122	1-241
MJE700	MJE700		1-823	MJE2490		TIP32	1-241
MJE700T	MJE700T		1-823	MJE2491		TIP32A	1-957
MJE701	MJE701		1-823	MJE2520		TIP31	1-957
MJE701T	MJE701T		1-823	MJE2521		TIP31A	1-957
MJE702	MJE702		1-823	MJE2522		TIP31	1-957
MJE702T	MJE702T		1-823	MJE2523		TIP31A	1-957
MJE703	MJE703		1-823	MJE2801	MJE2801		1-831
MJE703T	MJE703T		1-823	MJE2801K		MJE2801T	1-831
MJE710	MJE710		1-42	MJE2801T	MJE2801T		1-831
MJE711	MJE711		1-42	MJE2901	MJE2901		1-831
MJE712	MJE712		1-42	MJE2901K		MJE2901T	1-831
MJE720	MJE720		1-42	MJE2901T	MJE2901T		1-831
MJE721	MJE721		1-42	MJE2955	MJE2955		1-833
MJE722	MJE722		1-42	MJE2955K		MJE2955T	1-833
MJE800	MJE800		1-823	MJE2955T	MJE2955T		1-833
MJE800T	MJE800T		1-823	MJE3055	MJE3055		1-833
MJE801	MJE801		1-823	MJE3055K		MJE3055T	1-833
MJE801T	MJE801T		1-823	MJE3055T	MJE3055T		1-833
MJE802	MJE802		1-823	MJE3300	MJE3300		1-835
MJE802T	MJE802T		1-823	MJE3301	MJE3301		1-835
MJE803	MJE803		1-823	MJE3302	MJE3302		1-835
MJE803T	MJE803T		1-823	MJE3310	MJE3310		1-835
MJE1090	MJE1090		1-43	MJE3311	MJE3311		1-835
MJE1091	MJE1091		1-43	MJE3312	MJE3312		1-835
MJE1092	MJE1092		1-43	MJE3370		MJE370	1-817
MJE1093	MJE1093		1-43	MJE3371		2N5193	1-150
MJE1100	MJE1100		1-43	MJE3439	MJE3439		1-837
MJE1101	MJE1101		1-43	MJE3440	MJE3440		1-837
MJE1102	MJE1102		1-43	MJE3520		MJE520	1-821
MJE1103	MJE1103		1-43	MJE3521		2N5190	1-146
MJE1290	MJE1290		1-827	MJE3738		TIP47	1-971
MJE1291	MJE1291		1-827	MJE3739		TIP48	1-971
MJE1660	MJE1660		1-827	MJE4340	MJE4340		1-839
MJE1661	MJE1661		1-827	MJE4341	MJE4341		1-839
MJE2010		TIP42	1-967	MJE4342	MJE4342		1-839
MJE2011		TIP42A	1-967	MJE4343	MJE4343		1-839
MJE2020		TIP41	1-967	MJE4350	MJE4350		1-839
MJE2021		TIP41A	1-967	MJE4351	MJE4351		1-839
MJE2050		MJE200	1-801	MJE4352	MJE4352		1-839
MJE2055		MJE3055	1-833	MJE4353	MJE4353		1-839
MJE2090		TIP125	1-982	MJE4918		TIP30	1-955
MJE2091		TIP125	1-982	MJE4919		TIP30A	1-955
MJE2092		TIP126	1-982	MJE4920		TIP30B	1-955
MJE2093		TIP126	1-982	MJE4921		TIP29	1-955
MJE2100		TIP120	1-982	MJE4922		TIP29A	1-955
MJE2101		TIP120	1-982	MJE4923		TIP29B	1-955

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
MJE5170	MJE5170		1-843	MJE15029	MJE15029		1-909
MJE5171	MJE5171		1-843	MJE15030	MJE15030		1-909
MJE5172	MJE5172		1-843	MJE15031	MJE15031		1-909
MJE5180	MJE5180		1-843	MJE16002	MJE16002		1-913
MJE5181	MJE5181		1-843	MJE16004	MJE16004		1-913
MJE5182	MJE5182		1-843	MJH6282	MJH6282**		1-45
MJE5190		2N6121	1-241	MJH6283	MJH6283**		1-45
MJE5191		2N6122	1-241	MJH6284	MJH6284**		1-45
MJE5192		2N6123	1-241	MJH6285	MJH6285**		1-45
MJE5193		2N6124	1-241	MJH6286	MJH6286**		1-45
MJE5194		2N6125	1-241	MJH6287	MJH6287**		1-45
MJE5195		2N6126	1-241	MJH11017	MJH11017**		1-45
MJE5655		TIP47	1-971	MJH11018	MJH11018**		1-45
MJE5656		TIP48	1-971	MJH11019	MJH11019**		1-45
MJE5657		TIP49	1-971	MJH11020	MJH11020**		1-45
MJE5730	MJE5730		1-847	MJH11021	MJH11021**		1-45
MJE5731	MJE5731		1-847	MJH11022	MJH11022**		1-45
MJE5732	MJE5732		1-847	MJH12004	MJH12004		1-651
MJE5740	MJE5740		1-851	MJH13090	MJH13090		1-689
MJE5741	MJE5741		1-851	MJH13091	MJH13091		1-689
MJE5742	MJE5742		1-851	MJH16002	MJH16002		1-913
MJE5850	MJE5850		1-855	MJH16002A	MJH16002A		1-743
MJE5851	MJE5851		1-855	MJH16004	MJH16004		1-913
MJE5852	MJE5852		1-855	MJH16006	MJH16006		1-750
MJE5960		2N6489	1-301	MJH16006A	MJH16006A		1-758
MJE5974		TIP42	1-967	MJH16008	MJH16008		1-750
MJE5975		TIP42A	1-967	MJH16010	MJH16010		1-765
MJE5976		TIP42B	1-967	MJH16010A	MJH16010A		1-773
MJE5977		TIP41	1-967	MJH16012	MJH16012		1-765
MJE5978		TIP41A	1-967	MJH16018	MJH16018		1-789
MJE5979		TIP41B	1-967	MPC900		MC1563 & 2N6050	1-228
MJE5980		2N6489	1-301	MPC1000		MC1726 & 2N6077	1-236
MJE5981		2N6490	1-301	MPSU01	MPSU01		1-921
MJE5982		2N6491	1-301	MPSU01A	MPSU01A		1-921
MJE5983		2N6486	1-301	MPSU02	MPSU02		1-923
MJE5984		2N6487	1-301	MPSU03	MPSU03		1-925
MJE5985		2N6488	1-301	MPSU04	MPSU04		1-925
MJE6040	MJE6040		1-221	MPSU05	MPSU05		1-929
MJE6041	MJE6041		1-221	MPSU06	MPSU06		1-929
MJE6042	MJE6042		1-221	MPSU07	MPSU07		1-931
MJE6043	MJE6043		1-221	MPSU10	MPSU10		1-933
MJE6044	MJE6044		1-221	MPSU11		MPSU10	1-933
MJE6045	MJE6045		1-221	MPSU12		MPSU45	1-939
MJE8500	MJE8500		1-861	MPSU31	MPSU31		1-936
MJE8501	MJE8501		1-861	MPSU45	MPSU45		1-939
MJE8502	MJE8502		1-867	MPSU47		MPSU31	1-936
MJE8503	MJE8503		1-867	MPSU51	MPSU51		1-942
MJE10011	MJE10011		1-51	MPSU51A	MPSU51A		1-942
MJE12007	MJE12007		1-873	MPSU52	MPSU52		1-944
MJE13002	MJE13002		1-875	MPSU55	MPSU55		1-946
MJE13003	MJE13003		1-875	MPSU56	MPSU56		1-946
MJE13004	MJE13004		1-881	MPSU57	MPSU57		1-948
MJE13005	MJE13005		1-881	MPSU60	MPSU60		1-950
MJE13006	MJE13006		1-887	MPSU95	MPSU95		1-952
MJE13007	MJE13007		1-887	NSD102		2N6551	1-326
MJE13008	MJE13008		1-895	NSD103		2N6551	1-326
MJE13009	MJE13009		1-895	NSD104		2N6552	1-326
MJE13070	MJE13070		1-903	NSD105		2N6552	1-326
MJE13071	MJE13071		1-903				
MJE15028	MJE15028		1-909				

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
NSD106		2N6553	1-326	NSP597		TIP31A	1-957
NSD131		2N6557	1-333	NSP598		TIP32A	1-957
NSD132		2N6557	1-333	NSP599		TIP31B	1-957
NSD133		2N6558	1-333	NSP600		TIP32B	1-957
NSD134		2N6558	1-333	NSP695		TIP120	1-982
NSD135		2N6559	1-333	NSP695A		TIP100	1-975
NSD151		2N6549	1-323	NSP696		TIP125	1-982
NSD152		2N6548	1-323	NSP696A		TIP105	1-975
NSD202		2N6554	1-330	NSP697		TIP120	1-982
NSD203		2N6554	1-330	NSP697A		TIP100	1-975
NSD204		2N6555	1-330	NSP698		TIP125	1-982
NSD205		2N6555	1-330	NSP698A		TIP105	1-975
NSD206		2N6556	1-330	NSP699		TIP121	1-982
NSD3439		MJE3439	1-837	NSP699A		TIP101	1-975
NSD3440		MJE3440	1-837	NSP700		TIP126	1-982
NSDU01		MPSU01	1-921	NSP700A		TIP106	1-975
NSDU01A		MPSU01A	1-921	NSP701		TIP122	1-982
NSDU05		MPSU05	1-929	NSP702		TIP127	1-982
NSDU06		MPSU06	1-929	NSP2010		TIP42	1-967
NSDU07		MPSU07	1-931	NSP2011		TIP42A	1-967
NSDU45		MPSU45	1-939	NSP2021		TIP41A	1-967
NSDU51		MPSU51	1-942	NSP2090		TIP125	1-982
NSDU51A		MPSU51A	1-942	NSP2091		TIP125	1-982
NSDU55		MPSU55	1-946	NSP2092		TIP126	1-982
NSDU56		MPSU56	1-946	NSP2093		TIP126	1-982
NSDU57		MPSU57	1-948	NSP2100		TIP120	1-982
NSE170		MJE170	1-797	NSP2101		TIP120	1-982
NSE171		MJE171	1-797	NSP2102		TIP121	1-982
NSE180		MJE180	1-797	NSP2103		TIP121	1-982
NSE181		MJE181	1-797	NSP2370		TIP32	1-957
NSP41		TIP41	1-967	NSP2480		TIP31	1-957
NSP41A		TIP41A	1-967	NSP2481		TIP31A	1-957
NSP41B		TIP41B	1-967	NSP2490		TIP32	1-957
NSP41C		TIP41C	1-967	NSP2491		TIP32A	1-957
NSP42		TIP42	1-967	NSP2520		TIP31	1-957
NSP42A		TIP42A	1-967	NSP2955		MJE2955T	1-833
NSP42B		TIP42B	1-967	NSP3054		TIP31A	1-957
NSP42C		TIP42C	1-967	NSP3055		MJE3055T	1-833
NSP105		TIP42A	1-967	NSP4918		TIP30	1-955
NSP205		TIP41A	1-967	NSP4919		TIP30A	1-955
NSP370		TIP32	1-957	NSP4920		TIP30B	1-955
NSP371		TIP32	1-957	NSP4921		TIP29	1-955
NSP520		TIP31	1-957	NSP4922		TIP29A	1-955
NSP521		TIP31	1-957	NSP4923		TIP29B	1-955
NSP575		TIP29A	1-955	NSP5190		2N6121	1-241
NSP576		TIP30A	1-955	NSP5191		2N6122	1-241
NSP577		TIP29A	1-955	NSP5192		2N6123	1-241
NSP578		TIP30A	1-955	NSP5193		2N6124	1-241
NSP579		TIP29B	1-955	NSP5194		2N6125	1-241
NSP580		TIP30B	1-955	NSP5195		2N6126	1-241
NSP581		TIP29C	1-955	NSP5974		TIP42	1-967
NSP582		TIP30C	1-955	NSP5975		TIP42A	1-967
NSP585		TIP29A	1-955	NSP5976		TIP42B	1-967
NSP586		TIP30A	1-955	NSP5977		TIP41	1-967
NSP587		TIP29A	1-955	NSP5978		TIP41A	1-967
NSP588		TIP30A	1-955	NSP5979		TIP41B	1-967
NSP589		TIP29B	1-955	NSP5980		2N6489	1-301
NSP590		TIP30B	1-955	NSP5981		2N6490	1-301
NSP595		TIP31A	1-957	NSP5982		2N6491	1-301
NSP596		TIP32A	1-957	NSP5983		2N6486	1-301

*Consult factory if a direct replacement is necessary.
 **To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
NSP5984		2N6487	1-301	RCA29A		TIP29A	1-955
NSP5985		2N6488	1-301	RCA29B		TIP29B	1-955
PM26K380		MJ13015	1-671	RCA29C		TIP29C	1-955
PM27K380		2N6543	1-309	RCA30		TIP30	1-955
PMD10K-40		2N6057	1-228	RCA30A		TIP30A	1-955
PMD10K-60		2N6057	1-228	RCA30B		TIP30B	1-955
PMD10K-80		2N6058	1-228	RCA30C		TIP30C	1-955
PMD10K-100		2N6059	1-228	RCA31		TIP31	1-957
PMD11K-40		2N6050	1-228	RCA31A		TIP31A	1-957
PMD11K-60		2N6050	1-228	RCA31B		TIP31B	1-957
PMD11K-80		2N6051	1-228	RCA31C		TIP31C	1-957
PMD11K-100		2N6052	1-228	RCA32		TIP32	1-957
PMD12K-40		MJ1000	1-449	RCA32A		TIP32A	1-957
PMD12K-60		MJ1000	1-449	RCA32B		TIP32B	1-957
PMD12K-80		MJ1001	1-449	RCA32C		TIP32C	1-957
PMD12K-100		2N6059	1-228	RCA41		TIP41	1-967
PMD13K-40		MJ900	1-449	RCA41A		TIP41A	1-967
PMD13K-60		MJ900	1-449	RCA41B		TIP41B	1-967
PMD13K-80		MJ901	1-449	RCA41C		TIP41C	1-967
PMD13K-100		2N6052	1-228	RCA42		TIP42	1-967
PMD16K-40		2N6282	1-265	RCA42A		TIP42A	1-967
PMD16K-60		2N6282	1-265	RCA42B		TIP42B	1-967
PMD16K-80		2N6283	1-265	RCA42C		TIP42C	1-967
PMD16K-100		2N6284	1-265	RCA120		TIP120	1-982
PMD17K-40		2N6285	1-265	RCA121		TIP121	1-982
PMD17K-60		2N6284	1-265	RCA122		TIP122	1-982
PMD17K-80		2N6286	1-265	RCA125		TIP125	1-982
PMD17K-100		2N6287	1-265	RCA126		TIP126	1-982
PMD20K-120		2N6578	1-340	RCA410		MJ410	1-443
PMD25K-120		2N6578	1-340	RCA411		MJ411	1-443
PMD1600K		2N6282	1-265	RCA413		MJ413	1-445
PMD1601K		2N6282	1-265	RCA423		MJ423	1-445
PMD1602K		2N6283	1-265	RCA431		MJ431	1-445
PMD1603K		2N6284	1-265	RCA1000		MJ1000	1-449
PMD1700K		2N6285	1-265	RCA1001		MJ1001	1-449
PMD1701K		2N6285	1-265	RCA3054		2N6122	1-241
PMD1702K		2N6286	1-265	RCA3055		2N6487	1-301
PMD1703K		2N6287	1-265	RCA3441		MJE15030	1-909
RCA1B01		2N5878	1-196	RCA6263		MJE15030	1-909
RCA1B04		MJ15022	1-725	RCA8203		2N6666	1-351
RCA1B05		MJ15024	1-725	RCA8203A		2N6667	1-351
RCA1B06		MJ15003	1-720	RCA8203B		2N6668	1-351
RCA1B09		MJ15024	1-725	RCA8350		2N6648	1-289
RCA1C03		MJE15028	1-909	RCA8350A		2N6649	1-289
RCA1C04		MJE15029	1-909	RCA8350B		2N6650	1-289
RCA1C05		2N6130	1-47	RCA8766		MJ10002	1-501
RCA1C06		2N6133	1-47	RCA8766A		MJ10002	1-501
RCA1C07		MJE3055T	1-833	RCA8766B		MJ10003	1-501
RCA1C08		MJE2955T	1-833	RCA8766C		MJ10003	1-501
RCA1C09		MJE3055T	1-833	RCA8766D		MJ10003	1-501
RCA1C10		2N6292	1-238	RCA8766E		MJ10003	1-501
RCA1C11		2N6107	1-238	RCA8767		2N6546	1-319
RCA1C12		MJE15028	1-909	RCA8767A		2N6547	1-319
RCA1C13		MJE15029	1-909	RCA8767B		2N6547	1-319
RCA1C14		2N6290	1-238	RCA9113		2N6546	1-319
RCA1C15		2N6388	1-293	RCA9113A		2N6547	1-319
RCA1C16		2N6668	1-351	RCA9113B		2N6547	1-319
RCA1E02		2N3583	1-76	RCP111A		2N6557	1-333
RCA1E03		2N6420	1-76	RCP111B		2N6557	1-333
RCA29		TIP29	1-955	RCP111C		2N6558	1-333

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
RCP111D		2N6559	1-333	SDN6253		MJ10003	1-501
RCP113A		2N6557	1-333	SDT7A01		2N5428	1-170
RCP113B		2N6557	1-333	SDT7A02		2N5428	1-170
RCP113C		2N6558	1-333	SDT7A03		2N5428	1-170
RCP113D		2N6559	1-333	SDT7A08		2N5427	1-170
RCP115		2N6591	1-343	SDT7A09		2N5427	1-170
RCP115B		2N6557	1-333	SDT401		2N6543	1-309
RCP117		2N6591	1-343	SDT402		2N6543	1-309
RCP117B		2N6557	1-333	SDT410		MJ410	1-443
RCP131A		2N6592	1-343	SDT411		MJ411	1-443
RCP131B		2N6593	1-343	SDT413		MJ413	1-445
RCP131C		2N6558	1-333	SDT423		MJ423	1-445
RCP131D		2N6559	1-333	SDT424		2N6308	1-274
RCP133A		2N6592	1-343	SDT425		2N6545	1-315
RCP133B		2N6593	1-343	SDT430		2N6307	1-274
RCP133C		2N6558	1-333	SDT431		MJ431	1-445
RCP133D		2N6559	1-333	SDT520		2N6306	1-274
RCP135		2N6553	1-326	SDT521		2N6306	1-274
RCP135B		2N6557	1-333	SDT522		2N6306	1-274
RCP137		2N6553	1-326	SDT525		2N6306	1-274
RCP137B		2N6557	1-333	SDT526		2N6306	1-274
RCS579		2N6306	1-274	SDT527		2N6306	1-274
RCS617		2N5882	1-199	SDT530		2N6306	1-274
RCS618		2N5880	1-199	SDT531		2N6306	1-274
SDM6000		MJ10012	1-527	SDT532		2N6306	1-274
SDM6001		MJ10012	1-527	SDT535		2N6306	1-274
SDM6002		MJ10012	1-527	SDT536		2N6307	1-274
SDM6003		MJ10012	1-527	SDT537		2N6307	1-274
SDM20301		MJ4033	1-461	SDT540		2N6307	1-274
SDM20302		MJ4033	1-461	SDT541		2N6307	1-274
SDM20303		MJ4034	1-461	SDT542		2N6307	1-274
SDM20304		MJ4035	1-461	SDT545		2N6308	1-274
SDM20311		MJ4033	1-461	SDT546		2N6308	1-274
SDM20312		MJ4033	1-461	SDT547		2N6308	1-274
SDM20313		MJ4034	1-461	SDT550		2N6308	1-274
SDM20314		MJ4035	1-461	SDT551		2N6308	1-274
SDM20321		MJ4033	1-461	SDT552		2N6308	1-274
SDM20322		MJ4033	1-461	SDT707		2N5427	1-170
SDM20323		MJ4034	1-461	SDT1050		2N5838	1-193
SDM20324		MJ4035	1-461	SDT1051		2N5840	1-193
SDM21301		MJ4030	1-461	SDT1052		2N6543	1-309
SDM21302		MJ4030	1-461	SDT1053		2N6543	1-309
SDM21303		MJ4031	1-461	SDT1054		2N6543	1-309
SDM21304		MJ4032	1-461	SDT1055		2N5838	1-193
SDM21311		MJ4030	1-461	SDT1056		2N3902	1-116
SDM21312		MJ4030	1-461	SDT1057		2N6545	1-315
SDM21313		MJ4031	1-461	SDT1058		2N6545	1-315
SDM21314		MJ4032	1-461	SDT1059		2N6545	1-315
SDN1010		2N6056	1-232	SDT1060		2N5838	1-193
SDN1020		MJ3001	1-451	SDT1061		2N3902	1-116
SDN4040		MJ10000	1-495	SDT1062		2N6545	1-315
SDN4045		MJ10000	1-495	SDT1063		2N6545	1-315
SDN6000		MJ10000	1-495	SDT1064		2N6545	1-315
SDN6001		MJ10000	1-495	SDT1301		2N6235	1-254
SDN6002		MJ10001	1-495	SDT1302		2N6235	1-254
SDN6060		MJ10000	1-495	SDT1303		2N6235	1-254
SDN6061		MJ10000	1-495	SDT1304		2N6235	1-254
SDN6062		MJ10000	1-495	SDT3125		2N6186	1-245
SDN6251		MJ10002	1-501	SDT3126		2N6186	1-245
SDN6552		MJ10002	1-501	SDT3321		MJ8100	1-475

*Consult factory if a direct replacement is necessary.
 **To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
SDT3322		MJ8100	1-475	SDT5509		2N5338	1-158
SDT3323		2N6190	1-248	SDT5511		2N5337	1-158
SDT3324		2N6192	1-248	SDT5512		2N5337	1-158
SDT3325		MJ8100	1-475	SDT5513		2N5337	1-158
SDT3326		MJ8100	1-475	SDT5514		2N5339	1-158
SDT3327		2N6190	1-248	SDT5901		2N3766	1-100
SDT3328		2N6192	1-248	SDT5902		2N3766	1-100
SDT3401		2N5347	1-166	SDT5903		2N3767	1-100
SDT3402		2N5347	1-166	SDT5904		2N5050	1-144
SDT3403		2N5347	1-166	SDT5905		2N5050	1-144
SDT3404		2N5349	1-166	SDT5906		2N3766	1-100
SDT3405		2N5347	1-166	SDT5907		2N3766	1-100
SDT3406		2N5347	1-166	SDT5908		2N3767	1-100
SDT3407		2N5347	1-166	SDT5909		2N5050	1-144
SDT3408		2N5349	1-166	SDT5910		2N5050	1-144
SDT3421		2N5337	1-158	SDT5911		2N5427	1-170
SDT3422		2N5337	1-158	SDT5912		2N5427	1-170
SDT3423		2N5336	1-158	SDT5913		2N5427	1-170
SDT3424		2N5338	1-158	SDT5914		2N5429	1-170
SDT3425		2N5337	1-158	SDT5951		2N5051	1-144
SDT3426		2N5337	1-158	SDT5952		2N3583	1-76
SDT3427		2N5336	1-158	SDT5953		2N5052	1-144
SDT3428		2N5338	1-158	SDT5954		2N5051	1-144
SDT3501		2N3719	1-88	SDT5955		2N3583	1-76
SDT3502		2N3720	1-88	SDT5956		2N5052	1-144
SDT3503		2N6303	1-88	SDT6308		2N5347	1-166
SDT3504		2N6192	1-248	SDT6309		2N5347	1-166
SDT3505		2N3867	1-88	SDT6310		2N5347	1-166
SDT3506		2N3868	1-88	SDT6311		2N5347	1-166
SDT3507		2N6303	1-88	SDT6312		2N5347	1-166
SDT3508		2N6193	1-248	SDT6313		2N5347	1-166
SDT3775		2N3867	1-88	SDT6314		2N5347	1-166
SDT3776		2N3868	1-88	SDT6315		2N5347	1-166
SDT3777		2N6303	1-88	SDT6316		2N5347	1-166
SDT3778		2N3867	1-88	SDT6408		2N5347	1-166
SDT4451		2N5337	1-158	SDT6409		2N5347	1-166
SDT4452		2N5336	1-158	SDT6410		2N5347	1-166
SDT4453		2N5337	1-158	SDT6411		2N5347	1-166
SDT4454		2N5336	1-158	SDT6412		2N5347	1-166
SDT4455		2N5337	1-158	SDT6413		2N5347	1-166
SDT4456		2N5337	1-158	SDT6414		2N5347	1-166
SDT4483		2N5337	1-158	SDT6415		2N5347	1-166
SDT4901		2N3583	1-76	SDT6416		2N5347	1-166
SDT4902		2N6233	1-254	SDT6901		2N5050	1-144
SDT4903		2N6234	1-254	SDT6902		2N5051	1-144
SDT4904		2N3585	1-76	SDT6903		2N5052	1-144
SDT4905		2N3585	1-76	SDT6904		2N5052	1-144
SDT5101		TIP41A	1-967	SDT7201		2N6306	1-274
SDT5102		TIP41A	1-967	SDT7202		2N6306	1-274
SDT5103		TIP41A	1-967	SDT7203		2N6306	1-274
SDT5111		TIP42A	1-967	SDT7204		2N6307	1-274
SDT5112		TIP42A	1-967	SDT7205		2N6308	1-274
SDT5113		TIP42A	1-967	SDT7206		2N6341	1-282
SDT5501		2N5337	1-158	SDT7207		2N6306	1-274
SDT5502		2N5337	1-158	SDT7208		2N6306	1-274
SDT5503		2N5337	1-158	SDT7209		2N6307	1-274
SDT5504		2N5539	1-285	SDT7603		2N6338	1-282
SDT5506		2N5337	1-158	SDT7604		2N6339	1-282
SDT5507		2N5337	1-158	SDT7605		2N6341	1-282
SDT5508		2N5336	1-158	SDT7609		2N6338	1-282

*Consult factory if a direct replacement is necessary.

**To be introduced. Contact factory for Data Sheet.

1.1

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
SDT7610		2N6339	1-282	SE9331		2N3739	1-93
SDT7611		2N6341	1-282	SE9400	SE9400		1-47
SDT7612		2N6249	1-257	SE9401	SE9401		1-47
SDT7731		2N5881	1-199	SE9402	SE9402		1-47
SDT7732		2N5881	1-199	SE9403		MJ900	1-449
SDT7733		2N5882	1-199	SE9404		MJ901	1-449
SDT7734		2N5629	1-174	SE9406		MJ4030	1-461
SDT7735		2N5630	1-174	SE9407		MJ4031	1-461
SDT7736		2N5631	1-174	SE9408		MJ4032	1-461
SDT9201		2N6569	1-336	SV7056		2N6558	1-333
SDT9202		2N5878	1-196	SVT100-5C		2N5632	1-178
SDT9203		2N5632	1-178	SVT200-5C		2N6306	1-274
SDT9204		2N5633	1-178	SVT200-10		2N6306	1-274
SDT9205		2N6569	1-336	SVT200-10C		MJ15022	1-725
SDT9206		2N3055	1-62	SVT250-3C		2N5838	1-193
SDT9207		2N5878	1-196	SVT250-5		2N5838	1-193
SDT9208		2N5632	1-178	SVT250-5C		2N6306	1-274
SDT9209		2N5633	1-178	SVT250-10		2N6306	1-274
SDT9210		2N6569	1-336	SVT250-10C		MJ15024	1-725
SDT9301		2N4231A	1-120	SVT300-3C		2N6307	1-274
SDT9302		2N4232A	1-120	SVT300-5		2N6542	1-309
SDT9303		2N4233A	1-120	SVT300-5C		2N6307	1-274
SDT9304		2N4231A	1-120	SVT300-10		2N6307	1-274
SDT9305		2N4232A	1-120	SVT300-10C		MJ13090	1-689
SDT9306		2N4233A	1-120	SVT350-3		2N6545	1-315
SDT9307		2N3713	1-82	SVT350-3C		2N6308	1-274
SDT9308		2N3715	1-82	SVT350-5		2N5840	1-193
SDT9309		2N3716	1-82	SVT350-5C		MJ13080	1-683
SDT9701		2N5303	1-154	SVT350-12		2N6547	1-319
SDT9702		2N5629	1-174	SVT400-3		2N6545	1-315
SDT9703		2N5630	1-174	SVT400-3C		2N6543	1-309
SDT9704		2N5882	1-199	SVT400-5		2N6543	1-309
SDT9705		2N5629	1-174	SVT400-5C		2N6545	1-315
SDT9706		2N5630	1-174	SVT400-12		MJ13090	1-689
SDT9707		2N3055	1-62	SVT450-3		2N6545	1-315
SDT12301		2N5039	1-142	SVT450-3C		MJ13334	1-707
SDT12302		2N5347	1-166	SVT450-5		2N6543	1-309
SDT12303		2N5347	1-166	SVT450-5C		MJ13080	1-683
SDT12305		2N5347	1-166	SVT6000		MJ10004	1-507
SDT12306		2N5347	1-166	SVT6001		MJ10004	1-507
SDT12307		2N5347	1-166	SVT6002		MJ10005	1-507
SDT13301		2N6546	1-319	SVT6060		MJ10004	1-507
SDT13302		2N6547	1-319	SVT6061		MJ10004	1-507
SDT13303		2N6547	1-319	SVT6062		MJ10005	1-507
SDT13304		MJ13091	1-689	SVT6251		MJ10006	1-513
SDT13305		MJ13091	1-689	SVT6252		MJ10006	1-513
SDTB01		2N5346	1-166	SVT6253		MJ10007	1-513
SDTB02		2N5346	1-166	SVT6546		MJ13090	1-689
SDTB03		2N5348	1-166	SVT6547		MJ13090	1-689
SDTB05		2N5346	1-166	SVT7520		2N6543	1-309
SDTB06		2N5346	1-166	SVT7521		2N6543	1-309
SDTB07		2N5346	1-166	SVT7522		MJ13335	1-707
SE9300	SE9300		1-47	SVT7523		2N6308	1-274
SE9301	SE9301		1-47	SVT7524		2N6543	1-309
SE9302	SE9302		1-47	SVT7525		MJ13334	1-707
SE9303		MJ1000	1-449	SVT7530		MJ13081	1-683
SE9304		MJ1001	1-449	SVT7531		MJ13080	1-683
SE9306		MJ4032	1-461	SVT7532		MJ16004	1-735
SE9307		MJ4034	1-461	SVT7533		MJ13080	1-683
SE9308		MJ4035	1-461	SVT7534		MJ13080	1-683

*Consult factory if a direct replacement is necessary.
 **To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
SVT7535		MJ16004	1-735	TIP35A	TIP35A		1-963
SVT7540		MJ16008	1-750	TIP35B	TIP35B		1-963
SVT7541		MJ16008	1-750	TIP35C	TIP35C		1-963
SVT7542		MJ16008	1-750	TIP35D	*		—
SVT7543		MJ13080	1-683	TIP35E	*		—
SVT7544		MJ13080	1-683	TIP35F	*		—
SVT7545		MJ16008	1-750	TIP36	TIP36		1-963
SVT7550		MJ13091	1-689	TIP36A	TIP36A		1-963
SVT7551		MJ16010	1-765	TIP36B	TIP36B		1-963
SVT7552		MJ16010	1-765	TIP36C	TIP36C		1-963
SVT7553		MJ13090	1-689	TIP36D	*		—
SVT7554		MJ13091	1-689	TIP36E	*		—
SVT7555		MJ16010	1-765	TIP36F	*		—
SVT7560		MJ13091	1-689	TIP41	TIP41		1-967
SVT7561		MJ16012	1-765	TIP41A	TIP41A		1-967
SVT7563		MJ13090	1-689	TIP41B	TIP41B		1-967
SVT7564		MJ13090	1-689	TIP41C	TIP41C		1-967
SVT7565		MJ13090	1-689	TIP41D	TIP41D		1-47
SVT7570		MJ13091	1-689	TIP41E	TIP41E		1-47
SVT7571		MJ16012	1-765	TIP41F	TIP41F		1-47
SVT7573		MJ13090	1-689	TIP42	TIP42		1-967
SVT7574		MJ13090	1-689	TIP42A	TIP42A		1-967
SVT7575		MJ16012	1-765	TIP42B	TIP42B		1-967
TIP29	TIP29		1-955	TIP42C	TIP42C		1-967
TIP29A	TIP29A		1-955	TIP42D	TIP42D		1-47
TIP29B	TIP29B		1-955	TIP42E	TIP42E		1-47
TIP29C	TIP29C		1-955	TIP42F	TIP42F		1-47
TIP29D	TIP29D		1-46	TIP47	TIP47		1-971
TIP29E	TIP29E		1-46	TIP48	TIP48		1-971
TIP29F	TIP29F		1-46	TIP49	TIP49		1-971
TIP30	TIP30		1-955	TIP50	TIP50		1-46
TIP30A	TIP30A		1-955	TIP61	TIP61		1-46
TIP30B	TIP30B		1-955	TIP61A	TIP61A		1-46
TIP30C	TIP30C		1-955	TIP61B	TIP61B		1-46
TIP30D	TIP30D		1-46	TIP61C	TIP61C		1-46
TIP30E	TIP30E		1-46	TIP62	TIP62		1-46
TIP30F	TIP30F		1-46	TIP62A	TIP62A		1-46
TIP31	TIP31		1-957	TIP62B	TIP62B		1-46
TIP31A	TIP31A		1-957	TIP62C	TIP62C		1-46
TIP31B	TIP31B		1-957	TIP63	TIP47		1-971
TIP31C	TIP31C		1-957	TIP64	TIP48		1-971
TIP31D	TIP31D		1-46	TIP73		2N6486	1-301
TIP31E	TIP31E		1-46	TIP73A		2N6487	1-301
TIP31F	TIP31F		1-46	TIP73B		2N6488	1-301
TIP32	TIP32		1-957	TIP74		2N6489	1-301
TIP32A	TIP32A		1-957	TIP74A		2N6490	1-301
TIP32B	TIP32B		1-957	TIP74B		2N6491	1-301
TIP32C	TIP32C		1-957	TIP75		MJE13005	1-881
TIP32D	TIP32D		1-46	TIP75A		MJE13004	1-881
TIP32E	TIP32E		1-46	TIP75B		MJE13004	1-881
TIP32F	TIP32F		1-46	TIP75C		MJE13005	1-881
TIP33	TIP33		1-961	TIP100	TIP100		1-975
TIP33A	TIP33A		1-961	TIP101	TIP101		1-975
TIP33B	TIP33B		1-961	TIP102	TIP102		1-975
TIP33C	TIP33C		1-961	TIP105	TIP105		1-975
TIP34	TIP34		1-961	TIP106	TIP106		1-975
TIP34A	TIP34A		1-961	TIP107	TIP107		1-975
TIP34B	TIP34B		1-961	TIP110	TIP110		1-979
TIP34C	TIP34C		1-961	TIP111	TIP111		1-979
TIP35	TIP35		1-963	TIP112	TIP112		1-979

*Consult factory if a direct replacement is necessary.
 **To be introduced. Contact factory for Data Sheet.

INDEX CROSS-REFERENCE (Continued)

1.1

Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #	Industry Part Number	Motorola Direct Replacement	Motorola Similar Replacement	Page #
TIP115	TIP115		1-979	TIP565		MJ10009	1-519
TIP116	TIP116		1-979	TIP575		MJ13080	1-683
TIP117	TIP117		1-979	TIP575A		MJ13080	1-683
TIP120	TIP120		1-982	TIP575B		MJ13080	1-683
TIP121	TIP121		1-982	TIP575C		MJ13080	1-683
TIP122	TIP122		1-982	TIP600		TIP100	1-975
TIP125	TIP125		1-982	TIP601		TIP101	1-975
TIP126	TIP126		1-982	TIP602		TIP102	1-975
TIP127	TIP127		1-982	TIP605		TIP105	1-975
TIP140	TIP140		1-986	TIP606		TIP106	1-975
TIP140T	TIP140T		1-47	TIP607		TIP107	1-975
TIP141	TIP141		1-986	TIP620		TIP120	1-982
TIP141T	TIP141T		1-47	TIP621		TIP121	1-982
TIP142	TIP142		1-986	TIP622		TIP122	1-982
TIP142T	TIP142T		1-47	TIP625		TIP125	1-982
TIP145	TIP145		1-986	TIP626		TIP126	1-982
TIP145T	TIP145T		1-47	TIP627		TIP127	1-982
TIP146	TIP146		1-986	TIP640		2N6384	1-289
TIP146T	TIP146T		1-47	TIP641		2N6385	1-289
TIP147	TIP147		1-986	TIP645		2N6649	1-289
TIP147T	TIP147T		1-47	TIP646		2N6650	1-289
TIP150		MJE13006	1-887	TIP660		MJ10002	1-501
TIP151		MJE13007	1-887	TIP661		MJ10002	1-501
TIP152		MJE13007	1-887	TIP662		MJ10003	1-501
TIP160		MJE5740	1-851	TIP663		MJ10001	1-495
TIP161		MJE5741	1-851	TIP664		MJ10008	1-519
TIP162		MJE5742	1-851	TIP665		MJ10009	1-519
TIP510		MJ4248	1-457	TIP666		MJ10002	1-501
TIP511		MJ4247	1-457	TIP667		MJ10003	1-501
TIP512		MJ4248	1-457	TIP668		MJ10013	1-531
TIP513		MJ15012	1-723	TIP701		MJ13080	1-683
TIP514		MJ3238	1-457	TIP702		MJ13081	1-683
TIP517		2N6339	1-282	TIP2955		MJE2955T	1-990
TIP518		2N6341	1-282	TIP3055		MJE3055T	1-990
TIP519		MJ4238	1-457	TIPL751		MJ13070	1-677
TIP520		MJ4238	1-457	TIPL751A		MJ13071	1-677
TIP521		2N6211	1-251	TIPL752		MJ13080	1-683
TIP522		2N6211	1-251	TIPL752A		MJ13080	1-683
TIP523		MJ15012	1-723	TIPL753		MJ13080	1-683
TIP524		2N6497	1-305	TIPL753A		MJ13080	1-683
TIP525		MJ15011	1-723	TIPL755		MJ13090	1-689
TIP526		MJ15011	1-723	TIPL755A		MJ13091	1-689
TIP527		MJ15012	1-723	TIPL757		MJ13100	1-695
TIP528		MJ15012	1-723	TIPL757A		MJ13101	1-695
TIP536		MJ16006	1-750	TIPL760		MJE13070	1-903
TIP545		2N6227	1-189	TIPL760A		MJE13071	1-903
TIP546		2N6228	1-189	TIPL774		MJ10009	1-519
TIP550		MJ12002	1-644	TIPL775		MJ11018	1-638
TIP551		MJ12003	1-649	TIPL775A		MJ11020	1-638
TIP552		MJ12004	1-651	UMT1008		MJ13014	1-671
TIP553		MJ12004	1-651	UMT1009		MJ13015	1-671
TIP554		MJ13080	1-683	UMT1203		MJE13004	1-881
TIP555		MJ13080	1-683	UMT1204		MJE13005	1-881
TIP556		MJ13080	1-683	WT5100		MJ13015	1-671
TIP558		MJ16006	1-750	WT5200		2N6547	1-319
TIP559		MJ16006	1-750				
TIP560		MJ16006	1-750				
TIP562		MJ16012	1-765				
TIP563		MJ16012	1-765				
TIP564		MJ11018	1-638				

*Consult factory if a direct replacement is necessary.
 **To be introduced. Contact factory for Data Sheet.

POWER TRANSISTORS

Selector Guide

The selector guides on the subsequent pages offer a quick “first-selection” capability for devices that fit specific applications categories.

Because designers have different application prerequisite, the devices are categorized in three ways:

1. by package
2. by major product category
3. by major applications















In each case, pertinent electrical characteristics are supplied to permit rapid comparison of potentially suitable devices.

Contents

	Page
Standard Device Selection by Package	1-34
TO-204AA	1-35
TO-5	1-38
TO-39	1-39
TO-59	1-40
TO-66	1-41
TO-126	1-42
TO-127	1-43
Case 152	1-43
TO-202AC	1-44
TO-218	1-45
TO-220AB	1-46
MO-040AA	1-48
Military Qualified	1-49
Power Darlingtons	1-51
Power Switching (<200 Volts)	1-53
SWITCHMODE (>200 Volts)	1-54

SELECTION BY PACKAGE


Motorola power transistors are available in a wide variety of metal and plastic packages to match thermal, electrical and cost requirements. The following table compares the basic packages from the standpoint of current, voltage and power capabilities. The devices available in the various packages are tabulated on the succeeding pages.

Package	I _C Range (Amps)	V _{CE} Range (Volts)	P _D (Watts)	Page
 TO-204AA (TO-3) Case 11	2.5-60	40-1500	36-300	35
 TO-204AE Case 197	2.5-60	40-1500	36-300	35
 TO-205AA (TO-5) Case 31	3.0	40-800	6.0	38
 TO-205AD (TO-39) Case 79	0.5-5.0	40-400	5-10	39
 TO-210AA (TO-59) Case 160	7.0-10	60-100	60	40
 TO-213AA (TO-66) Case 80	1-10	40-325	20-90	41
 TO-225AA (TO-126) Case 77	0.3-5.0	25-400	12.5-40	42
 TO-225AB Case 90	5-15	40-100	65-100	43
 Case 152	0.5-2.0	30-300	10	43
 TO-202AC Case 306	0.1-3.0	30-350	6.25-12.5	44
 TO-218AC Case 340	5.0-25	40-800	80-150	45
 TO-220AB Case 221A	0.5-15	30-800	15-125	46
 MO-040AA CASE 346	50-200	200-850	500	48
 CASE 353	25-100	250-850	250	48


SELECTION BY FUNCTION

Military Qualified Power Transistors	Page 49
Power Darlingtons, for applications requiring high gain	51
Low-Voltage Power Switching Transistors (>200 Volts)	53
Switchmode Power Transistors (<200 Volts)	54

TO-204AA (Formerly TO-3)/TO-204AE (Type)




CASE 11-01, 11-3 — 40 mil pins
 CASE 1-04, 1-05 — 40 mil pins
 MODIFIED TO-3



CASE 197-01 — 60 mil pins

STYLE 1.
 PIN 1 BASE
 2 EMITTER
 CASE COLLECTOR



I _C Cont Amps Max	V _{CE0} (sus) Volts Min	Device Type		h _{FE} Min/Max	@ I _C Amp	Resistive Switching			f _r MHz Min	P _D (Case) Watts @ 25°C
		NPN	PNP			t _s μs Max	t _r μs Max	@ I _C Amp		
2.5	700	MJ8500		7.5 min	0.5	4	2	1		125
	800	MJ8501		7.5 min	0.5	4	2	1		125
	1300*	BU204		2 min	2		0.75 typ	2	4 typ	36
	1400*	MJ205					1	2		110
	1500*	BU205 MJ12002		2 min 1.11 min	2	2	0.75 typ 1	2 2	4 typ 4 typ	36 75
3	250	2N5838		8/40	3	1 typ	0.4 typ	3	5	100
	275	2N5839		10/50	2	1 typ	0.4 typ	3	5	100
	350	2N5840		10/50	2	1 typ	0.4 typ	3	5	100
3.5	325	2N3902		30/90	1	1.2 typ	0.1 typ	1	2.8	100
4	1500*	MJ12003		2.5 min	3		1	3		100
5	120	2N4347		15/60	2					100
	200	MJ410		30/90	1				2.5	100
	250	MJ3029		30 min	0.4		1	3		125
	300	MJ411 2N6542		30/90 7/35	3	4	0.8	3	2.5 6	100 100
	325	MJ3030		3.75 min	3		1	3		125
	400	2N6543		7/35	3	4	0.8	3	6	100
		MJ13070		8 min	3	1.5	0.5	3		125
		MJ13071 MJ16002 MJ16004 2N6834		8 min 5 min 7 min 10/30	3 5 5 3	1.5 3 2.7 2.7	0.5 0.3 0.35 0.35	3 3 3 3		125 125 125 125
	500	MJ16002A		5.0 min	5.0	3.0	0.3	3.0		125
	700	MJ8502		7.5 min	1	4	2	2.5		150
	800	MJ8503		7.5 min	1	4	2	2.5		150
	850*	MJ12020		5.0 min	5.0		0.13 typ	3.0	15	125
	1300*	BU207		2.25 min	4.5		0.6 typ	4.5	4 typ	60
	1500*	BU208		2.25 min	4.5		0.6 typ	4.5	4 typ	60
		BU208D†		2.25 min	4.5		0.6 typ	4.5	4 typ	60
MJ12004			2.5 min	4.5		1	4.5	4	100	
6	100	2N5758	2N6226	25/100	3	0.7 typ	0.5 typ	3	1	150
	120	2N5759	2N6227	20/80	3	0.7 typ	0.5 typ	3	1	150
	140	2N5760	2N6228	15/60	3	0.7 typ	0.5 typ	3	1	150
	250	MJ15011	MJ15012	20/100	2					200
7.0	300	MJ3041		250 min	2.5					175
	350	MJ3042		250 min	2.5					175

I_{hfe} @ 1 MHz
 *V_{BR}CEX or V_{BR}ICES
 †D Suffix on this device signifies internal C-E Diode

(continued)

TO-204AA (FORMERLY TO-3)/TO-204AE (Type) (continued)

1.2

IC Cont Amps Max	V _{CEO} (sus) Volts Min	Device Type		h _{FE} Min/Max	@ I _c Amp	Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C	
		NPN	PNP			t _s μs Max	t _r μs Max	@ I _c Amp			
7.5	60	2N3445		20/60	5	2	0.35	5	10	115	
		2N3447		40/120	5	2	0.35	5	10	115	
	80	2N3446		20/60	5	2	0.35	5	10	115	
		2N3448		40/120	5	2	0.35	5	10	115	
8	60	MJ1000	MJ900	1k min	3					90	
		2N6055	2N6053	750/18k	4	1.5 typ	1.5 typ	4	4#	100	
	80	MJ1001	MJ901	1k min	3					90	
		2N6056	2N6054	750/18k	4	1.5 typ	1.5 typ	4	4#	100	
	120	MJ4247	MJ4237	40 min	3	0.4 typ	0.18 typ	5	20	90	
	150	MJ4248	MJ4238	40 min	3	0.4 typ	0.18 typ	5	20	90	
	250	2N6306	MJ6502	15/75	3	1.6	0.4	3	5	125	
				15 min	2	2	0.5	4	4	125	
	300	2N6307		15/75	3	1.6	0.4	3	5	125	
		2N6544		7/35	5	4	1	5	6	125	
	350	2N6308		12/60	3	1.6	0.4	5	5	125	
	400	2N6545	MJ6503	7/35	5	4	1	5	6	125	
				15 min	2	2	0.5	4	4	125	
				8 min	5	1.5	0.5	5	5	150	
	450	MJ13081	MJ16006	8 min	5	1.5	0.5	5	5	150	
				5 min	8	2.5	0.25	5	150		
				7 min	8	2.2	0.25	5	150		
10/30				5	2.5	0.25	5	10	150		
500	MJ16006A		5.0 min	8.0	3.0	0.4	5.0		150		
850*	MJ12021		5.0 min	8.0		0.1 typ	5.0		150		
1400*	MJ10011		20 min	4		1	4		80		
1500*	MJ12005		5 min	5		1	5		100		
10	40	2N6363	2N6648	1k/20k	5				20#	100	
		60	2N3713	2N3789	15 min	3	0.3 typ	0.4 typ	5	4	150
	2N3715		2N3791	30 min	3	0.3 typ	0.4 typ	5	4	150	
	2N5877		2N5875	20/100	4	1	0.8	4	4	150	
	2N6384		2N6649	1k/20k	5				20#	100	
		MJ3000	MJ2500	1k min	5					150	
	80	2N3714	2N3790	15 min	3	0.3 typ	0.4 typ	5	4	150	
		2N3716	2N3792	30 min	3	0.3 typ	0.4 typ	5	4	150	
		2N5878	2N5876	20/100	4	1	0.8	4	4	150	
		2N6385	2N6650	1k/20k	5				20#	100	
		MJ3001	MJ2501	1k min	5					150	
	100	2N5632	2N6229	25/100	5	0.9 typ	0.9 typ	5	1	150	
	120	2N5633	2N6230	20/80	5	0.9 typ	0.9 typ	5	1	150	
	140	2N5634	2N6231	15/60	5	0.9 typ	0.9 typ	5	1	150	
		2N3442		20/70	4					117	
	250	MJ15011	MJ15012	20/100	2					200	
	325	MJ413	MJ423	20/80	0.5					2.5	125
				30/90	1					2.5	125
				15/35	2.5						2.5
	350	MJ13014	MJ10002	8/20	5	2	0.5	5		150	
				3/300	5	2.5	1	5	10#	150	
				30/300	5	1.5	0.5	5	10#	150	
	400	MJ10003	MJ10007	30/300	5	2.5	1	5	10#	150	
				30/300	5	1.5	0.5	5	10#	150	
				100/2k	6	15	15	6		175	
				8/20	5	2	0.5	5		150	
	450	SDT13304		10/40	5	1.6 typ	0.35 typ	5	15 typ	125*	
500	SDT13305		10/40	5	1.6 typ	0.35 typ	5	15 typ	125*		
550	MJ10013		10/250	10	2.5	0.8	10		175		
600	MJ10014		10/250	10	2.5	0.8	10		175		
700	MJ8504		7.5 min	1.5	4	2	5		175		
800	MJ8505	MJ16018	7.5 min	1.5	4	2	5		175		
			7.0 min	5.0	2.0 typ	0.9 typ	5.0		150		
950*	MJ12010		4.2 min	5		1	5		100		
12	40	2N6569	2N6594	15/200	4	5	1.5	2	1.5 to 15	100	
		2N6057	2N6050	750/18k	6	1.6 typ	1.5 typ	6	4#	150	
	80	2N6058	2N6051	750/18k	6	1.6 typ	1.5 typ	6	4#	150	
		2N6059	2N6052	750/18k	6	1.6 typ	1.5 typ	6	4#	150	
15	60	2N3055	MJ2955	20/70	4	0.7 typ	0.3 typ	4	2.5	115	
		2N3055A	MJ2955A	20/70	4				0.8	115	
		2N6576		2k/20k	4	2	7	10	10-200#	120	
		2N5881	2N5879	20/100	6	1	0.8	6	4	160	

*V_{BR}/CEX # I_{hrel} @ 1 MHz

(continued)

TO-204AA (FORMERLY TO-3)/TO-204AE (Type) (continued)

I _C Cont Amps Max	V _{CEO} (I _{SUS}) Volts Min	Device Type		h _{FE} @ I _C		Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C	
		NPN	PNP	Min/Max	Amp	t _s μs	t _r μs	@ I _C			
						Max	Max	Amp			
15	80	2N5882	2N5880	20/100	6	1	0.8	6	4	160	
	90	2N6577		2k/20k	4	2	7	10	10-200#	120	
	120	MJ15015	MJ15016	20/70	4					1	180
		2N6578		2k/20k	4	2	7	10	10-200#	120	180
	140	MJ15001	MJ15002	25/150	4				2	200	
	150	MJ11018	MJ11017	100 min	15				3#	175	
	200	2N6249		10/50	10	3.5	1	10		2.5	175
		MJ11020	MJ11019	100 min	15					3#	175
	250	MJ11022	MJ11021	100 min	15				3#	175	
	275	2N6250		8/50	10	3.5	1	10		2.5	175
	300	2N6546		6/30	10	4	0.7	10	6 to 24		175
		2N6676		8 min	15	2.5	0.5	15	3		175
	350	2N6251		6/50	10	3.5	1	10	2.5		175
		2N6677		8 min	15	2.5	0.5	15	3		175
	400	2N6547		6/30	10	4	0.7	10	6 to 24		175
		2N6678		8 min	15	2.5	0.5	15	3		175
		MJ13090		8 min	10	2.5	0.5	10			175
	450	MJ13091		8 min	10	2.5	0.5	10			175
		MJ16010		5 min	15	1.2 typ	0.2 typ	10			175
		MJ16012		7 min	15	0.9 typ	0.15 typ	10			175
2N6836			10/30	10	3.0	0.35	10	10		175	
500	MJ16010A		5.0 min	15	3.0	0.4	10			175	
850*	MJ12022		5.0 min	15		0.1 typ	10			175	
16	60	MJ4033	MJ4030	1k/	10					150	
	80	MJ4034	MJ4031	1k/	10					150	
	100	2N5629	2N6029	25/100	8	1.2 typ	1.2 typ	8	1	200	
		MJ4035	MJ4032	1k/	10					150	
	120	2N5630	2N6030	20/80	8	1.2 typ	1.2 typ	8	1	200	
	140	2N3773	2N6609	15/60	8	1.1 typ	1.5 typ	8	4	150	
		2N5631	2N6031	15/60	8	1.2 typ	1.2 typ	8	1	200	
	200	MJ15022	MJ15023	15/60	8				5	250	
		MJ15026	MJ15027	6 min	16				15	250	
	250	MJ15024	MJ15025	15/60	8				5	250	
20	40	2N6257		15/75	8				2	150	
	60	2N3772		15/60	10				2	150	
		2N6282	2N6285	750/18k	10	2.5 typ	2.5 typ	10	4#	160	
	75	2N5039		20/100	10	1.5	0.5	10	60	140	
	80	2N5303	2N5745	15/60	10	2	1	10	2	200	
		2N6283	2N6286	750/18k	10	2.5 typ	2.5 typ	10	4#	160	
	90	2N5038		20/100	12	1.5	0.5	12	60	140	
	100	2N6284	2N6287	750/18K	10	2.5 typ	2.5 typ	10	4#	160	
	140	MJ15003	MJ15004	25/150	5				2	250	
	200	MJ13330		8/40	10	3.5	0.7	10	5 to 40	175	
	250	MJ13331		8/40	10	3.5	0.7	10	5 to 40	175	
	350	MJ10000		40/400	10	3	1.8	10	10#	175	
		MJ10004		40/400	10	1.5	0.5	10	10#	175	
		MJ13332		10/60	5	4	0.7	10		175	
	400	MJ10001		40/400	10	3	1.8	10	10#	175	
		MJ10005		40/400	10	1.5	0.5	10	10#	175	
		MJ13100		8 min	15	3.5	0.5	15		175	
		MJ13333		10/60	5	4	0.7	10		175	
		450	MJ10008		30/300	10	2	0.6	10	8#	175
	MJ13101			8 min	15	3.5	0.5	15		175	
	MJ13334			10/60	5	4	0.7	10		175	
	MJ16014			5 min	20	2.7	0.35	20		250	
	MJ16016			7 min	20	2.2	0.25	20		250	
	2N6837			10/30	15	2.5	0.25	15	15	250	
	500	MJ10009		30/300	10	2	0.6	10	8#	175	
		MJ13335		10/60	5	4	0.7	10		175	
	750	MJ10024		50/600	20	5	1.8	10		250	
	850	MJ10025		50/600	20	5	1.8	10		250	

*V_{BRICEX} # I_{hfe} @ 1 MHz

(continued)



TO-204AA (FORMERLY TO-3)/TO-204AE (Type) (continued)

I _C Cont Amps Max	V _{CEO} (sus) Volts Min	Device Type		h _{FE} Min/Max	@ I _C Amp	Resistive Switching			f _T MHz	P _D (Case) Watts @ 25°C
						t _s μs	t _f μs	@ I _C Amp		
		NPN	PNP			Max	Max	Max		
25	60	2N5885	2N5883	20/100	10	1	0.8	10	4	200
	80	2N5886	2N5884 2N6436	20/100 30/120	10 10	1 1	0.8 0.25	10 10	4 40	200 200
		100	2N6338	2N6437	30/120 30/120	10 10	1 1	0.25 0.25	10 10	40 40
	120	2N6339	2N6438	30/120 30/120	10 10	1 1	0.25 0.25	10 10	40 40	200 200
		140	2N6340		30/120	10	1	0.25	10	40
	150	2N6341		30/120	10	1	0.25	10	40	200
	30	40	2N3771		15/60	15				2
2N5301			2N4398	15/60	15	2	1	10	2	200
60		2N5302	2N4399	15/60	15	2	1	10	2	200
		MJ11012 2N6326	MJ11011 2N6329	1k min 6/30	20 30				4# 3	200 200
80		2N6327	2N6330	6/30	30				3	200
90		MJ11014	MJ11013	1k min	20				4#	200
100		2N6328	2N6331	6/30	30				3	200
	MJ802	MJ4502	25/100	7.5				2	200	
120	MJ11016	MJ11015	1k min	20				4#	200	
40	350	MJ10022●		50/600	10	2.5	0.9	20		250
	400	MJ10023●		50/600	10	2.5	0.9	20		250
50	60	2N5685●	2N5683●	15/60	25	0.5 typ	0.3 typ	25	2	300
		MJ11028●	MJ11029●	400 min	50					300
	80	2N5686●	2N5684● 2N6377●	15/60 30/120	25 20	0.5 typ 0.8	0.3 typ 0.25	25 20	2 30	300 250
		90	MJ11030	MJ11031	400 min	50				
	100	2N6274●	2N6378●	30/120	20	0.8	0.25	20	30	250
	120	2N6275●	2N6379●	30/120	20	0.8	0.25	20	30	250
		MJ11032●	MJ11033●	400 min	50					300
	140	2N6276●		30/120	20	0.8	0.25	20	30	250
	150	2N6277●		30/120	20	0.8	0.25	20	30	250
	400	MJ10015●		10 min	40	2.5	1.0	20		250
500	MJ10016●		10 min	40	2.5	1.0	20		250	
60	60	MJ14000●	MJ14001●	15/100	50					300
	80	MJ14002●	MJ14003●	15/100	50					300
	200	MJ10020●		75 min	15	3.5	0.5	30		250
	250	MJ10021●		75 min	15	3.5	0.5	30		250

● Modified TO-3, 60 mil pins # I_{hFE} @ 1MHz

TO-205AA (TO-5) Package

CASE 31-03




STYLE 1
PIN 1 EMITTER
2. BASE
3. COLLECTOR

I _C Cont Amps Max	V _{CEO} (sus) Volts Min	Device Type		h _{FE} Min/Max	@ I _C Amp	Resistive Switching			f _T MHz	P _D (Case) Watts @ 25°C
						t _s μs	t _f μs	@ I _C Amp		
		NPN	PNP			Max	Max	Max		
3	40		2N3719	25/180	1	0.4*		1	60	6
			2N3867	40/200	1.5	0.4*		1.5	60	6
	60		2N3720	25/180	1	0.4*		1	60	6
			2N3868	30/150	1.5	0.4*		1.5	60	6
80		2N6303	30/150	1.5	0.4*		1.5	60	6	

* I_{off}

TO-205AD (TO-39) Package


CASE 79-02



STYLE 1:

- PIN 1 EMITTER
- 2 BASE
- 3 COLLECTOR

(Pin 3 connected to case)




IcCont Amps Max	VCE0(1sus) Volts Min	Device Type		hFE Min/Max	@ Ic Amp	Resistive Switching			fT MHz Min	PD (Case) Watts @ 25°C
		NPN	PNP			ts μs Max	tr μs Max	@ Ic Amp		
		0.5	200				MJ4645	20 min		
	300		MJ4646	20 min	0.5	0.72*		0.05	40	5
	400		MJ4647	20 min	0.5	0.72*		0.05	30	5
4	60	2N4877		20/100	4	1.5	0.5	4	4	10
5	60		MJ8100	25/180	2	1	0.15	2	30	10
	80	2N5336	2N6190	30/120	2	2	0.2	2	30	6
		2N5337	2N6191	60/240	2	2	0.2	2	30	6
	100	2N5338	2N6192	30/120	2	2	0.2	2	30	10
		2N5339	2N6193	60/240	2	2	0.2	2	30	6

* toff

1.2

TO-210AA (TO-59) Package

CASE 160-03




STYLE 1:
 PIN 1 EMITTER
 2. BASE
 3. COLLECTOR



I _C Cont Amps Max	V _{CE0} (sust) Volts Min	Device Type		hFE		Resistive Switching			f _r MHz	P _D (Case) Watts @ 25°C
		NPN	PNP	Min/Max	@ I _C Amp	t _s	t _f	@ I _C		
						μs	μs	Amp		
7	60		MJ6700	25/180	2	1	0.15	2	30	60
	80	2N5346		30/120	2	2	0.2	2	30	60
		2N5347		60/240	2	2	0.2	2	30	60
100	80	2N5348		30/120	2	2	0.2	2	30	60
		2N5349		60/240	2	2	0.2	2	30	60
10	80	2N6186		30/120	2	2	0.2	2	30	60
		2N6187		60/240	2	2	0.2	2	30	60
	100	2N6188		30/120	2	2	0.2	2	30	60
		2N6189		60/240	2	2	0.2	2	30	60

TO213AA (TO-66) Package

CASE 80-02



STYLE 1.
 PIN 1 BASE
 2 EMITTER
 CASE COLLECTOR


I _C Cont Amps Max	V _{CEO} (sus) Volts Min	Device Type		hFE Min/Max	@ I _C Amp	Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C
		NPN	PNP			t _s μs Max	t _r μs Max	@ I _C Amp		
		1	40				2N4898	20/100		
	60		2N4899	20/100	0.5	0.6 typ	0.3 typ	0.5	3	25
	80	2N4912	2N4900	20/100	0.5	0.6 typ	0.3 typ	0.5	3	25
	175	2N3583	2N6420	40/200	0.5	2 typ	0.23 typ	0.5	10	35
	225	2N3738	2N6424	40/200	0.1	3 typ	0.3 typ	0.1	10	20
	250		2N5344	25/100	0.5	0.6	0.1	0.5	60	40
	300	2N3739	2N6425 2N5345	40/200 25/100	0.1 0.5	3 typ 0.6	0.3 typ 0.1	0.1 0.5	10 60	20 40
2	125	2N5050		25/100	0.75	3.5	1.2	0.75	10	40
	150	2N5051		25/100	0.75	3.5	1.2	0.75	10	40
	200	2N5052		25/100	0.75	3.5	1.2	0.75	10	40
	225		2N6211	10/100	1	2.5	0.6	1	20	35
	250	2N3584	2N6421	25/100	1	4	3	1	10	35
	300		2N6212	10/100	1	2.5	0.6	1	20	35
		2N3585	2N6422	25/100	1	4	3	1	10	35
		2N4240	2N6423	30/150	0.75	6	3	0.75	15	35
	350		2N6213	10/100	1	2.5	0.6	1	20	35
3	140	2N3441		25/100	0.5				0.2	25
4	60		2N3740,A 2N6049	30/100 25/100	0.25 0.5	1.3 typ 1 typ	0.27 typ 0.3 typ	0.25 0.5	4 3	25 75
		2N3766 2N6294	2N6296	40/160 750/18k	0.5 2	0.9 typ 0.9 typ	0.09 typ 0.7 typ	0.5 2	10 4#	20 50
	80		2N3741,A	30/100	0.25	1.3 typ	0.27 typ	0.25	4	25
		2N3767 2N6295		40/160 750/18k	0.5 2	0.9 typ 0.9 typ	0.09 typ 0.7 typ	0.5 2	10 4	20 50
5	40	2N4231A	2N6312	25/100	1.5	0.5 typ	0.2 typ	1.5	4	75
	60	2N4232A	2N6313	25/100	1.5	0.5 typ	0.2 typ	1.5	4	75
	80	2N4233A	2N6314	25/100	1.5	0.5 typ	0.2 typ	1.5	4	75
	225	2N6233		25/125	1	3.5	0.5	1	20	50
	275	2N6234		25/125	1	3.5	0.5	1	20	50
	325	2N6235		25/125	1	3.5	0.5	1	20	50
7	60	2N6315	2N6317	20/100	2.5	1	0.8	2.5	4	90
	80	2N5427 2N5428 2N6316		30/120 60/240 20/100	2 2 2.5	2 2 1	0.2 0.2 0.8	2 2 2.5	30 30 4	40 40 90
	100	2N5429 2N5430	2N6318	30/120 60/240	2 2	2 2	0.2 0.2	2 2	30 30	40 40
	250	2N6078		12/70	1.2	2.8	0.3	1.2	1	45
	275	2N6077		12/70	1.2	2.8	0.3	1.2	1	45
8	60	2N6300	2N6298	750/18k	4	1.5 typ	1.5 typ	4	4#	75
	80	2N6301	2N6299	750/18k	4	1.5 typ	1.5 typ	4	4#	75
	120	MJ3247	MJ3237	40 min	3	0.4 typ	0.18 typ	5	20	75
	150	MJ3248	MJ3238	40 min	3	0.4 typ	0.18 typ	5	20	75
10	80	2N6495		10/60	10	0.15 typ	0.05 typ	10	25	70

| h_{FE} @ 1MHz

1.2

TO-225AA Package (Formerly TO-126)

CASE 77-04
PLASTIC



STYLE 3
PIN 1. BASE
2. COLLECTOR
3. EMITTER

STYLE 1
PIN 1. EMITTER
2. COLLECTOR
3. BASE


IcCont Amps Max	VCEO(sus) Volts Min	Device Type		hFE Min/Max	@ Ic Amp	Resistive Switching			fr MHz	PD (Case) Watts @ 25°C
		NPN	PNP			ts μs	tr μs	@ Ic Amp		
0.3	250	MJE3440		40/160	0.02				15	15
	350	MJE3439		40/160	0.02				15	15
0.5	150	MJE341		25/200	0.05				15	20.8
	200	MJE344		30/300	0.05				15	20.8
	250	2N5655		30/250	0.1	3.5 typ	0.24 typ	0.1	10	20
	300	MJE340	MJE350	30/240	0.05					20.8
		2N5656		30/250	0.1	3.5 typ	0.24 typ	0.1	10	20
	350	2N5657		30/250	0.1	3.5 typ	0.24 typ	0.1	10	20
1	40	2N4921	2N4918	20/100	0.5	0.6 typ	0.3 typ	0.5	3	30
	60	2N4922	2N4919	20/100	0.5	0.6 typ	0.3 typ	0.5	3	30
	80	2N4923	2N4920	20/100	0.5	0.6 typ	0.3 typ	0.5	3	30
1.5	40	MJE720	MJE710	8 min	1					20
	60	MJE721	MJE711	8 min	1					20
	80	MJE722	MJE712	8 min	1					20
	300	MJE13002●		5/25	1	4	0.7	1	5	40
		MJE13003●		5/25	1	4	0.7	1	5	40
2	100	MJE270	MJE271	1.5k min	0.12				6	15
3	30	MJE520	MJE370	25 min	1					25
	40	MJE180	MJE170	50/250	0.1	0.6 typ	0.12 typ	0.1	50	12.5
	60	MJE181	MJE171	50/250	0.1	0.6 typ	0.12 typ	0.1	50	12.5
	80	MJE182	MJE172	50/250	0.1	0.6 typ	0.12 typ	0.1	50	12.5
4	40	MJE3300●	MJE3310●	1k min	1				20	15
		2N5190	2N5193	25/100	1.5	0.4 typ	0.4 typ	1.5	2	40
		MJE521	MJE371	40 min	1					40
		2N6037	2N6034	750/18k	2	1.7 typ	1.2 typ	2	25	40
	60	MJE3301●	MJE3311●	1k min	1				20#	15
		2N5191	2N5194	25/100	1.5	0.4 typ	0.4 typ	1.5	2	40
		MJE800	MJE700	750 min	1.5				1#	40
		MJE801	MJE701	750 min	2				1#	40
	2N6038	2N6035	750/18k	2	1.7 typ	1.2 typ	2	25	40	
	80	MJE3302●	MJE3312●	1k min	1				20#	15
		2N5192	2N5195	25/100	1.5	0.4 typ	0.4 typ	1.5	2	40
		MJE802	MJE702	750 min	1.5				1#	40
MJE803		MJE703	750 min	2				1#	40	
2N6039	2N6036	750/18k	2	1.7 typ	1.2 typ	2	25	40		
100	MJE243	MJE253	40/120	0.2	0.7 typ	0.08 typ	0.2	40	15	
5	25	MJE200	MJE210	45/180	2	0.13 typ	0.035 typ	2	65	15

● Case 77 (Style 3)

I_{hfe} @ 1MHz

TO-225AB Package (Formerly TO-127)

CASE 90-05
PLASTIC




STYLE 2:
PIN 1. EMITTER
2. COLLECTOR
3. BASE

I _C Cont Amps Max	V _{CEO} (sus) Volts Min	Device Type		h _{FE} Min/Max	@ I _C Amp	Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C
		NPN	PNP			t _s μs Max	t _f μs Max	@ I _C Amp		
5	40	2N5977	2N5974	20/120	2.5	0.45 typ	0.18 typ	2.5	2	75
	50	MJE205	MJE105	25/100	2					65
	60	MJE1100	MJE1090	750 min	3A				1	70
		MJE1101	MJE1091	750 min	4A				1	70
		2N5978	2N5975	25/100	2.5	0.55 typ	0.18 typ	2.5	2	75
	80	MJE1102	MJE1092	750 min	3A				1	70
MJE1103		MJE1093	750 min	4A				1	70	
2N5979		2N5976	20/120	2.5	0.45 typ	0.18 typ	2.5	2	75	
8	60	MJE6043	MJE6040	1k/20k	4	1.5 typ	1.5 typ	4	4#	75
	80	MJE6044	MJE6041	1k/20k	4	1.5 typ	1.5 typ	4	4#	75
	100	MJE6045	MJE6042	1k/20k	4	1.5 typ	1.5 typ	4	4#	75
10	60	MJE2801	MJE2901	25/100	3					90
		MJE3055	MJE2955	20/70	4				2	90
12	40	2N5989	2N5986	20/120	6	0.5 typ	0.25 typ	6	2	100
	60	2N5990	2N5987	20/120	6	0.5 typ	0.25 typ	6	2	100
	80	2N5991	2N5988	20/120	6	0.5 typ	0.25 typ	6	2	100
15	40	MJE1660	MJE1290	20/100	5				3	90
	60	MJE1661	MJE1291	20/100	5				3	90

|h_{FE}| @ 1 MHz

CASE 152




STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

(COLLECTOR CONNECTED TO TAB)

I _C Cont Amps Max	V _{CEO} (sus) Volts Min	Device Type		h _{FE} Min/Max	@ I _C Amp	Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C
		NPN	PNP			t _s μs Max	t _f μs Max	@ I _C Amp		
0.5	65	MPS-U31		10 min	0.1					10
	300	MPS-U10	MPS-U60	30 min	0.030				60	10
0.8	40	MPS-U02	MPS-U52	30 min	0.5				150	10
	1	120	MPS-U03		40 min	0.010				100
180		MPS-U04		40 min	0.010				100	10
2	30	MPS-U01	MPS-U51	50 min	1				50	10
	40	MPS-U01A	MPS-U51A	50 min	1				50	10
		MPS-U45	MPS-U95	4k min	1				100	10
	60	MPS-U05	MPS-U55	60 min	0.25				50	10
	80	MPS-U06	MPS-U56	60 min	0.25				50	10
	100	MPS-U07	MPS-U57	30 min	0.25				50	10

TO-202AC Package

CASE 306-04



STYLE 1:
 PIN 1. EMITTER
 2. BASE
 3. COLLECTOR
 4. COLLECTOR


STYLE 3:
 PIN 1. BASE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

I _C Cont Amps Max	V _{CEO} (sus) Volts Min	Device Type		h _{FE} Min/Max	@ I _C Amp	Resistive Switching			f _r MHz Min	P _D (Case) Watts @ 25°C	
		NPN	PNP			t _s μs Max	t _r μs Max	@ I _C Amp			
0.1	250	D40N1		30/90	0.02				50-80	6.25	
		D40N2		60/180	0.02				50-80	6.25	
	300	D40N3		30/90	0.02				50-80	6.25	
		D40N4		60/180	0.02				50-80	6.25	
0.5	30	D40C1		10k/60k	0.2	0.35 typ	0.8 typ	1	75 typ	6.25	
		D40C2		40k min	0.2	0.35 typ	0.8 typ	1	75 typ	6.25	
	40	D40C4		10k/60k	0.2	0.35 typ	0.8 typ	1	75 typ	6.25	
		D40C5		40k min	0.2	0.35 typ	0.8 typ	1	75 typ	6.25	
	120	D40P1		40 min	0.08	2.5		0.08	50	6.25	
	150	2N6591		40/200	0.1				35	10	
	180	D40P3		40 min	0.08	2.5		0.08	50	6.25	
	200	2N6592		30/200	0.1				35	10	
	225	D40P5		40 min	0.08	2.5		0.08	50	6.25	
	250	2N6557			40/180	0.03				45	10
			MDS20		40/250	0.03				60	10
		2N6593			30/200	0.1				35	10
			MDS21	MDS60		40/180	0.03				45
	300			30 min	0.03				60	10	
			40/250	0.03				60	10		
350	2N6559		40/180	0.03				45	10		
1	30	D40D1	D41D1	10 min	1	0.2 typ	0.05 typ	1	200 typ	10	
		D40D2	D41D2	20 min	1	0.2 typ	0.05 typ	1	200 typ	10	
	45	D40D4	D41D4	10 min	1	0.2 typ	0.05 typ	1	200 typ	10	
		D40D5	D41D5	10 min	1	0.2 typ	0.05 typ	1	200 typ	10	
	60	2N6551	2N6554	25 min	0.5				75	10	
		D40D7	D41D7	10 min	1	0.2 typ	0.05 typ	1	200 typ	10	
		D40D8	D41D8	10 min	1	0.2 typ	0.05 typ	1	200 typ	10	
	75	D40D10	D41D10	10 min	1	0.2 typ	0.05 typ	1	200 typ	10	
		D40D11	D41D11	10 min	1	0.2 typ	0.05 typ	1	200 typ	10	
		D40D13	D41D13	50/150	0.1	0.2 typ	0.05 typ	1	200 typ	10	
		D40D14	D41D14	50/150	0.1	0.2 typ	0.05 typ	1	200 typ	10	
	80	2N6552	2N6555	25 min	0.5				75	10	
		2N6553	2N6556	25 min	0.5				75	10	
	2	30	D40E1	D41E1	10 min	1	0.4 typ	0.17 typ	1	230 typ	8
D40K1			D41K1	1k min	1.5				75 typ	10	
D40K3			D41K3	1k min	1				75 typ	10	
40		2N6548		5k min	1				100	10	
		2N6549		3k min	1				100	10	
50		D40K2	D41K2	1k min	1.5				75 typ	10	
		D40K4	D41K4	1k min	1				75 typ	10	
60		D40E5	D41E5	10 min	1	0.4 typ	0.17 typ	1	230 typ	8	
80	D40E7	D41E7	10 min	1	0.4 typ	0.17 typ	1	230 typ	8		
3	40	MDS26†	MDS76†	30 min	1				50	12.5	
	60	MDS27†	MDS77†	30 min	1				50	12.5	

† Style 3.

TO-218AC Package

CASE 340-01
PLASTIC



STYLE 1:
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

I _C Cont Amps Max	V _{CE0} (sus) Volts Min	Device Type		hFE @ I _C		Resistive Switching			f _T MHz	P _D (Case) Watts @ 25°C		
						Min/Max	Amp	t _s μs			t _f μs	@ I _C Amp
								Max			Max	
5	450	MJH16002		5.0 min	5	3.0	0.30	3.0		100		
		MJH16004		7.0 min	5	2.7	0.35	3.0		100		
	500	MJH16002A		5.0 min	5	3.0	0.30	3.0		100		
8	450	MJH16006		5.0 min	8	2.5	0.25	5.0		125		
		MJH16008		7.0 min	8	2.2	0.25	5.0		125		
	500	MJH16008A		5.0 min	8	2.5	0.25	5.0		125		
10	40	TIP33	TIP34	20 min	3				3.0	80		
	60	TIP33A	TIP34A	20 min	3				3.0	80		
		TIP140	TIP145	500 min	10	2.5 typ	2.5 typ	5.0	4.0#	125		
	80	TIP33B	TIP34B	20 min	3				3.0	80		
		TIP141	TIP146	500 min	10	2.5 typ	2.5 typ	5.0	4.0#	125		
	100	TIP33C	TIP34C	20 min	3				3.0	80		
800	TIP142	TIP147	500 min	10	2.5 typ	2.5 typ	5.0	4.0#	125			
	MJH16018		7.0 min	5	2.0 typ	0.5 typ	5.0		150			
15	60	TIP3055	TIP2955	5 min	10				2.5	80		
	150	MJH11018*	MJH11017*	400/15K	10				3.0#	150		
	200	MJH11020*	MJH11019*	400/15K	10				3.0#	150		
	250	MJH11022*	MJH11021*	400/15K	10				3.0#	150		
	450	MJH16010		5.0 min	15	1.2	0.2	10		150		
		MJH16012		7.0 min	15	.9	0.15	10		150		
	500	MJH16010A		5.0 min	15	3.0	0.4	10		150		
16	100	MJE4340	MJE4350	15 min	8.0	1.2 typ	1.2 typ	8.0	1.0	125		
	120	MJE4341	MJE4351	15 min	8.0	1.2 typ	1.2 typ	8.0	1.0	125		
	140	MJE4342	MJE4352	15 min	8.0	1.2 typ	1.2 typ	8.0	1.0	125		
	160	MJE4343	MJE4353	15 min	8.0	1.2 typ	1.2 typ	8.0	1.0	125		
20	60	MJH6282*	MJH6285*	750/18K	10				4.0#	125		
	80	MJH6283*	MJH6286*	750/18K	10				4.0#	125		
	100	MJH6284*	MJH6287*	750/18K	10				4.0#	125		
25	40	TIP35	TIP36	10/75	15	0.6 typ	0.3 typ	10	3.0	125		
	60	TIP35A	TIP36A	10/75	15	0.6 typ	0.3 typ	10	3.0	125		
	80	TIP35B	TIP36B	10/75	15	0.6 typ	0.3 typ	10	3.0	125		
	100	TIP35C	TIP36C	10/75	15	0.6 typ	0.3 typ	10	3.0	125		


I_{hfe} @ 1MHz

*To be introduced

1.2

TO-220AB Package

CASE 221A-02
PLASTIC



STYLE 1
PIN 1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

Ic Cont Amps Max	VCE0(sus) Volts Min	Device Type		hFE Min/Max	@ Ic Amp	Resistive Switching			fT MHz Min	Pd (Case) Watts @ 25°C
		NPN	PNP			ts μs Max	tr μs Max	@ Ic Amp		
0.5	40	TIP61	TIP62	15/100	0.5	0.9 typ	0.4 typ	0.5	3	15
	60	TIP61A	TIP62A	15/100	0.5	0.9 typ	0.4 typ	0.5	3	15
	80	TIP61B	TIP62B	15/100	0.5	0.9 typ	0.4 typ	0.5	3	15
	100	TIP61C	TIP62C	15/100	0.5	0.9 typ	0.4 typ	0.5	3	15
	350	MJE2360T MJE2361T		15 min 40 min	0.1				10 typ 10 typ	30 30
1	40	TIP29	TIP30	15/75	1	0.6 typ	0.3 typ	1	3	30
	60	TIP29A	TIP30A	15/75	1	0.6 typ	0.3 typ	1	3	30
	80	TIP29B	TIP30B	15/75	1	0.6 typ	0.3 typ	1	3	30
	100	TIP29C	TIP30C	15/75	1	0.6 typ	0.3 typ	1	3	30
	120	TIP29D	TIP30D	15/75	1	0.6 typ	0.3 typ	1	3	30
	140	TIP29E	TIP30E	15/75	1	0.6 typ	0.3 typ	1	3	30
	160	TIP29F	TIP30F	15/75	1	0.6 typ	0.3 typ	1	3	30
	250	TIP47		30/150	0.3	2 typ	0.18 typ	0.3	10	40
	300	TIP48	MJE5730	30/150	0.3	2 typ	0.18 typ	0.3	10	40
	350	TIP49	MJE5731	30/150	0.3	2 typ	0.18 typ	0.3	10	40
	400	TIP50	MJE5732	30/150	0.3	2 typ	0.18 typ	0.3	10	40
2	60	TIP110	TIP115	500 min	2	1.7 typ	1.3 typ	2	25#	50
	80	TIP111	TIP116	500 min	2	1.7 typ	1.3 typ	2	25#	50
	100	TIP112	TIP117	500 min	2	1.7 typ	1.3 typ	2	25#	50
2.5	700	MJE8500		7.5 min	0.5	4	2	1		65
	750	MJE12007		1.1 min	2		1.0	2	4 typ	65
	800	MJE8501		7.5 min	0.5	4	2	1		65
3	40	TIP31	TIP32	25 min	1	0.6 typ	0.3 typ	1	3	40
	60	TIP31A	TIP32A	25 min	1	0.6 typ	0.3 typ	1	3	40
	80	TIP31B	TIP32B	25 min	1	0.6 typ	0.3 typ	1	3	40
	100	TIP31C	TIP32C	25 min	1	0.6 typ	0.3 typ	1	3	40
	120	TIP31D	TIP32D	25 min	1	0.6 typ	0.3 typ	1	3	40
	140	TIP31E	TIP32E	25 min	1	0.6 typ	0.3 typ	1	3	40
	160	TIP31F	TIP32F	25 min	1	0.6 typ	0.3 typ	1	3	40
4	45	2N6121	2N6124	25/100	1.5	0.4 typ	0.3 typ	1.5	2.5	40
	60	2N6122	2N6125	25/100	1.5	0.4 typ	0.3 typ	1.5	2.5	40
		MJE800T	MJE700T	750 min	1.5				1#	40
		MJE801T	MJE701T	750 min	2				1#	40
	80	2N6123	2N6126	20/80	1.5	0.4 typ	0.3 typ	1.5	2.5	40
		MJE802T	MJE702T	750 min	1.5				1#	40
		MJE803T	MJE703T	750 min	2				1#	40
	100	FT317	FT417	20 min	3	0.8 typ	0.5 typ	4	20	40
	120	FT317A	FT417A	20 min	3	0.8 typ	0.5 typ	4	20	40
	140	FT317B	FT417B	20 min	3	0.8 typ	0.5 typ	4	20	40
300	MJE13004		6/30	3	3	0.7	3	4	60	
400	MJE13005		6/30	3	3	0.7	3	4	60	
5	60	TIP120	TIP125	1k min	3	1.5 typ	1.5 typ	3	4#	65
	80	TIP121	TIP126	1k min	3	1.5 typ	1.5 typ	3	4#	65
	100	TIP122	TIP127	1k min	3	1.5 typ	1.5 typ	4	4#	75
	250	2N6497		10/75	2.5	1.8	0.8	2.5	5	80
	300	2N6498		10/75	2.5	1.8	0.8	2.5	5	80
	350	2N6499		10/75	2.5	1.8	0.8	2.5	5	80
	400	MJE13070		8 min	3	1.5	0.5	3		80
	450	MJE13071		8 min	3	1.5	0.5	3		80
		MJE16002		5 min	5	3	0.3	3		80
		MJE16004		7 min	5	2.7	0.35	3		80
	700	MJE8502		7.5 min	1	4	2	2.5		80
	800	MJE8503		7.5 min	1	4	2	2.5		80

* t_{on} # $I_{T_{ref}}$ @ 1 MHz

(continued)

TO-220AB PACKAGE (continued)

1.2


ICCont Amps Max	V _{CEO} (sus) Volts Min	Device Type		h _{FE} Min/Max	@ I _C Amp	Resistive Switching			f _T MHz	P _D (Case) Watts @ 25°C	
		NPN	PNP			t _s μs	t _r μs	@ I _C Amp			
						Max	Max				
6	40	TIP41	TIP42	15/75	3	0.4 typ	0.15 typ	3	3	65	
	60	TIP41A	TIP42A	15/75	3	0.4 typ	0.15 typ	3	3	65	
	80	TIP41B	TIP42B	15/75	3	0.4 typ	0.15 typ	3	3	65	
	100	TIP41C	TIP42C	15/75	3	0.4 typ	0.15 typ	3	3	65	
	120	MJE5180	MJE5170	15/75	3	0.4 typ	0.15 typ	3	3	3	65
		TIP41D	TIP42D	15/75	3						
	140	MJE5181	MJE5171	15/75	3	0.4 typ	0.15 typ	3	3	3	65
		TIP41E	TIP42E	15/75	3						
160	MJE5182	MJE5172	15/75	3	0.4 typ	0.15 typ	3	3	3	65	
	TIP41F	TIP42F	15/75	3							
7	30	2N6288	2N6111	30/150	3	0.4 typ	0.15 typ	3	4	40	
	40	2N6129	2N6132	20/100	2.5	0.4 typ	0.15 typ	3	2.5	50	
	50	2N6290	2N6109	30/150	2.5	0.4 typ	0.15 typ	3	4	40	
	60	2N6130	2N6133	20/100	2.5	0.4 typ	0.15 typ	3	2.5	50	
	70	2N6292	2N6107	30/150	3	0.4 typ	0.15 typ	3	4	40	
	80	2N6131	2N6134	20/100	2.5	0.4 typ	0.15 typ	3	2.5	50	
	150	BU407		30 min	1.5		0.75	5	10	60	
		BU406		30 min	1.5		0.75	5	10	60	
8	40	2N6386	2N6666	1k/20k	3					20#	65
	60	2N6043	2N6040	1k/10k	4	1.5 typ	1.5 typ	3	4#	75	
		TIP100	TIP105	1k/20k	3	1.5 typ	1.5 typ	3	4#	80	
	80	2N6044	2N6041	1k/10k	4	1.5 typ	1.5 typ	3	4#	75	
		TIP101	TIP106	1k/20k	3	1.5 typ	1.5 typ	3	4#	80	
	100	2N6045	2N6042	1k/10k	3	1.5 typ	1.5 typ	3	4#	75	
		TIP102	TIP107	1k/20k	3	1.5 typ	1.5 typ	3	4#	80	
	120	MJE15028	MJE15029	20 min	4					30	50
	150	MJE15030	MJE15031	20 min	4					30	50
		BU807		100 min	5	0.55 typ	0.2 typ	5		60	
	200	BU806		100 min	5	0.55 typ	0.2 typ	5		60	
		300	MJE13006	MJE5850	5/30	5	3	0.7	5	4	80
	MJE5740		200 min		4	8 typ	2 typ	6	80		
	350	MJE5741	MJE5851	15 min	2	2	0.5	4	80		
				200 min	4	8 typ	2 typ	6	80		
	400	MJE5742	MJE5852	15 min	2	2	0.5	4	80		
200 min				4	8 typ	2 typ	6	80			
MJE13007		5/30	5	3	0.7	5	4	80			
		15 min	2	2	0.5	4	80				
10	30	D44H1	D45H1	20 min	4					50	
		D44H2	D45H2	40 min	4					50	
	40	D44E1	D45E1	1000 min	5	2.0 typ	0.5 typ	10		50	
		D44H4	D45H4	20 min	4					50	
	45	D44H5	D45H5	40 min	4					50	
		60	D44E2	D45E2	1000 min	5	2.0 typ	0.5 typ	10		50
	D44H7		D45H7	20 min	4					50	
	D44H8	D45H8	40 min	4						50	
		D45H9	40 min	4						50	
	TIP140T	TIP145T	500 min	10	2.5 typ	2.5 typ	5	4.0#	125		
		MJE2801T	MJE2901T	25/100	3					75	
	MJE3055T	MJE2955T	20/70	4					75		
		2N6387	2N6667	1k/20k	5				20#	65	
	SE9300	SE9400	1k min	4				1#	70		
	80	D44E3	D45E3	1000 min	5	2.0 typ	0.5 typ	10		50	
		TIP141T	TIP146T	500 min	10	2.5 typ	2.5 typ	5	4.0#	125	
	2N6388	D45H12	D45H12	40 min	4					50	
		D44H10	2N6668	1k/20k	5				20#	65	
D44H11	D45H10	D45H10	20 min	4	0.5 typ	0.14 typ	5	50 typ	50		
	SE9301	D45H11	40 min	4	0.5 typ	0.14 typ	5	50 typ	50		
SE9401	SE9401	SE9401	1k min	4				1#	70		
	100	TIP142T	TIP147T	500 min	10	2.5 typ	2.5 typ	5	4.0#	125	
SE9302		SE9402	1k min	4				1#	70		
12	300	MJE13008		6/30	8	3	0.7	8	4	100	
	400	MJE13009		6/30	8	3	0.7	8	4	100	
15	30	D44VH1	D45VH1	20 min	4	0.7	0.09	8	50 typ	83	
	40	2N6486	2N6489	20/150	5	0.6 typ	0.3 typ	5	5	75	
	45	D44VH4	D45VH4	20 min	4	0.5	0.09	8	50 typ	83	
		60	2N6487	2N6490	20/150	5	0.6 typ	0.3 typ	5	5	75
	80	D44VH7	D45VH7	20 min	4	0.5	0.09	8	50 typ	83	
		2N6488	2N6491	20/150	5	0.6 typ	0.3 typ	5	5	75	
D44VH10	D45VH10	20 min	4	0.5	0.09	8	50 typ	83			

* t_{on} # |h_{FE}| @ 1 MHz

1.2


MO-040AA

CASE 346-01
HIGH CURRENT PACKAGE



IcCont Amps Max	VCE0(sus) Volts Min	Device Type		hFE Min/Max	@ Ic Amps	ts μs Max	tr μs Max	@ Ic Amps	Pd (Case) Watts @ 25°C
		NPN	PNP						
50	850	MJ10050		40 min	50	100	35	50	500
		MJ10051		40 min		10	5		
	MJ10052		40 min	50	10	5	50		
100	450	MJ10100		60 min	100	25	10	100	
		MJ10101		60 min		3.75	1.25		
	MJ10102		60 min	100	3.75	1.25	100		
200	250	MJ10200		90 min	200	20	8	200	
		MJ10201		90 min		4	1.0		
	MJ10202		90 min	200	4	1	200		

CASE 353-01
MEDIUM CURRENT PACKAGE



IcCont Amps Max	VCE0(sus) Volts Min	Device Type		hFE Min/Max	@ Ic Amps	ts μs Max	tr μs Max	@ Ic Amps	Pd (Case) Watts @ 25°C
		NPN	PNP						
25	850	MJ10041		25 min	25	10	5	25	250
		MJ10042		35 min	25	100	35	25	
50	450	MJ10044		50 min	50	3.8	1.3	50	
		MJ10045		50 min	50	2.5	1.0	50	
100	250	MJ10047		75 min	100	4.0	1.0	100	
		MJ10048		75 min	100	20	8	100	

Military Specified Power Transistors

I _c Cont Amps Max	V _{CEO} (I _{su}) Volts Min	Device Type		h _{FE} Min/Max	Resistive Switching			f _T MHz Min	P _D (Case) Watts @ 25°C	Case JEDEC/MOT	
					@ I _c	t _s μs Max	t _r μs Max				
		NPN / #	PNP / #		Amp	Max	Max				Amps
1	300	2N3739J./402A TX, TXV		40/200	0.1	3.5*		0.5	10	20	TO-213AA/80
3	40		2N3867J./350A TX, TXV	40/200	1.5	0.5	0.1	1.5	60	10	TO-205AA/31
			2N3867SJ./350A TX, TXV	40/200	1.5	0.5	0.1	1.5	60	10	TO-205AD/79
	60		2N3868J./350A TX, TXV	30/150	1.5	0.5	0.1	1.5	60	10	TO-205AA/31
			2N3868SJ./350A TX, TXV	30/150	1.5	0.55	.035	1.5	60	5	TO-205AD/79
4	60	2N3766J./518 TX, TXV	2N3740J./441A TX, TXV	30/100	0.25	1*		1	5	25	TO-213AA/80
				40/160	0.5	2.5*		0.5	10	25	TO-213AA/80
	80		2N3741J./441A TX, TXV	30/100	0.25	1*		1	5	25	TO-213AA/80
			2N3767J./518 TX, TXV	40/160	0.5	2.5*		0.5	10	25	TO-213AA/80
8	60	2N6300J./540** TX, TXV	2N6298J./540** TX, TXV	750/18k	4	8*		4	25	75	TO-213AA/80
			2N6301J./540** TX, TXV	2N6299J./540** TX, TXV	750/18k	4	8*		4	25	75
	250	2N6306J./498		15/75	3	3*		3	5	125	TO-204/1
	350	2N6308J./498		12/60	3	3*		3	5	125	TO-204/1
10	40	2N6383J./523** TX, TXV	2N6648J./527 TX, TXV	1k/20k	5	10*		5	20	100	TO-204/1
			2N6648J./527** TX, TXV	1k/20k	5	10*		5	50	85	TO-204/1
	60	2N3715J./408B TX, TXV 2N6384J./523** TX, TXV	2N3791J./379B TX, TXV	30/120	3	2*		5	4	150	TO-204/1
				1k/20k	5	10*		5	20	100	TO-204/1
	80	2N3716J./408B TX, TXV 2N6385J./523** TX, TXV	2N6649J./527 TX, TXV	1k/20k	5	10*		5	50	85	TO-204/1
			2N3792J./379B TX, TXV	30/120	3	2*		5	4	150	TO-204/1
				1k/20k	5	10*		5	20	100	TO-204/1
			2N6650J./527** TX, TXV	1k/20k	5	10*		5	50	85	TO-204/1

MIL-S-19500 Detailed
Spec. shown by
Device Type

| h_{FE} | @ 1MHz

* t_{off}

** Consult
Factory for
qualification
status.

(continued)

1.2

MILITARY SPECIFIED POWER TRANSISTORS (continued)

Ic Cont Amps Max	VCE0(sus) Volts Min	Device Type		hFE Min/Max	Resistive Switching			@ Ic Amp	fT MHz	Pb (Case) Watts @ 25°C	Case JEDEC/MOT
					NPN/#	PNP/#	ts μs				
		@ Ic Amp	Max								
12	80	2N6058J./502** TX, TXV	2N6051J./501** TX, TXV	1k/18k	6	10*		5	10	150	TO-204/1
	100	2N6059J./502** TX, TXV	2N6052J./501** TX, TXV	1k/18k	6	10*		5	10	150	TO-204/1
15	300	2N6546J./525 TX		12/60	5	4.7*		10	6	175	TO-204/1
	400	2N6547J./525 TX		12/60	5	4.7*		10	6	175	TO-204/1
20	75	2N5039J./439 TX, TXV**		30/150	2	2*		10	60	140	TO-204/1
	80	2N5303J./456A TX, TXV	2N5745J./433 TX, TXV	15/60	10	3*		10	2	200	TO-204/1
		2N6283J./504** TX, TXV	2N6286J./505** TX, TXV	1250/18k	10	10*		10	8	175	TO-204/1
	90	2N5038J./439 TX, TXV**		50/200	2	2*		12	60	140	TO-204/1
25	100	2N6338J./509 TX, TXV**		30/120	10	1		10	40	200	TO-204/1
			2N6437J./508 TX, TXV**	30/120	10	1		10	40	200	TO-204/1
	120		2N6438J./509 TX, TXV**	30/120	10	1		10	40	200	TO-204/1
	150	2N6341J./509 TX, TXV**		30/120	1	1		10	40	200	TO-204/1
30	60	2N5302J./456A TX, TXV	2N4399J./433 TX, TXV	15/60	15	3*		10	2	200	TO-204/1
50	60	2N5685J./464 TX, TXV	2N5683J./466 TX, TXV	15/60	25	3*		25	2	300	TO-204/197 MOD
	80	2N5686J./464 TX, TXV	2N5684J./466 TX, TXV	15/60	25	3*		25	2	300	TO-204/197 MOD
	100	2N6274J./514 TX, TXV**	2N6378J./515 TX, TXV**	30/120	20	1.05*		20	30	250	TO-204/197 MOD
	120		2N6379J./515 TX, TXV**	30/120	20	1.05*		20	30	250	TO-204/197 MOD
	150	2N6277J./514 TX, TXV**		30/120	20	1.05*		20	30	250	TO-204/197

MIL-S-19500 Detailed
Spec. shown by
Device Type

|hfe| @ 1MHz

* toff

** Consult
Factory for
qualification
status.

Power Darlingtons

Ic Cont Amps Max	VCE(Us) Volts Min	Device Type		hFE Min/Max	@ Ic Amp	Resistive Switching			h _{fe} @ 1 MHz	P _D (Case) Watts @ 25°C	Case JEDEC/MOT	
		NPN	PNP			t _s μs Max	t _f μs Max	@ Ic Amp				
0.5	30	D40C1 D40C2		10k/60k 40k min	0.2 0.2	0.35 typ 0.35 typ	0.8 typ 0.8 typ	1 1	75 typ 75 typ	10 6.25	TO-202/306	
	40	D40C4 D40C5		10k/60k 40k min	0.2 0.2	0.35 typ 0.35 typ	0.8 typ 0.8 typ	1 1	75 typ 75 typ	10 6.25	TO-202/306	
2	30	D40K1 D41K3	D41K1 D41K3	1k min 1k min	1.5 1.5				75 typ 75 typ	10 10	TO-202/306	
	40	2N6548 2N6549 MPS-U45		5k min 3k min 4k min	1 1 1				100 100 100	10 10 10	TO-202/306 TO-202/306 /152	
	60	TIP110	TIP115	1k min	1	2 typ	1 typ	1	25	50	TO-220/221A	
	80	TIP111	TIP116	1k min	1	2 typ	1 typ	1	25	50	TO-220/221A	
	100	TIP112 MJE270	TIP117 MJE271	1k min 1.5k min	1 0.12	2 typ	1 typ	1	25 6	50 25	TO-220/221A TO-225AA/77	
	4	40	MJE3300 2N6037	MJE3310 2N6034	1k min 750/1k	1 2	1.7 typ	1.2 typ	2	20 25	15 40	TO-225AA/77R TO-225AA/77
60	MJE3301 MJE800 MJE800T MJE801 MJE801T 2N6038 2N6294	MJE3311 MJE700 MJE700T MJE701 MJE701T 2N6035 2N6296	1k min 750 min 750 min 750 min 750 min 750/18k 750/18k	1 1.5 1.5 2 2 2 2		1.7 typ 0.9 typ	1.2 typ 0.7 typ	2 2	20 1 1 1 1 25 4	15 40 40 40 40 40 50	TO-225AA/77R TO-225AA/77 TO-220/221A TO-225AA/77 TO-220/221A TO-225AA/77 TO-213AA/80	
80	MJE3302 MJE802 MJE802T MJE803 MJE803T 2N6039 2N6295	MJE3312 MJE702 MJE702T MJE703 MJE703T 2N6036 2N6297	1k min 750 min 750 min 750 min 750 min 750/18k 750/18k	1 1.5 1.5 2 2 2 2		1.7 typ 0.9 typ	1.2 typ 0.7 typ	2 2	20 1 1 1 1 25 4	15 40 40 40 40 40 50	TO-225AA/77R TO-225AA/77 TO-220/221A TO-225AA/77 TO-220/221A TO-225AA/77 TO-213AA/80	
5	60	MJE1100 MJE1101 TIP120	MJE1090 MJE1091 TIP125	750 min 750 min 1k min	3A 4A 3	1.5 typ	1.5 typ	3	1 1 4	70 70 65	TO-225AB/90 TO-225AB/90 TO-220/221A	
	80	MJE1102 MJE1103 TIP121	MJE1092 MJE1102 TIP126	750 min 750 min 1k min	3A 4A 3	1.5 typ	1.5 typ	3	1 1 4	70 70 65	TO-225AB/90 TO-225AB/90 TO-220/221A	
	100	TIP122	TIP127	1k min	3	1.5 typ	1.5 typ	3	4	65	TO-220/221A	
7	300	MJ3041		250 min	2.5					100	TO-204/1	
	350	MJ3042		250 min	2.5					100	TO-204/1	
8	40	2N6386	2N6666	1k/20k	3				20	65	TO-220/221A	
	60	MJ1000 TIP100 2N6043 2N6300 2N6055 MJ6043	MJ900 TIP105 2N6040 2N6298 2N6053 MJ6040	1k min 1k/20k 1k/10k 750k/18k 750k/18k 1k/20k	3 3 4 4 4 4	1.5 typ 1.5 typ 1.5 typ 1.5 typ 1.5 typ	1.5 typ 1.5 typ 1.5 typ 1.5 typ	3 3 4 4 4 2	4 80 75 75 100 75	90 80 75 75 100 75	TO-204/11 TO-220/221A TO-220/221A TO-213AA/80 TO-204/11 TO-225AB/90	
	80	MJ1001 TIP101 2N6044 2N6301 2N6056 MJ6044	MJ901 TIP106 2N6041 2N6299 2N6054 MJ6041	1k min 1k/20k 1k/10k 750k/18k 750k/18k 1k/20k	3 3 4 4 4 4	1.5 typ 1.5 typ 1.5 typ 1.5 typ 1.5 typ	1.5 typ 1.5 typ 1.5 typ 1.5 typ	3 3 4 4 4 2	4 80 75 75 100 75	90 80 75 75 100 75	TO-204/11 TO-220/221A TO-220/221A TO-213AA/80 TO-204/11 TO-225AB/90	
	100	MJE6045 TIP102 2N6045	MJE6042 TIP102 2N6042	1k/20k 1k/20k 1k/10k	4 3 4	1.5 typ 1.5 typ 1.5 typ	1.5 typ 1.5 typ 1.5 typ	4 3 3	2 4 4	75 80 75	TO-225AB/90 TO-220/221A TO-220/221A	
	150	BU807		100 min	5	0.55 typ	0.2 typ	5		60	TO-220/221A	
	200	BU806		100 min	5	0.55 typ	0.2 typ	5		60	TO-220/221A	
	300	MJE5740		200/400	4	8 typ	2 typ	6		80	TO-220/221A	
	350	MJE5741		200/400	4	8 typ	2 typ	6		80	TO-220/221A	
	400	MJE5742		200/400	4	8 typ	2 typ	6		80	TO-220/221A	
	1400*	MJE10011		20 min	4			1	4	80	TO-204/1	
	10	40	2N6383 D44E1	2N6648 D45E1	1k/20k 1000 min	5 5	2.0 typ	0.5 typ	10	20	100 50	TO-204/11 TO-220/221A
		60	MJ3000 2N6387 2N6384 D44E2 TIP140 TIP140T	MJ2500 2N6667 2N6649 D45E2 TIP145 TIP145T	1k min 1k/20k 1k/20k 1000 min 500 min 500 min	5 5 5 5 10 10	2.0 typ 2.5 typ 2.5 typ	0.5 typ 2.5 typ 2.5 typ	10 5 5	20 20 5 4	150 65 100 50 125 125	TO-204/1 TO-220/221A TO-204/11 TO-220/221A TO-218/340 TO-220/221A

POWER DARLINGTONS (continued)

I _c Cont Amps Max	V _{CE(sus)} Volts Min	Device Type		h _{FE} Min/Max	@ I _c Amp	Resistive Switching			h _{re} @ 1 MHz	P _D (Case) Watts @ 25°C	Case JEDEC/MOT		
		NPN	PNP			t _s μs Max	t _f μs Max	@ I _c Amp					
10	80	2N6388	2N6668	1k/20k	5				20	65	TO-220/221A TO-204/11		
		2N6385	2N6650	1k/20k	5				20	100			
	100	100	D44E3	D45E3	1000 min	5	2.0 typ	0.5 typ	10	5	50	TO-220/221A	
			TIP141	TIP146	500 min	10	2.5 typ	2.5 typ	5	4	125	TO-218/340	
	350	350	TIP141T	TIP146T	500 min	10	2.5 typ	2.5 typ	5	4	125	TO-220/221A	
			TIP142	TIP147	500 min	10	2.5 typ	2.5 typ	5	4	125	TO-218/340	
	400	400	TIP142T	TIP147T	500 min	10	2.5 typ	2.5 typ	5	4	125	TO-220/221A	
			MJ10002		30/300	5	2.5	1	5	10	150	TO-204/1	
	550	550	MJ10006●		30/300	5	1.5	0.5	5	10	150	TO-204/1	
			MJ10003		30/300	5	2.5	1	5	10	150	TO-204/1	
600	600	MJ10007●		30/300	5	1.5	0.5	5	10	150	TO-204/1		
		MJ10012		100/2k	6	15	15	6	175	175	TO-204/1		
12	60	MJ10013●		10/250	10	2.5	0.8	10	175	175	TO-204/1		
		MJ10014●		10/250	10	2.5	0.8	10	175	175	TO-204/1		
	80	80	2N6057	2N6050	750/18k	6	1.6 typ	1.5 typ	6	4	150	TO-204/1	
			2N6058	2N6051	750/18k	6	1.6 typ	1.5 typ	6	4	150	TO-204/1	
	100	100	2N6059	2N6052	750/18k	6	1.6 typ	1.5 typ	6		150	TO-204/11	
			2N6576		2k/20k	4	2	7	10	10/200	120	TO-204/11	
15	90	90	2N6577		2k/20k	4	2	7	10	10/200	120	TO-204/11	
			2N6578		2k/20k	4	2	7	10	10/200	120	TO-204/11	
	150	150	MJ11018	MJ11017	100 min	15				3#	175	TO-204/1	
			MJH11018	MJH11017	100 min	15				3	150	TO-218/340	
	200	200	MJ11020	MJ11019	100 min	15				3#	175	TO-204/1	
			MJH11020	MJH11019	100 min	15				3	150	TO-218/340	
	250	250	MJ11022	MJ11021	100 min	15				3#	175	TO-204/1	
			MJH11022	MJH11021	100 min	15				3	150	TO-218/340	
	16	160	MJ4033	MJ4030	1k min	10					150	TO-204/1	
			MJ4034	MJ4031	1k min	10					150	TO-204/1	
MJ4035			MJ4032	1k min	10					150	TO-204/1		
20	60	60	2N6282	2N6285	750/18k	10	2.5 typ	2.5 typ	10	4	160	TO-204/1	
			MJH6282	MJH6285	750/18k	10	2.5 typ	2.5 typ	10	4	125	TO-218/340	
	80	80	2N6283	2N6286	750/18k	10	2.5 typ	2.5 typ	10	4	160	TO-204/1	
			MJH6283	MJH6286	750/18k	10	2.5 typ	2.5 typ	10	4	125	TO-218/340	
	100	100	2N6284	2N6287	750/18k	10	2.5 typ	2.5 typ	10	4	160	TO-204/1	
			MJH6284	MJH6287	750/18k	10	2.5 typ	2.5 typ	10	4	125	TO-218/340	
	350	350	MJ10000		40/400	10	3	1.8	10	10	175	TO-204/1	
			MJ10004●		40/400	10	1.5	0.5	10	10	175	TO-204/1	
	400	400	MJ10001		40/400	10	3	1.8	10	10	175	TO-204/1	
			MJ10005●		40/400	10	1.5	0.5	10	10	175	TO-204/1	
450	450	MJ10008●		30/300	10	2	0.6	10	8	175	TO-204/1		
		MJ10009●		30/300	10	2	0.6	10	8	175	TO-204/1		
750	750	MJ10024		50/600	20	5	1.8	10		250	TO-204/1		
		MJ10025		50/600	20	5	1.8	10		250	TO-204/1		
25	250	MJ10041●		25 min	25	10	5	25		250	— /353		
		MJ10042		35 min	25	100	35	25		250	— /353		
30	300	MJ11012	MJ11011	1k min	20				4	200	TO-204/1		
		MJ11014	MJ11013	1k min	20				4	200	TO-204/1		
		MJ11016	MJ11015	1k min	20				4	200	TO-204/1		
40	400	MJ10022●		50/600	10	2.5	0.9	20		250	TO-204 Mod/197		
		MJ10023●		50/600	10	2.5	0.9	20		250	TO-204 Mod/197		
50	60	60	MJ11028	MJ11029	400 min	50					300	TO-204 Mod/197	
			MJ11030	MJ11031	400 min	50						300	TO-204 Mod/197
	120	120	MJ11032	MJ11033	400 min	50						300	TO-204 Mod/197
			MJ10015●		10 min	40	2.5	0.5	20	-10	250	TO-204 Mod/197	
	450	450	MJ10044●		50 min	50	3.8	1.3	50		250	— /353	
			MJ10045		50 min	50	2.5	10	50		250	— /353	
850	850	MJ10016●		10 min	40	2.5	0.5	20	10	250	TO-204 Mod/197		
		MJ10050		40 min	50	100	35	50		500	MO-040/346		
60	250	MJ10051●		40 min	50	10	5	50		500	MO-040/346		
		MJ10020●		75/1k min	15	3.5	0.5	30		250	TO-204 Mod/197		
100	250	MJ10021●		75/1k min	15	3.5	0.5	30		250	TO-204 Mod/197		
		MJ10047●		75 min	100	4.0	1.0	100		250	— /353		
450	500	MJ10048●		75 min	100	20	8.0	100		250	— /353		
		MJ10100		60 min	100	25	10	100		500	MO-040/346		
200	250	MJ10101●		60 min	100	3.75	1.25	100		500	MO-040/346		
		MJ10200		90 min	200	20	8	200		500	MO-040/346		
200	250	MJ10201●		90 min	200	4	1	200		500	MO-040/346		

● Darlington with speed-up diode.

Power Switching Transistors

V_{CEO} < 200V

(See next page for 200 Volts and greater.)

1.2

I _c Cont Amps Max	V _{CE0} (sus) Volts Min	Device Type		hFE Min/Max	@ I _c Amp	Resistive Switching			f _r MHz	P _D (Case) Watts @ 25°C	Case JEDEC/MOT	
		NPN	PNP			t _s μs Max	t _r μs Max	@ I _c Amp				
2	120	2N5050		25/100	0.75	3.5	1.2	0.75	10	40	TO-213AA/80	
	150	2N5051		25/100	0.75	3.5	1.2	0.75	10	40	TO-213AA/80	
3	40		2N3719	25/180	2	0.4*		1	60	6	TO-205AA/31	
			2N3867	40/200	2	0.4*		1	60	6	TO-205AA/31	
	60		2N3720	25/180	2	0.4*		1	60	6	TO-205AA/31	
			2N3868	30/150	2	0.4*		1	60	6	TO-205AA/31	
80		2N6303	30/150	2	0.4*		1	60	6	TO-205AA/31		
4	60	2N4877		20/100	4	1.5	0.5	4	30	10	TO-205AD/79	
5	60		MJ8100	25/180	2	1	0.15	2	30	10	TO-205AD/79	
	80	2N5337	2N6191	60/240	2	2	0.2	2	30	10	TO-205AD/79	
	100		2N5339	2N6193	60/240	2	2	0.2	2	30	10	TO-205AD/79
7	60	2N6315	2N6317	20/100	2.5	1	0.8	2.5	4	90	TO-213AA/80	
	80		2N5428	60/240	2	2	0.2	2	30	60	TO-213AA/80	
			2N5347	2N6187	60/240	2	2	0.2	2	30	60	TO-210AA/160
			2N6316	2N6318	20/100	2.5	1	0.8	2.5	4	90	TO-213AA/80
	100		2N5430	60/240	2	2	0.2	2	30	60	TO-213AA/80	
			2N5349	2N6189	60/240	2	2	0.2	2	30	60	TO-210AA/160
7.5	60	2N3447		40/120	5	2	0.35	5	10	115	TO-204/11	
	80	2N3448		40/120	5	2	0.35	5	10	115	TO-204/11	
8	120		MJ3247	40 min	3	0.4 typ	0.18 typ	5	20	75	TO-213AA/80	
			MJ4237	40 min	3	0.4 typ	0.18 typ	5	20	90	TO-204/11	
			MJE15028	20 min	4	0.4 typ	0.18 typ	5	30	50	TO-220/221A	
	150		MJ3248	MJ3238	40 min	3	0.4 typ	0.18 typ	5	20	75	TO-213AA/80
			MJ4248	MJ4238	40 min	3	0.4 typ	0.18 typ	5	20	90	TO-204/11
			MJE15030	MJE15031	20 min	4	0.4 typ	0.18 typ	5	30	50	TO-220/221A
10	60		MJ6700	25/180	2	1	0.15	2	30	60	TO-210AA/160	
		2N5877	2N5875	20/100	4	1	0.8	4	4	150	TO-204/11	
	80	2N5878	2N5876	20/100	4	1	0.8	4	4	150	TO-204/11	
15	60	2N5881	2N5879	20/100	6	1	0.8	6	4	160	TO-204/11	
	80	2N5882	2N5880	20/100	6	1	0.8	6	4	160	TO-204/11	
20	75	2N5039		20/100	10	1.5	0.5	10	60	140	TO-204/1	
	80	2N5303	2N5745	15/60	10	2	1	10	2	200	TO-204/11	
	90	2N5038		20/100	12	1.5	0.5	12	60	140	TO-204/1	
25	60	2N5885	2N5883	20/100	10	1	0.8	10	4	200	TO-204/11	
	80		2N5886	20/100	10	1	0.8	10	4	200	TO-204/11	
				2N5884	30/120	10	1	0.25	10	40	200	TO-204/1
				2N6436	30/120	10	1	0.25	10	40	200	TO-204/1
	100		2N6338	30/120	10	1	0.25	10	40	200	TO-204/1	
			2N6437	30/120	10	1	0.25	10	40	200	TO-204/1	
	120		2N6339	30/120	10	1	0.25	10	40	200	TO-204/1	
			2N6438	30/120	10	1	0.25	10	40	200	TO-204/1	
	140		2N6340	30/120	10	1	0.25	10	40	200	TO-204/1	
	150		2N6341	30/120	10	1	0.25	10	40	200	TO-204/1	
30	40	2N5301	2N4398	15/60	15	2	1	10	2	200	TO-204/11	
	60	2N5302	2N4399	15/60	15	2	1	10	2	200	TO-204/11	
50	80		2N6377	30/120	20	0.8					TO-204 Mod/197	
	100	2N6274	2N6378	30/120	20	0.8	0.25	20	30	250	TO-204 Mod/197	
	120	2N6275	2N6379	30/120	20	0.8	0.25	20	30	250	TO-204 Mod/197	
	140	2N6276		30/120	20	0.8	0.25	20	30	250	TO-204 Mod/197	
	150		2N6277		30/120	20	0.8	0.25	20	30	250	TO-204 Mod/197

* t_{off}

Switchmode Power Transistors

$V_{CE0} \geq 200V$

Devices are listed in descending order of $V_{CE0(sus)}$, and I_{cCont}

V _{CE0(sus)} Volts Min	I _{c Cont} Amps Max	V _{CEV} Volts Min	Device Type NPN unless otherwise noted	h _{FE} Min/Max	@ I _c Amp	Resistive Switching			f _T MHz Min	Case JEDEC/MOT
						t _s μs Max	t _r μs Max	@ I _c Amp		
850	50	900	MJ10050#★	40 min	50	100	35	50		MO-040/346
		900	MJ10051##★	40 min	50	10	5	50		MO-040/346
	25	900	MJ10041##★	25 min	25	10	5	25	— /353	
		900	MJ10042#★	35 min	25	100	35	25	— /353	
	20	1200	MJ10025##★	50/600	20	5	1.8	10		TO-204/1
800	10	1400	MJ8505★	7.5 min	1.5	4	2	5		TO-204/1
		1500	MJ16018★	7.0 min	5.0	2.0 typ	0.9 typ	5.0		TO-204/1
		1500	MJH16018★	7.0 min	5.0	2.0 typ	0.9 typ	5.0		TO-218/340
	5	1400	MJ8503★	7.5 min	1	4	2	2.5		TO-204/1
		1400	MJE8503★	7.5 min	1.0	4	2	2.5		TO-220/221A
	2.5	1400	MJ8501★	7.5 min	0.5	4	2	1		TO-204/1
1400		MJE8501★	7.5 min	0.5	4	2	1		TO-220/221A	
750	50	900	MJ10052##★	40 min	50	10	5	50		MO-040/346
	20	1000	MJ10024##★	50/600	20	5	1.8	10		TO-204/1
	8	1500	MJ12005	5 min	5		1	5	4 typ	TO-204/1
	5	1500	MJ12004★	2.5 min	4.5		1	4.5	4 typ	TO-204/1
	4	1500	MJ12003	2.5 min	3		1	3	4 typ	TO-204/1
	2.5	1500	MJ12002★	1.11 min	2		1	2	4 typ	TO-204/1
		1500	MJE12007★	1.1 min	2		1	2	4 typ	TO-220/221A
700	10	1200	MJ8504★	7.5 min	1.5	4	2	5		TO-204/1
	8	1400	MJ10011#	20 min	4		1	4		TO-204/1
	5	1200	MJ8502★	7.5 min	1	4	2	2.5		TO-204/1
		1200	MJE8502★	7.5 min	1	4	2	2.5		TO-220/221A
		1500	BU208D	2.25 min	4.5		0.6 typ	4.5		TO-204/1
	2.5	1200	MJ8500★	7.5 min	0.5	4	2	1		TO-204/1
1200		MJE8500★	7.5 min	0.5	4	2	1		TO-220/221A	
600	15	700	MJ10014##★	10/250	10	2.5	0.8	10		TO-204/1
550		650	MJ10013##★	10/250	10	2.5	0.8	10		TO-204/1
500	50	750	MJ10016##★	10 min	40	2.5	1	20		TO-204 Mod/197
	20	600	MJ10009##★	30/300	10	2	0.6	10	8**	TO-204/1
		800	MJ13335★	10/60	5	4	0.7	10		TO-204/1
	15	1000	MJ16010A★	5.0 min	15.0	3.0	0.4	10.0		TO-204/1
		1000	MJH16010A★	5.0 min	15.0	3.0	0.4	10.0		TO-218/340
	8	1000	MJ16006A★	5.0 min	15.0	3.0	0.4	10.0		TO-204/1
		1000	MJH16006A★	5.0 min	15.0	3.0	0.4	10.0		TO-218/340
	5	1000	MJ16002A★	5.0 min	15.0	3.0	0.3	3.0		TO-204/1
		1000	MJH16002A★	5.0 min	15.0	3.0	0.3	3.0		TO-218/340
	450	100	500	MJ10100H★	60 min	100	25	10	100	
500			MJ10101##★	60 min	100	3.75	1.25	100		MO-040/346
50		500	MJ10044##★	50 min	50.0	3.8	1.3	50.0		— /353
		500	MJ10045##★	50 min	50.0	25	10	50.0		— /353
20		650	MJ10008##★	30/300	10	2	0.6	10	8**	TO-204/1
			MJ13101★	8 min	15	3.5	0.5	15		TO-204/1
			MJ13334★	10/60	5	4	0.7	10		TO-204/1
		850	2N6837★	10/30	15	2.5	25	15		TO-204/1
			MJ16014★	5 min	20	2.7	0.35	20		TO-204/197
			MJ16016★	7 min	20	2.2	0.25	20		TO-204/197
15		750	MJ13091★	8 min	10	2.5	0.5	10		TO-204/1
			2N6836★	10/30	10.0	3.0	0.35	10.0		TO-204/1
			MJ12022★	5.0 min	15.0		0.1 typ	10.0		TO-204/1
		850	MJ16010★	5 min	15	1.2 typ	0.2 typ	10		TO-204/1
			MJ16012★	7 min	15	0.9 typ	0.15 typ	10		TO-204/1
			MJH16010★	5.0 min	15.0	1.2	0.2	10.0		TO-218/340
850		MJH16012★	7.0 min	15.0	0.9	0.15	10.0		TO-218/340	
8		750	MJ13081★	8 min	5	1.5	0.5	5		TO-204/1
		850	2N6835★	7.5/3.0	5.0	2.5	0.25	5.0		TO-204/1
		850	MJ12021★	5.0 min	8.0		0.1 typ	8.0		TO-204/1
	850	MJ16006★	5 min	8	2.5	0.25	5		TO-204/1	
	850	MJ16008★	7 min	8	2.2	0.25	5		TO-204/1	
	850	MJH16006★	5.0 min	8.0	2.5	0.25	5.0		TO-218/340	
	850	MJH16008★	7.0 min	8.0	2.2	0.25	5.0		TO-218/340	

* Designers Data Sheet characterization

Darlington

Darlington with speed-up diode

* t_{off}

** h_{fe} @ 1MHz

(continued)

SWITCHMODE POWER TRANSISTORS (continued)

V_{CEO} ≥ 200V

V _{CEO} (sus) Volts Min	I _C Cont Amps Max	V _{CEV} Volts Min	Device Type NPN unless otherwise noted	h _{FE} Min/Max	@ I _C Amp	Resistive Switching			f _T MHz Min	Case JEDEC/MOT			
						t _s μs Max	t _r μs Max	@ I _C Amp					
450	5	750	MJ13071★	8 min	3	15	0.5	3	15	TO-204/1 TO-220/221A TO-204/1 TO-204/1 TO-204/1 TO-204/1 TO-220/221A TO-220/221A TO-218/340 TO-218/340			
		750	MJE13071★	8 min	3	15	0.5	3					
		850	2N6834★	10/30	3.0	27	0.35	3.0					
		850	MJ12020★	50 min	5.0		0.13 typ	3.0					
		850	MJ16002★	5 min	5	3	0.3	3					
		850	MJ16004★	8 min	3	27	0.35	3					
		850	MJE16002★	5 min	5	3	0.3	3					
		850	MJE16004★	7 min	5	27	0.35	3					
		850	MJH16002★	5.0 min	5.0	3.0	0.30	3.0					
		850	MJH16004★	7.0 min	5.0	27	0.35	3.0					
		400	50	650	MJ10015##★	10 min	40	2.5			1	20	TO-204 Mod/197
			40	600	MJ10023##★	50/600	10	2.5			0.9	20	
20	500		MJ10001#★	40/400	10	3	1.8	10	10**	TO-204/1			
	500		MJ10005#★	40/400	10	15	0.5	10	10**	TO-204/1			
	500		MJ13333★	10/60	5	4	0.7	10		TO-204/1			
	650		MJ13100★	8 min	15	35	0.35	15		TO-204/1			
	850		2N6547★	6/30	10	4	0.7	10		TO-204/1			
	15		650	MJ13090★	8 min	10	2.5	0.5	10		TO-204/1		
650			2N6678	8 min	15	2.5	0.5	15	3	TO-204/1			
12	700		MJE13009★	6/30	8	3	0.7	8	4**	TO-220/221A			
	10		950	MJ12010	4.2 min	5		1	5	6 typ	TO-204/1		
550			MJ10012#	100/2k	6	6	15	15	6	TO-204/1			
500			MJ10003#★	30/300	5	2.5	1	5	10**	TO-204/1			
500			MJ10007##★	30/300	5	1.1	0.25	5	10**	TO-204/1			
450			MJ13015★	8/20	5	2	0.5	5		TO-204/1			
8	850		2N6545★	7/35	5	4	1	5	6	TO-204/1			
	800		MJE5742#	200/400	4	8 typ	2 typ	6		TO-220/221A			
	700		MJE13007★	6/30	5	3	0.7	5	4	TO-220/221A			
	650		MJ13080★	8 min	5	1.5	0.5	5		TO-204/1			
	450		MJ6503-PNP★	15 min	2	2	0.5	4		TO-204/1			
	450		MJE5852-PNP★	15 min	2	2	0.5	4		TO-220/221A			
	5		850	2N6543★	7/35	3	4	0.8	3	6	TO-204/1		
			650	MJ13070★	8 min	3	1.5	0.5	3		TO-204/1		
650			MJE13070★	8 min	3	1.5	0.5	3		TO220/221A			
4	700		MJE13005★	6/30	3	3	0.7	3	4	TO-220/221A			
	1.5		700	MJE13003★	5/25	1	4	0.7	1	5	TO-225AA/77R		
0.5	400		MJ4647-PNP	20 min	0.5	0.72*		0.05	40	TO-205AD/79			
350	100		500	MJ10102##★	60 min	100	3.75	1.25	100		MO-040/346		
	40		450	MJ10022##★	50/600	10	2.5	0.9	20		TO-204 Mod/197		
	20		450	MJ10000#★	40/400	10	3	1.8	10	10**	TO-204/1		
		450	MJ10004##★	40/400	10	1.5	0.5	10	10**	TO-204/1			
		450	MJ13332★	10/60	5	4	0.7	10		TO-204/1			
350	15	550	2N6677	8 min	15	2.5	0.5	15	3	TO-204/1			
		375	2N6251	6/50	10	3.5	1	10	2.5	TO-204/1			
	10	450	MJ10002##★	30/300	5	2.5	1	5	10**	TO-204/1			
		450	MJ10006##★	30/300	5	1.5	0.5	5	10**	TO-204/1			
		400	MJ13014★	8/20	5	2	0.5	5		TO-204/1			
	8	700	2N6308	12/60	3	1.6	0.4	5	5	TO-204/1			
		700	MJE5741#	200/400	4	8 typ	2 typ	6		TO-220/221A			
		400	MJE5851-PNP	15 min	2	2	0.5	4		TO-220/221A			
	5	450	2N6499	10/75	2.5	1.8	0.8	2.5	5	TO-220/221A			
		3	375	2N5840	10/50	2	3	1.5	2	5	TO-204/1		
	2	400	2N6213PNP	10/100	1	2.5	0.6	1	4	TO-213AA/80			
	325	5	700	MJ3030	3.75 min	3		1	3		TO-204/1		
350			2N6235	25/125	1	3.5	0.5	1	20	TO-213AA/80			
300	15	650	2N6546★	6/30	10	4	0.7	10	6 to 24	TO-204/1			
		450	2N6676	8 min	15	2.5	0.5	15	3	TO-204/1			
	12	600	MJE13008★	6/30	8	3	0.7	8	4**	TO-220/221A			
		650	2N6544★	7/35	5	4	1	5	6	TO-204/1			
	600	2N6307	15/75	3	1.6	0.4	3	5	5	TO-204/1			
	600	MJE13006★	6/30	5	3	0.7	5	4	TO-220/221A				
	600	MJE5740	200/400	4	8 typ	2 typ	6		TO-220/221A				
	350	MJE5850-PNP★	15 min	2	2	0.5	4		TO-220/221A				

* Designers Data Sheet characterization
 # Darlington ## Darlington with speed-up diode * t_{off} ** |h_{FE}| @ 1MHz

(continued)

SWITCHMODE POWER TRANSISTORS (continued)

$V_{CE0} \geq 200V$

V _{CE0} (sus) Volts Min	I _C Cont Amps Max	V _{CEV} Volts Min	Device Type NPN unless otherwise noted	h _{FE} Min/Max	@ I _C Amp	Resistive Switching			f _T MHz Min	Case JEDEC/MOT	
						t _s μs Max	t _f μs Max	@ I _C Amp			
300	7	275	2N6077	12/70	1.2	2.8	0.3	1.2	7	TO-213AA/80	
	5	650	2N6542★	7/35	3	4	0.8	3	6	TO-204/1	
		400	2N6498	10/75	2.5	1.8	0.8	2.5	5	TO-220/221A	
	4	600	MJE13004★	6/30	3	3	0.7	3	4	TO-220/221A	
	2	500	2N3585	25/100	1	4	3	1	10	TO-213AA/80	
		500	2N6422-PNP	25/100	1	4	3	1	10	TO-213AA/80	
	350	2N6212-PNP	10/100	1	2.5	0.6	1	4	TO-213AA/80		
	1.5	600	MJE13002★	5/25	1	4	0.7	1	5	TO-225AA/77R	
	1	300	2N5345-PNP	25/100	0.5	0.6	0.1	0.5	60	TO-213AA/80	
	0.5	300	MJ4646-PNP	20 min	0.5	0.72*		0.05	40	TO-205AD/79	
275	15	300	2N6250	8/50	10	3.5	1	10	2.5	TO-204/1	
	7	275	2N6078	12/70	1.2	2.8	0.3	1.2	7	TO-213AA/80	
	5	275	2N6234	25/125	1	3.5	0.5	1	20	TO-213AA/80	
	3	300	2N5839	10/50	2	3.75	1.5	2	5	TO-204/1	
		300	2N5839	10/50	2	3.75	1.5	2	5	TO-204/1	
250	200	300	MJ10200#★	90 min	200	20	8	20		MO-040/346	
		300	MJ10201##★	90 min	200	4	1	200		MO-040/346	
		300	MJ10047##★	75 min	100.0	4.0	1.0	100		— /353	
		300	MJ10048#★	75 min	100.0	2.0	8	100		— /353	
	60	350	MJ10021##★	25 min	30	3.5	0.5	30		TO-204 Mod/197	
	20	450	MJ13331★	8/40	10	3.5	0.7	10	5/40	TO-204/1	
	15	250	MJ11021#PNP	100 min	15					3#	TO-204/1
		250	MJ11022#	100 min	15					3#	TO-204/1
	8	500	2N6306	15/75	3	1.6	0.4	3	5	TO-204/1	
		400	MJ6502-PNP★	15 min	2	2	0.5	4			TO-204/1
	5	500	MJ3029	30 min	0.4		1	3			TO-204/11
		350	2N6497	10/75	2.5	1.8	0.8	2.5	5		TO-220/221A
	3	275	2N5838	10/50	2	3	1.5	3	5		TO-204/11
	2	375	2N3584	25/100	1	4	3	1	10		TO-213AA/80
		375	2N6421-PNP	25/100	1	4	3	1	10		TO-213AA/80
1	250	2N5344-PNP	25/100	0.5	0.6	0.1	0.5	60		TO-213AA/80	
225	2	275	2N6211	10/100	1	2.5	0.6	1	20	TO-213AA/80	
200	200	300	MJ10202##★	90 min	200	4	1	200		MO-040/346	
	60	300	MJ10020##★	25 min	30	3.5	0.5	30		TO-204 Mod/197	
	20	400	MJ13330★	8/40	10	3.5	0.7	10	5/40	TO-204/11	
	15	225	2N6249	10/50	10	3.5	1	10	2.5		TO-204/11
		200	MJ11019#PNP	100 min	15					3#	TO-204/1
		200	MJ11020#	100 min	15					3#	TO-204/1
	2	200	2N5052	25/100	0.75	3.5	1.2	0.75	10		TO-213AA/80
0.5	200	MJ4645-PNP	20 min	0.5	0.72*		0.05	40		TO-205AA/79	

* Designers Data Sheet characterization

Darlington ## Darlington with speed-up diode * t_{off} ** I_{hrel} @ 1MHz

POWER TRANSISTOR

Data Sheets

1.3

The following power transistor data sheets are arranged in alphanumeric sequence except in such instances where a particular data sheet may contain information applying to more than one transistor — e.g. 2N4398, 2N4399, 2N5745. To determine if a particular device type is covered by a data sheet in this section, please refer to the alphanumeric listing of the Index and Cross Reference on page 1-2.

2N3054 2N3054A



MOTOROLA

1.3

MEDIUM-POWER NPN SILICON TRANSISTORS

... designed for general purpose switching and amplifier applications.

- Excellent Safe Operating Area
- DC Current Gain Specified to 3.0 Amperes
- Complement to PNP Type 2N6049 or 2N4912

*MAXIMUM RATINGS

Rating	Symbol	2N3054A	2N3054	Unit
Collector-Emitter Voltage	V_{CEO}	55		Vdc
Collector-Emitter Voltage ($R_{BE} = 100 \Omega$)	V_{CER}	60		Vdc
Collector-Base Voltage	V_{CB}	90		Vdc
Emitter-Base Voltage	V_{EB}	7.0		Vdc
Collector Current – Continuous Peak	I_C	4.0	10**	Adc
Base Current	I_B	2.0		Adc
Total Device Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	75	25	Watts W/ $^\circ C$
Operating and Storage Junction, Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ C$


*Indicates JEDEC Registered Data

**Addition to JEDEC Registered Data

THERMAL CHARACTERISTICS

Characteristic	Symbol	2N3054A	2N3054	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.33	7.0	$^\circ C/W$


FIGURE 1 – POWER-TEMPERATURE DERATING



4 AMPERE

POWER TRANSISTORS
NPN SILICON



55 VOLTS
25 WATTS – 2N3054
75 WATTS – 2N3054A



STYLE 1:

PIN 1, BASE
2, EMITTER

CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
*OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100$ mAdc, $I_B = 0$)	$V_{CE(sus)}$	55	—	Vdc
Collector-Emitter Sustaining Voltage (1) ($I_C = 100$ mAdc, $R_{BE} = 100 \Omega$)	$V_{CER(sus)}$	60	—	Vdc
Collector Cutoff Current ($V_{CE} = 30$ Vdc, $I_B = 0$)	I_{CEO}	—	500	μ Adc
Collector Cutoff Current ($V_{CE} = 90$ Vdc, $V_{BE(off)} = 1.5$ Vdc) ($V_{CE} = 90$ Vdc, $V_{BE(off)} = 1.5$ Vdc, $T_C = 150^\circ$ C)	I_{CEX}	—	1.0 6.0	mAdc
Emitter Cutoff Current ($V_{BE} = 7.0$ Vdc, $I_C = 0$)	I_{EBO}	—	1.0	mAdc

***ON CHARACTERISTICS (1)**

DC Current Gain ($I_C = 0.5$ Adc, $V_{CE} = 4.0$ Vdc) ($I_C = 3.0$ Adc, $V_{CE} = 4.0$ Vdc)	h_{FE}	25 5.0	150 —	—
Collector-Emitter Saturation Voltage ($I_C = 500$ mAdc, $I_B = 50$ mAdc) ($I_C = 3.0$ Adc, $I_B = 1.0$ Adc)	$V_{CE(sat)}$	—	1.0 6.0	Vdc
Base-Emitter On Voltage ($I_C = 500$ mAdc, $V_{CE} = 4.0$ Vdc)	$V_{BE(on)}$	—	1.7	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain—Bandwidth Product ($I_C = 200$ mAdc, $V_{CE} = 10$ Vdc)	f_T	3.0	—	MHz
*Small-Signal Current Gain ($I_C = 100$ mAdc, $V_{CE} = 4.0$ Vdc, $f = 1.0$ kHz)	h_{fe}	25	180	—
*Common-Emitter Cutoff Frequency ($I_C = 100$ mAdc, $V_{CE} = 4.0$ Vdc)	f_{hfe}	30	—	kHz

*Indicates JEDEC Registered Data

(1) Pulse test: Pulse Width $\leq 300 \mu$ s, Duty Cycle $\leq 2.0\%$

FIGURE 2 – SWITCHING TIME EQUIVALENT TEST CIRCUIT





FIGURE 3 – TURN-ON TIME



1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor. average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ C$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE




FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION



1.3

FIGURE 10 – TEMPERATURE COEFFICIENTS




FIGURE 11 – "ON" VOLTAGES




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – EFFECTS OF BASE-EMITTER RESISTANCE



NPN
2N3055

PNP
MJ2955



MOTOROLA

1.3

COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose switching and amplifier applications.

- DC Current Gain – $h_{FE} = 20-70 @ I_C = 4 \text{ A dc}$
- Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.1 \text{ Vdc (Max) @ } I_C = 4 \text{ A dc}$
- Excellent Safe Operating Area


MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	60	Vdc
Collector-Emitter Voltage	V_{CER}	70	Vdc
Collector-Base Voltage	V_{CB}	100	Vdc
Emitter-Base Voltage	V_{EB}	7	Vdc
Collector Current – Continuous	I_C	15	A dc
Base Current	I_B	7	A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	115 0.657	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.52	$^\circ\text{C/W}$

FIGURE 1 – POWER DERATING



**15 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON**

**60 VOLTS
115 WATTS**



NOTE:
1. DIM "Q" IS DIA.
STYLE 1:
PIN 1: BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
*OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mA dc}, I_B = 0$)	$V_{CEO(sus)}$	60	—	Vdc
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mA dc}, R_{BE} = 100 \text{ Ohms}$)	$V_{CER(sus)}$	70	—	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}, I_B = 0$)	I_{CEO}	—	0.7	mA dc
Collector Cutoff Current ($V_{CE} = 100 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 100 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	I_{CEX}	—	1.0 5.0	mA dc
Emitter Cutoff Current ($V_{BE} = 7.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	5.0	mA dc

***ON CHARACTERISTICS (1)**

DC Current Gain ($I_C = 4.0 \text{ A dc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 10 \text{ A dc}, V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	20 5.0	70 —	—
Collector-Emitter Saturation Voltage ($I_C = 4.0 \text{ A dc}, I_B = 400 \text{ mA dc}$) ($I_C = 10 \text{ A dc}, I_B = 3.3 \text{ A dc}$)	$V_{CE(sat)}$	—	1.1 3.0	Vdc
Base-Emitter On Voltage ($I_C = 4.0 \text{ A dc}, V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.5	Vdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased ($V_{CE} = 40 \text{ Vdc}, t = 1.0 \text{ s}$; Nonrepetitive)	$I_{s/b}$	2.87	—	A dc
--	-----------	------	---	------


DYNAMIC CHARACTERISTICS

Current Gain — Bandwidth Product ($I_C = 0.5 \text{ A dc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$)	f_T	2.5	—	MHz
*Small-Signal Current Gain ($I_C = 1.0 \text{ A dc}, V_{CE} = 4.0 \text{ Vdc}, f = 1.0 \text{ kHz}$)	h_{fe}	15	120	—
*Small-Signal Current Gain Cutoff Frequency ($V_{CE} = 4.0 \text{ Vdc}, I_C = 1.0 \text{ A dc}, f = 1.0 \text{ kHz}$)	f_{hfe}	10	—	kHz

* Indicates Within JEDEC Registration. (2N3055)

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 — ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor. average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on $T_C = 25^\circ\text{C}$; $T_J(\rho k)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature according to Figure 1.

2N3055 NPN/MJ2955 PNP

1.3

NPN
2N3055

PNP
MJ2955

FIGURE 3 – DC CURRENT GAIN





FIGURE 4 – COLLECTOR SATURATION REGION







FIGURE 5 – "ON" VOLTAGES





MOTOROLA

NPN
2N3055A · MJ15015
PNP
MJ2955A · MJ15016

1.3

**COMPLEMENTARY SILICON
HIGH-POWER TRANSISTORS**


... PowerBase complementary transistors designed for high power audio, stepping motor and other linear applications. These devices can also be used in power switching circuits such as relay or solenoid drivers, dc-to-dc converters, inverters, or for inductive loads requiring higher safe operating area than the 2N3055 and MJ2955.

- Current-Gain – Bandwidth-Product @ $I_C = 1.0$ Adc
 $f_T = 0.8$ MHz (Min) – NPN
 $= 2.2$ MHz (Min) – PNP
- Safe Operating Area – Rated to 60 V and 120 V, Respectively

15 AMPERE

**COMPLEMENTARY SILICON
POWER TRANSISTORS**

60, 120 VOLTS
115, 180 WATTS



***MAXIMUM RATINGS**



Rating	Symbol	2N3055A MJ2955A	MJ15015 MJ15016	Unit
Collector-Emitter Voltage	V_{CEO}	60	120	Vdc
Collector-Base Voltage	V_{CBO}	100	200	Vdc
Collector-Emitter Voltage Base Reversed Biased	V_{CEV}	100	200	Vdc
Emitter-Base Voltage	V_{EBO}		7.0	Vdc
Collector Current – Continuous	I_C		15	Aadc
Base Current	I_B		7.0	Aadc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	115 0.65	180 1.03	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.52	0.98	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data (2N3055A)

FIGURE 1 – POWER DERATING



STYLE 1:
1. PIN 1, BASE
2. EMITTER
CASE COLLECTOR

- NOTES
1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.
 2. 001 02 OBSOLETE, NEW STANDARD 011-01.
 3. 001-01 OBSOLETE, NEW STANDARD 001-03.
 4. DIAMETER V AND SURFACE W ARE DATUMS.
 5. POSITIONAL TOLERANCE FOR HOLE Q:
 $\text{M} \begin{matrix} \text{L} \\ \text{L} \end{matrix} \text{0.25 (0.010)} \text{ @ } \text{W} \text{ V } \text{ @ } \text{L} \text{ @}$
 6. POSITIONAL TOLERANCE FOR LEADS:
 $\text{L} \begin{matrix} \text{L} \\ \text{L} \end{matrix} \text{0.30 (0.012)} \text{ @ } \text{W} \text{ V } \text{ @ } \text{L} \text{ @}$

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	38.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.80 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.150	0.165

CASE 1-04
TO-204AA

NPN 2N3055A, MJ15015
PNP MJ2955A, MJ15016

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS (1)					
*Collector-Emitter Sustaining Voltage ($I_C = 200 \text{ mA}$, $I_B = 0$)	2N3055A, MJ2955A MJ15015, MJ15016	$V_{CE(sus)}$	60 120	— —	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $V_{BE(off)} = 0 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}$, $V_{BE(off)} = 0 \text{ Vdc}$)	2N3055A, MJ2955A MJ15015, MJ15016	I_{CEO}	— —	0.7 0.1	mA
*Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5 \text{ Vdc}$)	2N3055A, MJ2955A MJ15015, MJ15016	I_{CEV}	— —	5.0 1.0	mA
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	2N3055A, MJ2955A MJ15015, MJ15016	I_{CEV}	— —	30 6.0	mA
*Emitter Cutoff Current ($V_{EB} = 7.0 \text{ Vdc}$, $I_C = 0$)	2N3055A, MJ2955A MJ15015, MJ15016	I_{EBO}	— —	5.0 0.2	mA
*SECOND BREAKDOWN					
Second Breakdown Collector Current with Base Forward Biased ($t = 0.5 \text{ s}$ non-repetitive) ($V_{CE} = 60 \text{ Vdc}$)	2N3055A, MJ2955A MJ15015, MJ15016	$I_{S/b}$	1.95 3.0	— —	A
*ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 4.0 \text{ A}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 4.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 10 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)		h_{FE}	10 20 5.0	70 70 —	—
Collector-Emitter Saturation Voltage ($I_C = 4.0 \text{ A}$, $I_B = 400 \text{ mA}$) ($I_C = 10 \text{ A}$, $I_B = 3.3 \text{ A}$) ($I_C = 15 \text{ A}$, $I_B = 7.0 \text{ A}$)		$V_{CE(sat)}$	— — —	1.1 3.0 5.0	Vdc
Base-Emitter On Voltage ($I_C = 4.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)		$V_{BE(on)}$	0.7	1.8	Vdc
*DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product ($I_C = 1.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	2N3055A, MJ15015 MJ2955A, MJ15016	f_T	0.8 2.2	6.0 18	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)		C_{ob}	60	600	pF
*SWITCHING CHARACTERISTICS (2N3055A only)					
RESISTIVE LOAD					
Delay Time	($V_{CC} = 30 \text{ Vdc}$, $I_C = 4.0 \text{ A}$, $I_{B1} = I_{B2} = 0.4 \text{ A}$, $t_p = 25 \mu\text{s}$ Duty Cycle $\leq 2\%$)	t_d	—	0.5	μs
Rise Time		t_r	—	4.0	μs
Storage Time		t_s	—	3.0	μs
Fall Time		t_f	—	6.0	μs

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

*Indicates JEDEC Registered Data (2N3055A)

NPN 2N3055A, MJ15015
PNP MJ2955A, MJ15016

1.3

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – COLLECTOR SATURATION REGION




FIGURE 4 – "ON" VOLTAGES




FIGURE 5 – CURRENT-GAIN-BANDWIDTH PRODUCT




FIGURE 6 – SWITCHING TIMES TEST CIRCUIT
(Circuit shown is for NPN)





FIGURE 7 – TURN-ON TIME



NPN 2N3055A, MJ15015
PNP MJ2955A, MJ15016

1.3

FIGURE 8 – TURN-OFF TIMES






FIGURE 9 – CAPACITANCES



NPN
FIGURE 10 – 2N3055A, MJ15015



PNP
FIGURE 11 – MJ2955A, MJ15016




FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA
2N3055A, MJ2955A





FIGURE 13 – FORWARD BIAS SAFE OPERATING AREA
MJ15015, MJ15016



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater

dissipation than the curves indicate.

The data of Figures 12 and 13 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature according to Figure 1.



MOTOROLA

1.3


NPN SILICON POWER TRANSISTOR

... 2N3441 transistor is designed for use in general-purpose switching and linear amplifier applications requiring high breakdown voltages. It is characterized for use as:

- Driver for High Power Outputs
- Series and Shunt Regulators
- Audio and Servo Amplifiers
- Solenoid and Relay Drivers
- Power Switching Circuits

**3 AMPERES
NPN SILICON
POWER TRANSISTOR**

**140 VOLTS
25 WATTS**




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	140	Vdc
Collector-Base Voltage	V_{CBO}	160	Vdc
Emitter-Base Voltage	V_{EBO}	7	Vdc
Collector Current – Continuous	I_C	3	Adc
Base Current – Continuous	I_B	2	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	25 0.142	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	7	$^\circ C/W$



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	-	0.360	-
P	-	1.27	-	0.050
Q	3.61	3.86	0.142	0.152
S	-	8.89	-	0.350
T	-	3.68	-	0.145
U	-	15.75	-	0.620

All JEDEC Dimensions and Notes Apply.


CASE 80-02
TO-66

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100 \text{ mA dc}, I_B = 0$)	$V_{CE(sus)}$	140	—	Vdc
Collector Cutoff Current ($V_{CE} = 140 \text{ Vdc}, I_B = 0$)	I_{CEO}	—	100	mA
Collector Cutoff Current ($V_{CE} = 140 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ V}$) ($V_{CE} = 140 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ V @ } 150^\circ\text{C}$)	I_{CEX}	—	5.0 6.0	mA
Emitter Cutoff Current ($V_{BE} = 7.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	1.0	mA
ON CHARACTERISTICS				
DC Current Gain (1) ($I_C = 0.5 \text{ Adc}, V_{CE} = 4.0 \text{ V}$) ($I_C = 2.7 \text{ Adc}, V_{CE} = 4.0 \text{ V}$)	h_{FE}	25 5.0	100 —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 2.7 \text{ Adc}, I_B = 0.9 \text{ Adc}$)	$V_{CE(sat)}$	—	6.0	Vdc
Base-Emitter On Voltage (1) ($I_C = 2.7 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	—	6.7	Vdc
DYNAMIC CHARACTERISTICS				
Small-Signal Current Gain ($I_C = 0.5 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}, f_{test} = 1 \text{ kHz}$)	h_{fe}	15	75	—
Small-Signal Current Gain ($I_C = 0.5 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}, f_{test} = 0.4 \text{ MHz}$)	$ h_{fe} $	5.0	—	—

FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power-handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



MOTOROLA

**2N3442
2N4347**

1.3


HIGH-POWER INDUSTRIAL TRANSISTORS

NPN silicon power transistors designed for applications in industrial and commercial equipment including high fidelity audio amplifiers, series and shunt regulators and power switches.

- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 2.0 \text{ Adc} - 2N4347$
- Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 120 \text{ Vdc (Min) - 2N4347}$
 $140 \text{ Vdc (Min) - 2N3442}$
- Excellent Second-Breakdown Capability

**5.0 AND 10 AMPERE
POWER TRANSISTORS
NPN SILICON**

**120, 140 VOLTS
100, 117 WATTS**



***MAXIMUM RATINGS**


Rating	Symbol	2N4347	2N3442	Unit
Collector-Emitter Voltage	V_{CEO}	120	140	Vdc
Collector-Base Voltage	V_{CB}	140	160	Vdc
Emitter-Base Voltage	V_{EB}	7.0		Vdc
Collector Current – Continuous	I_C	5.0	10	A dc
Peak		10	15**	
Base Current – Continuous	I_B	3.0	7.0	A dc
Peak		8.0	–	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100	117	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	–65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	2N4347	2N3442	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	1.5	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.

**This data guaranteed in addition to JEDEC registered data.



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	21.08	–	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	–	3.43	–	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	–	26.67	–	1.050

Collector connected to case
CASE 11-01
(TO-3)

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 200 \text{ mAdc}, I_B = 0$)	$V_{CE(sus)}$	120 140	—	Vdc
Collector Cutoff Current ($V_{CE} = 100 \text{ Vdc}, I_B = 0$) ($V_{CE} = 140 \text{ Vdc}, I_B = 0$)	I_{CEO}	— —	200 200	mAdc
Collector Cutoff Current ($V_{CE} = 125 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 140 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 120 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$) ($V_{CE} = 140 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	I_{CEX}	— — — —	2.0 5.0 10 30	mAdc
Emitter Cutoff Current ($V_{BE} = 7.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	5.0	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 2.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 3.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 10 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	15 10 20 7.5	60 — 70 —	—
Collector-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}, I_B = 200 \text{ mAdc}$) ($I_C = 5.0 \text{ Adc}, I_B = 0.63 \text{ Adc}$) ($I_C = 10 \text{ Adc}, I_B = 2.0 \text{ Adc}$)	$V_{CE(sat)}$	— — —	1.0 2.0 5.0	Vdc
Base-Emitter On Voltage ($I_C = 2.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 10 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	— — —	2.0 3.0 5.7	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product (2) ($I_C = 0.5 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}, f_{test} = 50 \text{ kHz}$) ($I_C = 2.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}, f_{test} = 40 \text{ kHz}$)	f_T	200 80	— —	kHz
Small-Signal Current Gain ($I_C = 0.5 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}, f = 1.0 \text{ kHz}$) ($I_C = 2.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}, f = 1.0 \text{ kHz}$)	h_{fe}	40 12	— 72	—

*Indicates JEDEC Registered Data

NOTES: 1. Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2.0\%$.

2. $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 1 – POWER DERATING



ACTIVE REGION SAFE OPERATING AREA INFORMATION

FIGURE 2 – 2N3442




FIGURE 3 – 2N4347




FIGURE 4 – DC CURRENT GAIN





FIGURE 5 – COLLECTOR-SATURATION REGION



There are two limitations on the power-handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 2 and 3 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

2N3445 thru 2N3448



MOTOROLA

1.3

HIGH-SPEED SILICON ANNULAR NPN POWER TRANSISTORS

... for switching and amplifier applications

FEATURES


- Fast Switching: Total Switching Time = $1.2 \mu\text{s}$ (Typ) @ 5.0 A
- High Gain: $H_{FE} = 40$ to 120 @ 5.0 Amps (2N3447-48)
- Guaranteed DC Safe Area: 1.5 Amps (Min) @ $V_{CE} = 40$ Vdc
- Low $V_{CE(sat)}$: 1.0 Volt (Typ), 1.5 Volts (Max) @ 5.0 Amps
- Excellent Beta Linearity

APPLICATIONS

- Specified safe area of this series allows reliable design for inverters, converters, hammer, and servo drivers.
- Fast response makes it ideal for series regulators; high switching speeds enhance its use in switching regulators.
- Wide bandwidth and flat beta hold-up result in exceptional amplifier characteristics.


7.5 AMPERE POWER TRANSISTORS SILICON NPN

60-80 VOLTS
115 WATTS



MAXIMUM RATING

Rating	Symbol	2N3445 2N3447	2N3446 2N3448	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0	10	Vdc
Collector Current-Continuous	I_C	7.5		Adc
Base Current - Continuous	I_B	4.0		Adc
Total Device Dissipation	P_D	Figure 1, 2 Figure 1, 3		Watts
Operating Junction Temperature Range	T_J	-65 to +200		$^{\circ}\text{C}$




STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

FIGURE 1 — POWER DERATING CURVE



These transistors are also subject to safe area curves as indicated by Figures 2, 3. Both limits are applicable and must be observed.

2N3445 thru 2N3448

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Emitter-Base Cutoff Current (V _{EB} = 6 Vdc) (V _{EB} = 10 Vdc)	I _{EBO}	—	—	0.25 0.25	mAdc
Collector-Emitter Cutoff Current (V _{CE} = 60 Vdc, V _{BE} = -1 Vdc) (V _{CE} = 60 Vdc, V _{BE} = -1 Vdc, T _C = 150°C) (V _{CE} = 80 Vdc, V _{BE} = -1 Vdc) (V _{CE} = 80 Vdc, V _{BE} = -1 Vdc, T _C = 150°C)	I _{CEX}	—	—	0.1 1.0 0.1 1.0	mAdc
Collector-Emitter Cutoff Current (V _{CE} = 40 Vdc, I _B = 0) (V _{CE} = 60 Vdc, I _B = 0)	I _{CEO}	—	—	1.0 1.0	mAdc
Collector-Base Breakdown Voltage (I _C = 1 mAdc, I _E = 0)	BV _{CB0}	80 100	—	—	Vdc
Collector-Emitter Sustaining Voltage (I _C = 100 mAdc, I _B = 0)	V _{CEO(sus)}	60 80	—	—	Vdc
DC Current Gain (I _C = 0.5 Adc, V _{CE} = 5 Vdc) (I _C = 3 Adc, V _{CE} = 5 Vdc) (I _C = 5 Adc, V _{CE} = 5 Vdc)	h _{FE}	20 40 20 40	45 85 40 75	— — 60 120	—
Collector-Emitter Saturation Voltage (I _C = 3 Adc, I _B = 0.3 Adc) (I _C = 5 Adc, I _B = 0.5 Adc)	V _{CE(sat)}	—	0.6 0.8	1.5 1.5	Vdc
Base-Emitter Saturation Voltage (I _C = 3 Adc, I _B = 0.3 Adc) (I _C = 5 Adc, I _B = 0.5 Adc)	V _{BE(sat)}	—	1.0 1.0	1.5 1.5	Vdc
Base-Emitter Voltage (I _C = 3 Adc, V _{CE} = 5 Vdc) (I _C = 5 Adc, V _{CE} = 5 Vdc)	V _{BE}	—	1.0 1.0	1.5 1.4	Vdc
Small Signal Current Gain (V _{CE} = 10 Vdc, I _C = 0.5 Adc, f = 1 KHz) (V _{CE} = 10 Vdc, I _C = 0.5 Adc, f = 10 MHz)	h _{fe}	20 40 1.0	— — 1.6	100 200 —	—
Common Base Output Capacitance (V _{CB} = 10 Vdc, f = 0.1 MHz)	C _{ob}	—	260	400	pf
Switching Times (V _{CC} = 25 Vdc, R _L = 5 ohms, I _C = 5 A, I _{B1} = I _{B2} = 0.5 A)					μs
Delay Time plus Rise Time	t _d + t _r	—	0.15	0.35	
Storage Time	t _s	—	0.9	2.0	
Fall Time	t _f	—	0.15	0.35	

SAFE OPERATING AREAS

FIGURE 2 — 2N3445, 2N3447





FIGURE 3 — 2N3446, 2N3448



The Safe Operating Area Curves indicate I_C - V_{CE} limits below which the device will not go into secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a collector-emitter short. (Duty cycle of the excursions make no significant change in these safe areas.) To insure operation below the maximum T_J, the power-temperature derating curve must be observed for both steady state and pulse power conditions.

2N3583 thru 2N3585, 2N4240 NPN

2N6420 thru 2N6423 PNP



1.3


COMPLEMENTARY MEDIUM-POWER HIGH VOLTAGE POWER TRANSISTORS

... designed for high-speed switching and linear amplifier applications for high-voltage operational amplifiers, switching regulators, converters, inverters, deflection stages and high fidelity amplifiers.

- Collector-Emitter Sustaining Voltage – $V_{CEO(sus)} = 175$ to 300 Vdc @ $I_C = 200$ mAdc
- Second Breakdown Collector Current – $I_{s/b} = 350$ mAdc @ $V_{CE} = 100$ Vdc – NPN
= 150 mAdc @ $V_{CE} = 100$ Vdc – PNP
- Usable DC Current Gain to 2.0 Adc

1.0 AND 2.0 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

250-500 VOLTS
35 WATTS



*MAXIMUM RATINGS


Rating	Symbol	2N3583 2N6420	2N3584 2N6421	2N3585 2N6422	2N4240 2N6423	Unit
Collector-Emitter Voltage	V_{CEO}	175	250	300	300	Vdc
Collector-Base Voltage	V_{CB}	250	375	500	500	Vdc
Emitter-Base Voltage	V_{EB}	6.0				Vdc
Collector Current—Continuous	I_C	1.0	2.0			Adc
—Peak (1)		5.0	5.0			Adc
Base Current	I_B	1.0				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$, Derate above 25°C	P_D	35				Watts
		0.2				W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	5.0	$^\circ\text{C/W}$

* Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle < 10%.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

2N3583 thru 2N3585 • 2N4240 – NPN
2N6420 thru 2N6423 – PNP

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	NPN	PNP	Symbol	NPN		PNP		Unit
				Min	Max	Min	Max	
*OFF CHARACTERISTICS (1)								
Collector-Emitter Sustaining Voltage ($I_C = 200\text{ mAdc}$, $I_B = 0$) NPN ($I_C = 50\text{ mAdc}$, $I_B = 0$) PNP	2N3583	2N6420	$V_{CE(sus)}$	175	—	175	—	Vdc
	2N3584	2N6421		250	—	250	—	
	2N3585	2N6422		300	—	300	—	
	2N4240	2N6423		300	—	300	—	
Collector Cutoff Current ($V_{CE} = 150\text{ Vdc}$, $I_B = 0$)	2N3583	2N6420	I_{CEO}	—	10	—	10	mA dc
	2N3584	2N6421		—	5.0	—	5.0	
	2N3585	2N6422		—	5.0	—	5.0	
	2N4240	2N6423		—	5.0	—	5.0	
Collector Cutoff Current ($V_{CE} = 225\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CE} = 340\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CE} = 450\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CE} = 225\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 300\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)	2N3583	2N6420	I_{CEX}	—	1.0	—	1.0	mA dc
	2N3584	2N6421		—	1.0	—	1.0	
	2N3585	2N6422		—	1.0	—	1.0	
	2N4240	2N6423		—	2.0	—	2.0	
	2N3583	2N6420		—	3.0	—	3.0	
	2N3584	2N6421		—	3.0	—	3.0	
	2N3585	2N6422		—	3.0	—	3.0	
	2N4240	2N6423		—	5.0	—	5.0	
Emitter Cutoff Current ($V_{BE} = 6.0\text{ Vdc}$, $I_C = 0$)	2N3583	2N6420	I_{EBO}	—	5.0	—	5.0	mA dc
	2N3584	2N6421		—	0.5	—	0.5	
	2N3585	2N6422		—	0.5	—	0.5	
	2N4240	2N6423		—	0.5	—	0.5	

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 0.1\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$) * ($I_C = 0.5\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$) * ($I_C = 0.75\text{ Adc}$, $V_{CE} = 2.0\text{ Vdc}$) ($I_C = 0.75\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$) * ($I_C = 1.0\text{ Adc}$, $V_{CE} = 2.0\text{ Vdc}$) ($I_C = 1.0\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$)	All	All	h_{FE}	40	—	40	—	—
	2N3583	2N6420		40	200	40	200	
	2N4240	2N6423		10	100	10	100	
	2N4240	2N6423		30	150	30	150	
	2N3584	2N6421		8.0	80	8.0	80	
	2N3585	2N6422		8.0	80	8.0	80	
	2N3583*	2N6420		10	—	10	—	
	2N3584	2N6421		25	100	25	100	
2N3585	2N6422	25	100	25	100			
*Collector-Emitter Saturation Voltage ($I_C = 0.75\text{ Adc}$, $I_B = 75\text{ mAdc}$) ($I_C = 1.0\text{ Adc}$, $I_B = 125\text{ mAdc}$)	2N4240	2N6423	$V_{CE(sat)}$	—	1.0	—	1.0	Vdc
	2N3583	2N6420		—	5.0	—	5.0	
	2N3584	2N6421		—	0.75	—	0.75	
	2N3585	2N6422		—	0.75	—	0.75	
*Base-Emitter Saturation Voltage ($I_C = 0.75\text{ Adc}$, $I_B = 75\text{ mAdc}$) ($I_C = 1.0\text{ Adc}$, $I_B = 100\text{ mAdc}$)	2N4240	2N6423	$V_{BE(sat)}$	—	1.8	—	1.8	Vdc
	2N3584	2N6421		—	1.4	—	1.4	
	2N3585	2N6422		—	1.4	—	1.4	
Base-Emitter On Voltage ($I_C = 1.0\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$)	All	All	$V_{BE(on)}$	—	1.4	—	1.4	Vdc

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle \leq 2%.

2N3583 thru 2N3585 • 2N4240 – NPN
2N6420 thru 2N6423 – PNP

1.3


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	NPN	PNP	Symbol	NPN		PNP		Unit
				Min	Max	Min	Max	
DYNAMIC CHARACTERISTICS								
*Current Gain – Bandwidth Product ⁽¹⁾ ($I_C = 200 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f_{\text{test}} = 5.0 \text{ MHz}$)	2N3583 2N3584 2N3585 2N4240	2N6420 2N6421 2N6422 2N6423	f_T	10 15	– –	10 15	– –	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	All		C_{ob}	–	120	–	120	pF
*Small-Signal Current Gain ($I_C = 100 \text{ mAdc}$, $V_{CE} = 30 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	2N3583	2N6420	h_{fe}	25	350	25	350	–
SWITCHING CHARACTERISTICS								
Rise Time ($V_{CC} = 200 \text{ Vdc}$, $I_C = 1.0 \text{ Adc}$, $R_L = 200 \text{ Ohms}$, $I_{B1} = 100 \text{ mAdc}$) ($V_{CC} = 200 \text{ Vdc}$, $I_C = 0.75 \text{ Adc}$, $R_L = 267 \text{ Ohms}$, $I_{B1} = 75 \text{ mAdc}$)	2N3584 2N3585 2N4240	2N6421 2N6422 2N6423	t_r	– –	3.0 0.5	– –	3.0 0.5	μs
Storage Time ($V_{CC} = 200 \text{ Vdc}$, $I_C = 1.0 \text{ Adc}$, $I_{B1} = I_{B2} = 100 \text{ mAdc}$) ($V_{CC} = 200 \text{ Vdc}$, $I_C = 0.75 \text{ Adc}$, $I_{B1} = I_{B2} = 75 \text{ mAdc}$)	2N3584 2N3585 2N4240	2N6421 2N6422 2N6423	t_s	– –	4.0 6.0	– –	4.0 6.0	μs
Fall Time ($V_{CC} = 200 \text{ Vdc}$, $I_C = 1.0 \text{ Adc}$, $I_{B1} = I_{B2} = 100 \text{ mAdc}$) ($V_{CC} = 200 \text{ Vdc}$, $I_C = 0.75 \text{ Adc}$, $I_{B1} = I_{B2} = 75 \text{ mAdc}$)	2N3584 2N3585 2N4240	2N6421 2N6422 2N6423	t_f	– –	3.0 3.0	– –	3.0 3.0	μs
Second Breakdown Collector Current ($V_{CE} = 100 \text{ Vdc}$)	All	All	$I_{s/b}$	350	–	150	–	mAdc

*Indicates JEDEC Registered Data

(1) $f_T = |h_{fe}| \cdot f_{\text{test}}$

FIGURE 1 – SWITCHING TIME TEST CIRCUIT



R_B and R_C VARIED TO OBTAIN DESIRED CURRENT LEVELS
 D_1 MUST BE FAST RECOVERY TYPE, eg:
 MBD5300 USED ABOVE $I_B \approx 100 \text{ mA}$
 MSD6100 USED BELOW $I_B \approx 100 \text{ mA}$
 FOR t_d and t_r , D_1 IS DISCONNECTED AND $V_2 = 0$.
 FOR PNP TEST CIRCUIT, REVERSE DIODE AND VOLTAGE POLARITIES.

2N3583 thru 2N3585 • 2N4240 – NPN
 2N6420 thru 2N6423 – PNP

1.3

NPN
 2N3583 thru 2N3585, 2N4240

PNP
 2N6420 thru 2N6423

FIGURE 2 – TURN-ON TIME





FIGURE 3 – TURN-OFF TIME





FIGURE 4 – CURRENT-GAIN – BANDWIDTH PRODUCT






FIGURE 5 – CAPACITANCE



2N3583 thru 2N3585 • 2N4240 – NPN
2N6420 thru 2N6423 – PNP

1.3

FIGURE 6 – THERMAL RESPONSE



ACTIVE-REGION SAFE OPERATING AREA

FIGURE 7 – 2N3583 thru 2N3585, 2N4240




FIGURE 8 – 2N6420 thru 2N6423





FIGURE 9 – POWER DERATING



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 7 and 8 is based on $T_C = 25^\circ\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature according to Figure 9.



$T_J(pk)$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 7 and 8 may be found at any case temperature by using the appropriate curve on Figure 9.

2N3583 thru 2N3585 • 2N4240 – NPN
 2N6420 thru 2N6423 – PNP

NPN
 2N3583 thru 2N3585, 2N4240

PNP
 2N6420 thru 2N6423

FIGURE 10 – DC CURRENT GAIN



1.3

FIGURE 11 – COLLECTOR SATURATION REGION







FIGURE 12 – "ON" VOLTAGES



NOTE: DC CURRENT LIMIT FOR 2N3583, 2N6420 is 1.0 Amp.

2N3713 thru 2N3716 NPN




1.3

SILICON NPN POWER TRANSISTORS

... designed for medium-speed switching and amplifier applications. These devices feature:

- Total Switching Time at 3 A typically 1.15 μ s
- Gain Ranges Specified at 1 A and 3 A
- Low $V_{CE(sat)}$: typically 0.5V at $I_C = 5A$ and $I_B = 0.5A$
- Excellent Safe Operating Areas
- Complement to 2N3789-92

10 AMPERE
POWER TRANSISTORS
SILICON NPN
60-80 VOLTS
150 WATTS



MAXIMUM RATINGS

Rating	Symbol	2N3713 2N3715	2N3714 2N3716	Unit
Collector-Base Voltage	V_{CB}	80	100	Volts
Collector-Emitter Voltage	V_{CEO}	60	80	Volts
Emitter-Base Voltage	V_{EB}	7.0	7.0	Volts
Collector Current	I_C	10	10	Amps
Base Current	I_B	4.0	4.0	Amps
Power Dissipation	P_D	150	150	Watts
Thermal Resistance	θ_{JC}	1.17	1.17	$^{\circ}C/W$
Operating Junction and Storage Temperature Range	T_J and T_{stg}	-65 to +200		$^{\circ}C$





FIGURE 1 - POWER-TEMPERATURE DERATING CURVE



Safe Area Limits are indicated by Figures 12, 13. Both limits are applicable and must be observed.

STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

2N3713 thru 2N3716 NPN



1.3

ELECTRICAL CHARACTERISTICS (T_C = 25° C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Emitter-Base Cutoff Current (V _{EB} = 7 Vdc)	I _{EBO}	—	5	mAdc
Collector-Emitter Cutoff Current (V _{CE} = 80 Vdc, V _{BE} = -1.5 Vdc) (V _{CE} = 100 Vdc, V _{BE} = -1.5 Vdc) (V _{CE} = 60 Vdc, V _{BE} = -1.5 Vdc, T _C = 150°C) (V _{CE} = 80 Vdc, V _{BE} = -1.5 Vdc, T _C = 150°C)	I _{CEX}	—	1 1 10 10	mAdc
Collector-Emitter Sustaining Voltage* (I _C = 200 mAdc, I _B = 0)	V _{CEO(sus)} *	60 80	— —	Vdc
DC Current Gain* (I _C = 1 Adc, V _{CE} = 2 Vdc) (I _C = 3 Adc, V _{CE} = 2 Vdc)	h _{FE} *	25 50 15 30	90 150 — —	—
Collector-Emitter Saturation Voltage* (I _C = 5 Adc, I _B = 0.5 Adc)	V _{CE(sat)} *	— —	1.0 0.8	Vdc
Base-Emitter Saturation Voltage* (I _C = 5 Adc, I _B = 0.5 Adc)	V _{BE(sat)} *	— —	2.0 1.5	Vdc
Base-Emitter Voltage* (I _C = 3 Adc, V _{CE} = 2 Vdc)	V _{BE} *	—	1.5	Vdc
Small Signal Current Gain (V _{CE} = 10 Vdc, I _C = 0.5 Adc, f = 1 MHz)	h _{fe}	4	—	—
Switching Times (Figure 2) (I _C = 5 A, I _{B1} = I _{B2} = 0.5 Adc) Rise Time Storage Time Fall Time	t _r t _s t _f	Typ		μs
		0.45		
		0.3		
		0.4		

*Use sweep test to prevent overheating

FIGURE 2 — TYPICAL SWITCHING TIMES



1.3

FIGURE 3 – COLLECTOR CURRENT versus BASE CURRENT





FIGURE 4 – BASE CURRENT-VOLTAGE VARIATIONS





FIGURE 5 – COLLECTOR CURRENT-VOLTAGE VARIATIONS



NOTE 1. Dotted line indicates metered base current plus the I_{CBO} of the transistor at 175°C.

NOTE 2. Pulse test: pulse width \approx 200 μ sec, duty cycle \approx 1.5%

FIGURE 6 - COLLECTOR-EMITTER SATURATION VOLTAGE VARIATIONS




FIGURE 7 - BASE-EMITTER SATURATION VOLTAGE VARIATIONS




FIGURE 8 - COLLECTOR CURRENT versus BASE-EMITTER VOLTAGE





FIGURE 9 - COLLECTOR CURRENT versus BASE-EMITTER RESISTANCE



2N3713 thru 2N3716 NPN

1.3

FIGURE 10 – CURRENT GAIN VARIATIONS








FIGURE 11 – CURRENT GAIN – BANDWIDTH PRODUCT versus COLLECTOR CURRENT



SAFE OPERATING AREAS



1.3

The Safe Operating Area Curves indicate $I_C - V_{CE}$ limits below which the device will not go into secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a collector-emitter short. (Duty cycle of the excursions make no signifi-

cant change in these safe areas.) To insure operation below the maximum T_J , the power-temperature derating curve must be observed for both steady state and pulse power conditions.

2N3719, 2N3720 2N3867, 2N3868 2N6303



MOTOROLA

1.3

SILICON PNP POWER TRANSISTORS


... designed for high-speed, medium-current switching and high-frequency amplifier applications.

- Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 40 \text{ Vdc (Min)} - 2N3719, 2N3867$
 $= 60 \text{ Vdc (Min)} - 2N3720, 2N3868$
 $= 80 \text{ Vdc (Min)} - 2N6303$
- DC Current Gain –
 $h_{FE} = 25-180 @ I_C = 1.0 \text{ Adc} - 2N3719, 2N3720$
 $= 40-200 @ I_C = 1.5 \text{ Adc} - 2N3867$
 $= 30-150 @ I_C = 1.5 \text{ Adc} - 2N3868, 2N6303$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 0.75 \text{ Vdc} @ I_C = 1.0 \text{ Adc} - 2N3719, 2N3720$
 $= 0.75 \text{ Vdc} @ I_C = 1.5 \text{ Adc} - 2N3867, 2N3868,$
 $2N6303$
- High Current-Gain – Bandwidth Product –
 $f_T = 90 \text{ MHz (Typ)}$
- 2N3867 JAN and 2N3868 JAN also Available

3 AMPERE

**POWER TRANSISTORS
PNP SILICON**

**40, 60, 80 VOLTS
6 WATTS**



*MAXIMUM RATINGS



Rating	Symbol	2N3719 2N3867	2N3720 2N3868	2N6303	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 4.0 →			Vdc
Collector Current – Continuous	I_C	← 3.0 →			Adc
Peak		← 10 →			Adc
Base Current	I_B	← 0.5 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 6.0 →			Watts
Derate above 25°C		← 34.3 →			mW/ $^\circ\text{C}$
Total Device Dissipation @ $T_A = 25^\circ\text{C}$	P_D	← 1.0 →			Watt
Derate above 25°C		← 5.71 →			mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	29	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	175	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data

FIGURE 1 – POWER DERATING



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.51	9.40	0.335	0.370
B	7.75	8.51	0.305	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	5.08	BSC	0.200	BSC
H	0.711	0.864	0.028	0.034
J	0.734	1.14	0.029	0.045
K	38.10	—	1.500	—
L	6.35	—	0.250	—
M	45°	BSC	45°	BSC
N	2.54	BSC	0.100	BSC
P	—	1.27	—	0.050
R	2.54	—	0.100	—
S	—	0.179	—	0.007

All JEDEC dimensions and notes apply.
CASE 31-03
TO-5

2N3719, 2N3720, 2N3867, 2N3868, 2N6303

1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 20 \text{ mAdc}, I_B = 0$)	$V_{CE(sus)}$	40 60 80	— — —	Vdc	
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Adc}, I_E = 0$)	BV_{CBO}	40 60 80	— — —	Vdc	
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{Adc}, I_C = 0$)	BV_{EBO}	4.0	—	Vdc	
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CB}, V_{BE(off)} = 2.0 \text{ Vdc}$)	I_{CEX}	—	1.0	μAdc	
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}, I_E = 0, T_C = 150^\circ\text{C}$)	I_{CBO}	—	150	μAdc	
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 500 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$)	h_{FE}	50 35	— —	—	
($I_C = 1.5 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)		40 30	200 150		
($I_C = 2.5 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}$)		25 20	— —		
($I_C = 3.0 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$)		20	—		
Collector-Emitter Saturation Voltage ($I_C = 500 \text{ mAdc}, I_B = 50 \text{ mAdc}$) ($I_C = 1.5 \text{ Adc}, I_B = 150 \text{ mAdc}$) ($I_C = 2.5 \text{ Adc}, I_B = 250 \text{ mAdc}$)	$V_{CE(sat)}$	— — —	0.5 0.75 1.3	Vdc	
Base-Emitter Saturation Voltage ($I_C = 500 \text{ mAdc}, I_B = 50 \text{ mAdc}$) ($I_C = 1.5 \text{ Adc}, I_B = 150 \text{ mAdc}$) ($I_C = 2.5 \text{ Adc}, I_B = 250 \text{ mAdc}$)	$V_{BE(sat)}$	— 0.9 —	1.0 1.4 2.0	Vdc	
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product (2) ($I_C = 100 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc}, f_{test} = 20 \text{ MHz}$)	f_T	60	—	MHz	
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 0.1 \text{ MHz}$)	C_{ob}	—	120	pF	
Input Capacitance ($V_{EB} = 3.0 \text{ Vdc}, I_C = 0, f = 0.1 \text{ MHz}$)	C_{ib}	—	1000	pF	
SWITCHING CHARACTERISTICS					
Delay Time	($V_{CC} = 30 \text{ Vdc}, V_{BE(off)} = 0,$ $I_C = 1.5 \text{ Adc}, I_{B1} = 150 \text{ mAdc}$)	t_d	—	35	ns
Rise Time		t_r	—	65	ns
Storage Time	($V_{CC} = 30 \text{ Vdc}, I_C = 1.5 \text{ Adc},$ $I_{B1} = I_{B2} = 150 \text{ mAdc}$)	t_s	—	325	ns
Fall Time		t_f	—	75	ns

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = |h_{fe}| \bullet f_{test}$.

2N3719, 2N3720, 2N3867, 2N3868, 2N6303

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 20 mA, I _B = 0)	V _{CEO(sus)}	40 60	— —	Vdc
Collector Cutoff Current (V _{CE} = 40 Vdc, V _{BE(off)} = 2.0 Vdc)	I _{CEX}	—	10	μAdc
(V _{CE} = 60 Vdc, V _{BE(off)} = 2.0 Vdc)		—	10	
(V _{CE} = 40 Vdc, V _{BE(off)} = 2.0 Vdc, T _C = 150°C)		—	1.0	mAdc
(V _{CE} = 60 Vdc, V _{BE(off)} = 2.0 Vdc, T _C = 150°C)		—	1.0	
Collector Cutoff Current (V _{CB} = 40 Vdc, I _E = 0)	I _{CBO}	—	10	μAdc
(V _{CB} = 60 Vdc, I _E = 0)		—	10	
Emitter Cutoff Current (V _{BE} = 4.0 Vdc, I _C = 0)	I _{EBO}	—	1.0	mAdc

ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 500 mA, V _{CE} = 1.5 Vdc) (I _C = 1.0 A, V _{CE} = 1.5 Vdc) (I _C = 1.0 A, V _{CE} = 1.5 Vdc, T _C = -40°C)	h _{FE}	20 25 15	— 180 —	—
Collector-Emitter Saturation Voltage (I _C = 1.0 A, I _B = 100 mA, T _C = -40°C to +100°C) (I _C = 3.0 A, I _B = 300 mA, T _C = -40°C to +100°C)	V _{CE(sat)}	—	0.75 1.5	Vdc
Base-Emitter Saturation Voltage (I _C = 1.0 A, I _B = 100 mA, T _C = -40°C to +100°C) (I _C = 3.0 A, I _B = 300 mA, T _C = -40°C to +100°C)	V _{BE(sat)}	—	1.5 2.3	Vdc

DYNAMIC CHARACTERISTICS				
Current-Gain — Bandwidth Product (2) (I _C = 500 mA, V _{CE} = 10 Vdc, f _{test} = 30 MHz)	f _T	60	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	120	pF
Input Capacitance (V _{EB} = 0.5 Vdc, I _C = 0, f = 0.1 MHz)	C _{ib}	—	1000	pF

SWITCHING CHARACTERISTICS				
Turn-On Time (V _{CC} = 12 Vdc, V _{BE(off)} = 0, I _C = 1.0 A, I _{B1} = 0.1 A)	t _{on}	—	100	ns
Turn-Off Time (V _{CC} = 12 Vdc, I _C = 1.0 A, I _{B1} = I _{B2} = 100 mA)	t _{off}	—	400	ns

* Indicates JEDEC Registered Data
 (1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle = 2.0%. (2) f_T = |h_{fe}| • f_{test}.

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT




FIGURE 3 — TURN-ON TIME




FIGURE 4 – THERMAL RESISTANCE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



1.3

FIGURE 8 - DC CURRENT GAIN




FIGURE 9 - COLLECTOR SATURATION REGION




FIGURE 10 - "ON" VOLTAGES




FIGURE 11 - TEMPERATURE COEFFICIENTS




FIGURE 12 - COLLECTOR CUT-OFF REGION





FIGURE 13 - BASE CUT-OFF REGION



2N3738, 2N3739 NPN 2N6424, 2N6425 PNP



MOTOROLA

1.3

HIGH VOLTAGE COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for high-speed switching, linear amplifier applications, high-voltage operational amplifiers, switching regulators, converters, inverters, deflection stages and high fidelity amplifiers.

- Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 225 \text{ Vdc @ } I_C = 5.0 \text{ mAdc (2N3738, 2N6424)}$
 $= 300 \text{ Vdc @ } I_C = 5.0 \text{ mAdc (2N3739, 2N6425)}$
- DC Current Gain –
 $h_{FE} = 40\text{-}200 @ I_C = 100 \text{ mAdc}$
- Current-Gain – Bandwidth Product –
 $f_T = 10 \text{ MHz (Min) @ } I_C = 100 \text{ mAdc}$
- $I_{S/b}$ Rated to 2.0 Amperes

*MAXIMUM RATINGS


Rating	Symbol	2N3738 2N6424	2N3739 2N6425	Unit
Collector-Emitter Voltage	V_{CEO}	225	300	Vdc
Collector-Base Voltage	V_{CB}	250	325	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current – Continuous – Peak	I_C	1.0 2.0		Adc
Base Current – Continuous – Peak	I_B	0.50 1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20 0.133		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	7.5	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data



FIGURE 1 – POWER DERATING



1.0 AMPERE

POWER TRANSISTORS
COMPLEMENTARY SILICON

225, 300 VOLTS
20 WATTS



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	–	0.360	–
P	–	1.27	–	0.050
Q	3.61	3.86	0.142	0.152
S	–	8.89	–	0.350
T	–	3.68	–	0.145
U	–	15.75	–	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

2N3738, 2N3739 NPN/2N6424, 2N6425 PNP

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)


Characteristic	Symbol	Min	Max	Unit
*OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 5.0 mA _{dc} , I _B = 0)	V _{CEO(sus)}	225 300	— —	V _{dc}
Collector-Emitter Cutoff Current (V _{CE} = 125 V _{dc} , I _B = 0) (V _{CE} = 200 V _{dc} , I _B = 0)	I _{CEO}	— —	0.25 0.25	mA _{dc}
Collector-Base Cutoff Current (V _{CB} = 250 V _{dc} , I _E = 0) (V _{CB} = 325 V _{dc} , I _E = 0)	I _{CBO}	— —	0.1 0.1	mA _{dc}
Collector Cutoff Current (V _{CE} = 250 V _{dc} , V _{EB(off)} = 1.5 V _{dc}) (V _{CE} = 300 V _{dc} , V _{EB(off)} = 1.5 V _{dc}) (V _{CE} = 125 V _{dc} , V _{EB(off)} = 1.5 V _{dc} , T _C = 100°C) (V _{CE} = 200 V _{dc} , V _{EB(off)} = 1.5 V _{dc} , T _C = 100°C)	I _{CEV}	— — — —	0.5 0.5 1.0 1.0	mA _{dc}
Emitter-Base Cutoff Current (V _{EB} = 6.0 V _{dc})	I _{EBO}	—	0.1	mA _{dc}
*ON CHARACTERISTICS				
DC Current Gain (1) (I _C = 50 mA _{dc} , V _{CE} = 10 V _{dc}) (I _C = 100 mA _{dc} , V _{CE} = 10 V _{dc}) (I _C = 250 mA _{dc} , V _{CE} = 10 V _{dc})	h _{FE}	30 40 25	— 200 —	—
Collector-Emitter Saturation Voltage (1) (I _C = 250 mA _{dc} , I _B = 25 mA _{dc})	V _{CE(sat)}	—	2.5	V _{dc}
Base-Emitter "ON" Voltage (1) (I _C = 100 mA _{dc} , V _{CE} = 10 V _{dc})	V _{BE(on)}	—	1.0	V _{dc}
SMALL SIGNAL CHARACTERISTICS				
Current-Gain – Bandwidth Product (2) (I _C = 100 mA _{dc} , V _{CE} = 10 V _{dc} , f = 10 MHz)	f _T	10	—	MHz
*Output Capacitance (V _{CB} = 100 V _{dc} , I _E = 0, f = 100 kHz)	C _{ob}	—	20	pF
*Small-Signal Current Gain (I _C = 100 mA _{dc} , V _{CE} = 20 V _{dc} , f = 1.0 kHz)	h _{fe}	35	—	—

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

(2) f_T = |h_{fe}| • frequency

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




R_B and R_C Varied to Obtain Desired Current Levels

For t_d and t_r, D1 is disconnected and V2 = 0

For PNP test circuit, reverse diode and voltage polarities.

FIGURE 3 – THERMAL RESPONSE



ACTIVE-REGION SAFE OPERATING AREA

FIGURE 4 – 2N3738, 2N3739





FIGURE 5 – 2N6424, 2N6425



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 4 and 5 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 175^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 3. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 4 and 5 may be found at any case temperature by using the appropriate curve on Figure 1.

2N3738, 2N3739 NPN/2N6424, 2N6425 PNP

1.3

NPN
2N3738, 2N3739

PNP
2N6424, 2N6425

FIGURE 6 – DC CURRENT GAIN





FIGURE 7 – COLLECTOR SATURATION REGION







FIGURE 8 – "ON" VOLTAGE



MEDIUM-POWER PNP TRANSISTORS

... ideal for use as drivers, switches and medium-power amplifier applications. These devices feature:

- Low Saturation Voltage – $0.6 V_{CE(sat)}$ @ $I_C = 1.0$ Amp
- High Gain Characteristics – h_{FE} @ $I_C = 250$ mA: 30–100
- Excellent Safe Area Limits (See Figure 2)
- Low Collector Cutoff Current – 100 nA (Max) 2N3740A, 2N3741A
- Complementary to NPN 2N3766 (2N3740) and 2N3767 (2N3741)

POWER TRANSISTORS

PNP SILICON

60–80 VOLTS
25 WATTS




*MAXIMUM RATINGS

Rating	Symbol	2N3740 2N3740A	2N3741 2N3741A	Unit
Collector-Emitter Voltage	V_{CE0}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	7.0	7.0	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Collector Current – Continuous	I_C		4.0	Adc
– Peak (Note 1)			10	
Base Current	I_B		2.0	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D		25	Watts
Derate above 25°C			0.143	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	–65 to +200		$^\circ\text{C}$


Note 1: See Figure 2

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 2.
Both limits are applicable and must be observed.

*Indicates JEDEC Registered Data.



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	–	0.360	–
P	–	1.27	–	0.050
Q	3.81	3.86	0.142	0.152
S	–	8.89	–	0.350
T	–	3.68	–	0.145
U	–	15.75	–	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80–02
(TO-66)

2N3740, A, 2N3741, A

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ^① ($I_C = 100 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$ ^①	60 80	—	Vdc
Emitter Base Cutoff Current ($V_{EB} = 7.0 \text{ Vdc}$)	I_{EBO}	—	0.5 100	mAdc nAdc
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$)	I_{CEX}	—	100	μAdc
($V_{CE} = 80 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$)		—	100	nAdc
($V_{CE} = 40 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)		—	1.0	mAdc
($V_{CE} = 60 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)		—	0.5	mAdc
Collector-Emitter Cutoff Current ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	1.0	mAdc
($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$)		—	1.0	μAdc
Collector Base Cutoff Current ($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	100	μAdc
($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$)		—	100	nAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 100 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$)	h_{FE} ^①	40	—	—
($I_C = 250 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$)		30	100	
($I_C = 500 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$)		20	—	
($I_C = 1.0 \text{ Adc}$, $V_{CE} = 1.0 \text{ Vdc}$)		10	—	
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 125 \text{ mAdc}$)	$V_{CE(sat)}$ ^①	—	0.6	Vdc
Base-Emitter Voltage ($I_C = 250 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$)	V_{BE} ^①	—	1.0	Vdc
TRANSIENT CHARACTERISTICS				
Current-Gain-Bandwidth Product ($I_C = 100 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	f_T	3.0 4.0 [†]	—	MHz
Common Base Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_C = 0$, $f = 100 \text{ kHz}$)	C_{ob}	—	100	pF
Small-Signal Current Gain ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	25	—	—

* Indicates JEDEC Registered Data.

† Motorola guarantees this value in addition to the JEDEC registered data shown.


① Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 — ACTIVE REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate $I_C - V_{CE}$ limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J , power-temperature derating must be observed for both steady state and pulse power conditions.

FIGURE 3 - CURRENT GAIN



SATURATION REGION CHARACTERISTICS

FIGURE 4 - COLLECTOR SATURATION REGION




FIGURE 5 - "ON" VOLTAGES





FIGURE 6 - TEMPERATURE COEFFICIENTS



2N3766 2N3767



1.3

MEDIUM-POWER NPN SILICON TRANSISTORS

... for use in driver circuits, switching, and medium-power-amplifiers applications. These high performance devices feature:


- Low Saturation Voltage — 1.0 $V_{CE(sat)}$ @ $I_C = 500$ mA
- High Gain Characteristics — $h_{FE} = 40-160$ @ $I_C = 500$ mA
- Packaged in the Compact, High-Efficiency TO-66 Case
- Complementary to PNP 2N3740 (2N3766) and 2N3741 (2N3767)

**4 AMPERE
POWER TRANSISTORS**

**NPN SILICON
60-80 VOLTS
20 WATTS**

MAXIMUM RATINGS


Rating	Symbol	2N3766	2N3767	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current	I_C	4.0		Adc
Base Current	I_B	2.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20 0.133		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	7.5	$^\circ\text{C}/\text{W}$

FIGURE 1 - POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 2. Both limits are applicable and must be observed.

SEATING PLANE

STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	-	0.360	-
P	-	1.27	-	0.050
Q	3.61	3.86	0.142	0.152
S	-	8.89	-	0.350
T	-	3.68	-	0.145
U	-	15.75	-	0.620

All JEDEC Dimensions and and Notes Apply.

CASE 80-02
TO-66


2N3766, 2N3767

ELECTRICAL CHARACTERISTICS (Tc = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Voltage (1) (Ic = 100 mA, IB = 0)	2N3766 2N3767	BV _{CEO}	60 80	— —	Vdc
Emitter-Base Cutoff Current (V _{EB} = 6.0 Vdc)		I _{EBO}	—	0.75	mA _{dc}
Collector Cutoff Current (V _{CE} = 80 Vdc, V _{BE} = 1.5 Vdc) (V _{CE} = 100 Vdc, V _{BE} = 1.5 Vdc)	2N3766 2N3767	I _{CEX}	— —	0.1 0.1	mA _{dc}
(V _{CE} = 50 Vdc, V _{BE} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 70 Vdc, V _{BE} = 1.5 Vdc, T _C = 150°C)	2N3766 2N3767		— —	1.0 1.0	
Collector-Emitter Cutoff Current (V _{CE} = 60 Vdc, IB = 0)	2N3766	I _{CEO}	—	0.7	mA _{dc}
(V _{CE} = 80 Vdc, IB = 0)	2N3767		—	0.7	
Collector-Base Cutoff Current (V _{CB} = 80 Vdc, IE = 0)	2N3766	I _{CBO}	—	0.1	mA _{dc}
(V _{CB} = 100 Vdc, IE = 0)	2N3767		—	0.1	
ON CHARACTERISTICS					
DC Current Gain (Ic = 50 mA, V _{CE} = 5.0 Vdc) (Ic = 500 mA, V _{CE} = 5.0 Vdc) (Ic = 1.0 A, V _{CE} = 10 Vdc)		h _{FE}	30 40 20	— 160 —	—
Collector-Emitter Saturation Voltage (Ic = 1.0 A, IB = 0.1 A) (Ic = 500 mA, IB = 50 mA)		V _{CE(sat)}	— —	2.5 1.0	Vdc
Base-Emitter Voltage (Ic = 1.0 A, V _{CE} = 10 Vdc)		V _{BE}	—	1.5	Vdc
TRANSIENT CHARACTERISTICS					
Current-Gain - Bandwidth Product (Ic = 500 mA, V _{CE} = 10 Vdc, f = 10 MHz)		f _T	10	—	MHz
Common-Base Output Capacitance (V _{CB} = 10 Vdc, Ic = 0 A, f = 100 kHz)		C _{ob}	—	50	pF
Small-Signal Current Gain (Ic = 100 mA, V _{CE} = 10 Vdc, f = 1.0 kHz)		h _{fe}	40	—	—

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 – ACTIVE REGION SAFE AREAS



The Safe Operating Area Curves indicate I_c-V_{CE} limits below which the device will not go into secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a collector-emitter short. (Case temperature and duty cycle of the excursions make no significant change in these safe areas.) The load line may exceed the BV_{CEO} voltage limit only if the collector current has been reduced to 20 mA or less before or at the BV_{CE(s)} limit; then and only then may the load line be extended to the absolute maximum voltage rating of BV_{CB(s)}. To insure operation below the maximum T_j, the power-temperature derating curve must be observed for both steady state and pulse power conditions.

1.3

LARGE SIGNAL CHARACTERISTICS

1.3

FIGURE 3 - TRANSCONDUTANCE





FIGURE 5 - INPUT ADMITTANCE



CUT-OFF CHARACTERISTICS

FIGURE 4 - TRANSCONDUTANCE




FIGURE 6 - EFFECT OF BASE-EMITTER RESISTANCE





FIGURE 7 – CURRENT GAIN



1.3

FIGURE 8 – COLLECTOR SATURATION REGION




FIGURE 9 – "ON" VOLTAGES





FIGURE 10 – TEMPERATURE COEFFICIENTS



2N3771 2N3772 2N6257



1.3


HIGH POWER NPN SILICON POWER TRANSISTORS

... designed for linear amplifiers, series pass regulators, and inductive switching applications.

- Forward Biased Second Breakdown Current Capability
 - $I_{S/b} = 3.75 \text{ Adc} @ V_{CE} = 40 \text{ Vdc} - 2N3771$
 - $= 2.5 \text{ Adc} @ V_{CE} = 60 \text{ Vdc} - 2N3772$
 - $= 3.75 \text{ Adc} @ V_{CE} = 40 \text{ Vdc} - 2N6257$


**20 and 30 AMPERE
POWER TRANSISTORS
NPN SILICON**

**40 and 60 VOLTS
150 WATTS**



***MAXIMUM RATINGS**

Rating	Symbol	2N3771	2N3772	2N6257	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	40	Vdc
Collector-Emitter Voltage	V_{CEX}	50	80	50	Vdc
Collector-Base Voltage	V_{CB}	50	100	50	Vdc
Emitter-Base Voltage	V_{EB}	5.0	7.0	5.0	Vdc
Collector Current — Continuous	I_C	30	20	20	A dc
Peak		30	30	30	
Base Current — Continuous	I_B	7.5	5.0	5.0	A dc
Peak		15	15	15	
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150 0.855			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200			$^\circ\text{C}$




THERMAL CHARACTERISTICS

Characteristic	Symbol	2N3771, 2N3772, 2N6257	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.17	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data

STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01

2N3771, 2N3772, 2N6257

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
*Collector-Emitter Sustaining Voltage (1) (I _C = 0.2 Adc, I _B = 0)	2N3771 2N3772 2N6257	V _{CEO(sus)}	40 60 40	— — —	Vdc
Collector-Emitter Sustaining Voltage (I _C = 0.2 Adc, V _{EB(off)} = 1.5 Vdc, R _{BE} = 100 Ohms)	2N3771 2N3772 2N6257	V _{CEX(sus)}	50 80 50	— — —	Vdc
Collector-Emitter Sustaining Voltage (I _C = 0.2 Adc, R _{BE} = 100 Ohms)	2N3771 2N3772 2N6257	V _{CER(sus)}	45 70 45	— — —	Vdc
*Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0)	2N3771	I _{CEO}	—	10	mAdc
(V _{CE} = 50 Vdc, I _B = 0)	2N3772		—	10	
(V _{CE} = 25 Vdc, I _B = 0)	2N6257		—	10	
*Collector Cutoff Current (V _{CE} = 50 Vdc, V _{EB(off)} = 1.5 Vdc)	2N3771	I _{CEV}	—	2.0	mAdc
(V _{CE} = 100 Vdc, V _{EB(off)} = 1.5 Vdc)	2N3772		—	5.0	
(V _{CE} = 45 Vdc, V _{EB(off)} = 1.5 Vdc)	2N6257		—	4.0	
(V _{CE} = 30 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 150°C)	2N3771		—	10	
(V _{CE} = 45 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 150°C)	2N3772 2N6257		— —	10 20	
*Collector Cutoff Current (V _{CB} = 50 Vdc, I _E = 0)	2N3771	I _{CBO}	—	2.0	mAdc
(V _{CB} = 100 Vdc, I _E = 0)	2N6257 2N3772		— —	4.0 5.0	
*Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	2N3771	I _{EBO}	—	5.0	mAdc
(V _{BE} = 7.0 Vdc, I _C = 0)	2N6257 2N3772		— —	10 5.0	
*ON CHARACTERISTICS					
DC Current Gain (1) (I _C = 15 Adc, V _{CE} = 4.0 Vdc)	2N3771	h _{FE}	15	60	—
(I _C = 10 Adc, V _{CE} = 4.0 Vdc)	2N3772		15	60	
(I _C = 8.0 Adc, V _{CE} = 4.0 Vdc)	2N6257		15	75	
(I _C = 30 Adc, V _{CE} = 4.0 Vdc)	2N3771		5.0	—	
(I _C = 20 Adc, V _{CE} = 4.0 Vdc)	2N3772 2N6257		5.0 5.0	— —	
Collector-Emitter Saturation Voltage (I _C = 15 Adc, I _B = 1.5 Adc)	2N3771	V _{CE(sat)}	—	2.0	Vdc
(I _C = 10 Adc, I _B = 1.0 Adc)	2N3772		—	1.4	
(I _C = 8.0 Adc, I _B = 0.8 Adc)	2N6257		—	1.5	
(I _C = 30 Adc, I _B = 6.0 Adc)	2N3771		—	4.0	
(I _C = 20 Adc, I _B = 4.0 Adc)	2N3772 2N6257		— —	4.0 4.0	
Base-Emitter On Voltage (I _C = 15 Adc, V _{CE} = 4.0 Vdc)	2N3771	V _{BE(on)}	—	2.7	Vdc
(I _C = 10 Adc, V _{CE} = 4.0 Vdc)	2N3772		—	2.2	
(I _C = 8.0 Adc, V _{CE} = 4.0 Vdc)	2N6257		—	2.2	
*DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product (I _C = 1.0 Adc, V _{CE} = 4.0 Vdc, f _{test} = 50 kHz)		f _T	0.2	—	MHz
Small-Signal Current Gain (I _C = 1.0 Adc, V _{CE} = 4.0 Vdc, f = 1.0 kHz)		h _{fe}	40	—	—
SECOND BREAKDOWN					
Second Breakdown Energy with Base Forward Biased, t = 1.0 s (non-repetitive) (V _{CE} = 40 Vdc)	2N3771	I _{S/b}	3.75	—	Adc
(V _{CE} = 60 Vdc)	2N6257		3.75	—	
	2N3772		2.5	—	

*Indicates JEDEC Registered Data

(1) Pulse Test: 300 μs, Rep. Rate 60 cps.

1.3

FIGURE 2 - THERMAL RESPONSE - 2N3771, 2N3772, 2N6257






FIGURE 3 - ACTIVE-REGION SAFE OPERATING AREA - 2N3771, 2N3772, 2N6257



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

Figure 3 is based upon JEDEC registered Data. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data of Figure 2. Using data of Figure 2 and the pulse power limits of Figure 3, $T_{J(pk)}$ will be found to be less than $T_{J(max)}$ for pulse widths of 1 ms and less. When using Motorola transistors, it is permissible to increase the pulse power limits until limited by $T_{J(max)}$.

FIGURE 4 - SWITCHING TIME TEST CIRCUIT



D₁ MUST BE FAST RECOVERY TYPE, eg
 MB05300 USED ABOVE $I_B \approx 100$ mA
 MSD6100 USED BELOW $I_B \approx 100$ mA

FIGURE 5 - TURN-ON TIME




FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



1.3

FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION



NPN PNP
2N3773 2N6609



1.3


COMPLEMENTARY SILICON POWER TRANSISTORS

The 2N3773 and 2N6609 are PowerBase power transistors designed for high power audio, disk head positioners and other linear applications. These devices can also be used in power switching circuits such as relay or solenoid drivers, dc to dc converters or inverters.

- High Safe Operating Area (100% Tested)
 150 W @ 100 V
- Completely Characterized for Linear Operation
- High DC Current Gain and Low Saturation Voltage
 $h_{fe} = 15$ (Min) @ 8 A, 4 V
 $V_{CE(sat)} = 1.4$ V (Max) @ $I_C = 8$ A, $I_B = 0.8$ A
- For Low Distortion Complementary Designs

**16 AMPERE
 COMPLEMENTARY
 POWER TRANSISTORS**

**140 VOLTS
 150 WATTS**




*** MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	140	Vdc
Collector-Base Voltage	V_{CEX}	160	Vdc
Collector-Base Voltage	V_{CBO}	160	Vdc
Emitter-Base Voltage	V_{EBO}	7	Vdc
Collector Current — Continuous	I_C	16	Adc
— Peak (1)		30	
Base Current — Continuous	I_B	4	Adc
— Peak (1)		15	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data
 (1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.



ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS (1)				
*Collector-Emitter Breakdown Voltage ($I_C = 0.2 \text{ A dc}, I_B = 0$)	$V_{CE0(sus)}$	140	—	Vdc
*Collector-Emitter Sustaining Voltage ($I_C = 0.1 \text{ A dc}, V_{BE(off)} = 1.5 \text{ Vdc}, R_{BE} = 100 \text{ Ohms}$)	$V_{CEX(sus)}$	160	—	Vdc
Collector-Emitter Sustaining Voltage ($I_C = 0.2 \text{ A dc}, R_{BE} = 100 \text{ Ohms}$)	$V_{CER(sus)}$	150	—	Vdc
*Collector Cutoff Current ($V_{CE} = 120 \text{ Vdc}, I_B = 0$)	I_{CEO}	—	10	mAdc
*Collector Cutoff Current ($V_{CE} = 140 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 140 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	I_{CEX}	— —	2 10	mAdc
Collector Cutoff Current ($V_{CB} = 140 \text{ Vdc}, I_E = 0$)	I_{CBO}	—	2	mAdc
*Emitter Cutoff Current ($V_{BE} = 7 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	5	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain *($I_C = 8 \text{ A dc}, V_{CE} = 4 \text{ Vdc}$) ($I_C = 16 \text{ A dc}, V_{CE} = 4 \text{ Vdc}$)	h_{FE}	15 5	60	—
Collector-Emitter Saturation Voltage *($I_C = 8 \text{ A dc}, I_B = 800 \text{ mAdc}$) ($I_C = 16 \text{ A dc}, I_B = 3.2 \text{ A dc}$)	$V_{CE(sat)}$	— —	1.4 4	Vdc
*Base-Emitter On Voltage ($I_C = 8 \text{ A dc}, V_{CE} = 4 \text{ Vdc}$)	$V_{BE(on)}$	—	2.2	Vdc
DYNAMIC CHARACTERISTICS				
Magnitude of Common-Emitter Small-Signal, Short-Circuit, Forward Current Transfer Ratio ($I_C = 1 \text{ A}, f = 50 \text{ kHz}$)	$ h_{fe} $	4	—	—
*Small-Signal Current Gain ($I_C = 1 \text{ A dc}, V_{CE} = 4 \text{ Vdc}, f = 1 \text{ kHz}$)	h_{fe}	40	—	—
SECOND BREAKDOWN CHARACTERISTICS				
Second Breakdown Collector Current with Base Forward Biased $t = 1 \text{ s}$ (non-repetitive), $V_{CE} = 100 \text{ V}$, See Figure 12	$I_{S/b}$	1.5	—	Adc


(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

*Indicates JEDEC Registered Data

1.3

NPN

FIGURE 1 – DC CURRENT GAIN



PNP

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – COLLECTOR SATURATION REGION




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – "ON" VOLTAGE







FIGURE 6 – "ON" VOLTAGE





There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation: i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



2N3789 thru 2N3792



MOTOROLA

1.3

SILICON PNP POWER TRANSISTORS


... designed for medium-speed switching and amplifier applications. These devices feature:

- Total Switching Time @ 3 A $\approx 1 \mu\text{s}$ (typ)
- Two Gain Ranges:
 h_{FE} (min) = 15 and 30 @ 3 A (2N3789, 2N3790)
 25 and 50 @ 1 A (2N3791, 2N3792)
- Low $V_{CE(sat)}$ = 0.5 V (typ) @ $I_C = 4.0$ A, $I_B = 0.4$ A
- Excellent Safe Area Limits
- Complementary NPN types available – 2N3713 thru 2N3716

10 AMPERE


**POWER TRANSISTORS
PNP SILICON**

**60-80 VOLTS
150 WATTS**



MAXIMUM RATINGS

Characteristic	Symbol	2N3789 2N3791	2N3790 2N3792	Unit
Collector-Base Voltage	V_{CB}	60	80	Volts
Collector-Emitter Voltage	V_{CEO}	60	80	Volts
Emitter-Base Voltage	V_{EB}	7.0	7.0	Volts
Collector Current (Continuous)	I_C	10	10	Amps
Base Current (Continuous)	I_B	4.0	4.0	Amps
Power Dissipation	P_D	150	150	Watts
Thermal Resistance	θ_{JC}	1.17	1.17	$^{\circ}\text{C}/\text{W}$
Junction Operating and Storage Temperature Range	T_J, T_{stg}	-65 to +200		$^{\circ}\text{C}$



NOTES:

1. DIMENSIONS Q AND V ARE DATUMS.
2. \square IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

$$\phi \pm 0.13 (0.005) \text{ (M) T V (M)}$$

FOR LEADS:


$$\phi \pm 0.13 (0.005) \text{ (M) T V (M) Q (M)}$$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.09	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.039	0.043
E	1.40	1.78	0.056	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE





Safe Area Limits are indicated by Figures 15, 16. Both limits are applicable and must be observed.

ELECTRICAL CHARACTERISTICS (Tc = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Collector-Emitter Sustaining Voltage* (I _C = 200 mA, I _B = 0)	V _{CEO(sus)} *	60	—	Vdc
	2N3789, 2N3791	80	—	
	2N3790, 2N3792			
Collector-Emmitter Cutoff Current (V _{CE} = 60 Vdc, V _{BE} = -1.5 Vdc) (V _{CE} = 80 Vdc, V _{BE} = -1.5 Vdc) (V _{CE} = 60 Vdc, V _{BE} = -1.5 Vdc, T _C = 150°C) (V _{CE} = 80 Vdc, V _{BE} = -1.5 Vdc, T _C = 150°C)	I _{CEX}	—	1	mA
	2N3789, 2N3791	—	1	
	2N3790, 2N3792	—	5	
	2N3789, 2N3791	—	5	
	2N3790, 2N3792	—	5	
Emitter-Base Cutoff Current (V _{EB} = 7 Vdc)	I _{EBO}	—	5	mA
DC Current Gain* (I _C = 1 A, V _{CE} = 2 Vdc) (I _C = 3 A, V _{CE} = 2 Vdc)	h _{FE} *	25	90	—
	2N3789, 2N3790	50	180	
	2N3791, 2N3792	15	—	
	2N3789, 2N3790	30	—	
	2N3791, 2N3792			
Collector-Emitter Saturation Voltage* (I _C = 4 A, I _B = 0.4 A) (I _C = 5 A, I _B = 0.5 A)	V _{CE(sat)} *	—	1.0	Vdc
	2N3789, 2N3790	—	1.0	
	2N3791, 2N3792			
Base-Emitter On Voltage* (I _C = 5 A, V _{CE} = 2 Vdc) (I _C = 10 A, V _{CE} = 4 Vdc)	V _{BE(on)} *	—	2.0	Vdc
	2N3789, 2N3790	—	1.8	
	2N3791, 2N3792	—	4.0	
	All Types			
Current Gain - Bandwidth Product (V _{CE} = 10 Vdc, I _C = 0.5 A, f = 1 MHz)	f _T	4	—	MHz
	All Types			

*Sweep Test: 1/2 sine wave cycle @ 60 cps.

FIGURE 2 - TYPICAL SWITCHING TIMES AND TEST CIRCUIT



1.3

FIGURE 3 – CURRENT GAIN VARIATIONS




FIGURE 4 – CURRENT GAIN VARIATIONS




FIGURE 5 – SATURATION VOLTAGES





FIGURE 6 – TEMPERATURE COEFFICIENTS



SAFE OPERATING AREAS

FIGURE 7 - 2N3789, 2N3791





FIGURE 8 - 2N3790, 2N3792



The Safe Operating Area Curves indicate $I_C - V_{CE}$ limits below which the device will not go into secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a collector-emitter short.

(Duty cycle of the excursions make no significant change in these safe areas.) To insure operation below the maximum T_J , the power-temperature derating curve must be observed for both steady state and pulse power conditions.

FIGURE 9 - CUT-OFF REGION TRANSCONDUCTANCE





FIGURE 10 - COLLECTOR CUT-OFF CURRENT versus BASE-EMITTER RESISTANCE



2N3902 NPN



MOTOROLA

1.3


HIGH VOLTAGE NPN SILICON TRANSISTORS

... designed for use in high-voltage inverters, converters, switching regulators and line operated amplifiers.

- High Collector-Emitter Voltage – $V_{CEX} = 700$ Vdc
- Excellent DC Current Gain –
 $h_{FE} = 10$ (Min) @ $I_C = 2.5$ Adc
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 0.8$ Vdc (Max) @ $I_C = 1.0$ Adc

3.5 AMPERE POWER TRANSISTORS NPN SILICON

400 VOLTS
100 WATTS




*MAXIMUM RATINGS

Rating	Symbol	2N3902	Unit
Collector-Emitter Voltage	V_{CEO}	400	Vdc
Collector-Emitter Voltage	V_{CEX}	700	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current – Continuous	I_C	3.5	A dc
Base Current	I_B	2.0	A dc
Total Device Dissipation @ $T_C = 75^\circ\text{C}$ Derate above 75°C	P_D	100 1.33	Watts W/ $^\circ\text{C}$
Operating Junction Temperature Range	T_J	-65 to +150	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.75	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data



- NOTES:
1. DIMENSIONS Q AND V ARE DATUMS.
 2. \square IS SEATING PLANE AND DATUM.
 3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

$$\phi \pm 0.13 (0.005) \text{ (M) } \text{ (T) } \text{ (V) } \text{ (W)}$$


FOR LEADS:

$$\phi \pm 0.13 (0.005) \text{ (M) } \text{ (T) } \text{ (V) } \text{ (W) } \text{ (Q) } \text{ (U)}$$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.48 BSC		0.215 BSC	
J	18.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05



***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 100 \text{ mA}$, $I_B = 0$) (See Figure 12)	$V_{CEO(sus)}$	325	—	Vdc
Collector Cutoff Current ($V_{CE} = 400 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	0.25	—	mA
Collector Cutoff Current ($V_{CE} = 700 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 400 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 125^\circ\text{C}$)	I_{CEX}	—	2.5 0.5	mA
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	5.0	mA
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 1.0 \text{ A}$, $V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 2.5 \text{ A}$, $V_{CE} = 5.0 \text{ Vdc}$)	h_{FE}	30 10	90 —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ A}$, $I_B = 0.1 \text{ A}$) ($I_C = 2.5 \text{ A}$, $I_B = 0.5 \text{ A}$)	$V_{CE(sat)}$	— —	0.8 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0 \text{ A}$, $I_B = 0.1 \text{ A}$) ($I_C = 2.5 \text{ A}$, $I_B = 0.5 \text{ A}$)	$V_{BE(sat)}$	— —	1.5 2.0	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product ($I_C = 0.2 \text{ A}$, $V_{CE} = 10 \text{ Vdc}$)	f_T	2.8	—	MHz

*Indicates JEDEC Registered Data
(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^{\circ}\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_{J(pk)} \leq 150^{\circ}\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE




FIGURE 8 - DC CURRENT GAIN





FIGURE 9 - "ON" VOLTAGES



1.3

FIGURE 10 - COLLECTOR CUT-OFF REGION




FIGURE 11 - TEMPERATURE COEFFICIENTS






FIGURE 12 - COLLECTOR-EMITTER SUSTAINING VOLTAGE TEST CIRCUITS AND LOAD LINES



2N4231A thru 2N4233A NPN 2N6312 thru 2N6314 PNP



1.3

COMPLEMENTARY SILICON MEDIUM-POWER TRANSISTORS

... designed for general-purpose power amplifier and switching applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 0.7 \text{ Vdc (Max) @ } I_C = 1.5 \text{ Adc}$
- Low Leakage Current – $I_{CEX} = 0.1 \text{ mAdc (Max)}$
- Excellent DC Current Gain – $h_{FE} = 25\text{-}100 @ I_C = 1.5 \text{ Adc}$
- High Current Gain – Bandwidth Product – $f_T = 4.0 \text{ MHz @ } I_C = 0.25 \text{ Adc}$

5.0 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

40-60-80 VOLTS
75 WATTS

*MAXIMUM RATINGS




Rating	Symbol	2N4231A 2N6312	2N4232A 2N6313	2N4233A 2N6314	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous Peak	I_C	← 5.0 → ← 10 →			A dc
Base Current	I_B	← 2.0 →			A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 75 → ← 0.43 →			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

* THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	2.32	$^\circ\text{C/W}$

* Indicates JEDEC registered data. (All values meet or exceed JEDEC registered data).

FIGURE 1 – POWER DERATING




STYLE 1:

PIN 1, BASE

2, EMITTER

CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

2N4231A thru 2N4233A NPN, 2N6312 thru 2N6314 PNP

1.3


ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
*OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 100 mA, I _B = 0)	V _{CEO(sus)}	40 60 80	—	V _{dc}
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 50 Vdc, I _B = 0) (V _{CE} = 70 Vdc, I _B = 0)	I _{CEO}	—	1.0 1.0 1.0	mA _{dc}
Collector Cutoff Current (V _{CE} = 40 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 40 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEx}	—	0.1 0.1 0.1 1.0 1.0 1.0	mA _{dc}
Collector Cutoff Current (V _{CB} = 40 Vdc, I _E = 0) (V _{CB} = 60 Vdc, I _E = 0) (V _{CB} = 80 Vdc, I _E = 0)	I _{CBO}	—	0.05 0.05 0.05	mA _{dc}
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	0.5	mA _{dc}
ON CHARACTERISTICS				
DC Current Gain (1) *(I _C = 0.5 A, V _{CE} = 2.0 Vdc) *(I _C = 1.5 A, V _{CE} = 2.0 Vdc) *(I _C = 3.0 A, V _{CE} = 2.0 Vdc) (I _C = 5.0 A, V _{CE} = 4.0 Vdc)	h _{FE}	40 25 10 4.0	— 100 — —	—
*Collector-Emitter Saturation Voltage (1) (I _C = 1.5 A, I _B = 0.15 A) (I _C = 3.0 A, I _B = 0.3 A) (I _C = 5.0 A, I _B = 1.25 A)	V _{CE(sat)}	—	0.7 2.0 4.0	V _{dc}
*Base-Emitter On Voltage (1) (I _C = 1.5 A, V _{CE} = 2.0 Vdc)	V _{BE(on)}	—	1.4	V _{dc}
*DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product (I _C = 0.5 A, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz)	f _T	4.0	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	300	pF
Small-Signal Current Gain (I _C = 0.5 A, V _{CE} = 10 Vdc, f = 1.0 kHz)	h _{fe}	20	—	—

*Indicates JEDEC registered data.

(1) Pulse Test Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.


FIGURE 2 – SWITCHING TIME TEST CIRCUIT



FOR CURVES OF FIGURES 3 AND 6, R_B AND R_C ARE VARIED TO OBTAIN DESIRED CURRENT LEVELS

D₁ MUST BE FAST RECOVERY TYPE, eg
MBS5300 USED ABOVE I_B ≈ 100 mA
MSD6100 USED BELOW I_B ≈ 100 mA

FIGURE 3 – TURN "ON" TIME



2N4231A thru 2N4233A NPN, 2N6312 thru 2N6314 PNP

1.3

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor; average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power than can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN "OFF" TIME






FIGURE 7 - CAPACITANCE




2N4231A thru 2N4233A NPN, 2N6312 thru 2N6314 PNP

NPN
2N4231A thru 2N4233A

FIGURE 8 - DC CURRENT GAIN



PNP
2N6312 thru 2N6314



1.3

FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES



2N4398
2N4399
2N5745



1.3

PNP SILICON HIGH-POWER TRANSISTORS

... designed for use in power amplifier and switching circuits.


- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 15 \text{ Adc (2N4398, 2N4399)}$
- DC Current Gain Specified – 1.0 to 30 Adc
- Complements to NPN 2N5301, 2N5302, 2N5303

**20, 30 AMPERE
 POWER TRANSISTORS
 PNP SILICON**

**40-60-180 VOLTS
 200 WATTS**

***MAXIMUM RATINGS**


Rating	Symbol	2N4398	2N4399	2N5745	Unit
Collector-Emitter Voltage	V_{CE0}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current – Continuous	I_C	30	30	20	A dc
Peak		50	50	50	
Base Current – Continuous	I_B	7.5			A dc
Peak		15			
Total Device Dissipation @ $T_A = 25^\circ\text{C}^{**}$ Derate above 25°C	P_D	5.0			Watts mW/ $^\circ\text{C}$
		28.6			
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	200			Watts W/ $^\circ\text{C}$
		1.15			
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200			$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	35	$^\circ\text{C/W}$


*Indicates JEDEC Registered Data
 **Motorola guarantees this data in addition to JEDEC Registered Data.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

**CASE 11-01
 (TO-3)**

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 13. All limits are applicable and must be observed.

2N4398, 2N4399, 2N5745

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage(1) (I _C = 200 mA dc, I _B = 0)	2N4398 2N4399 2N5745	V _{CE0(sus)}	40 60 90	Vdc
Collector Cutoff Current (V _{CE} = 40 Vdc, I _B = 0) (V _{CE} = 60 Vdc, I _B = 0) (V _{CE} = 80 Vdc, I _B = 0)	2N4398 2N4399 2N5745	I _{CEO}	— — 5.0	mA dc
Collector Cutoff Current (V _{CE} = 40 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 30 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	2N4398 2N4399 2N5745 2N4398, 2N4399 2N5745	I _{CEX}	— — 5.0 — 10 — 10	mA dc
Collector Cutoff Current (V _{CB} = 40 Vdc, I _E = 0) (V _{CB} = 60 Vdc, I _E = 0) (V _{CB} = 80 Vdc, I _E = 0)	2N4398 2N4399 2N5745	I _{CBO}	— — 1.0	mA dc
Emitter Cutoff Current (V _{EB} = 5.0 Vdc, I _C = 0)		I _{EBO}	—	5.0 mA dc
ON CHARACTERISTICS				
DC Current Gain(1) (I _C = 1.0 A dc, V _{CE} = 2.0 Vdc) (I _C = 10 A dc, V _{CE} = 2.0 Vdc) (I _C = 15 A dc, V _{CE} = 2.0 Vdc) (I _C = 20 A dc, V _{CE} = 2.0 Vdc) (I _C = 30 A dc, V _{CE} = 4.0 Vdc)	All Types 2N5745 2N4398, 2N4399 2N5745 2N4398, 2N4399	h _{FE}	40 15 15 5.0 5.0	—
Collector-Emitter Saturation Voltage(1) (I _C = 10 A dc, I _B = 1.0 A dc) (I _C = 15 A dc, I _B = 1.5 A dc) (I _C = 20 A dc, I _B = 2.0 A dc) (I _C = 20 A dc, I _B = 4.0 A dc) (I _C = 30 A dc, I _B = 6.0 A dc)	2N4398, 2N4399 2N5745 2N4398, 2N4399 2N5745 2N4398, 2N4399 2N5745	V _{CE(sat)}	— — — — —	0.75 1.0 1.0 1.5 2.0 2.0 4.0 Vdc
Base-Emitter Saturation Voltage(1) (I _C = 10 A dc, I _B = 1.0 A dc)** (I _C = 15 A dc, I _B = 1.5 A dc) (I _C = 20 A dc, I _B = 2.0 A dc)** (I _C = 20 A dc, I _B = 4.0 A dc)	2N4398, 2N4399 2N5745 2N4398, 2N4399 2N5745 2N4398, 2N4399 2N5745	V _{BE(sat)}	— — — —	1.6 1.7 1.85 2.0 2.5 2.5 Vdc
Base-Emitter On Voltage(1) (I _C = 10 A dc, V _{CE} = 2.0 Vdc) (I _C = 15 A dc, V _{CE} = 2.0 Vdc) (I _C = 20 A dc, V _{CE} = 4.0 Vdc) (I _C = 30 A dc, V _{CE} = 4.0 Vdc)	2N5745 2N4398, 2N4399 2N5745 2N4398, 2N4399	V _{BE(on)}	— — — —	1.5 1.7 2.5 3.0 Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product(2) (I _C = 1.0 A dc, V _{CE} = 10 Vdc, f = 1.0 MHz)	2N4398, 2N4399 2N5745	f _T	4.0 2.0	— — MHz
Small-Signal Current Gain (I _C = 1.0 A dc, V _{CE} = 10 Vdc, f = 1.0 kHz)		h _{fe}	40	—
SWITCHING CHARACTERISTICS (See Figures 2 and 3)				
Rise Time	2N4398, 2N4399 2N5745	t _r	—	0.4 1.0 μs
Storage Time	2N4398, 2N4399 2N5745	t _s	—	1.5 2.0 μs
Fall Time	2N4398, 2N4399 2N5745	t _f	—	0.6 1.0 μs

* Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

** Motorola Guarantees this Data in Addition to JEDEC Registered Data. (2) f_T is defined as the frequency at which |h_{fe}| extrapolates to unity.

SWITCHING TIME EQUIVALENT TEST CIRCUITS

FIGURE 2 – TURN-ON TIME





FIGURE 3 – TURN-OFF TIME



1.3

TYPICAL "ON" REGION CHARACTERISTICS

FIGURE 4 - DC CURRENT GAIN




FIGURE 5 - COLLECTOR SATURATION REGION




FIGURE 6 - "ON" VOLTAGES






FIGURE 7 - TEMPERATURE COEFFICIENTS



RATINGS AND THERMAL DATA


FIGURE 8 – ACTIVE REGION SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 8 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 9 – THERMAL RESPONSE



DESIGN NOTE: USE OF TRANSIENT THERMAL RESISTANCE DATA



A train of periodical power pulses can be represented by the model as shown in Figure A. Using the model and the device thermal reponse, the normalized effective transient thermal resistance of Figure 9 was calculated for various duty cycles.

To find $\theta_{JC}(t)$, multiply the value obtained from Figure 9 by the steady state value $\theta_{JC}(\infty)$

Example:
 The 2N4398 is dissipating 100 watts under the following conditions: $t_1 = 1.0$ ms, $t_p = 5.0$ ms. ($D = 0.2$)

Using Figure 9, at a pulse width of 1.0 ms and $D = 0.2$, the reading of $r(t)$ is 0.28.

The peak rise in junction temperature is therefore
 $T = r(t) \times P_p \times \theta_{JC}(\infty) = 0.28 \times 100 \times 0.875 = 24.5^\circ\text{C}$

2N4898 thru 2N4900



1.3

MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for driver circuits, switching, and amplifier applications. These high-performance devices feature:

- Low Saturation Voltage – $V_{CE(sat)} = 0.6\text{ V max @ } I_C = 1.0\text{ Amp}$
- Excellent Safe Operating Area
- Gain Specified to $I_C = 1.0\text{ Ampere}$
- 2N4900 Complementary to NPN 2N4912


4 AMPERE

**GENERAL PURPOSE
POWER TRANSISTORS**

**40-80 VOLTS
25 WATTS**

MAXIMUM RATINGS


Rating	Symbol	2N4898	2N4899	2N4900	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous*	I_C^*	← 1.0 →			Adc
		← 4.0 →			
Base Current	I_B	← 1.0 →			Adc
Total Device Dissipation $T_C = 25^\circ\text{C}$	P_D	← 25 →			Watts
Derate above 25°C		← 0.143 →			W/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	7.0	$^\circ\text{C/W}$

*The 1.0 Amp maximum I_C value is based upon JEDEC current gain requirements.
The 4.0 Amp maximum value is based upon actual current-handling capability of the device (see Figure 5).



STYLE 1.
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and and Notes Apply.
**CASE 80-02
TO-66**

2N4898 thru 2N4900

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
----------------	--	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage* (I _C = 0.1 Adc, I _B = 0)	2N4898 2N4899 2N4900	BV _{CEO(sus)} *	40 60 80	- - -	Vdc
Collector Cutoff Current (V _{CE} = 20 Vdc, I _B = 0) (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0)	2N4898 2N4899 2N4900	I _{CEO}	- - -	0.5 0.5 0.5	mAdc
Collector Cutoff Current (V _{CE} = Rated V _{CEO} , V _{BE(off)} = 1.5 Vdc) (V _{CE} = Rated V _{CEO} , V _{BE(off)} = 1.5 Vdc, T _C = 150°C)		I _{CEX}	- -	0.1 1.0	mAdc
Collector Cutoff Current (V _{CB} = Rated V _{CB} , I _E = 0)		I _{CBO}	-	0.1	mAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)		I _{EBO}	-	1.0	mAdc

1.3

ON CHARACTERISTICS

DC Current Gain* (I _C = 50 mAdc, V _{CE} = 1.0 Vdc) (I _C = 500 mAdc, V _{CE} = 1.0 Vdc) (I _C = 1.0 Adc, V _{CE} = 1.0 Vdc)		h _{FE} *	40 20 10	- 100 -	-
Collector-Emitter Saturation Voltage* (I _C = 1.0 Adc, I _B = 0.1 Adc)		V _{CE(sat)} *	-	0.6	Vdc
Base-Emitter Saturation Voltage* (I _C = 1.0 Adc, I _B = 0.1 Adc)		V _{BE(sat)} *	-	1.3	Vdc
Base-Emitter On Voltage* (I _C = 1.0 Adc, V _{CE} = 1.0 Vdc)		V _{BE(on)} *	-	1.3	Vdc

SMALL SIGNAL CHARACTERISTICS

Current-Gain-Bandwidth Product (I _C = 250 mAdc, V _{CE} = 10 Vdc, f = 1.0 MHz)		f _T	3.0	-	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)		C _{ob}	-	100	pF
Small-Signal Current Gain (I _C = 250 mAdc, V _{CE} = 10 Vdc, f = 1.0 kHz)		h _{fe}	25	-	-

* Pulse Test: PW ≈ 300 μs, Duty Cycle ≈ 2.0%

FIGURE 2 - SWITCHING TIME EQUIVALENT CIRCUIT





FIGURE 3 - TURN-ON TIME



1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



The safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor which must be observed for reliable operation. Collector load lines for specific circuits must fall below the limits indicated by the applicable curve.

The data of Figure 5 is based upon $T_{J(pk)} = 200^{\circ}\text{C}$. T_C is variable depending upon conditions. Pulse curves are valid for duty cycles to 10% provided $T_{J(pk)} \approx 200^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power which can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – STORAGE TIME





FIGURE 7 – FALL TIME





NPN SILICON TRANSISTOR

... designed for driver circuits, switching, and amplifier applications. This high-performance device features:

- Low Saturation Voltage – $V_{CE(sat)} = 0.6 \text{ V max @ } I_C = 1.0 \text{ Amp}$
- Excellent Safe Operating Area
- Gain Specified to $I_C = 1.0 \text{ Amp}$
- Complement to PNP 2N4900

1 AMPERE NPN SILICON POWER TRANSISTOR

80 VOLTS
25 WATTS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	80	Vdc
Collector-Base Voltage	V_{CB}	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current – Continuous*	I_C^*	1.0	Adc
Base Current – Continuous	I_B	1.0	Adc
Total Device Dissipation $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	25 0.143	Watts mW/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	7.0	$^\circ\text{C/W}$

*The 1.0 Amp maximum I_C value is based upon JEDEC current gain requirements.




STYLE 1
PIN 1 BASE
2 EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	5.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.31	0.050	0.075
F	24.33	24.43	0.959	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.66	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and and Notes Apply

CASE 80-02
TO-66

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 0.1 \text{ A dc}, I_B = 0$)	$V_{CE(sus)}$	80	—	Vdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}, I_B = 0$)	I_{CEO}	—	0.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEO}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CEO}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	I_{CEX}	—	0.1 1.0	mAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}, I_E = 0$)	I_{CBO}	—	0.1	mAdc
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	1.0	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 50 \text{ mA dc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 500 \text{ mA dc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 1.0 \text{ A dc}, V_{CE} = 1.0 \text{ Vdc}$)	h_{FE}	40 20 10	— 100 —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ A dc}, I_B = 0.1 \text{ A dc}$)	$V_{CE(sat)}$	—	0.6	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0 \text{ A dc}, I_B = 0.1 \text{ A dc}$)	$V_{BE(sat)}$	—	1.3	Vdc
Base-Emitter On Voltage ($I_C = 1.0 \text{ A dc}, V_{CE} = 1.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.3	Vdc
SMALL SIGNAL CHARACTERISTICS				
Current-Gain — Bandwidth Product ($I_C = 250 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$)	f_T	3.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	C_{ob}	—	100	pF
Small-Signal Current Gain ($I_C = 250 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ kHz}$)	h_{fe}	25	—	

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2.0%.

FIGURE 2 — SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 3 — TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^{\circ}\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_{J(pk)} \leq 200^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – STORAGE TIME





FIGURE 7 – FALL TIME



2N4918 thru 2N4920



MOTOROLA

1.3

MEDIUM-POWER PLASTIC PNP SILICON TRANSISTORS

... designed for driver circuits, switching, and amplifier applications. These high-performance plastic devices feature:

- Low Saturation Voltage – $V_{CE(sat)} = 0.6$ Vdc (Max) @ $I_C = 1.0$ Amp
- Excellent Power Dissipation Due to Thermopad Construction – $P_D = 30$ @ $T_C = 25^\circ\text{C}$
- Excellent Safe Operating Area
- Gain Specified to $I_C = 1.0$ Amp
- Complement to NPN 2N4921, 2N4922, 2N4923

*MAXIMUM RATINGS

Ratings	Symbol	2N4918	2N4919	2N4920	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous (1)	I_C^*	← 1.0 →			Adc
		← 3.0 →			
Base Current	I_B	← 1.0 →			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	30			Watts W/ $^\circ\text{C}$
		0.24			
Operating & Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$


THERMAL CHARACTERISTICS (2)

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	4.16	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data for 2N4918 Series



- (1) The 1.0 Amp maximum I_C value is based upon JEDEC current gain requirements. The 3.0 Amp maximum value is based upon actual current-handling capability of the device (See Figure 5).
- (2) Recommend use of thermal compound for lowest thermal resistance.

FIGURE 1 – POWER DERATING



3 AMPERE GENERAL-PURPOSE POWER TRANSISTORS

40-80 VOLTS
30 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	30 TYP		30 TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04
TO-126

2N4918 thru 2N4920

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
Collector-Emitter Sustaining Voltage (1) ($I_C = 0.1 \text{ Adc}, I_B = 0$)	2N4918	$V_{CE(sus)}$	40	—	Vdc
	2N4919		60	—	
	2N4920		80	—	
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}, I_B = 0$) ($V_{CE} = 30 \text{ Vdc}, I_B = 0$) ($V_{CE} = 40 \text{ Vdc}, I_B = 0$)	2N4918	I_{CEO}	—	0.5	mAdc
	2N4919		—	0.5	
	2N4920		—	0.5	
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEO}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CEO}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 125^\circ\text{C}$)		I_{CEX}	—	0.1	mAdc
			—	0.5	
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}, I_E = 0$)		I_{CBO}	—	0.1	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$)		I_{EBO}	—	1.0	mAdc

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 50 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}, V_{CE} = 1.0 \text{ Vdc}$)		h_{FE}	40	—	—
			30	150	—
			10	—	—
Collector-Emitter Saturation Voltage (1) ($I_C = 1.0 \text{ Adc}, I_B = 0.1 \text{ Adc}$)		$V_{CE(sat)}$	—	0.6	Vdc
Base-Emitter Saturation Voltage (1) ($I_C = 1.0 \text{ Adc}, I_B = 0.1 \text{ Adc}$)		$V_{BE(sat)}$	—	1.3	Vdc
Base-Emitter On Voltage (1) ($I_C = 1.0 \text{ Adc}, V_{CE} = 1.0 \text{ Vdc}$)		$V_{BE(on)}$	—	1.3	Vdc

SMALL-SIGNAL CHARACTERISTICS

Current-Gain — Bandwidth Product ($I_C = 250 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$)		f_T	3.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)		C_{ob}	—	100	pF
Small-Signal Current Gain ($I_C = 250 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ kHz}$)		h_{fe}	25	—	—

*Indicates JEDEC Registered Data

(1) Pulse Test: $PW \approx 300 \mu\text{s}$, Duty Cycle $\approx 2.0\%$

FIGURE 2 — SWITCHING TIME EQUIVALENT CIRCUIT





FIGURE 3 — TURN-ON TIME



1.3

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ operation i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - STORAGE TIME





FIGURE 7 - FALL TIME



TYPICAL DC CHARACTERISTICS

FIGURE 8 – CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION



1.3

FIGURE 10 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 – "ON" VOLTAGE




FIGURE 12 – COLLECTOR CUTOFF REGION





FIGURE 13 – TEMPERATURE COEFFICIENTS



2N4921 thru 2N4923



MOTOROLA

1.3


MEDIUM-POWER PLASTIC NPN SILICON TRANSISTORS

... designed for driver circuits, switching, and amplifier applications. These high-performance plastic devices feature:

- Low Saturation Voltage $-V_{CE(sat)} = 0.6 \text{ Vdc (Max) @ } I_C = 1.0 \text{ Amp}$
- Excellent Power Dissipation Due to Thermopad Construction — $P_D = 30 \text{ W @ } T_C = 25^\circ\text{C}$
- Excellent Safe Operating Area
- Gain Specified to $I_C = 1.0 \text{ Amp}$
- Complement to PNP 2N4918, 2N4919, 2N4920

3 AMPERE GENERAL-PURPOSE POWER TRANSISTORS

**40-80 VOLTS
30 WATTS**



*MAXIMUM RATINGS

Rating	Symbol	2N4921	2N4922	2N4923	Unit
Collector-Emitter Voltage	V_{CE0}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current — Continuous (1)	I_C	← 1.0 → ← 3.0 →			Adc
Base Current — Continuous	I_B	← 1.0 →			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	30 0.24			Watts W/ $^\circ\text{C}$
Operating & Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS (2)


Characteristic	Symbol	Unit
Thermal Resistance, Junction to Case	θ_{JC}	4.16 $^\circ\text{C/W}$

(1) The 1.0 Amp maximum I_C value is based upon JEDEC current gain requirements. The 3.0 Amp maximum value is based upon actual current-handling capability of the device (see Figures 5 and 6).


(2) Recommend use of thermal compound for lowest thermal resistance.

*Indicates JEDEC Registered Data.

FIGURE 1 — POWER DERATING



Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	³⁰ TYP ³⁰ TYP			
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04
TO-126

2N4921 thru 2N4923

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 0.1 \text{ Adc}, I_B = 0$)	$V_{CE(sus)}$	40 60 80	—	Vdc
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}, I_B = 0$) ($V_{CE} = 30 \text{ Vdc}, I_B = 0$) ($V_{CE} = 40 \text{ Vdc}, I_B = 0$)	I_{CEO}	— — —	0.5 0.5 0.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEO}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CEO}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 125^\circ\text{C}$)	I_{CEX}	—	0.1 0.5	mAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}, I_E = 0$)	I_{CBO}	—	0.1	mAdc
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	1.0	mAdc

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 50 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}, V_{CE} = 1.0 \text{ Vdc}$)	h_{FE}	40 30 10	— 150 —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 1.0 \text{ Adc}, I_B = 0.1 \text{ Adc}$)	$V_{CE(sat)}$	—	0.6	Vdc
Base-Emitter Saturation Voltage (1) ($I_C = 1.0 \text{ Adc}, I_B = 0.1 \text{ Adc}$)	$V_{BE(sat)}$	—	1.3	Vdc
Base-Emitter On Voltage (1) ($I_C = 1.0 \text{ Adc}, V_{CE} = 1.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.3	Vdc

SMALL-SIGNAL CHARACTERISTICS

Current-Gain — Bandwidth Product ($I_C = 250 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$)	f_T	3.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	C_{ob}	—	100	pF
Small-Signal Current Gain ($I_C = 250 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ kHz}$)	h_{fe}	25	—	—

(1) Pulse Test: $PW \approx 300 \mu\text{s}$, Duty Cycle $\approx 2.0\%$.

*Indicates JEDEC Registered Data

FIGURE 2 — SWITCHING TIME EQUIVALENT CIRCUIT





FIGURE 3 — TURN-ON TIME



1.3

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE - REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C \cdot V_{CE}$ operation i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - STORAGE TIME




FIGURE 7 - FALL TIME




FIGURE 8 – CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION



1.3

FIGURE 10 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 – "ON" VOLTAGE




FIGURE 12 – COLLECTOR CUTOFF REGION





FIGURE 13 – TEMPERATURE COEFFICIENTS



2N5038 2N5039



1.3

NPN SILICON TRANSISTORS

... fast switching speeds and high current capacity ideally suit these parts for use in switching regulators, inverters, wide-band amplifiers and power oscillators in industrial and commercial applications.

- High Speed – $t_f = 0.5 \mu s$ (Max)
- High Current – $I_{C(max)} = 30$ Amps
- Low Saturation – $V_{CE(sat)} = 2.5$ V (Max) @ $I_C = 20$ Amps

*MAXIMUM RATINGS

Rating	Symbol	2N5038	2N5039	Unit
Collector-Base Voltage	V_{CBO}	150	120	Vdc
Collector-Emitter Voltage	V_{CEV}	150	120	Vdc
Emitter-Base Voltage	V_{EBO}	7		Vdc
Collector Current – Continuous	I_C	20		Adc
Peak (1)	I_{CM}	30		
Base Current – Continuous	I_B	5		Adc
Total Device Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	140	0.8	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ C$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	$^\circ C/W$

*Indicates JEDEC Registered Data.



(1) Pulse Test: Pulse Width ≤ 10 ms, Duty Cycle $\leq 50\%$.

FIGURE 1 – SWITCHING TIME TEST CIRCUIT



20 AMPERE NPN SILICON POWER TRANSISTORS

75 and 90 VOLTS
140 WATTS



STYLE 1

PIN 1. BASE
2. EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.06	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04

NOTES:

1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mAdc}, I_B = 0$)	$V_{CE(sus)}$	90 75	—	Vdc
Collector Cutoff Current ($V_{CE} = 140 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ V}$)	I_{CEX}	—	50	mAdc
($V_{CE} = 110 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ V}$)		—	50	
($V_{CE} = 100 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)		—	10	
($V_{CE} = 85 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)		—	10	
Emitter Cutoff Current ($V_{EB} = 5 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	5	mAdc
($V_{EB} = 7 \text{ Vdc}, I_C = 0$)		—	15	
		—	50	

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 12 \text{ Adc}, V_{CE} = 5 \text{ Vdc}$)	h_{FE}	20	100	—
($I_C = 10 \text{ Adc}, V_{CE} = 5 \text{ Vdc}$)		20	100	
Collector-Emitter Saturation Voltage ($I_C = 20 \text{ Adc}, I_B = 5 \text{ Adc}$)	$V_{CE(sat)}$	—	2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 20 \text{ Adc}, I_B = 5 \text{ Adc}$)	$V_{BE(sat)}$	—	3.3	Vdc

DYNAMIC CHARACTERISTICS

Magnitude of Common-Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio ($I_C = 2 \text{ Adc}, V_{CE} = 10 \text{ Vdc}, f = 5 \text{ MHz}$)	$ h_{fe} $	12	—	—
--	------------	----	---	---


SWITCHING CHARACTERISTICS

RESISTIVE LOAD						
Rise Time	($V_{CC} = 30 \text{ Vdc}$)		t_r	—	0.5	μs
Storage Time	($I_C = 12 \text{ Adc}, I_{B1} = I_{B2} = 1.2 \text{ Adc}$)	2N5038	t_s	—	1.5	μs
Fall Time	($I_C = 10 \text{ Adc}, I_{B1} = I_{B2} = 1 \text{ Adc}$)	2N5039	t_f	—	0.5	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

FIGURE 2 — FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

Second breakdown pulse limits are valid for duty cycles to 10%. At high case temperatures, thermal limitations may reduce the power that can be handled to values less than the limitations imposed by second breakdown.

2N5050 2N5051 2N5052



MOTOROLA

1.3


MEDIUM-POWER NPN SILICON TRANSISTORS

... designed for untuned amplifier and switching applications.

- High Voltage Ratings –
 $V_{CE0} = 125, 150$ and 200 Vdc
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0$ Vdc (Max) @ $I_C = 0.75$ Adc
- Packaged in the Compact, High Efficiency TO-66 Case

2 AMPERE POWER TRANSISTORS NPN SILICON

125-200 VOLTS
40 WATTS



*MAXIMUM RATINGS


Rating	Symbol	2N5050	2N5051	2N5052	Unit
Collector-Emitter Voltage	V_{CE0}	125	150	200	Vdc
Collector-Base Voltage	V_{CB}	125	150	200	Vdc
Emitter-Base Voltage	V_{EB}	6.0			Vdc
Collector Current – Continuous	I_C	2.0			Adc
Base Current	I_B	1.0			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40	0.266		Watts $\text{W}/^\circ\text{C}$
Operating Junction Temperature Range	T_J	-65 to +175			$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200			$^\circ\text{C}$

*THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	3.76	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data.


FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate I_C - V_{CE} limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J , power-temperature derating must be observed for both steady state and pulse power conditions.



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and and Notes Apply.

CASE 80-02
TO-66

2N5050, 2N5051, 2N5052

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

*OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (Note 1) ($I_C = 200\text{ mA}$, $I_B = 0$)	2N5050 2N5051 2N5052	$V_{CE(sus)}$	125 150 200	— — —	Vdc
Collector-Emitter Cutoff Current ($V_{CE} = 62.5\text{ Vdc}$, $I_B = 0$) ($V_{CE} = 75\text{ Vdc}$, $I_B = 0$) ($V_{CE} = 100\text{ Vdc}$, $I_B = 0$)	2N5050 2N5051 2N5052	I_{CEO}	— — —	0.1 0.1 0.1	mAdc
Collector-Emitter Cutoff Current ($V_{CE} = \text{Rated } V_{CE0}$, $V_{EB(off)} = 1.5\text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CE0}$, $V_{EB(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEX}	— —	0.5 5.0	mAdc
Emitter-Base Cutoff Current ($V_{BE} = 6.0\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	0.1	mAdc

*ON CHARACTERISTICS

DC Current Gain (Note 1) ($I_C = 0.75\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 1.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 2.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)		h_{FE}	25 25 5.0	100 — —	—
Collector-Emitter Saturation Voltage (Note 1) ($I_C = 0.75\text{ Adc}$, $I_B = 0.1\text{ Adc}$) ($I_C = 2.0\text{ Adc}$, $I_B = 0.4\text{ Adc}$)		$V_{CE(sat)}$	— —	1.0 5.0	Vdc
Base-Emitter On Voltage (Note 1) ($I_C = 0.75\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)		$V_{BE(on)}$	—	1.2	Vdc

*DYNAMIC CHARACTERISTICS


Current-Gain-Bandwidth Product ($I_C = 250\text{ mA}$, $V_{CE} = 10\text{ Vdc}$, $f = 5.0\text{ MHz}$)		f_T	10	—	MHz
Small-Signal Current Gain ($I_C = 250\text{ mA}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ kHz}$)		h_{fe}	25	—	—
Common Base Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 100\text{ kHz}$)		C_{ob}	—	250	pF

*SWITCHING CHARACTERISTICS

Rise Time	$V_{CC} = 120\text{ Vdc}$, $I_C = 750\text{ mA}$, $R_L = 150\text{ Ohms}$, $I_{B1} = I_{B2} = 100\text{ mA}$	t_r	—	300	ns
Storage Time		t_s	—	3.5	μs
Fall Time		t_f	—	1.2	μs

*Indicates JEDEC Registered Data. Note 1: Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 – THERMAL RESPONSE



2N5190 thru 2N5192



MOTOROLA

1.3

SILICON NPN POWER TRANSISTORS

... for use in power amplifier and switching circuits, — excellent safe area limits. Complement to PNP 2N5193, 2N5194, 2N5195

*MAXIMUM RATINGS

Rating	Symbol	2N5190	2N5191	2N5192	Unit
Collector-Emitter Voltage	V _{CEO}	40	60	80	Vdc
Collector-Base Voltage	V _{CB}	40	60	80	Vdc
Emitter-Base Voltage	V _{EB}	5.0			Vdc
Collector Current	I _C	4.0			Adc
Base Current	I _B	1.0			Adc
Total Power Dissipation @ T _C = 25°C	P _D	40			Watts
Derate above 25°C		320			mW/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150			°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ _{JC}	3.12	°C/W

*ELECTRICAL CHARACTERISTICS (I_C = 25°C unless otherwise noted)



Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 0.1 Adc, I _B = 0)	V _{CEO(sus)}	40	—	Vdc
2N5190		60	—	
2N5191		80	—	
2N5192		—	—	
Collector Cutoff Current (V _{CE} = 40 Vdc, I _B = 0)	I _{CEO}	—	1.0	mA
(V _{CE} = 60 Vdc, I _B = 0)		—	1.0	
(V _{CE} = 80 Vdc, I _B = 0)		—	1.0	
Collector Cutoff Current (V _{CE} = 40 Vdc, V _{EB(off)} = 1.5 Vdc)	I _{CEX}	—	0.1	mA
(V _{CE} = 60 Vdc, V _{EB(off)} = 1.5 Vdc)		—	0.1	
(V _{CE} = 80 Vdc, V _{EB(off)} = 1.5 Vdc)		—	0.1	
(V _{CE} = 40 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 125°C)		—	2.0	
(V _{CE} = 60 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 125°C)		—	2.0	
(V _{CE} = 80 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 125°C)		—	2.0	
Collector Cutoff Current (V _{CB} = 40 Vdc, I _E = 0)	I _{CBO}	—	0.1	mA
(V _{CB} = 60 Vdc, I _E = 0)		—	0.1	
(V _{CB} = 80 Vdc, I _E = 0)		—	0.1	
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	1.0	mA
ON CHARACTERISTICS				
DC Current Gain (1) (I _C = 1.5 Adc, V _{CE} = 2.0 Vdc)	h _{FE}	25	100	—
2N5190		25	100	
2N5191		20	80	
2N5192		10	—	
(I _C = 4.0 Adc, V _{CE} = 2.0 Vdc)		10	—	
2N5190		10	—	
2N5191		7.0	—	
2N5192		—	—	
Collector-Emitter Saturation Voltage (1) (I _C = 1.5 Adc, I _B = 0.15 Adc)	V _{CE(sat)}	—	0.6	Vdc
(I _C = 4.0 Adc, I _B = 1.0 Adc)		—	1.4	
Base-Emitter On Voltage (1) (I _C = 1.5 Adc, V _{CE} = 2.0 Vdc)	V _{BE(on)}	—	1.2	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product (I _C = 1.0 Adc, V _{CE} = 10 Vdc, f = 1.0 MHz)	f _T	2.0	—	MHz

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

*Indicates JEDEC Registered Data

4 AMPERE POWER TRANSISTORS SILICON NPN

40-80 VOLTS
40 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	30 TYP		30 TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04
TO-126

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – "ON" VOLTAGES





FIGURE 4 – TEMPERATURE COEFFICIENTS



1.3

FIGURE 5 – COLLECTOR CUT-OFF REGION




FIGURE 6 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 7 – SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 8 – CAPACITANCE




FIGURE 9 – TURN-ON TIME






FIGURE 10 – TURN-OFF TIME



2N5190 thru 2N5192

**FIGURE 11 RATING AND THERMAL DATA
ACTIVE-REGION SAFE OPERATING AREA**




There are two limitations on the power handling ability of a transistor; average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


1.3

The data of Figure 11 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 12 – THERMAL RESPONSE



DESIGN NOTE: USE OF TRANSIENT THERMAL RESISTANCE DATA



A train of periodical power pulses can be represented by the model shown in Figure A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Figure 12 was calculated for various duty cycles.

To find $\theta_{JC}(t)$, multiply the value obtained from Figure 12 by the steady state value θ_{JC} .

Example:

The 2N5190 is dissipating 50 watts under the following conditions: $t_1 = 0.1$ ms, $t_p = 0.5$ ms. ($D = 0.2$).

Using Figure 12, at a pulse width of 0.1 ms and $D = 0.2$, the reading of $r(t_1, D)$ is 0.27.

The peak rise in junction temperature is therefore:

$$\Delta T = r(t) \times P_p \times \theta_{JC} = 0.27 \times 50 \times 3.12 = 42.2^\circ\text{C}$$

2N5193 thru 2N5195



MOTOROLA

1.3

SILICON PNP POWER TRANSISTORS

... for use in power amplifier and switching circuits, — excellent safe area limits. Complement to NPN 2N5190, 2N5191, 2N5192

*MAXIMUM RATINGS

Rating	Symbol	2N5193	2N5194	2N5195	Unit
Collector-Emitter Voltage	V_{CE0}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current	I_C	← 4.0 →			Adc
Base Current	I_B	← 1.0 →			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 40 →			Watts
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C/W}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	3.12	$^\circ\text{C/W}$



*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 0.1 \text{ Adc}, I_B = 0$)	$V_{CE0(sus)}$	40 60 80	—	Vdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}, I_B = 0$) ($V_{CE} = 60 \text{ Vdc}, I_B = 0$) ($V_{CE} = 80 \text{ Vdc}, I_B = 0$)	I_{CEO}	—	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}, V_{BE}(\text{off}) = 1.5 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}, V_{BE}(\text{off}) = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}, V_{BE}(\text{off}) = 1.5 \text{ Vdc}$) ($V_{CE} = 40 \text{ Vdc}, V_{BE}(\text{off}) = 1.5 \text{ Vdc}$) $T_C = 125^\circ\text{C}$) ($V_{CE} = 60 \text{ Vdc}, V_{BE}(\text{off}) = 1.5 \text{ Vdc}$) $T_C = 125^\circ\text{C}$) ($V_{CE} = 80 \text{ Vdc}, V_{BE}(\text{off}) = 1.5 \text{ Vdc}$) $T_C = 125^\circ\text{C}$)	I_{CEX}	—	0.1 0.1 0.1 2.0 2.0 2.0	mAdc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}, I_E = 0$) ($V_{CB} = 60 \text{ Vdc}, I_E = 0$) ($V_{CB} = 80 \text{ Vdc}, I_E = 0$)	I_{CBO}	—	0.1 0.1 0.1	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	1.0	mAdc
ON CHARACTERISTICS				
DC Current Gain (1) ($I_C = 1.5 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 4.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	25 25 20 10 7.0	100 100 80 — —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 1.5 \text{ Adc}, I_B = 0.15 \text{ Adc}$) ($I_C = 4.0 \text{ Adc}, I_B = 1.0 \text{ Adc}$)	$V_{CE(sat)}$	—	0.6 1.4	Vdc
Base-Emitter On Voltage (1) ($I_C = 1.5 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.2	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product ($I_C = 1.0 \text{ Adc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$)	f_T	2.0	—	MHz

*Indicates JEDEC Registered Data
(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

4 AMPERE POWER TRANSISTORS SILICON PNP

40-80 VOLTS
40 WATTS



STYLE 1
PIN 1. EMITTER
2. COLLECTOR
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.65	0.020	0.026
E	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	30 TYP 30 TYP			
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04
TO-126

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - COLLECTOR SATURATION REGION




FIGURE 3 - "ON" VOLTAGE





FIGURE 4 - TEMPERATURE COEFFICIENTS



1.3

FIGURE 5 - COLLECTOR CUT-OFF REGION




FIGURE 6 - EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 7 - SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 8 - CAPACITANCE




FIGURE 9 - TURN-ON TIME




FIGURE 10 - TURN-OFF TIME





FIGURE 11
RATING AND THERMAL DATA
ACTIVE-REGION SAFE OPERATING AREA




Note 1:


There are two limitations on the power handling ability of a transistor; average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on $T_{J(pk)} = 150^\circ\text{C}$. T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high-case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 12 – THERMAL RESPONSE



DESIGN NOTE: USE OF TRANSIENT THERMAL RESISTANCE DATA



A train of periodical power pulses can be represented by the model shown in Figure A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Figure 12 was calculated for various duty cycles.

To find $\theta_{JC}(t)$, multiply the value obtained from Figure 12 by the steady state value θ_{JC} .

Example:

The 2N5193 is dissipating 50 watts under the following conditions: $t_1 = 0.1$ ms, $t_p = 0.5$ ms. ($D = 0.2$).

Using Figure 12, at a pulse width of 0.1 ms and $D = 0.2$, the reading of $r(t_1, D)$ is 0.27.

The peak rise in junction temperature is therefore:

$$\Delta T = r(t) \times P_p \times \theta_{JC} = 0.27 \times 50 \times 3.12 = 42.2^\circ\text{C}$$

2N5301 2N5302 2N5303



1.3

HIGH-POWER NPN SILICON TRANSISTORS


... for use in power amplifier and switching circuits applications.

- High Collector-Emitter Sustaining Voltage –
 $BV_{CEO(sus)} = 80 \text{ Vdc (Min) @ } I_C = 200 \text{ mAdc (2N5303)}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 0.75 \text{ Vdc (Max) @ } I_C = 10 \text{ Adc (2N5301, 2N5302)}$
 $1.0 \text{ Vdc (Max) @ } I_C = 10 \text{ Adc (2N5303)}$
- Excellent Safe Operating Area –
 200 Watt dc Power Rating to 30 Vdc (2N5303)
- Complements to PNP 2N4398, 2N4399 and 2N5745

20 AND 30 AMPERE POWER TRANSISTORS

NPN SILICON

40-60-80 VOLTS
200 WATTS



*MAXIMUM RATINGS



Rating	Symbol	2N5301	2N5302	2N5303	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Collector Current – Continuous	I_C	30	30	20	Adc
Base Current	I_B	← 7.5 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 200 →			Watts
		← 1.14 →			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	$^\circ\text{C/W}$
Thermal Resistance, Case to Ambient	θ_{CA}	34	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.

FIGURE 1 – POWER TEMPERATURE DERATING CURVE



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
*OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Note 1) ($I_C = 200$ mA dc, $I_B = 0$)	2N5301 2N5302 2N5303	$V_{CEO(sus)}$	40 60 80	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 40$ Vdc, $I_B = 0$) ($V_{CE} = 60$ Vdc, $I_B = 0$) ($V_{CE} = 80$ Vdc, $I_B = 0$)	2N5301 2N5302 2N5303	I_{CEO}	— — —	5.0 5.0 5.0	mA dc
Collector Cutoff Current ($V_{CE} = 40$ Vdc, $V_{EB(off)} = 1.5$ Vdc) ($V_{CE} = 60$ Vdc, $V_{EB(off)} = 1.5$ Vdc) ($V_{CE} = 80$ Vdc, $V_{EB(off)} = 1.5$ Vdc)	2N5301 2N5302 2N5303	I_{CEX}	— — —	1.0 1.0 1.0	mA dc
Collector Cutoff Current ($V_{CE} = 40$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 150^\circ\text{C}$) ($V_{CE} = 60$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 150^\circ\text{C}$) ($V_{CE} = 80$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 150^\circ\text{C}$)	2N5301 2N5302 2N5303	I_{CEX}	— — —	10 10 10	mA dc
Collector Cutoff Current ($V_{CB} = 40$ Vdc, $I_E = 0$) ($V_{CB} = 60$ Vdc, $I_E = 0$) ($V_{CB} = 80$ Vdc, $I_E = 0$)	2N5301 2N5302 2N5303	I_{CBO}	— — —	1.0 1.0 1.0	mA dc
Emitter Cutoff Current ($V_{BE} = 5.0$ Vdc, $I_C = 0$)		I_{EBO}	—	5.0	mA dc

ON CHARACTERISTICS					
DC Current Gain (Note 1)					
$^*(I_C = 1.0$ A dc, $V_{CE} = 2.0$ Vdc)	ALL TYPES	h_{FE}	40	—	—
$^*(I_C = 10$ A dc, $V_{CE} = 2.0$ Vdc)	2N5303		15	60	
$^*(I_C = 15$ A dc, $V_{CE} = 2.0$ Vdc)	2N5301, 2N5302		15	60	
$(I_C = 20$ A dc, $V_{CE} = 4.0$ Vdc)	2N5303		5.0	—	
$(I_C = 30$ A dc, $V_{CE} = 4.0$ Vdc)	2N5301, 2N5302		5.0	—	
*Collector-Emitter Saturation Voltage (Note 1)		$V_{CE(sat)}$			Vdc
$(I_C = 10$ A dc, $I_B = 1.0$ A dc)	2N5301, 2N5302		—	0.75	
$(I_C = 10$ A dc, $I_B = 1.0$ A dc)	2N5303		—	1.0	
$(I_C = 15$ A dc, $I_B = 1.5$ A dc)	2N5303		—	1.5	
$(I_C = 20$ A dc, $I_B = 2.0$ A dc)	2N5301, 2N5302		—	2.0	
$(I_C = 20$ A dc, $I_B = 4.0$ A dc)	2N5303		—	2.0	
$(I_C = 30$ A dc, $I_B = 6.0$ A dc)	2N5301, 2N5302		—	3.0	
*Base-Emitter Saturation Voltage (Note 1)		$V_{BE(sat)}$			Vdc
$(I_C = 10$ A dc, $I_B = 1.0$ A dc)	ALL TYPES		—	1.7	
$(I_C = 15$ A dc, $I_B = 1.5$ A dc)	2N5301, 2N5302		—	1.8	
$(I_C = 15$ A dc, $I_B = 1.5$ A dc)	2N5303		—	2.0	
$(I_C = 20$ A dc, $I_B = 2.0$ A dc)	2N5301, 2N5302		—	2.5	
$(I_C = 20$ A dc, $I_B = 4.0$ A dc)	2N5303		—	2.5	
*Base-Emitter On Voltage (Note 1)		$V_{BE(on)}$			Vdc
$(I_C = 10$ A dc, $V_{CE} = 2.0$ Vdc)	2N5303		—	1.5	
$(I_C = 15$ A dc, $V_{CE} = 2.0$ Vdc)	2N5301, 2N5302		—	1.7	
$(I_C = 20$ A dc, $V_{CE} = 4.0$ Vdc)	2N5303		—	2.5	
$(I_C = 30$ A dc, $V_{CE} = 4.0$ Vdc)	2N5301, 2N5302		—	3.0	

*DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product ($I_C = 1.0$ A dc, $V_{CE} = 10$ Vdc, $f = 1.0$ MHz)		f_T	2.0	—	MHz
Small-Signal Current Gain ($I_C = 1.0$ A dc, $V_{CE} = 10$ Vdc, $f = 1.0$ kHz)		h_{fe}	40	—	—

*SWITCHING CHARACTERISTICS					
Rise Time	$(V_{CC} = 30$ Vdc, $I_C = 10$ A dc, $I_{B1} = I_{B2} = 1.0$ A dc)	t_r	—	1.0	μs
Storage Time		t_s	—	2.0	μs
Fall Time		t_f	—	1.0	μs

*Indicates JEDEC Registered Data.
Note 1: Pulse Test: Pulse Width ≤ 300 μs , Duty Cycle $\leq 2.0\%$.

SWITCHING TIME EQUIVALENT TEST CIRCUITS

FIGURE 2 — TURN-ON TIME





FIGURE 3 — TURN-OFF TIME



1.3

FIGURE 4 – THERMAL RESPONSE




FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA




FIGURE 6 – CAPACITANCE versus VOLTAGE




FIGURE 7 – TURN-ON TIME




FIGURE 8 – TURN-OFF TIME




FIGURE 9 – DC CURRENT GAIN




FIGURE 10 – COLLECTOR SATURATION REGION




FIGURE 11 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 12 – "ON" VOLTAGES




FIGURE 13 – COLLECTOR CUT-OFF REGION





FIGURE 14 – TEMPERATURE COEFFICIENTS



2N5336 thru 2N5339



MOTOROLA

1.3

MEDIUM-POWER NPN SILICON TRANSISTORS

... designed for switching and wide band amplifier applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 5.0 \text{ Amp}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact TO-39 Case for Critical Space-Limited Applications
- Complement to 2N6190 thru 2N6193


MAXIMUM RATINGS

Rating	Symbol	2N5336 2N5337	2N5338 2N5339	Unit
Collector-Emitter Voltage	V_{CEO}	80	100	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current – Continuous	I_C	5.0		Adc
Base Current	I_B	1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	6.0	34.3	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	29.2	$^\circ\text{C/W}$




FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.

5 AMPERE POWER TRANSISTORS NPN SILICON

**80–100 VOLTS
6 WATTS**



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45 $^\circ$ NOM	45 $^\circ$ NOM	—	—
P	—	1.27	—	0.050
Q	90 $^\circ$ NOM	90 $^\circ$ NOM	—	—
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.

**CASE 79-02
(TO-39)**

2N5336 thru 2N5339

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C, unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage* (I _C = 50 mA, I _B = 0)	2N5336, 2N5337 2N5338, 2N5339	BV _{CEO(sus)} *	80 100	—	Vdc
Collector Cutoff Current (V _{CE} = 75 Vdc, I _B = 0) (V _{CE} = 90 Vdc, I _B = 0)	2N5336, 2N5337 2N5338, 2N5339	I _{CEO}	— —	100 100	μAdc
Collector Cutoff Current (V _{CE} = 75 Vdc, V _{EB(off)} = 1.5 Vdc) (V _{CE} = 90 Vdc, V _{EB(off)} = 1.5 Vdc) (V _{CE} = 75 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 90 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 150°C)	2N5336, 2N5337 2N5338, 2N5339 2N5336, 2N5337 2N5338, 2N5339	I _{CEX}	— — —	10 10 1.0	μAdc mA
Collector Cutoff Current (V _{CB} = 80 Vdc, I _E = 0) (V _{CB} = 100 Vdc, I _E = 0)	2N5336, 2N5337 2N5338, 2N5339	I _{CBO}	— —	10 10	μAdc
Emitter Cutoff Current (V _{BE} = 6.0 Vdc, I _C = 0)	—	I _{EBO}	—	100	μAdc

ON CHARACTERISTICS

DC Current Gain* (I _C = 500 mA, V _{CE} = 2.0 Vdc) (I _C = 2.0 Adc, V _{CE} = 2.0 Vdc) (I _C = 5.0 Adc, V _{CE} = 2.0 Vdc)	2N5336, 2N5338 2N5337, 2N5339 2N5336, 2N5338 2N5337, 2N5339 2N5336, 2N5338 2N5337, 2N5339	8	h _{FE} *	30 60 30 60 20 40	— — 120 240 — —	—
Collector-Emitter Saturation Voltage* (I _C = 2.0 Adc, I _B = 0.2 Adc) (I _C = 5.0 Adc, I _B = 0.5 Adc)	—	9, 11, 13	V _{CE(sat)} *	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage* (I _C = 2.0 Adc, I _B = 0.2 Adc) (I _C = 5.0 Adc, I _B = 0.5 Adc)	—	11, 13	V _{BE(sat)} *	— —	1.2 1.8	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (I _C = 0.5 Adc, V _{CE} = 10 Vdc, f = 10 MHz)	—	f _T	30	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)	7	C _{ob}	—	250	pF
Input Capacitance (V _{BE} = 2.0 Vdc, I _C = 0, f = 100 kHz)	7	C _{ib}	—	1,000	pF

SWITCHING CHARACTERISTICS

Delay Time (V _{CC} = 40 Vdc, V _{EB(off)} = 3.0 Vdc)	2, 3	t _d	—	100	ns
Rise Time (I _C = 2.0 Adc, I _{B1} = 0.2 Adc)			—	100	ns
Storage Time (V _{CC} = 40 Vdc, I _C = 2.0 Adc)	2, 6	t _s	—	2.0	μs
Fall Time (I _{B1} = I _{B2} = 0.2 Adc)			—	200	ns

*Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 — SWITCHING TIME TEST CIRCUIT





FIGURE 3 — TURN-ON TIME



1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE versus VOLTAGE




FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION



1.3

FIGURE 10 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 – ON VOLTAGES




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – TEMPERATURE COEFFICIENTS



2N5344

2N5345



1.3

HIGH VOLTAGE POWER PNP SILICON TRANSISTORS
 . . . designed for high-voltage switching and amplifier applications.


- High Voltage Ratings — $V_{CE0} = 250$ and 300 Vdc
- Fast Switching Times — Typically Less Than 550 ns
 Total @ $V_{CC} = 100$ Vdc
- High Current-Gain-Bandwidth Product —
 $f_T = 60$ MHz (Min) @ $I_C = 100$ mAdc
- Packaged in the Compact, High-Efficiency TO-66 Case

1 AMPERE
POWER TRANSISTORS
PNP SILICON

250-300 VOLTS
40 WATTS




MAXIMUM RATINGS

Rating	Symbol	2N5344	2N5345	Unit
Collector-Emitter Voltage	V_{CE0}	250	300	Vdc
Collector-Base Voltage	V_{CB}	250	300	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current — Continuous	I_C	1.0		Adc
Base Current — Continuous	I_B	0.5		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40		Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	4.38	$^\circ\text{C}/\text{W}$



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and and Notes Apply.
CASE 80-02
TO-66

2N5344, 2N5345

1.3

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 10 mAdc, I _B = 0)	5	V _{CEO(sus)}	250 300	—	Vdc
Collector Cutoff Current (V _{CE} = 225 Vdc, V _{BE(off)} = 1.5 Vdc)	10, 12	I _{CEX}	—	100	μAdc
(V _{CE} = 270 Vdc, V _{BE(off)} = 1.5 Vdc)	2N5344		—	100	
(V _{CE} = 225 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	2N5344		—	1.0	mAdc
(V _{CE} = 270 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	2N5345		—	1.0	
Collector Cutoff Current (V _{CB} = Rated V _{CB} , I _E = 0)	—	I _{CBO}	—	0.1	mAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	—	I _{EBO}	—	0.1	mAdc
ON CHARACTERISTICS					
DC Current Gain (1) (I _C = 500 mAdc, V _{CE} = 5.0 Vdc) (I _C = 1.0 Adc, V _{CE} = 5.0 Vdc)	8	h _{FE}	25 7.0	150 —	—
Collector-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 0.2 Adc)	9, 11, 13	V _{CE(sat)}	—	3.0	Vdc
Base-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 0.2 Adc)	11, 13	V _{BE(sat)}	—	1.5	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain—Bandwidth Product (I _C = 100 mAdc, V _{CE} = 20 Vdc, f = 10 MHz)	—	f _T	60	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0)	7	C _{ob}	—	200	pF
SWITCHING CHARACTERISTICS					
Turn-On (V _{CC} = 100 Vdc, I _C = 500 mAdc, I _{B1} = I _{B2} = 50 mAdc)	2, 3	t _{on}	—	200	ns
Turn-Off (V _{CC} = 100 Vdc, I _C = 500 mAdc, I _{B1} = I _{B2} = 50 mAdc)	2, 6	t _{off}	—	700	ns

(1) Pulse Test Pulse Width ≈ 300 μs, Duty Cycle ≈ 2.0%

FIGURE 2 – SWITCHING TIME TEST CIRCUIT





FIGURE 3 – TURN-ON TIME



1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_J(pk) = 200^\circ\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_J(pk) \leq 200^\circ\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – TURN-OFF TIME







FIGURE 7 – CAPACITANCES







2N5344, 2N5345

TYPICAL DC CHARACTERISTICS



1.3



2N5346 thru 2N5349



MOTOROLA

1.3

MEDIUM-POWER NPN SILICON TRANSISTORS

... designed for switching and wide-band amplifier applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.2$ Vdc (Max) @ $I_C = 7.0$ Adc
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact, High Dissipation TO-59 Case
- Isolated Collector Configuration
- Complementary to 2N6186 thru 2N6189

*MAXIMUM RATINGS


Rating	Symbol	2N5346 2N5347	2N5348 2N5349	Unit
Collector-Emitter Voltage	V_{CEO}	80	100	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current – Continuous	I_C	7.0		Adc
Base Current	I_B	1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	60	343	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	2.91	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data.

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE




Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.


7 AMPERE

**POWER TRANSISTORS
NPN SILICON**

**80-100 VOLTS
60 WATTS**



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	10.77	11.10	0.424	0.437
C	8.13	11.89	0.320	0.468
E	2.29	3.81	0.090	0.150
G	4.70	5.46	0.185	0.215
H	—	1.98	—	0.078
J	10.16	11.56	0.400	0.455
K	14.48	19.38	0.570	0.763
L	2.29	2.79	0.090	0.110
N	—	6.35	—	0.250
P	4.14	4.80	0.163	0.189
Q	1.02	1.65	0.040	0.065
R	8.08	9.65	0.318	0.380
S	4.212	4.310	0.1658	0.1697
T	9.65	11.10	0.380	0.437

All JEDEC dimensions and notes apply
Collector isolated from case.

**CASE 160-03
TO-59**

2N5346 thru 2N5349

1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$, unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	2N5346, 2N5347 2N5348, 2N5349	—	$V_{CE(sus)}$	80 100	Vdc
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 90 \text{ Vdc}$, $I_B = 0$)	2N5346, 2N5347 2N5348, 2N5349	—	I_{CEO}	— 100	μAdc
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 90 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 75 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 90 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	2N5346, 2N5347 2N5348, 2N5349 2N5346, 2N5347 2N5348, 2N5349	12	I_{CEX}	— 10 10 1.0 1.0	μAdc mAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}$, $I_E = 0$)	—	—	I_{CBO}	—	μAdc
Emitter Cutoff Current ($V_{EB} = 6.0 \text{ Vdc}$, $I_C = 0$)	—	—	I_{EBO}	—	μAdc

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 500 \text{ mAdc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	2N5346, 2N5348 2N5347, 2N5349 2N5346, 2N5348 2N5347, 2N5349 2N5346, 2N5348 2N5347, 2N5349	8	h_{FE}	30 60 30 60 20 40	— — 120 240 — —	—
Collector-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 0.2 \text{ Adc}$) ($I_C = 7.0 \text{ Adc}$, $I_B = 0.7 \text{ Adc}$)	—	9, 11, 13	$V_{CE(sat)}$	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 0.2 \text{ Adc}$) ($I_C = 7.0 \text{ Adc}$, $I_B = 0.7 \text{ Adc}$)	—	11, 13	$V_{BE(sat)}$	— —	1.2 2.0	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 500 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 10 \text{ MHz}$)	—	—	f_T	30	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	7	—	C_{ob}	—	250	pF
Input Capacitance ($V_{BE} = 2.0 \text{ Vdc}$, $I_C = 0$, $f = 100 \text{ kHz}$)	7	—	C_{ib}	—	1,000	pF

SWITCHING CHARACTERISTICS

Delay Time ($V_{CC} = 40 \text{ Vdc}$, $V_{EB(off)} = 3.0 \text{ Vdc}$, ($I_C = 2.0 \text{ Adc}$, $I_{B1} = 200 \text{ mAdc}$)	2, 3	—	t_d	—	100	ns
Rise Time ($I_C = 2.0 \text{ Adc}$, $I_{B1} = 200 \text{ mAdc}$)	—	—	t_r	—	100	ns
Storage Time ($V_{CC} = 40 \text{ Vdc}$, $I_C = 2.0 \text{ Adc}$, $I_{B1} = I_{B2} = 200 \text{ mAdc}$)	2, 6	—	t_s	—	2.0	μs
Fall Time ($I_{B1} = I_{B2} = 200 \text{ mAdc}$)	—	—	t_f	—	200	ns

*Indicates JEDEC Registered Data. (1) Pulse Test: Pulse Width $\approx 300 \mu\text{s}$, Duty Cycle $\approx 2.0\%$.

FIGURE 2 – SWITCHING TIME TEST CIRCUIT





FIGURE 3 – TURN-ON TIME



1.3

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_J(pk) = 200^\circ\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_J(pk) \leq 200^\circ\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 - TURN-OFF TIME




FIGURE 7 - CAPACITANCE versus VOLTAGE




FIGURE 8 — DC CURRENT GAIN





FIGURE 9 — COLLECTOR SATURATION REGION



1.3

FIGURE 10 — EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 — "ON" VOLTAGES




FIGURE 12 — COLLECTOR CUT-OFF REGION





FIGURE 13 — TEMPERATURE COEFFICIENTS



2N5427 thru 2N5430



MOTOROLA

1.3

MEDIUM-POWER NPN SILICON TRANSISTORS


... designed for switching and wide-band amplifier applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 7.0 \text{ Adc}$
- DC Current Gain Specified to 7 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact TO-66 Case

7 AMPERE

POWER TRANSISTORS
NPN SILICON

80-100 VOLTS
40 WATTS





*MAXIMUM RATINGS

Rating	Symbol	2N5427 2N5428	2N5429 2N5430	Unit
Collector-Emitter Voltage	V_{CEO}	80	100	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current – Continuous	I_C	7.0		A dc
Base Current	I_B	1.0		A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40	228	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	4.37	$^\circ\text{C/W}$

* Indicates JEDEC Registered Data




STYLE 1:
PIN 1, BASE
2, EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



2N5427 thru 2N5430

1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$, unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	2N5427, 2N5428 2N5429, 2N5430	—	$BV_{CE0(sus)}^*$	80 100	Vdc
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 90 \text{ Vdc}$, $I_B = 0$)	2N5427, 2N5428 2N5429, 2N5430	—	I_{CEO}	— 100	μAdc
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 90 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 75 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 90 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	2N5427, 2N5428 2N5429, 2N5430 2N5427, 2N5428 2N5429, 2N5430	12	I_{CEX}	— — — 1.0	μAdc mAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}$, $I_E = 0$)	—	—	I_{CBO}	—	μAdc
Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}$, $I_C = 0$)	—	—	I_{EBO}	—	μAdc

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 500 \text{ mAdc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	2N5427, 2N5429 2N5428, 2N5430 2N5427, 2N5429 2N5428, 2N5430 2N5427, 2N5429 2N5428, 2N5430	8	h_{FE}^*	30 60 30 60 20 40	— — 120 240 — —	—
Collector-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 0.2 \text{ Adc}$) ($I_C = 7.0 \text{ Adc}$, $I_B = 0.7 \text{ Adc}$)	—	9, 11, 13	$V_{CE(sat)}^*$	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 0.2 \text{ Adc}$) ($I_C = 7.0 \text{ Adc}$, $I_B = 0.7 \text{ Adc}$)	—	11, 13	$V_{BE(sat)}^*$	—	1.2 2.0	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 500 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 10 \text{ MHz}$)	—	—	f_T	30	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	7	—	C_{ob}	—	250	pF
Input Capacitance ($V_{BE} = 2.0 \text{ Vdc}$, $I_C = 0$, $f = 100 \text{ kHz}$)	7	—	C_{ib}	—	1,000	pF

SWITCHING CHARACTERISTICS

Delay Time ($V_{CC} = 40 \text{ Vdc}$, $V_{EB(off)} = 3.0 \text{ Vdc}$, $I_C = 2.0 \text{ Adc}$, $I_{B1} = 200 \text{ mAdc}$)	2, 3	—	t_d	—	100	ns
Rise Time ($I_C = 2.0 \text{ Adc}$, $I_{B1} = 200 \text{ mAdc}$)	—	—	t_r	—	100	ns
Storage Time ($V_{CC} = 40 \text{ Vdc}$, $I_C = 2.0 \text{ Adc}$,	2, 6	—	t_s	—	2.0	μs
Fall Time $I_{B1} = I_{B2} = 200 \text{ mAdc}$)	—	—	t_f	—	200	ns

*Indicates JEDEC Registered Data. (1) Pulse Test: Pulse Width $\approx 300 \mu\text{s}$, Duty Cycle $\approx 2.0\%$.

FIGURE 2 – SWITCHING TIME TEST CIRCUIT





FIGURE 3 – TURN-ON TIME



1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_J(pk) = 200^\circ\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_J(pk) \leq 200^\circ\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 6 – TURN-OFF TIME




FIGURE 7 – CAPACITANCE versus VOLTAGE




FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION



1.3

FIGURE 10 – EFFECTS OF BASE-EMITTER RESISTANCE




FIGURE 11 – "ON" VOLTAGES




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – TEMPERATURE COEFFICIENTS



2N5629, 2N5630, 2N5631 NPN

2N6029, 2N6030, 2N6031 PNP



MOTOROLA

1.3

HIGH-VOLTAGE – HIGH POWER TRANSISTORS

... designed for use in high power audio amplifier applications and high voltage switching regulator circuits.

- High Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 100 \text{ Vdc} - 2N5629, 2N6029$
 $= 120 \text{ Vdc} - 2N5630, 2N6030$
 $= 140 \text{ Vdc} - 2N5631, 2N6031$
- High DC Current Gain – @ $I_C = 8.0 \text{ Adc}$
 $h_{FE} = 25 \text{ (Min)} - 2N5629, 2N6029$
 $= 20 \text{ (Min)} - 2N5630, 2N6030$
 $= 15 \text{ (Min)} - 2N5631, 2N6031$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max)} @ I_C = 10 \text{ Adc}$


*MAXIMUM RATINGS

Rating	Symbol	2N5629 2N6029	2N5630 2N6030	2N5631 2N6031	Unit
Collector-Emitter Voltage	V_{CEO}	100	120	140	Vdc
Collector-Base Voltage	V_{CB}	100	120	140	Vdc
Emitter-Base Voltage	V_{EB}	← 7.0 →			Vdc
Collector Current – Continuous	I_C	← 16 →			Adc
Peak		← 20 →			
Base Current – Continuous	I_B	← 5.0 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 200 →			Watts
Derate above 25°C		← 1.14 →			$\text{W}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200			$^\circ\text{C}$

*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	$^\circ\text{C}/\text{W}$



* Indicates JEDEC Registered Data



16 AMPERE

POWER TRANSISTORS COMPLEMENTARY SILICON

100-120-140 VOLTS
200 WATTS



STYLE 1:
 PIN 1. BASE
 2. EMITTER
 CASE: COLLECTOR

NOTE:
 1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	18.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.

CASE 11-01
(TO-3)

2N5629, 2N5630, 2N5631 NPN
2N6029, 2N6030, 2N6031 PNP



*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mA dc}$, $I_B = 0$)	2N5629, 2N6029 2N5630, 2N6030 2N5631, 2N6031	$V_{CE0}(\text{sus})$	100 120 140	Vdc	
Collector-Emitter Cutoff Current ($V_{CE} = 50 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 70 \text{ Vdc}$, $I_B = 0$)	2N5629, 2N6029 2N5630, 2N6030 2N5631, 2N6031	I_{CEO}	— — —	1.0 1.0 1.0	mAdc
Collector-Emitter Cutoff Current ($V_{CE} = \text{Rated } V_{CB}$, $V_{EB}(\text{off}) = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{EB}(\text{off}) = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEX}	— —	1.0 5.0	mAdc
Collector-Base Cutoff Current ($V_{CB} = \text{Rated } V_{CB}$, $I_E = 0$)		I_{CBO}	—	1.0	mAdc
Emitter-Base Cutoff Current ($V_{BE} = 7.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	1.0	mAdc
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 8.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 16 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	2N5629, 2N6029 2N5630, 2N6030 2N5631, 2N6031 All Types	h_{FE}	25 20 15 4.0	100 80 60 —	—
Collector-Emitter Saturation Voltage ($I_C = 10 \text{ Adc}$, $I_B = 1.0 \text{ Adc}$) ($I_C = 16 \text{ Adc}$, $I_B = 4.0 \text{ Adc}$)	All Types	$V_{CE}(\text{sat})$	— —	1.0 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 10 \text{ Adc}$, $I_B = 1.0 \text{ Adc}$)		$V_{BE}(\text{sat})$	—	1.8	Vdc
Base-Emitter On Voltage ($I_C = 8.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)		$V_{BE}(\text{on})$	—	1.5	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product (2) ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 20 \text{ Vdc}$, $f_{\text{test}} = 0.5 \text{ MHz}$)		f_T	1.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	2N5629, 30, 31 2N6029, 30, 31	C_{ob}	—	500 1000	pF
Small-Signal Current Gain ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)		h_{fe}	15	—	—

* Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\geq 2.0\%$.

(2) $f_T = |h_{fe}| \bullet f_{\text{test}}$



For PNP test circuit, reverse all polarities and D1.

2N5629, 2N5630, 2N5631 NPN
 2N6029, 2N6030, 2N6031 PNP

1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA





There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$. $T_{J(pk)}$ is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

NPN
 2N5629, 2N5630, 2N5631

PNP
 2N6029, 2N6030, 2N6031


FIGURE 6 – TURN-OFF TIME



2N5629, 2N5630, 2N5631 NPN
2N6029, 2N6030, 2N6031 PNP

1.3

NPN
2N5629, 2N5630, 2N5631



PNP
2N6029, 2N6030, 2N6031




FIGURE 7 - CAPACITANCE

FIGURE 8 - DC CURRENT GAIN







FIGURE 9 - COLLECTOR SATURATION REGION



2N5632, 2N5633, 2N5634 NPN 2N6229, 2N6230, 2N6231 PNP




1.3

HIGH VOLTAGE-HIGH-POWER SILICON TRANSISTORS

... designed for use in high power audio amplifier applications and high-voltage switching regulator circuits.

- High Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 100 \text{ Vdc (Min) – 2N5632, 2N6229}$
 $= 120 \text{ Vdc (Min) – 2N5633, 2N6230}$
 $= 140 \text{ Vdc (Min) – 2N5634, 2N6231}$
- High DC Current Gain @ $I_C = 5.0 \text{ Adc}$ –
 $h_{FE} = 25 \text{ (Min) – 2N5632, 2N6229}$
 $= 20 \text{ (Min) – 2N5633, 2N6230}$
 $= 15 \text{ (Min) – 2N5634, 2N6231}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 7.5 \text{ Adc}$

10 AMPERE
COMPLEMENTARY SILICON
POWER TRANSISTORS
100-120-140 VOLTS
150 WATTS




*MAXIMUM RATINGS

Rating	Symbol	2N5632 2N6229	2N5633 2N6230	2N5634 2N6231	Unit
Collector-Emitter Voltage	V_{CEO}	100	120	140	Vdc
Collector-Base Voltage	V_{CB}	100	120	140	Vdc
Emitter-Base Voltage	V_{EB}	← 7.0 →			Vdc
Collector Current – Continuous	I_C	← 10 →			Adc
– Peak		← 15 →			
Base Current – Continuous	I_B	← 5.0 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 150 →			Watts
Derate above 25°C		← 0.857 →			
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.17	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.06	—	0.830
C	6.35	7.62	0.250	0.300
D	0.89	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
TO-3

2N5632, 2N5633, 2N5634 NPN
2N6229, 2N6230, 2N6231 PNP

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage ⁽¹⁾ ($I_C = 200 \text{ mAdc}, I_B = 0$)	2N5632, 2N6229 2N5633, 2N6230 2N5634, 2N6231	$V_{CE(sus)}$	100 120 140	— — —	Vdc
Collector-Emitter Cutoff Current ($V_{CE} = 50 \text{ Vdc}, I_B = 0$) ($V_{CE} = 60 \text{ Vdc}, I_B = 0$) ($V_{CE} = 70 \text{ Vdc}, I_B = 0$)	2N5632, 2N6229 2N5633, 2N6230 2N5634, 2N6231	I_{CEO}	— — —	1.0 1.0 1.0	mAdc
Collector-Emitter Cutoff Current ($V_{CE} = \text{Rated } V_{CB}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)		I_{CEX}	— —	1.0 5.0	mAdc
Collector Base Cutoff Current ($V_{CB} = \text{Rated } V_{CB}, I_E = 0$)		I_{CBO}	—	1.0	mAdc
Emitter-Base Cutoff Current ($V_{BE} = 7.0 \text{ Vdc}, I_C = 0$)		I_{EBO}	—	1.0	mAdc

ON CHARACTERISTICS

DC Current Gain ⁽¹⁾ ($I_C = 5.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 10 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)	2N5632, 2N6229 2N5633, 2N6230 2N5634, 2N6231 All Types	h_{FE}	25 20 15 5.0	100 80 60 —	—
Collector-Emitter Saturation Voltage ($I_C = 7.5 \text{ Adc}, I_B = 0.75 \text{ Adc}$) ($I_C = 10 \text{ Adc}, I_B = 2.0 \text{ Adc}$)		$V_{CE(sat)}$	— —	1.0 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 7.5 \text{ Adc}, I_B = 0.75 \text{ Adc}$)		$V_{BE(sat)}$	—	2.0	Vdc
Base-Emitter On Voltage ($I_C = 5.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)		$V_{BE(on)}$	—	1.5	Vdc

DYNAMIC CHARACTERISTICS


Current-Gain—Bandwidth Product (2) ($I_C = 1.0 \text{ Adc}, V_{CE} = 20 \text{ Vdc}, f_{test} = 0.5 \text{ MHz}$)		f_T	1.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 0.1 \text{ MHz}$)	2N5632, 2N5633, 2N5634 2N6229, 2N6230, 2N6231	C_{ob}	— —	300 600	pF
Small Signal Current Gain ($V_{CE} = 10 \text{ Vdc}, I_C = 2.0 \text{ Adc}, f = 1.0 \text{ kHz}$)		h_{fe}	15	—	—

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



R_B and R_C VARIED TO OBTAIN DESIRED CURRENT LEVELS


D_1 MUST BE FAST RECOVERY TYPE, eg:
MBD5300 USED ABOVE $I_B \approx 100 \text{ mA}$
MSD6100 USED BELOW $I_B \approx 100 \text{ mA}$

For PNP test, reverse all polarities and D_1 .

2N5632, 2N5633, 2N5634 NPN
 2N6229, 2N6230, 2N6231 PNP

1.3

NPN
 2N5632, 2N5633, 2N5634



PNP
 2N6229, 2N6230, 2N6231




FIGURE 3 – TURN-ON TIME

FIGURE 4 – THERMAL RESPONSE






FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

2N5632, 2N5633, 2N5634 NPN
 2N6229, 2N6230, 2N6231 PNP

NPN
 2N5632, 2N5633, 2N5634



PNP
 2N6229, 2N6230, 2N6231



1.3

FIGURE 6 - TURN-OFF TIME

FIGURE 7 - CAPACITANCE







FIGURE 8 - DC CURRENT GAIN



2N5655, 2N5656, 2N5657



MOTOROLA

1.3

PLASTIC NPN SILICON HIGH-VOLTAGE POWER TRANSISTOR


... designed for use in line-operated equipment such as audio output amplifiers; low-current, high-voltage converters; and AC line relays

- Excellent DC Current Gain – $h_{FE} = 30-250 @ I_C = 100 \text{ mA}$
- Current-Gain – Bandwidth Product – $f_T = 10 \text{ MHz (Min) @ } I_C = 50 \text{ mA}$
- Packaged in Thermopad Case for Low Cost

0.5 AMPERE
POWER TRANSISTORS
NPN SILICON
250-300-350 VOLTS
20 WATTS

*MAXIMUM RATINGS

Rating	Symbol	2N5655	2N5656	2N5657	Unit
Collector-Emitter Voltage	V_{CEO}	250	300	350	Vdc
Collector-Base Voltage	V_{CB}	275	325	375	Vdc
Emitter-Base Voltage	V_{EB}	← 6.0 →			Vdc
Collector Current – Continuous	I_C	← 0.5 →			Adc
Peak		← 1.0 →			
Base Current	I_B	← 0.25 →			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	20			Watts
Derate above 25°C		0.16			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150			$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	6.25	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data

FIGURE 1 – POWER DERATING






FIGURE 2 – SUSTAINING VOLTAGE TEST CIRCUIT



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
E	2.92	3.18	0.115	0.125
F	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 rd TYP		3 rd TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04
TO-126

Safe Area Limits are indicated by Figures 3 and 4. Both limits are applicable and must be observed.

2N5655, 2N5656, 2N5657

1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 100 \text{ mAdc}$ (inductive), $L = 50 \text{ mH}$)	$V_{CE(sus)}$	250 300 350	— — —	Vdc
Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ mAdc}$, $I_B = 0$)	BV_{CEO}	250 300 350	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 150 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 200 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 250 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — —	0.1 0.1 0.1	mAdc
Collector Cutoff Current ($V_{CE} = 250 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 300 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 350 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 150 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 100^\circ\text{C}$) ($V_{CE} = 200 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 100^\circ\text{C}$) ($V_{CE} = 250 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEX}	— — — — — —	0.1 0.1 0.1 1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CB} = 275 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 325 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 375 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	— — —	10 10 10	μA dc
Emitter Cutoff Current ($V_{EB} = 6.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	10	μA dc

ON CHARACTERISTICS


DC Current Gain (1) ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 100 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 250 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	h_{FE}	25 30 15 5.0	— 250 — —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 100 \text{ mAdc}$, $I_B = 10 \text{ mAdc}$) ($I_C = 250 \text{ mAdc}$, $I_B = 25 \text{ mAdc}$) ($I_C = 500 \text{ mAdc}$, $I_B = 100 \text{ mAdc}$)	$V_{CE(sat)}$	— — —	1.0 2.5 10	Vdc
Base-Emitter Voltage (1) ($I_C = 100 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	V_{BE}	—	1.0	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (2) ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 10 \text{ MHz}$)	f_T	10	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	C_{ob}	—	25	pF
Small-Signal Current Gain ($I_C = 100 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	20	—	—

*Indicates JEDEC Registered Data for 2N5655 Series
 (1) Pulse Test. Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.
 (2) f_T is defined as the frequency at which $|h_{fe}|$ extrapolates to unity

FIGURE 3 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

1.3

FIGURE 4 – CURRENT GAIN




FIGURE 5 – "ON" VOLTAGES




FIGURE 6 – CAPACITANCE




FIGURE 7 – TURN-ON TIME





FIGURE 8 – TURN-OFF TIME





MOTOROLA

**2N5683, 2N5684 PNP
2N5685, 2N5686 NPN**

1.3

HIGH-CURRENT COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for use in high-power amplifier and switching circuit applications.

- High Current Capability – I_C Continuous = 50 Amperes.
- DC Current Gain –
 $h_{FE} = 15 - 60 @ I_C = 25 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 25 \text{ Adc}$

**50 AMPERE
COMPLEMENTARY SILICON
POWER TRANSISTORS**

**60–80 VOLTS
300 WATTS**



***MAXIMUM RATINGS**


Rating	Symbol	2N5683 2N5685	2N5684 2N5686	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous	I_C	50		Adc
Base Current	I_B	15		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	300		Watts
		1.715		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

***THERMAL CHARACTERISTICS**


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.584	$^\circ\text{C/W}$

* Indicates JEDEC Registered Data.

FIGURE 1 – POWER DERATING



Safe Area Curves are indicated by Figure 5. All limits are applicable and must be observed.



STYLE 1:
PIN 1, BASE
PIN 2, EMITTER
CASE, COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.560
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01
TO-3 Except Pin Diameter

2N5683, 2N5684 PNP, 2N5685, 2N5686 NPN

1.3


*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Note 1) ($I_C = 0.2 \text{ Adc}$, $I_B = 0$)	2N5683, 2N5685 2N5684, 2N5686	$V_{CE(sus)}$	60 80	— —	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	2N5683, 2N5685 2N5684, 2N5686	I_{CEO}	— —	1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	2N5683, 2N5685 2N5684, 2N5686 2N5683, 2N5685 2N5684, 2N5686	I_{CEX}	— — — —	2.0 2.0 10 10	mAdc
Collector Cutoff Current ($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$)	2N5683, 2N5685 2N5684, 2N5686	I_{CBO}	— —	2.0 2.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	5.0	mAdc
ON CHARACTERISTICS					
DC Current Gain (Note 1) ($I_C = 25 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 50 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$)		h_{FE}	15 5.0	60 —	—
Collector-Emitter Saturation Voltage (Note 1) ($I_C = 25 \text{ Adc}$, $I_B = 2.5 \text{ Adc}$) ($I_C = 50 \text{ Adc}$, $I_B = 10 \text{ Adc}$)		$V_{CE(sat)}$	— —	1.0 5.0	Vdc
Base-Emitter Saturation Voltage (Note 1) ($I_C = 25 \text{ Adc}$, $I_B = 2.5 \text{ Adc}$)		$V_{BE(sat)}$	—	2.0	Vdc
Base-Emitter On Voltage (Note 1) ($I_C = 25 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)		$V_{BE(on)}$	—	2.0	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product ($I_C = 5.0 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)		f_T	2.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	2N5683, 2N5684 2N5685, 2N5686	C_{ob}	—	2000 1200	pF
Small-Signal Current Gain ($I_C = 10 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)		h_{fe}	15	—	

*Indicates JEDEC Registered Data

Note 1: Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



FOR CURVES OF FIGURES 3 & 6, R_B & R_L ARE VARIED.
INPUT LEVELS ARE APPROXIMATELY AS SHOWN.
FOR NPN CIRCUITS, REVERSE ALL POLARITIES.

FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



2N5683, 2N5684 PNP, 2N5685, 2N5686 NPN

1.3

PNP
2N5683, 2N5684




FIGURE 8 – DC CURRENT GAIN

NPN
2N5685, 2N5686




FIGURE 9 – COLLECTOR SATURATION REGION







FIGURE 10 – "ON" VOLTAGES





2N5758, 2N5759, 2N5760 NPN 2N6226, 2N6227, 2N6228 PNP


1.3

HIGH-VOLTAGE HIGH-POWER SILICON TRANSISTORS

... designed for use in high power audio amplifier applications and high voltage switching regulator circuits.

- High Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 100 \text{ Vdc (Min) – 2N5758, 2N6226}$
 $= 120 \text{ Vdc (Min) – 2N5759, 2N6227}$
 $= 140 \text{ Vdc (Min) – 2N5760, 2N6228}$
- DC Current Gain @ $I_C = 3.0 \text{ Adc}$ –
 $h_{FE} = 25 \text{ (Min) – 2N5758, 2N6226}$
 $= 20 \text{ (Min) – 2N5759, 2N6227}$
 $= 15 \text{ (Min) – 2N5760, 2N6228}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 3.0 \text{ Adc}$

6 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON
100-120-140 VOLTS
150 WATTS



*MAXIMUM RATINGS


Rating	Symbol	2N5758 2N6226	2N5759 2N6227	2N5760 2N6228	Unit
Collector-Emitter Voltage	V_{CEO}	100	120	140	Vdc
Collector-Base Voltage	V_{CB}	100	120	140	Vdc
Emitter-Base Voltage	V_{EB}	7.0			Vdc
Collector Current - Continuous	I_C	6.0			Adc
Peak		10			
Base Current	I_B	4.0			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	150			Watts
Derate above 25°C		0.857			W/ $^\circ\text{C}$
Operating and Storage Junction, Temperature Range	T_J, T_{stg}	-65 to +200			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.17	$^\circ\text{C/W}$


*Indicates JEDEC Registered Data

FIGURE 1 – POWER DERATING




Safe area limits are indicated by Figure 5
Both limits are applicable and must be observed.

STYLE 1.
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR



NOTE:
1. DIM "Q" IS DIA



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case
CASE 11-01
TO-3

2N5758, 2N5759, 2N5760 NPN
2N6226, 2N6227, 2N6228 PNP


1.3

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 200 mA _{dc} , I _B = 0)	V _{CE(sus)}	100 120 140	—	V _{dc}
Collector Cutoff Current (V _{CE} = 50 V _{dc} , I _B = 0) (V _{CE} = 60 V _{dc} , I _B = 0) (V _{CE} = 70 V _{dc} , I _B = 0)	I _{CEO}	— — —	1.0 1.0 1.0	mA _{dc}
Collector Cutoff Current (V _{CE} = Rated V _{CB} , V _{BE(off)} = 1.5 V _{dc}) (V _{CE} = Rated V _{CB} , V _{BE(off)} = 1.5 V _{dc} , T _C = 150°C)	I _{CEX}	— —	1.0 5.0	mA _{dc}
Collector Cutoff Current (V _{CB} = Rated V _{CB} , I _E = 0)	I _{CBO}	—	1.0	mA _{dc}
Emitter Cutoff Current (V _{BE} = 7.0 V _{dc} , I _C = 0)	I _{EBO}	—	1.0	mA _{dc}
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 3.0 A _{dc} , V _{CE} = 2.0 V _{dc}) (I _C = 6.0 A _{dc} , V _{CE} = 2.0 V _{dc})	h _{FE}	25 20 15 5.0	100 80 60 —	—
Collector-Emitter Saturation Voltage (I _C = 3.0 A _{dc} , I _B = 0.3 A _{dc}) (I _C = 6.0 A _{dc} , I _B = 1.2 A _{dc})	V _{CE(sat)}	— —	1.0 2.0	V _{dc}
Base-Emitter On Voltage (I _C = 3.0 A _{dc} , V _{CE} = 2.0 V _{dc})	V _{BE(on)}	—	1.5	V _{dc}
DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product (I _C = 0.5 A _{dc} , V _{CE} = 20 V _{dc} , f _{test} = 0.5 MHz)	f _T	1.0	—	MHz
Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f = 0.1 MHz)	C _{ob}	—	300	pF
Small-Signal Current Gain (I _C = 2.0 A _{dc} , V _{CE} = 10 V _{dc} , f = 1.0 kHz)	h _{fe}	15	—	—

*Indicates JEDEC Registered Data
(1) Pulse Test Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%
(2) f_T = |h_{fe}| • f_{test}

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



R_B and R_C VARIED TO OBTAIN DESIRED CURRENT LEVELS

D₁ MUST BE FAST RECOVERY TYPE, eg
MBD5300 USED ABOVE I_B ≈ 100 mA
MSD6100 USED BELOW I_B ≈ 100 mA



*For PNP test circuit, reverse all polarities and D1.

2N5758, 2N5759, 2N5760 NPN
 2N6226, 2N6227, 2N6228 PNP

NPN
 2N5758, 2N5759, 2N5760

PNP
 2N6226, 2N6227, 2N6228

FIGURE 3 - TURN-ON TIME



1.3

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on $T_{J(pk)} = 200$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

2N5758, 2N5759, 2N5760 NPN
 2N6226, 2N6227, 2N6228 PNP

1.3

NPN
 2N5758, 2N5759, 2N5760




FIGURE 6 - TURN-OFF TIME

PNP
 2N6226, 2N6227, 2N6228




FIGURE 7 - CAPACITANCE








FIGURE 8 - DC CURRENT GAIN



HIGH VOLTAGE NPN SILICON POWER TRANSISTORS

... designed for high voltage inverters, switching regulators, and line-operated amplifier applications. Especially well suited for switching power supply applications.

- High Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 250 \text{ Vdc (Min) –}$
 $= 275 \text{ Vdc (Min) –}$
 $= 350 \text{ Vdc (Min) –}$
- Excellent DC Current Gain –
 $h_{FE} = 10-50 @ I_C = 2.0 \text{ Adc – 2N5839, 2N5840}$
 $= 8-40 @ I_C = 3.0 \text{ Adc – 2N5838}$


3 AMPERE
**NPN SILICON
POWER TRANSISTORS**
**250-350 VOLTS
100 WATTS**

***MAXIMUM RATINGS**

Rating	Symbol	2N5838	2N5839	2N5840	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	250	275	350	Vdc
Collector-Emitter Voltage ($R_{BE} = 50 \Omega$)	V_{CER}	275	300	375	Vdc
Collector-Emitter Voltage	V_{CEV}	275	300	375	Vdc
Collector-Base Voltage	V_{CB}	275	300	375	Vdc
Emitter-Base Voltage	V_{EB}	6			Vdc
Collector Current – Continuous Peak	I_C	3			Adc
Base Current	I_B	1.5			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100	0.56		Watts $W/^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.


NOTES

1. DIMENSIONS Q AND V ARE DATUMS
2. $\square T$ IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q.

STYLE 1
PIN 1 BASE
CASE 2 EMITTER
CASE 3 COLLECTOR

$\phi .13 (0.005) \text{ (M) T V (M)}$

FOR LEADS:

$\phi .13 (0.005) \text{ (M) T V (M) Q (M)}$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

2N5838, 2N5839, 2N5840

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (I _C = 200 mA, I _B = 0)	2N5838	250	—	V _{dc}
	2N5839	275	—	
	2N5840	350	—	
Collector-Emitter Sustaining Voltage (I _C = 100 mA, V _{BE(off)} = 1.5 V, L = 10 mH)	2N5838	275	—	V _{dc}
	2N5839	300	—	
	2N5840	375	—	
Collector-Emitter Sustaining Voltage (I _C = 200 mAdc, R _{BE} = 50 Ohms)	2N5838	275	—	V _{dc}
	2N5839	300	—	
	2N5840	375	—	
Emitter-Base Breakdown Voltage (I _E = 20 mAdc, I _C = 0)	V _{EBO}	6	—	V _{dc}
Emitter Cutoff Current (V _{CE} = 6 Vdc, I _C = 0)	I _{EBO}	—	1	mAdc
Collector Cutoff Current (V _{CE} = 200 Vdc, I _B = 0) (V _{CE} = 250 Vdc, I _B = 0) (V _{CE} = 250 Vdc, I _B = 0)	2N5838	—	2	mAdc
	2N5839	—	2	
	2N5840	—	2	
Collector Cutoff Current (V _{CEV} = 265 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = 290 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = 360 Vdc, V _{BE(off)} = 1.5 Vdc)	2N5838	—	5	mAdc
	2N5839	—	2	
	2N5840	—	2	
Collector Cutoff Current (V _{CEV} = 265 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 100°C) (V _{CEV} = 290 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 100°C) (V _{CEV} = 360 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)	2N5838	—	8	mAdc
	2N5839	—	5	
	2N5840	—	5	

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 0.5 Adc, V _{CE} = 5 Vdc) (I _C = 2 Adc, V _{CE} = 3 Vdc) (I _C = 3 Adc, V _{CE} = 2 Vdc)	ALL TYPES	h _{FE}	20	—	—
	2N5839, 40		10	50	
	2N5838		8	40	
Collector-Emitter Saturation Voltage (I _C = 3 Adc, I _B = 0.375 Adc) (I _C = 2 Adc, I _B = 0.2 Adc) (I _C = 2 Adc, I _B = 0.2 Adc)	2N5838	V _{CE(sat)}	—	1.0	V _{dc}
	2N5839		—	1.5	
	2N5840		—	1.5	
Base-Emitter Saturation Voltage (I _C = 3 Adc, I _B = 0.375 Adc) (I _C = 2 Adc, I _B = 0.2 Adc) (I _C = 2 Adc, I _B = 0.2 Adc)	2N5838	V _{BE(sat)}	—	2	V _{dc}
	2N5839		—	2	
	2N5840		—	2	

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (I _C = 200 mAdc, V _{CE} = 10 Vdc, f _{test} = 1 MHz)	h _{fe}	5	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1 MHz)	C _{ob}	—	150	pF

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased τ = 1.0 s (non-repetitive) (V _{CE} = 40 Vdc)	I _{S/b}	2.5	—	Adc
Second Breakdown Energy with Base Reverse Biased (I _C = 3.0, V _{BE(off)} = 4.0 Vdc, L = 100 μH)	E _{S/b}	0.45	—	mJ

SWITCHING CHARACTERISTICS, MAXIMUM LIMITS

Resistive Load		Symbol	2N5838(2)	2N5839	2N5840	Unit
Rise Time	(V _{CC} = 200 Vdc, I _C = 2 Adc, I _{B1} = I _{B2} = 0.2 Adc, t _p = 100 μs, Duty Cycle ≤ 2%)	t _r	1.5	1.5	1.75	μs
Storage Time		t _s	3.0	3.75	3.0	μs
Fall Time		t _f	1.5	1.5	1.5	μs

(1) Pulse Test: Pulse Width = 100 μs, Duty Cycle = 2%.

(2) For 2N5838, I_C = 3 Adc, I_{B1} = I_{B2} = 0.375 Adc

FIGURE 1 - THERMAL RESPONSE





FIGURE 2 - SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 2 may be found at any case temperature by using the appropriate curve on Figure 4.


$T_{J(pk)}$ may be calculated from the data in Figure 1. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 3 - SWITCHING TIMES TEST CIRCUIT



* I_{B1} and I_{B2} measured with Tektronix current probe P6019 or equivalent.

FIGURE 4 - POWER DERATING



2N5875, 2N5876 PNP 2N5877, 2N5878 NPN



1.3

COMPLEMENTARY SILICON HIGH-POWER TRANSISTORS

... designed for general-purpose power amplifier and switching applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 5.0 \text{ Adc}$
- Low Leakage Current – $I_{CEX} = 0.5 \text{ mAdc (Max) @ Rated Voltage}$
- Excellent DC Current Gain – $h_{FE} = 20 \text{ (Min) @ } I_C = 4.0 \text{ Adc}$
- High Current Gain – Bandwidth Product – $f_T = 4.0 \text{ MHz (Min) @ } I_C = 0.5 \text{ A}$

10 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS



60-80 VOLTS
150 WATTS

*MAXIMUM RATINGS

Rating	Symbol	2N5875 2N5877	2N5876 2N5878	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous Peak	I_C	10 20		A dc
Base Current	I_B	4.0		A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150 0.857		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.17	$^\circ\text{C/W}$




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	6.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-01
TO-3

NOTE:
1. DIM "Q" IS DIA. Collector connected to case.

FIGURE 1 – POWER DERATING



2N5875, 2N5876 PNP, 2N5877, 2N5878 NPN

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	60 80	—	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	1.0 1.0	mA
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	—	0.5 0.5 5.0 5.0	mA
Collector Cutoff Current ($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	0.5 0.5	mA
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}$, $I_E = 0$)	I_{EBO}	—	1.0	mA

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 1.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 4.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 10 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	35 20 4.0	— 100 —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 5.0 \text{ A}$, $I_B = 0.5 \text{ A}$) ($I_C = 10 \text{ A}$, $I_B = 2.5 \text{ A}$)	$V_{CE(sat)}$	—	1.0 3.0	Vdc
Base-Emitter Saturation Voltage (1) ($I_C = 10 \text{ A}$, $I_B = 2.5 \text{ A}$)	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage (1) ($I_C = 4.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.5	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product (2) ($I_C = 0.5 \text{ A}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 1.0 \text{ MHz}$)	f_T	4.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{ob}	—	500 300	pF
Small-Signal Current Gain ($I_C = 1.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	20	—	—

SWITCHING CHARACTERISTICS


Rise Time	$(V_{CC} = 30 \text{ Vdc}$, $I_C = 4.0 \text{ A}$, $I_{B1} = I_{B2} = 0.4 \text{ A}$, See Figure 2)	t_r	—	0.7	μs
Storage Time		t_s	—	1.0	μs
Fall Time		t_f	—	0.8	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 — SWITCHING TIME TEST CIRCUIT




FOR CURVES OF FIGURES 3 and 6,
 R_B and R_C ARE VARIED TO OBTAIN
DESIRED CURRENT LEVELS

D_1 MUST BE FAST RECOVERY TYPE, e.g.
MBD5300 USED ABOVE $I_B \approx 100 \text{ mA}$
MSD6100 USED BELOW $I_B \approx 100 \text{ mA}$

For NPN test circuit,
reverse all polarities.

FIGURE 3 — TURN-ON TIME



2N5875, 2N5876 PNP, 2N5877, 2N5878 NPN

1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE





MOTOROLA

2N5879, 2N5880, PNP
2N5881, 2N5882 NPN

1.3

**COMPLEMENTARY SILICON
HIGH-POWER TRANSISTORS**

... designed for general-purpose power amplifier and switching applications.

- Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 60 \text{ Vdc (Min) – 2N5879, 2N5881}$
 $= 80 \text{ Vdc (Min) – 2N5880, 2N5882}$
- DC Current Gain –
 $h_{FE} = 20 \text{ (Min) @ } I_C = 6.0 \text{ Adc}$
- Low Collector – Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 7.0 \text{ Adc}$
- High Current – Gain-Bandwidth Product –
 $f_T = 4.0 \text{ MHz (Min) @ } I_C = 1.0 \text{ Adc}$
- Recommended for New Circuit Designs

**15 AMPERE
COMPLEMENTARY SILICON
POWER TRANSISTORS**

**60–80 VOLTS
160 WATTS**



***MAXIMUM RATINGS**



Rating	Symbol	2N5879 2N5881	2N5880 2N5882	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous Peak	I_C	15 30		Adc
Base Current	I_B	5.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	160 0.915		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.1	$^\circ\text{C/W}$

*Indicates JEDEC registered data. Limits and conditions differ on some parameters and re-registration reflecting these changes has been requested. All above values meet or exceed present JEDEC registered data.

FIGURE 1 – POWER DERATING



CASE 11-01
TO-3

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

NOTE:
1. DIM "Q" IS DIA. Collector connected to case.

2N5879, 2N5880 PNP, 2N5881, 2N5882 NPN

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 200 mA, I _B = 0)	V _{CEO(sus)}	60 80	— —	Vdc
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0)	I _{CEO}	— —	1.0 1.0	mA
Collector Cutoff Current (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEX}	— — — —	0.5 0.5 5.0 5.0	mA
Collector Cutoff Current (V _{CB} = 60 Vdc, I _E = 0) (V _{CB} = 80 Vdc, I _E = 0)	I _{CBO}	— —	0.5 0.5	mA
Emitter Cutoff Current (V _{EB} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	1.0	mA


ON CHARACTERISTICS				
DC Current Gain (1) (I _C = 2.0 A, V _{CE} = 4.0 Vdc) (I _C = 6.0 A, V _{CE} = 4.0 Vdc) (I _C = 15 A, V _{CE} = 4.0 Vdc)	h _{FE}	35 20 4.0	— 100 —	—
Collector-Emitter Saturation Voltage (1) (I _C = 7.0 A, I _B = 0.7 A) (I _C = 15 A, I _B = 3.75 A)	V _{CE(sat)}	— —	1.0 4.0	Vdc
Base-Emitter Saturation Voltage (1) (I _C = 15 A, I _B = 3.75 A)	V _{BE(sat)}	—	2.5	Vdc
Base-Emitter On Voltage (1) (I _C = 6.0 A, V _{CE} = 4.0 Vdc)	V _{BE(on)}	—	1.5	Vdc

DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product (2) (I _C = 1.0 A, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz)	f _T	4.0	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)	C _{ob}	—	600 400	pF
Small-Signal Current Gain (I _C = 2.0 A, V _{CE} = 4.0 Vdc, f = 1.0 kHz)	h _{fe}	20	—	—

SWITCHING CHARACTERISTICS					
Rise Time	(V _{CC} = 30 Vdc, I _C = 6.0 A, I _{B1} = I _{B2} = 0.6 A. See Figure 2)	t _r	—	0.7	μs
Storage Time		t _s	—	1.0	μs
Fall Time		t _f	—	0.8	μs

*Indicates JEDEC Registered Data.
 (1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%
 (2) f_T = |h_{fe}| • f_{test}

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT



t_r, t_f ≤ 10 ns

DUTY CYCLE = 1.0%

For NPN test circuit, reverse all polarities.

FOR CURVES OF FIGURES 3 and 6, R_B and R_C ARE VARIED TO OBTAIN DESIRED CURRENT LEVELS
 D₁ MUST BE FAST RECOVERY TYPE, eg. MB5300 USED ABOVE I_B ≈ 100 mA
 MSD6100 USED BELOW I_B ≈ 100 mA

FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



1.3

PNP
2N5879, 2N5880

NPN
2N5881, 2N5882

FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION







FIGURE 10 – "ON" VOLTAGES





MOTOROLA

**2N5883, 2N5884 PNP
2N5885, 2N5886 NPN**

1.3

**COMPLEMENTARY SILICON
HIGH-POWER TRANSISTORS**

... designed for general-purpose power amplifier and switching applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.0$ Vdc, (max) at $I_C = 15$ Adc
- Low Leakage Current $I_{CEX} = 1.0$ mAdc (max) at Rated Voltage
- Excellent DC Current Gain – $h_{FE} = 20$ (min) at $I_C = 10$ Adc
- High Current Gain Bandwidth Product – $f_T = 4.0$ MHz (min) at $I_C = 1.0$ Adc

**25 AMPERE
COMPLEMENTARY SILICON
POWER TRANSISTORS**

**60-80 VOLTS
200 WATTS**

***MAXIMUM RATINGS**




Rating	Symbol	2N5883 2N5885	2N5884 2N5886	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous	I_C	25		Adc
Peak		50		
Base Current	I_B	7.5		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	200		Watts
Derate above 25°C		1.15		
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	$^\circ\text{C}/\text{W}$

*Indicates JEDEC registered data. Limits and conditions differ on some parameters and re-registration reflecting these changes has been requested. All above values meet or exceed present JEDEC registered data.

FIGURE 1 – POWER DERATING



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	28.67	—	1.050

NOTE: Collector connected to case.
1. DIM "Q" IS DIA. CASE 11-01
TO-3

2N5883, 2N5884 PNP, 2N5885, 2N5886 NPN

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 200 mA, I _B = 0)	2N5883, 2N5885 2N5884, 2N5886	V _{CEO(sus)}	60 80	Vdc
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0)	2N5883, 2N5885 2N5884, 2N5886	I _{CEO}	— 2.0	mA
Collector Cutoff Current (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	2N5883, 2N5885 2N5884, 2N5886 2N5883, 2N5885 2N5884, 2N5886	I _{CEx}	— — 10 10	mA
Collector Cutoff Current (V _{CB} = 60 Vdc, I _E = 0) (V _{CB} = 80 Vdc, I _E = 0)	2N5883, 2N5885 2N5884, 2N5886	I _{CBO}	— 1.0	mA
Emitter Cutoff Current (V _{EB} = 5.0 Vdc, I _C = 0)		I _{EBO}	— 1.0	mA

ON CHARACTERISTICS				
DC Current Gain (1) (I _C = 3.0 A, V _{CE} = 4.0 Vdc) (I _C = 10 A, V _{CE} = 4.0 Vdc) (I _C = 25 A, V _{CE} = 4.0 Vdc)		h _{FE}	35 20 4.0	—
Collector-Emitter Saturation Voltage (1) (I _C = 15 A, I _B = 1.5 A) (I _C = 25 A, I _B = 6.25 A)		V _{CE(sat)}	— 1.0 4.0	Vdc
Base-Emitter Saturation Voltage (1) (I _C = 25 A, I _B = 6.25 A)		V _{BE(sat)}	— 2.5	Vdc
Base-Emitter On Voltage (1) (I _C = 10 A, V _{CE} = 4.0 Vdc)		V _{BE(on)}	— 1.5	Vdc

DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product (2) (I _C = 1.0 A, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz)		f _T	4.0	— MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 1.0 MHz)	2N5883, 2N5884 2N5885, 2N5886	C _{ob}	— 1000 500	pF
Small-Signal Current Gain (I _C = 3.0 A, V _{CE} = 4.0 Vdc, f _{test} = 1.0 kHz)		h _{fe}	20	—

SWITCHING CHARACTERISTICS

Rise Time	(V _{CC} = 30 Vdc, I _C = 10 A, I _{B1} = I _{B2} = 1.0 A)	t _r	—	0.7	μs
Storage Time		t _s	—	1.0	μs
Fall Time		t _f	—	0.8	μs


*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

(2) f_T = |h_{fe}| • f_{test}.

FIGURE 2 – SWITCHING TIME EQUIVALENT TEST CIRCUITS

TURN-ON TIME



TURN-OFF TIME





FIGURE 3 – TURN-ON TIME



FOR CURVES OF FIGURES 3 & 6, R_B & R_L ARE VARIED.
INPUT LEVELS ARE APPROXIMATELY AS SHOWN.
FOR NPN, REVERSE ALL POLARITIES

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_J(pk) = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) \leq 200^\circ\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



2N5883, 2N5884 PNP, 2N5885, 2N5886 NPN

1.3

PNP DEVICES
2N5883 and 2N5884

NPN DEVICES
2N5885 and 2N5886

FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION







FIGURE 10 – "ON" VOLTAGES





PNP SILICON PLASTIC POWER TRANSISTORS


... designed for use in general purpose amplifier and switching applications.

- DC Current Gain Specified to 5 Amperes
 $h_{FE} = 20-120 @ I_C = 2.5 \text{ Adc}$
 $= 7.0 (\text{Min}) @ I_C = 5.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 40 \text{ Vdc (Min) – 2N5974}$
 $= 60 \text{ Vdc (Min) – 2N5975}$
 $= 80 \text{ Vdc (Min) – 2N5976}$
- High Current Gain – Bandwidth Product –
 $f_T = 2.0 \text{ MHz (Min) @ } I_C = 500 \text{ mAdc}$
- Complements to NPN Transistors 2N5977, 2N5978, 2N5979

5 AMPERE POWER TRANSISTORS

PNP SILICON

40-60-80 VOLTS
75 WATTS





*MAXIMUM RATINGS

Rating	Symbol	2N5974	2N5975	2N5976	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	←—————→			Vdc
Collector Current - Continuous Peak	I_C	←—————→			Adc
Base Current	I_B	←—————→			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	←—————→			Watts
Operating and Storage Junction Temperature Range	T_J, T_{stg}	←—————→			$^\circ\text{C}$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.67	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data for 2N5974 Series.



STYLE 2:
PIN 1. EMITTER
2. COLLECTOR
3. BASE



NOTES:

1. DIM "D" UNCONTROLLED IN ZONE "H"
2. DIM "F" DIA THRU
3. HEAT SINK CONTACT AREA (BOTTOM)
4. LEADS WITHIN 0.005" RAD OF TRUE POSITION (TP) AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—

CASE 90-05
TO-127

2N5974, 2N5975, 2N5976

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 100 mA _{dc} , I _B = 0)	V _{CEO(sus)}	40 60 80	— —	V _{dc}
Collector Cutoff Current (V _{CE} = 20 V _{dc} , I _B = 0) (V _{CE} = 30 V _{dc} , I _B = 0) (V _{CE} = 40 V _{dc} , I _B = 0)	I _{CEO}	— — —	1.0 1.0 1.0	mA _{dc}
Collector Cutoff Current (V _{CE} = 60 V _{dc} , V _{EB(off)} = 1.5 V _{dc}) (V _{CE} = 80 V _{dc} , V _{EB(off)} = 1.5 V _{dc}) (V _{CE} = 100 V _{dc} , V _{EB(off)} = 1.5 V _{dc}) (V _{CE} = 40 V _{dc} , V _{EB(off)} = 1.5 V _{dc} , T _C = 125°C) (V _{CE} = 60 V _{dc} , V _{EB(off)} = 1.5 V _{dc} , T _C = 125°C) (V _{CE} = 80 V _{dc} , V _{EB(off)} = 1.5 V _{dc} , T _C = 125°C)	I _{CEX}	— — — — — —	100 100 100 1.0 1.0 1.0	μA _{dc} mA _{dc}
Emitter Cutoff Current (V _{BE} = 5.0 V _{dc} , I _C = 0)	I _{EBO}	—	1.0	mA _{dc}

ON CHARACTERISTICS

DC Current Gain (I _C = 0.5 A _{dc} , V _{CE} = 2.0 V _{dc}) (I _C = 2.5 A _{dc} , V _{CE} = 2.0 V _{dc}) (I _C = 5.0 A _{dc} , V _{CE} = 2.0 V _{dc})	h _{FE}	40 20 7.0	— 120 —	—
Collector-Emitter Saturation Voltage (I _C = 2.5 A _{dc} , I _B = 250 mA _{dc}) (I _C = 5.0 A _{dc} , I _B = 750 mA _{dc})	V _{CE(sat)}	— —	0.6 1.7	V _{dc}
Base-Emitter Saturation Voltage (I _C = 5.0 A _{dc} , I _B = 750 mA _{dc})	V _{BE(sat)}	—	2.5	V _{dc}
Base-Emitter On Voltage (I _C = 2.5 A _{dc} , V _{CE} = 2.0 V _{dc})	V _{BE(on)}	—	1.4	V _{dc}

DYNAMIC CHARACTERISTICS

Current-Gain – Bandwidth Product (2) (I _C = 500 mA _{dc} , V _{CE} = 10 V _{dc} , f _{test} = 1.0 MHz)	f _T	2.0	—	MHz
Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f = 0.1 MHz)	C _{ob}	—	300	pF
Small-Signal Current Gain (I _C = 0.5 A _{dc} , V _{CE} = 4.0 V _{dc} , f = 1.0 kHz)	h _{fe}	20	—	—

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

(2) f_T = |h_{fe}| • f_{test}

FIGURE 2 – SWITCHING TIME TEST CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_J(pk) = 150^\circ C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) \leq 150^\circ C$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



2N5977, 2N5978, 2N5979



1.3

NPN SILICON PLASTIC POWER TRANSISTORS


... designed for use in general purpose amplifier and switching applications.

- DC Current Gain Specified to 5 Amperes
 $h_{FE} = 20-120 @ I_C = 2.5 \text{ A dc}$
 $= 7.0 (\text{Min}) @ I_C = 5.0 \text{ A dc}$
- Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 40 \text{ V dc (Min)} - 2N5977$
 $= 60 \text{ V dc (Min)} - 2N5978$
 $= 80 \text{ V dc (Min)} - 2N5979$
- High Current Gain – Bandwidth Product
 $f_T = 2.0 \text{ MHz (Min)} @ I_C = 500 \text{ m A dc}$
- Complement to PNP Transistors –
 2N5974, 2N5975, 2N5976

**5 AMPERE
POWER TRANSISTORS**

NPN SILICON

**40-60-80 VOLTS
75 WATTS**





***MAXIMUM RATINGS**

Rating	Symbol	2N5977	2N5978	2N5979	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current - Continuous Peak	I_C	5.0			A dc
Base Current	I_B	2.0			A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75			Watts
		0.60			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.67	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data



- NOTES:
1. DIM "D" UNCONTROLLED IN ZONE "H"
 2. DIM "F" DIA THRU
 3. HEAT SINK CONTACT AREA (BOTTOM)
 4. LEADS WITHIN 0.005" RAD OF TRUE POSITION (TP) AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	-	0.080	-

CASE 90-05
TO-127

2N5977, 2N5978, 2N5979


1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	40 60 80	— —	Vdc
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 100 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 40 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 125^\circ\text{C}$) ($V_{CE} = 60 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 125^\circ\text{C}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 125^\circ\text{C}$)	I_{CEX}	— — — — —	100 100 100 1.0 1.0	μAdc mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 0.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 2.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	40 20 7.0	— 120 —	—
Collector-Emitter Saturation Voltage ($I_C = 2.5 \text{ Adc}$, $I_B = 250 \text{ mAdc}$) ($I_C = 5.0 \text{ Adc}$, $I_B = 750 \text{ mAdc}$)	$V_{CE(sat)}$	— —	0.6 1.7	Vdc
Base-Emitter Saturation Voltage ($I_C = 5.0 \text{ Adc}$, $I_B = 750 \text{ mAdc}$)	$V_{BE(sat)}$	—	2.5	Vdc
Base-Emitter On Voltage ($I_C = 2.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.4	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain — Bandwidth Product (2) ($I_C = 500 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 1.0 \text{ MHz}$)	f_T	2.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	—	200	pF
Small-Signal Current Gain ($I_C = 0.5 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	20	—	—

*Indicates JEDEC Registered Data
 (1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.
 (2) $f_T = |h_{fe}| \cdot f_{test}$


FIGURE 2 — SWITCHING TIME TEST CIRCUIT



R_B and R_C VARIED TO OBTAIN DESIRED CURRENT LEVELS

D_1 MUST BE FAST RECOVERY TYPE, eg.
 MB05300 USED ABOVE $I_B \approx 100 \text{ mA}$
 MSD6100 USED BELOW $I_B \approx 100 \text{ mA}$

FIGURE 3 — TURN-ON TIME



1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 150°C. T_{J(pk)} may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE





MOTOROLA

2N5986, 2N5987, 2N5988 PNP 2N5989, 2N5990, 2N5991 NPN


1.3

HIGH POWER PLASTIC COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for use in general-purpose amplifier and switching circuits.

- Collector-Base Voltage – $V_{CB0} = 60 \text{ Vdc} - 2N5986, 2N5989$
 $= 80 \text{ Vdc} - 2N5987, 2N5990$
 $= 100 \text{ Vdc} - 2N5988, 2N5991$
- Collector-Emitter Voltage – $V_{CEO} = 40 \text{ Vdc} - 2N5986, 2N5989$
 $= 60 \text{ Vdc} - 2N5987, 2N5990$
 $= 80 \text{ Vdc} - 2N5988, 2N5991$
- DC Current Gain –
 $h_{FE} = 20-120 @ I_C = 6.0 \text{ Adc}$
 $= 7.0 \text{ (Min)} @ I_C = 12 \text{ Adc}$
- Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 0.7 \text{ Vdc (Max)} @ I_C = 6.0 \text{ Adc}$

12 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON 40, 60, 80 VOLTS 100 WATTS



*MAXIMUM RATINGS




Rating	Symbol	2N5986 2N5989	2N5987 2N5990	2N5988 2N5991	Unit
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current – Continuous Peak	I_C	12 20			A dc
Base Current	I_B	4.0			A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100 0.8			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.25	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data

FIGURE 1 – POWER DERATING



STYLE 2:
PIN 1. EMITTER
2. COLLECTOR
3. BASE

NOTES:

1. DIM "D" UNCONTROLLED IN ZONE "H"
2. DIM "F" DIA THRU
3. HEAT SINK CONTACT AREA (BOTTOM)
4. LEADS WITHIN 0.005° RAD OF TRUE POSITION (TP) AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	-	0.080	-

CASE 90-05
TO-127

2N5986, 2N5987, 2N5988 PNP / 2N5989, 2N5990, 2N5991 NPN

1.3

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (I _C = 0.2 Adc, I _B = 0)	BV _{CEO(sus)}	40 60 80	—	Vdc
Collector Cutoff Current (V _{CE} = 20 Vdc, I _B = 0) (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0)	I _{CEO}	— — —	2.0 2.0 2.0	mA _{dc}
Collector Cutoff Current (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 100 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 40 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 125°C) (V _{CE} = 60 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 125°C) (V _{CE} = 80 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 125°C)	I _{CEX}	— — — — — —	200 200 200 2.0 2.0 2.0	μA _{dc} mA _{dc}
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	1.0	mA _{dc}
ON CHARACTERISTICS				
DC Current Gain (I _C = 1.5 Adc, V _{CE} = 2.0 Vdc) (I _C = 6.0 Adc, V _{CE} = 2.0 Vdc) (I _C = 12 Adc, V _{CE} = 2.0 Vdc)	h _{FE}	40 20 7.0	— 120 —	—
Collector-Emitter Saturation Voltage (I _C = 6.0 Adc, I _B = 0.6 Adc) (I _C = 12 Adc, I _B = 1.8 Adc)	V _{CE(sat)}	— —	0.6 1.7	Vdc
Base-Emitter Saturation Voltage (I _C = 12 Adc, I _B = 1.8 Adc)	V _{BE(sat)}	—	2.5	Vdc
Base-Emitter On Voltage (I _C = 6.0 Adc, V _{CE} = 2.0 Vdc)	V _{BE(on)}	—	1.4	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product (I _C = 0.5 Adc, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz)	f _T	2.0	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 1.0 MHz)	C _{ob}	— —	500 300	pF
Small-Signal Current Gain (I _C = 2.0 Adc, V _{CE} = 4.0 Vdc, f = 1.0 kHz)	h _{fe}	20	—	—

*Indicates JEDEC Registered Data.

(1) f_T = |h_{fe}| • f_{test}

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_J(pk) = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) \leq 150^\circ\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE



1.3

PNP
2N5986 thru 2N5988

NPN
2N5989 thru 2N5991

FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION







FIGURE 10 – "ON" VOLTAGES





MOTOROLA

2N6034, 2N6035, 2N6036 PNP 2N6037, 2N6038, 2N6039 NPN

1.3


PLASTIC DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –
 $h_{FE} = 2000$ (Typ) @ $I_C = 2.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 100 mA dc
 $V_{CE(sus)} = 40$ Vdc (Min) – 2N6034, 2N6037
= 60 Vdc (Min) – 2N6035, 2N6038
= 80 Vdc (Min) – 2N6036, 2N6039
- Forward Biased Second Breakdown Current Capability
 $I_{S/b} = 1.5$ Adc @ 25 Vdc
- Monolithic Construction with Built-In Base-Emitter Resistors to Limit Leakage Multiplication
- Space-Saving High Performance-to-Cost Ratio
TO-126 Plastic Package

DARLINGTON 4-AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

**40, 60, 80 VOLTS
40 WATTS**





*MAXIMUM RATINGS

Rating	Symbol	2N6034 2N6037	2N6035 2N6038	2N6036 2N6039	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous	I_C	← 4.0 →			Adc
Peak		← 8.0 →			
Base Current	I_B	← 100 →			mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 40 →			Watts
		← 0.32 →			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	← 1.5 →			Watts
		← 0.012 →			
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	3.12	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	83.3	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.



NOTE:
1. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA. TO DIM. "A" & "B" AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.65	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	30° TYP		30° TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04
TO-126

2N6034, 2N6035, 2N6036 PNP 2N6037, 2N6038, 2N6039 NPN

1.3

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 100 \text{ mAdc}, I_B = 0$)	$V_{CE(sus)}$	40 60 80	—	Vdc
		2N6034, 2N6037 2N6035, 2N6038 2N6036, 2N6039		
Collector-Cutoff Current ($V_{CE} = 40 \text{ Vdc}, I_B = 0$) ($V_{CE} = 60 \text{ Vdc}, I_B = 0$) ($V_{CE} = 80 \text{ Vdc}, I_B = 0$)	I_{CEO}	— — —	100 100 100	μA
		2N6034, 2N6037 2N6035, 2N6038 2N6036, 2N6039		
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 40 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$ $T_C = 125^\circ\text{C}$) ($V_{CE} = 60 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$ $T_C = 125^\circ\text{C}$) ($V_{CE} = 80 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$ $T_C = 125^\circ\text{C}$)	I_{CEX}	— — — — — —	100 100 100 500 500 500	μA
		2N6034, 2N6037 2N6035, 2N6038 2N6036, 2N6039		
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}, I_E = 0$) ($V_{CB} = 60 \text{ Vdc}, I_E = 0$) ($V_{CB} = 80 \text{ Vdc}, I_E = 0$)	I_{CBO}	— — —	0.5 0.5 0.5	mAdc
		2N6034, 2N6037 2N6035, 2N6038 2N6036, 2N6039		
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	2.0	mAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 0.5 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 4.0 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	500 750 100	— 15,000 —	—
		2N6034, 2N6037 2N6035, 2N6038 2N6036, 2N6039		
Collector-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}, I_B = 8.0 \text{ mAdc}$) ($I_C = 4.0 \text{ Adc}, I_B = 40 \text{ mAdc}$)	$V_{CE(sat)}$	— —	2.0 3.0	Vdc
		2N6034, 2N6037 2N6035, 2N6038 2N6036, 2N6039		
Base-Emitter Saturation Voltage ($I_C = 4.0 \text{ Adc}, I_B = 40 \text{ mAdc}$)	$V_{BE(sat)}$	—	4.0	Vdc
		2N6034, 2N6037 2N6035, 2N6038 2N6036, 2N6039		
Base-Emitter On Voltage ($I_C = 2.0 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}$)	$V_{BE(on)}$	—	2.8	Vdc
		2N6034, 2N6037 2N6035, 2N6038 2N6036, 2N6039		
DYNAMIC CHARACTERISTICS				
Small-Signal Current-Gain ($I_C = 0.75 \text{ Adc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$)	$ h_{fe} $	25	—	—
		2N6034, 2N6035, 2N6036 2N6037, 2N6038, 2N6039		
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 0.1 \text{ MHz}$)	C_{ob}	— —	200 100	pF
		2N6034, 2N6035, 2N6036 2N6037, 2N6038, 2N6039		

*Indicates JEDEC Registered Data.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT






FIGURE 3 – SWITCHING TIMES



2N6034, 2N6035, 2N6036 PNP
2N6037, 2N6038, 2N6039 NPN

FIGURE 4 – THERMAL RESPONSE



ACTIVE-REGION SAFE-OPERATING AREA

FIGURE 5 – 2N6034, 2N6035, 2N6036






FIGURE 6 – 2N6037, 2N6038, 2N6039



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 5 and 6 is based on $T_J(pk) = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) < 150^\circ\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 7 – CAPACITANCE



2N6034, 2N6035, 2N6036 PNP
2N6037, 2N6038, 2N6039 NPN

1.3

PNP
2N6034, 2N6035, 2N6036

NPN
2N6037, 2N6038, 2N6039

FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION







FIGURE 10 – "ON" VOLTAGES





2N6040 thru 2N6042 PNP 2N6043 thru 2N6045 NPN MJE6040 thru MJE6042 PNP MJE6043 thru MJE6045 NPN

1.3

PLASTIC MEDIUM-POWER COMPLEMENTARY SILICON TRANSISTORS

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –
 $h_{FE} = 2500$ (Typ) @ $I_C = 4.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 100 mAdc (1)
 $V_{CE(sus)} = 60$ Vdc (Min) – 2N6040, 2N6043
 $= 80$ Vdc (Min) – 2N6041, 2N6044
 $= 100$ Vdc (Min) – 2N6042, 2N6045
- Low Collector-Emitter Saturation Voltage – (1)
 $V_{CE(sat)} = 2.0$ Vdc (Max) @ $I_C = 4.0$ Adc – 2N6040, 41, 2N6043, 44
 $= 2.0$ Vdc (Max) @ $I_C = 3.0$ Adc – 2N6042, 2N6045
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

(1) Applies to corresponding in-house part numbers also.

*MAXIMUM RATINGS


Rating	Symbol	2N6040 2N6043 MJE6040	2N6041 2N6044 MJE6041	2N6042 2N6045 MJE6042	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous Peak	I_C	← 8.0 →			Adc
		← 16 →			
Base Current	I_B	← 120 →			mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 75 →			Watts
		← 0.60 →			W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	← 2.2 →			Watts
		← 0.0175 →			W/ $^\circ\text{C}$
Operating and Storage Junction, Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.67	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	57	$^\circ\text{C}/\text{W}$


*Indicates JEDEC Registered Data

FIGURE 1 – POWER DERATING




DARLINGTON 8 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60-80-100 VOLTS
75 WATTS



2N6040
thru
2N6045




DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	14.60	15.75	0.575	0.620		
B	9.65	10.29	0.380	0.405		
C	4.08	4.82	0.160	0.190		
D	0.64	0.88	0.025	0.035		
E	3.61	3.73	0.142	0.147		
F	2.41	2.67	0.095	0.105		
G	2.78	3.93	0.110	0.155		
H	0.96	0.96	0.014	0.022		
I	12.70	14.27	0.500	0.562		
J	1.14	1.39	0.045	0.055		
K	4.83	5.33	0.190	0.210		
L	2.54	3.04	0.100	0.120		
M	2.04	2.79	0.080	0.110		
N	1.14	1.39	0.045	0.055		
O	6.97	6.48	0.235	0.255		
P	0.00	1.27	0.000	0.050		
Q	1.14	-	0.045	-		
R	2.03	-	0.080	-		


STYLE 1
PIN 1 BASE
2 COLLECTOR
3 EMITTER

- NOTES
- 1 DIMENSION H APPLIES TO ALL LEADS
 - 2 DIMENSION L APPLIES TO LEADS 1 AND 2
 - 3 DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
 - 4 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 - 5 CONTROLLING DIMENSION INCH

CASE 221A-02
TO-220AB



MJE6040
thru
MJE6045



DIM	MILLIMETERS			INCHES		
	MIN	MAX		MIN	MAX	
A	16.13	16.38	0.635	0.645		
B	12.57	12.83	0.495	0.505		
C	3.18	3.43	0.125	0.135		
D	1.09	1.24	0.043	0.049		
E	3.51	3.76	0.138	0.148		
F	4.22	8.95	0.166	0.353		
G	2.67	2.92	0.105	0.115		
H	0.813	0.864	0.032	0.034		
I	15.11	16.38	0.595	0.645		
J	80	Typ				
K	4.70	4.95	0.185	0.195		
L	1.91	2.16	0.075	0.085		
M	6.22	6.48	0.245	0.255		
N	2.03	-	0.080	-		

STYLE 2
PIN 1 EMITTER
2 COLLECTOR
3 BASE

CASE 90-05
TO-127

2N6040 thru 2N6042 PNP
2N6043 thru 2N6045 NPN
MJE6040 thru MJE6042 PNP
MJE6043 thru MJE6045 NPN

1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 100 \text{ mA}$, $I_B = 0$)	2N6040, 2N6043, MJE6040, MJE6043 2N6041, 2N6044, MJE6041, MJE6044 2N6042, 2N6045, MJE6042, MJE6045	$V_{CE(sus)}$	60 80 100	Vdc
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 80 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 100 \text{ Vdc}$, $I_B = 0$)	2N6040, 2N6043, MJE6040, MJE6043 2N6041, 2N6044, MJE6041, MJE6044 2N6042, 2N6045, MJE6042, MJE6045	I_{CEO}	— — 20	μA
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 100 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 100 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	2N6040, 2N6043, MJE6040, MJE6043 2N6041, 2N6044, MJE6041, MJE6044 2N6042, 2N6045, MJE6042, MJE6045 2N6040, 2N6043, MJE6040, MJE6043 2N6041, 2N6044, MJE6041, MJE6044 2N6042, 2N6045, MJE6042, MJE6045	I_{CEX}	— — — 200 200 200	μA
Collector Cutoff Current ($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$)	2N6040, 2N6043, MJE6040, MJE6043 2N6041, 2N6044, MJE6041, MJE6044 2N6042, 2N6045, MJE6042, MJE6045	I_{CBO}	— — 20	μA
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	2.0 mAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 8.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$) All Types	2N6040,41, 2N6043,44, MJE6040,41, MJE6043,44 2N6042, 2N6045, MJE6042, MJE6045	h_{FE}	1000 1000 100	20,000 20,000
Collector-Emitter Saturation Voltage ($I_C = 4.0 \text{ Adc}$, $I_B = 16 \text{ mAdc}$) ($I_C = 3.0 \text{ Adc}$, $I_B = 12 \text{ mAdc}$) ($I_C = 8.0 \text{ Adc}$, $I_B = 80 \text{ mAdc}$) All Types	2N6040,41, 2N6043,44, MJE6040,41, MJE6043,44 2N6042, 2N6045, MJE6042, MJE6045	$V_{CE(sat)}$	—	2.0 2.0 4.0
Base-Emitter Saturation Voltage ($I_C = 8.0 \text{ Adc}$, $I_B = 80 \text{ mAdc}$)		$V_{BE(sat)}$	—	4.5
Base-Emitter On Voltage ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)		$V_{BE(on)}$	—	2.8
DYNAMIC CHARACTERISTICS				
Small-Signal Current Gain ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)		h_{fe}	4.0	—
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	2N6040/2N6042, MJE6040/MJE6042 2N6043/2N6045, MJE6043/MJE6045	C_{ob}	—	300 200
Small-Signal Current Gain ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)		h_{fe}	300	—

*Indicates JEDEC Registered Data

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT





FIGURE 3 – SWITCHING TIMES



2N6040 thru 2N6042 PNP
 2N6043 thru 2N6045 NPN
 MJE6040 thru MJE6042 PNP
 MJE6043 thru MJE6045 NPN

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(\text{pk})} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(\text{pk})} < 150^\circ\text{C}$. $T_{J(\text{pk})}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - SMALL-SIGNAL CURRENT GAIN





FIGURE 7 - CAPACITANCE



2N6040 thru 2N6042 PNP
 2N6043 thru 2N6045 NPN
 MJE6040 thru MJE6042 PNP
 MJE6043 thru MJE6045 NPN

1.3

PNP
 2N6040, 2N6041, 2N6042
 MJE6040, MJE6041, MJE6042

NPN
 2N6043, 2N6044, 2N6045
 MJE6043, MJE6044, MJE6045

FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – COLLECTOR SATURATION REGION







FIGURE 10 – "ON" VOLTAGES





MOTOROLA

2N6049

1.3

MEDIUM-POWER PNP SILICON TRANSISTOR

... designed for general-purpose switching and amplifier applications

- Excellent Safe Operating Area
- DC Current Gain Specified to 4.0 Amperes
- Complement to NPN Type 2N3054A

**4 AMPERE
POWER TRANSISTOR
PNP SILICON
55 VOLTS
75 WATTS**

***MAXIMUM RATINGS**




Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	55	Vdc
Collector-Emitter Voltage ($R_{BE} = 100 \Omega$)	V_{CER}	60	Vdc
Collector-Base Voltage	V_{CB}	90	Vdc
Emitter-Base Voltage	V_{EB}	7.0	Vdc
Collector Current – Continuous	I_C	4.0	Adc
Peak		10	
Base Current	I_B	2.0	Adc
Total Device Dissipation @ $T_C = 25^\circ C$ Derate above 25°	P_D	75 0.43	Watts W/ $^\circ C$
Operating and Storage Junction, Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ C$

* Indicates JEDEC Registered Data


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	2.33	$^\circ C/W$

FIGURE 1 – POWER-TEMPERATURE DERATING



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.
**CASE 80-02
TO-66**

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	55	—	Vdc
Collector-Emitter Sustaining Voltage (1) ($I_C = 100 \text{ mAdc}$, $R_{BE} = 100 \Omega$)	$V_{CER(sus)}$	60	—	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	500	μAdc
Collector Cutoff Current ($V_{CE} = 90 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 90 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	—	1.0 6.0	mAdc
Emitter Cutoff Current ($V_{BE} = 7.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mAdc

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 500 \text{ mAdc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	25 6.0	100	—
Collector-Emitter Saturation Voltage ($I_C = 500 \text{ mAdc}$, $I_B = 50 \text{ mAdc}$) ($I_C = 4.0 \text{ Adc}$, $I_B = 800 \text{ mAdc}$)	$V_{CE(sat)}$	—	0.5 2.0	Vdc
Base-Emitter On Voltage ($I_C = 500 \text{ mAdc}$, $V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.0	Vdc

DYNAMIC CHARACTERISTICS

Current Gain – Bandwidth Product ($I_C = 200 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	f_T	3.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	—	200	pF
Small-Signal Current Gain ($I_C = 100 \text{ mAdc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	25	180	

*Indicates JEDEC Registered Data

(1) Pulse test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$

FIGURE 2 – SWITCHING TIME EQUIVALENT TEST CIRCUIT




FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



2N6050 thru 2N6052 PNP 2N6057 thru 2N6059 NPN



1.3

DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier and low frequency switching applications.

- High DC Current Gain –
 $h_{FE} = 3500$ (Typ) @ $I_C = 5.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 100 mA
 $V_{CEO(sus)} = 60$ Vdc (Min) – 2N6050, 2N6057
 80 Vdc (Min) – 2N6051, 2N6058
 100 Vdc (Min) – 2N6052, 2N6059
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

**DARLINGTON
12 AMPERE
COMPLEMENTARY SILICON
POWER TRANSISTORS
60-80-100 VOLTS
150 WATTS**

*MAXIMUM RATINGS





Rating	Symbol	2N6050 2N6057	2N6051 2N6058	2N6052 2N6059	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous Peak	I_C	← 12 → ← 20 →			Adc
Base Current	I_B	← 0.2 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 150 → ← 0.857 →			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 $^\circ\text{C}$ →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Rating	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data

FIGURE 1 – POWER DERATING



STYLE 1
1. BASE
2. EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04

NOTES:

1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

2N6050 thru 2N6052 PNP/2N6057 thru 2N6059 NPN

1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100 \text{ mAdc}, I_B = 0$)	$V_{CEO(sus)}$	60 80 100	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}, I_B = 0$) ($V_{CE} = 40 \text{ Vdc}, I_B = 0$) ($V_{CE} = 50 \text{ Vdc}, I_B = 0$)	I_{CEO}	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEO}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CEO}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	I_{CEX}	—	0.5 5.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	2.0	mAdc

ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 6.0 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 12 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	750 100	18,000 —	—
Collector-Emitter Saturation Voltage ($I_C = 6.0 \text{ Adc}, I_B = 24 \text{ mAdc}$) ($I_C = 12 \text{ Adc}, I_B = 120 \text{ mAdc}$)	$V_{CE(sat)}$	— —	2.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 12 \text{ Adc}, I_B = 120 \text{ mAdc}$)	$V_{BE(sat)}$	—	4.0	Vdc
Base-Emitter On Voltage ($I_C = 6.0 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}$)	$V_{BE(on)}$	—	2.8	Vdc

DYNAMIC CHARACTERISTICS				
Magnitude of Common Emitter Small-Signal Short Circuit Forward Current Transfer Ratio ($I_C = 5.0 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}, f = 1.0 \text{ MHz}$)	$ h_{fe} $	4.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 0.1 \text{ MHz}$)	C_{ob}	—	500 300	pF
Small-Signal Current Gain ($I_C = 5.0 \text{ Adc}, V_{CE} = 3.0 \text{ Vdc}, f = 1.0 \text{ kHz}$)	h_{fe}	300	—	—


*1 Indicates JEDEC Registered Data
 (1) Pulse test: Pulse Width = 300 μs , Duty Cycle = 2.0%.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT



For NPN test circuit reverse diode and voltage polarities.


FIGURE 3 – SWITCHING TIMES



2N6050 thru 2N6052 PNP/2N6057 thru 2N6059 NPN

1.3

FIGURE 4 – THERMAL RESPONSE



ACTIVE-REGION SAFE OPERATING AREA

FIGURE 5 – 2N6050, 2N6057




FIGURE 6 – 2N6051, 2N6058





FIGURE 7 – 2N6052, 2N6059



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 5, 6 and 7 is based on $T_{J(\text{pk})} = 200^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(\text{pk})} \leq 200^{\circ}\text{C}$. $T_{J(\text{pk})}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 8 – SMALL-SIGNAL CURRENT GAIN





FIGURE 9 – CAPACITANCE



2N6050 thru 2N6052 PNP/2N6057 thru 2N6059 NPN

PNP
2N6050, 2N6051, 2N6052

NPN
2N6057, 2N6058, 2N6059

1.3

FIGURE 10 – DC CURRENT GAIN





FIGURE 11 – COLLECTOR SATURATION REGION







FIGURE 12 – "ON" VOLTAGES



2N6053, 2N6054, 2N6298, 2N6299 PNP 2N6055, 2N6056, 2N6300, 2N6301 NPN



MOTOROLA

1.3

DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier and low frequency switching applications.

- High DC Current Gain –
 $h_{FE} = 3000$ (Typ) @ $I_C = 4.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 100 mA
 $V_{CE(sus)} = 60$ Vdc (Min) – 2N6053, 2N6055, 2N6298, 2N6300
 $= 80$ Vdc (Min) – 2N6054, 2N6056, 2N6299, 2N6301
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 2.0$ Vdc (Max) @ $I_C = 4.0$ Adc
 $= 3.0$ Vdc (Max) @ $I_C = 8.0$ Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

*MAXIMUM RATINGS


Rating	Symbol	2N6053 2N6055 2N6298 2N6300	2N6054 2N6056 2N6299 2N6301	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous Peak	I_C	8.0 16		Adc
Base Current	I_B	120		mAdc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100 0.571	75 0.428	Watts $\text{W}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	2N6053 2N6054 2N6055 2N6056	2N6298 2N6299 2N6300 2N6301	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	2.33	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data.


FIGURE 1 – POWER DERATING



DARLINGTON 8 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60-80 VOLTS
75,100 WATTS

2N6053
2N6054
2N6055
2N6056




NOTE
1. DIM "Q" IS DIA

DIM	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.06	-	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.391	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.16	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.485
L	3.84	4.09	0.151	0.161
M	-	26.57	-	1.050

Collector connected to case
CASE 11.01
(TO-3)

2N6298
2N6299
2N6300
2N6301



DIM	MIN	MAX	MIN	MAX
S	11.04	12.70	0.470	0.500
C	8.35	8.24	0.330	0.300
D	0.71	0.86	0.028	0.034
E	1.27	1.31	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.180	0.210
H	2.41	1.87	0.095	0.105
J	14.48	14.39	0.570	0.550
K	9.14	-	0.360	-
P	-	1.37	-	0.050
Q	3.61	3.86	0.142	0.152
R	-	8.89	-	0.350
Y	-	3.68	-	0.145
U	-	15.75	-	0.620

All JEDEC Dimensions and Notes Apply
CASE 80-02
TO-66

**2N6053, 2N6054, 2N6298, 2N6299 PNP,
2N6055, 2N6056, 2N6300, 2N6301 NPN**

1.3


***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	60 80	— —	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— —	0.5 0.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	— —	0.5 5.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	2.0	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 8.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	750 100	18000 —	—
Collector-Emitter Saturation Voltage ($I_C = 4.0 \text{ Adc}$, $I_B = 16 \text{ mAdc}$) ($I_C = 8.0 \text{ Adc}$, $I_B = 80 \text{ mAdc}$)	$V_{CE(sat)}$	— —	2.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 8.0 \text{ Adc}$, $I_B = 80 \text{ mAdc}$)	$V_{BE(sat)}$	—	4.0	Vdc
Base-Emitter On Voltage ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	$V_{BE(on)}$	—	2.8	Vdc
DYNAMIC CHARACTERISTICS				
Magnitude of Common Emitter Small-Signal Short Circuit Current Transfer Ratio ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	$ h_{fe} $	4.0	—	—
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	— —	300 200	pF
Small-Signal Current Gain ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	300	—	—

* Indicates JEDEC Registered Data.


(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2.0 %.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT



For NPN test circuit reverse diode, polarities and input pulses.


FIGURE 3 – SWITCHING TIMES



**2N6053, 2N6054, 2N6298, 2N6299 PNP,
2N6055, 2N6056, 2N6300, 2N6301 NPN**

1.3

FIGURE 4 – THERMAL RESPONSE



ACTIVE-REGION SAFE OPERATING AREA

FIGURE 5 – 2N6053 thru 2N6056





FIGURE 6 – 2N6298 thru 2N6301



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figures 5 and 6 is based on $T_{J(pk)} = 200^{\circ}\text{C}$; T_C is

variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 7 – SMALL-SIGNAL CURRENT GAIN





FIGURE 8 – CAPACITANCE




**2N6053, 2N6054, 2N6298, 2N6299 PNP,
2N6055, 2N6056, 2N6300, 2N6301 NPN**

PNP

2N6053, 2N6054, 2N6298, 2N6299

FIGURE 9 – DC CURRENT GAIN



NPN

2N6055, 2N6056, 2N6300, 2N6301




FIGURE 10 – COLLECTOR SATURATION REGION







FIGURE 11 – "ON" VOLTAGES



2N6077 2N6078



1.3


HIGH VOLTAGE NPN SILICON TRANSISTORS

The 2N6077 and 2N6078 transistors are designed for high-voltage, high-speed switching applications. They are characterized for operating directly off the rectified 110 Volt power lines in circuits such as:

- Switching Regulators
- Solenoid and Relay Drivers
- Motor Controls
- Inverters

**7 AMPERES
NPN SILICON
POWER TRANSISTORS**

**275-300 VOLTS
45 WATTS**



***MAXIMUM RATINGS**

Rating	Symbol	2N6077	2N6078	Unit
Collector-Emitter Voltage	V_{CEX}	300	275	Vdc
Collector-Base Voltage	V_{CBO}	300	275	Vdc
Emitter-Base Voltage	V_{EBO}		6	Vdc
Collector Current — Continuous	I_C		7	Adc
— Peak	I_{CM}		10	
Base Current — Continuous	I_B		4	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D		45	Watts
			0.257	$W/^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.9	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ C$

*Indicates JEDEC Registered Data

STYLE 1.
PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.66	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

**CASE 80-02
TO-66**

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 200\text{ mA}$, $I_B = 0$)	2N6077 2N6078	$V_{CEO(sus)}$	275 250	Vdc
Emitter Cutoff Current ($V_{BE} = 6\text{ Vdc}$, $I_C = 0$)		I_{EBO}	— 1.0	mAdc
Collector Cutoff Current ($V_{CEV} = 250\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$)	2N6077 2N6078 2N6077 2N6078	I_{CEV}	— — 5.0 0.05 8.0 0.2	mAdc
Collector Cutoff Current ($V_{CE} = 250\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$)	2N6077	I_{CEO}	— 2.0	mA

ON CHARACTERISTICS

DC Current Gain ($I_C = 1.2\text{ Adc}$, $V_{CE} = 1\text{ Vdc}$)		h_{FE}	12 70	—
Collector-Emitter Saturation Voltage ($I_C = 1.2\text{ Adc}$, $I_B = 0.2\text{ Adc}$)	2N6077 2N6078	$V_{CE(sat)}$	— 0.5	Vdc
($I_C = 3\text{ Adc}$, $I_B = 0.6\text{ Adc}$)	2N6077		— 1.0	
($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$)	2N6078		— 3.0	
Base-Emitter Saturation Voltage ($I_C = 1.2\text{ Adc}$, $I_B = 0.2\text{ Adc}$)	2N6077 2N6078	$V_{BE(sat)}$	— 1.6	Vdc
($I_C = 3\text{ Adc}$, $I_B = 0.6\text{ Adc}$)	2N6077		— 1.9	
($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$)	2N6078		— 2.0	

DYNAMIC CHARACTERISTICS


Current-Gain — Bandwidth Product ($I_C = 200\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 1.0\text{ MHz}$)	$ h_{fe} $	1.0	—	MHz
--	------------	-----	---	-----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)				
Rise Time	$(V_{CC} = 250\text{ Vdc}$, $I_C = 1.2\text{ Adc}$,	t_r	—	0.75 μs
Storage Time	$I_{B1} = I_{B2} = 200\text{ mAdc} = 100\ \mu\text{s}$,	t_s	—	5.0 μs
Fall Time	Duty Cycle $\leq 2.0\%$)	t_f	—	0.75 μs

* Indicates JEDEC Registered Data

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe Operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 12 and 13 is based on $T_C = 25^\circ\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature according to Figure 1.

PNP NPN
2N6107 2N6288
2N6109 2N6290
2N6111 2N6292



1.3


**COMPLEMENTARY SILICON PLASTIC
POWER TRANSISTORS**

... designed for use in general-purpose amplifier and switching applications.

- DC Current Gain Specified to 7.0 Amperes
 $h_{FE} = 30-150 @ I_C = 3.0 \text{ Adc} - 2N6111, 2N6288$
 $= 2.3 (\text{Min}) @ I_C = 7.0 \text{ Adc} - \text{All Devices}$
- Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 30 \text{ Vdc} (\text{Min}) - 2N6111, 2N6288$
 $= 50 \text{ Vdc} (\text{Min}) - 2N6109, 2N6290$
 $= 70 \text{ Vdc} (\text{Min}) - 2N6107, 2N6292$
- High Current Gain – Bandwidth Product
 $f_T = 4.0 \text{ MHz} (\text{Min}) @ I_C = 500 \text{ mAdc} - 2N6288, 90, 92$
 $= 10 \text{ MHz} (\text{Min}) @ I_C = 500 \text{ mAdc} - 2N6107, 09, 11$
- TO-220AB Compact Package
- TO-66 Leadform Also Available

**7 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON**

**30-50-70 VOLTS
40 WATTS**





***MAXIMUM RATINGS**

Rating	Symbol	2N6111 2N6288	2N6109 2N6290	2N6107 2N6292	Unit
Collector-Emitter Voltage	V_{CEO}	30	50	70	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current – Continuous Peak	I_C	7.0			Adc
		10			
Base Current	I_B	3.0			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	40			Watts
		0.32			
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.125	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	8.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02
TO-220AB**

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100 \text{ mAdc}, I_B = 0$)	2N6111, 2N6288 2N6109, 2N6290 2N6107, 2N6292	$V_{CE(sus)}$	30 50 70	Vdc
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}, I_B = 0$) ($V_{CE} = 40 \text{ Vdc}, I_B = 0$) ($V_{CE} = 60 \text{ Vdc}, I_B = 0$)	2N6111, 2N6288 2N6109, 2N6290 2N6107, 2N6292	I_{CEO}	— — —	mAdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 30 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$) ($V_{CE} = 50 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$) ($V_{CE} = 70 \text{ Vdc}, V_{EB(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	2N6111, 2N6288 2N6109, 2N6290 2N6107, 2N6292 2N6111, 2N6288 2N6109, 2N6290 2N6107, 2N6292	I_{CEX}	— — — — — —	μAdc mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$)		I_{EBO}	—	1.0 mAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 2.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 2.5 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 3.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 7.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$)	2N6107, 2N6292 2N6109, 2N6290 2N6111, 2N6288 All Devices	h_{FE}	30 30 30 2.3	— 150 150 150
Collector-Emitter Saturation Voltage ($I_C = 7.0 \text{ Adc}, I_B = 3.0 \text{ Adc}$)		$V_{CE(sat)}$	—	3.5 Vdc
Base-Emitter On Voltage ($I_C = 7.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}$)		$V_{BE(on)}$	—	3.0 Vdc
DYNAMIC CHARACTERISTICS				
Current Gain — Bandwidth Product (2) ($I_C = 500 \text{ mAdc}, V_{CE} = 4.0 \text{ Vdc}, f_{test} = 1.0 \text{ MHz}$) 2N6288, 90, 92 2N6107, 09, 11		f_T	4.0 10	— — MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$)		C_{ob}	—	250 pF
Small-Signal Current Gain ($I_C = 0.5 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc}, f = 50 \text{ kHz}$)		h_{fe}	20	—

*Indicates JEDEC Registered Data.
 (1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.
 (2) $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 — SWITCHING TIME TEST CIRCUIT





FIGURE 3 — TURN-ON TIME



1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE





MOTOROLA

NPN
2N6121 **2N6124**
2N6122 **2N6125**
2N6123 **2N6126**

1.3

**COMPLEMENTARY SILICON PLASTIC
 POWER TRANSISTORS**

... designed for use in power amplifier and switching circuits, — packaged in the compact TO-220AB outline. TO-66 leadform also available.

***MAXIMUM RATINGS**

Rating	Symbol	2N6121 2N6124	2N6122 2N6125	2N6123 2N6126	Unit
Collector-Emitter Voltage	V_{CEO}	45	60	80	Vdc
Collector-Base Voltage	V_{CB}	45	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current	I_C	← 4.0 →			Adc
Base Current	I_B	← 1.0 →			Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	← 40 →			Watts
		← 320 →			mW/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.12	$^\circ C/W$

***ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ C$ unless otherwise noted)**

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ($I_C = 0.1$ Adc, $I_B = 0$)	2N6121, 2N6124 2N6122, 2N6125 2N6123, 2N6126	$V_{CEO(sus)}$	45 60 80	—	Vdc
Collector Cutoff Current ($V_{CE} = 45$ Vdc, $I_B = 0$) ($V_{CE} = 60$ Vdc, $I_B = 0$) ($V_{CE} = 80$ Vdc, $I_B = 0$)	2N6121, 2N6124 2N6122, 2N6125 2N6123, 2N6126	I_{CEO}	—	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = 45$ Vdc, $V_{EB(off)} = 1.5$ Vdc) ($V_{CE} = 60$ Vdc, $V_{EB(off)} = 1.5$ Vdc) ($V_{CE} = 80$ Vdc, $V_{EB(off)} = 1.5$ Vdc) ($V_{CE} = 45$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 125^\circ C$) ($V_{CE} = 60$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 125^\circ C$) ($V_{CE} = 80$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 125^\circ C$)	2N6121, 2N6124 2N6122, 2N6125 2N6123, 2N6126 2N6121, 2N6124 2N6122, 2N6125 2N6123, 2N6126	I_{CEX}	—	0.1 0.1 0.1 2.0 2.0 2.0	mAdc
Collector Cutoff Current ($V_{CB} = 45$ Vdc, $I_E = 0$) ($V_{CB} = 60$ Vdc, $I_E = 0$) ($V_{CB} = 80$ Vdc, $I_E = 0$)	2N6121, 2N6124 2N6122, 2N6125 2N6123, 2N6126	I_{CBO}	—	0.1 0.1 0.1	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0$ Vdc, $I_C = 0$)		I_{EBO}	—	1.0	mAdc

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 1.5$ Adc, $V_{CE} = 2.0$ Vdc)	2N6126, 2N6124 2N6122, 2N6125 2N6123, 2N6126	h_{FE}	25 25 20	100 100 80	—
($I_C = 4.0$ Adc, $V_{CE} = 2.0$ Vdc)	2N6121, 2N6124 2N6122, 2N6125 2N6123, 2N6126		10 10 7.0	— — —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 1.5$ Adc, $I_B = 0.15$ Adc) ($I_C = 4.0$ Adc, $I_B = 1.0$ Adc)		$V_{CE(sat)}$	—	0.6 1.4	Vdc
Base-Emitter On Voltage (1) ($I_C = 1.5$ Adc, $V_{CE} = 2.0$ Vdc)		$V_{BE(on)}$	—	1.2	Vdc



DYNAMIC CHARACTERISTICS

Small-Signal Current Gain ($I_C = 0.1$ Adc, $V_{CE} = 2.0$ Vdc, $f = 1.0$ kHz)		h_{fe}	25	—	—
Current-Gain-Bandwidth Product ($I_C = 1.0$ Adc, $V_{CE} = 4.0$ Vdc, $f = 1.0$ MHz)		f_T	2.5	—	MHz

(1) Pulse Test: Pulse Width ≤ 300 μs , Duty Cycle $\leq 2.0\%$.
 * Indicates JEDEC Registered Data.

**4 AMPERE
 POWER TRANSISTORS
 COMPLEMENTARY SILICON**

**45-80 VOLTS
 40 WATTS**



- STYLE 1:
 1. BASE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

**CASE 221A-02
 TO-220AB**

2N6121, 2N6122, 2N6123, NPN,
2N6124, 2N6125, 2N6126, PNP

1.3

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – "ON" VOLTAGES





FIGURE 4 – TEMPERATURE COEFFICIENTS



**2N6121, 2N6122, 2N6123, NPN,
2N6124, 2N6125, 2N6126, PNP**

1.3

FIGURE 5 – COLLECTOR CUT-OFF REGION




FIGURE 6 – EFFECTS OF BASE-EMITTER RESISTANCE





FIGURE 7 – SWITCHING TIME EQUIVALENT CIRCUIT



Reverse all polarities and diode for PNP transistors.

FIGURE 9 – TURN-ON TIME




FIGURE 8 – CAPACITANCE





FIGURE 10 – TURN-OFF TIME




**2N6121, 2N6122, 2N6123, NPN,
2N6124, 2N6125, 2N6126, PNP**

RATING AND THERMAL DATA

1.3


FIGURE 11 – ACTIVE REGION SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: peak junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 12 – THERMAL RESPONSE



DESIGN NOTE: USE OF TRANSIENT THERMAL RESISTANCE DATA



A train of periodical power pulses can be represented by the model shown in Figure A. Using the model and the device thermal response, the normalized effective transient thermal resistance of Figure 12 was calculated for various duty cycles.

To find $\theta_{JC}(t)$, multiply the value obtained from Figure 12 by the steady state value θ_{JC} .

Example:

The 2N6121 is dissipating 50 watts under the following conditions: $t_1 = 0.1$ ms, $t_p = 0.5$ ms. ($D = 0.2$).

Using Figure 12, at a pulse width of 0.1 ms and $D = 0.2$, the reading of $r(t_1, D)$ is 0.27.

The peak rise in junction temperature is therefore:

$$\Delta T = r(t) \times P_p \times \theta_{JC} = 0.27 \times 50 \times 3.12 = 42.2^\circ\text{C}$$



MOTOROLA

**2N6186
thru
2N6189**

1.3

MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for switching and wide-band amplifier applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 10 \text{ Adc}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact, High Dissipation TO-59 Case
- Isolated Collector Configuration
- Complement to NPN 2N5346 thru 2N5349

***MAXIMUM RATINGS**

Rating	Symbol	2N6186 2N6187	2N6188 2N6189	Unit
Collector-Emitter Voltage	V_{CEO}	80	100	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current – Continuous	I_C	10		A dc
Base Current	I_B	2.0		A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	60		Watts
		343		mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	2.91	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.


10 AMPERE

**POWER TRANSISTORS
PNP SILICON**

**80-100 VOLTS
60 WATTS**



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	10.77	11.10	0.424	0.437
C	8.13	11.89	0.320	0.468
E	2.29	3.81	0.090	0.150
G	4.70	5.46	0.185	0.215
H	-	1.98	-	0.078
J	10.16	11.56	0.400	0.455
K	14.48	19.38	0.570	0.763
L	2.29	2.79	0.090	0.110
N	-	6.35	-	0.250
P	4.14	4.80	0.163	0.189
Q	1.02	1.65	0.040	0.065
R	8.08	9.65	0.318	0.380
S	4.212	4.310	0.1658	0.1697
T	9.65	11.10	0.380	0.437

All JEDEC dimensions and notes apply
Collector isolated from case.

**CASE 160-03
TO-59**

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



2N6186 thru 2N6189

1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$, unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 50 \text{ mA}$, $I_B = 0$)	2N6186, 87 2N6188, 89	$V_{CE(sus)}$	80 100	— —	Vdc
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 90 \text{ Vdc}$, $I_B = 0$)	2N6186, 87 2N6188, 89	I_{CEO}	— —	100 100	μAdc
Collector Cutoff Current ($V_{CE} = 75 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 90 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 75 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = 90 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	2N6186, 87 2N6188, 89 2N6186, 87 2N6188, 89	I_{CEX}	— — — —	10 10 1.0 1.0	μAdc mAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}$, $I_E = 0$)		I_{CBO}	—	10	μAdc
Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	100	μAdc
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 0.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	2N6186, 88 2N6187, 89 2N6186, 88 2N6187, 89 2N6186, 88 2N6187, 89	h_{FE}	30 60 30 60 20 40	— — 120 240 — —	—
Collector-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 0.2 \text{ Adc}$) ($I_C = 7.0 \text{ Adc}$, $I_B = 0.7 \text{ Adc}$)		$V_{CE(sat)}$	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 0.2 \text{ Adc}$) ($I_C = 10 \text{ Adc}$, $I_B = 1.0 \text{ Adc}$)		$V_{BE(sat)}$	— —	1.2 2.0	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain—Bandwidth Product (2) ($I_C = 500 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$, $f_{Test} = 10 \text{ MHz}$)		f_T	30	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)		C_{ob}	—	300	pF
Input Capacitance ($V_{BE} = 2.0 \text{ Vdc}$, $I_C = 0$, $f = 100 \text{ kHz}$)		C_{ib}	—	1250	pF
SWITCHING CHARACTERISTICS					
Delay Time ($V_{CC} = 40 \text{ Vdc}$, $V_{EB(off)} = 3.0 \text{ Vdc}$, $I_C = 2.0 \text{ Adc}$, $I_{B1} = 200 \text{ mA}$)		t_d	—	100	ns
Rise Time ($I_C = 2.0 \text{ Adc}$, $I_{B1} = 200 \text{ mA}$)		t_r	—	100	ns
Storage Time ($V_{CC} = 40 \text{ Vdc}$, $I_C = 2.0 \text{ Adc}$, $I_{B1} = I_{B2} = 200 \text{ mA}$)		t_s	—	2.0	μs
Fall Time ($I_{B1} = I_{B2} = 200 \text{ mA}$)		t_f	—	200	ns

*Indicates JEDEC Registered Data.
 (1) Pulse Test: Pulse Width $\approx 300 \mu\text{s}$, Duty Cycle $\approx 2.0\%$.
 (2) $f_T = |h_{fe}| \cdot f_{Test}$

FIGURE 2 — SWITCHING TIME TEST CIRCUIT




FIGURE 3 — TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE versus VOLTAGE



2N6190 through 2N6193



MOTOROLA

1.3

MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for switching and wide band amplifier applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 5.0 \text{ Amp}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact TO-39 Case for Critical Space Limited Applications
- Complement to NPN 2N5336 thru 2N5339

5 AMPERE

**POWER TRANSISTORS
PNP SILICON**

**80-100 VOLTS
10 WATTS**

*MAXIMUM RATINGS




Rating	Symbol	2N6190 2N6191	2N6192 2N6193	Unit
Collector-Emitter Voltage	V_{CEO}	80	100	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current – Continuous	I_C	5.0		Adc
Base Current	I_B	1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10	57.1	Watts mW/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	17.5	°C/W

*Indicates JEDEC Registered Data.

FIGURE 1 – POWER-TEMPERATURE DERATING



STYLE 1
PIN 1. EMITTER
2. BASE
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.90	0.350	0.370
B	8.00	8.51	0.315	0.336
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45°	NOM	45°	NOM
P	—	1.27	—	0.050
Q	90°	NOM	90°	NOM
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.
CASE 79-02
TO-39

* ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 50 mA, I _B = 0)	2N6190, 2N6191 2N6192, 2N6193	V _{CE(sus)}	80 100	—	V _{dc}
Collector Cutoff Current (V _{CE} = 75 Vdc, I _B = 0) (V _{CE} = 90 Vdc, I _B = 0)	2N6190, 2N6191 2N6192, 2N6193	I _{CEO}	—	100 100	μA _{dc}
Collector Cutoff Current (V _{CE} = 75 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 90 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 75 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 90 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	2N6190, 2N6191 2N6192, 2N6193 2N6190, 2N6191 2N6192, 2N6193	I _{CEX}	—	10 10 1.0 1.0	μA _{dc} mA _{dc}
Collector Cutoff Current (V _{CB} = 80 Vdc, I _E = 0) (V _{CB} = 100 Vdc, I _E = 0)	2N6190, 2N6191 2N6192, 2N6193	I _{CBO}	—	10 10	μA _{dc}
Emitter Cutoff Current (V _{BE} = 6.0 Vdc, I _C = 0)		I _{EBO}	—	100	μA _{dc}
ON CHARACTERISTICS (1)					
DC Current Gain (I _C = 500 mA, V _{CE} = 2.0 Vdc) (I _C = 2.0 A, V _{CE} = 2.0 Vdc) (I _C = 5.0 A, V _{CE} = 2.0 Vdc)	2N6190, 2N6192 2N6191, 2N6193 2N6190, 2N6192 2N6191, 2N6193 2N6190, 2N6192 2N6191, 2N6193	h _{FE}	30 60 30 60 20 40	—	—
Collector-Emitter Saturation Voltage (I _C = 2.0 A, I _B = 0.2 A) (I _C = 5.0 A, I _B = 0.5 A)		V _{CE(sat)}	—	0.7 1.2	V _{dc}
Base-Emitter Saturation Voltage (I _C = 2.0 A, I _B = 0.2 A) (I _C = 5.0 A, I _B = 0.5 A)		V _{BE(sat)}	—	1.2 1.8	V _{dc}
DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product (2) (I _C = 0.5 A, V _{CE} = 10 Vdc, f _{Test} = 10 MHz)		f _T	30	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)		C _{ob}	—	300	pF
Input Capacitance (V _{BE} = 2.0 Vdc, I _C = 0, f = 100 kHz)		C _{ib}	—	1250	pF
SWITCHING CHARACTERISTICS					
Delay Time (V _{CC} = 40 Vdc, V _{BE(off)} = 3.0 Vdc, I _C = 2.0 A, I _{B1} = 0.2 A)		t _d	—	100	ns
Rise Time (I _C = 2.0 A, I _{B1} = 0.2 A)		t _r	—	100	ns
Storage Time (V _{CC} = 40 Vdc, I _C = 2.0 A, I _{B1} = I _{B2} = 0.2 A)		t _s	—	2.0	μs
Fall Time (I _{B1} = I _{B2} = 0.2 A)		t _f	—	200	ns

*Indicates JEDEC Registered Data.
 (1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%
 (2) f_T = |h_{FE}| · f_{Test}

FIGURE 2 – SWITCHING TIME TEST CIRCUIT





FIGURE 3 – TURN ON TIME



1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE versus VOLTAGE





MOTOROLA

**2N6211
2N6212
2N6213**

1.3

**MEDIUM-POWER HIGH-VOLTAGE
PNP POWER TRANSISTORS**



... designed for high-speed switching and linear amplifier applications for high-voltage operational amplifiers, switching regulators, converters, inverters, deflection stages and high fidelity amplifiers.

- Collector-Emitter Sustaining Voltage – $V_{CE(sus)} = 225$ to 350 Vdc @ $I_C = 200$ mAdc
- Second Breakdown Collector Current – $I_{s/b} = 875$ mAdc @ $V_{CE} = 40$ Vdc
- $t_f = 0.6 \mu s$ Resistive Fall Time
- Usable DC Current Gain to 2.0 Adc


2 AMPERE

**POWER TRANSISTORS
PNP SILICON**

**225 – 350 VOLTS
35 WATTS**



STYLE 1:
PIN 1, BASE
2, EMITTER
CASE, COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620


All JEDEC Dimensions and Notes Apply.
CASE 80-02
TO-66

*MAXIMUM RATINGS					
Rating	Symbol	2N6211	2N6212	2N6213	Unit
Collector-Emitter Voltage	V_{CEO}	225	300	350	Vdc
Collector-Base Voltage	V_{CB}	275	350	400	Vdc
Emitter-Base Voltage	V_{EB}	← 6 →			Vdc
Collector Current – Continuous Peak	I_C	← 2 →			Adc
		← 5 →			
Base Current	I_B	← 1 →			Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	← 35 →			Watts
		← 0.2 →			
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200			$^\circ C$

THERMAL CHARACTERISTICS			
Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	5.0	$^\circ C/W$

*Indicates JEDEC Registered Data.

FIGURE 1 – FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_J(pk) = 200$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. (See Figure 8).

2N6211, 2N6212, 2N6213

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
*Collector-Emitter Sustaining Voltage (1) ($I_C = 200\text{ mA}$, $I_B = 0$)	2N6211 2N6212 2N6213	$V_{CEO(sus)}$	225 300 350	— — —	Vdc
*Collector-Emitter Sustaining Voltage ($I_C = 200\text{ mA}$, $V_{BE} = -1.5\text{ V}$, $L = 10\text{ mH}$)	2N6211 2N6212 2N6213	$V_{CEX(sus)}$	275 350 400	— — —	Vdc
*Collector-Emitter Sustaining Voltage (1) ($I_C = 200\text{ mA}$, $I_B = 0$, $R_{BE} = 50\ \Omega$)	2N6211 2N6212 2N6213	$V_{CER(sus)}$	250 325 375	— — —	Vdc
*Emitter-Base Breakdown Voltage (1) ($I_E = 0.5\text{ mA}$, $I_C = 0$) ($I_E = 1.0\text{ mA}$, $I_C = 0$)	2N6212/13 2N6211	V_{EBO}	6.0 6.0	— —	Vdc
*Collector Cutoff Current ($V_{CE} = 250\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 25^\circ\text{C}$) ($T_C = 100^\circ\text{C}$) ($V_{CE} = 315\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 25^\circ\text{C}$) ($T_C = 100^\circ\text{C}$) ($V_{CE} = 360\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 25^\circ\text{C}$) ($T_C = 100^\circ\text{C}$)	All Types	I_{CEV}	— — — — —	0.5 5.0 0.5 5.0 0.5 5.0	mAdc
Collector Cutoff Current ($V_{CE} = 150\text{ Vdc}$, $I_B = 0$)	All Types	I_{CEO}	—	5.0	mAdc
*Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	2N6211 2N6212 2N6213	I_{EBO}	— — —	1.0 0.5 0.5	mAdc
*ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 1.0\text{ Adc}$, $V_{CE} = 2.8\text{ Vdc}$) ($I_C = 1.0\text{ Adc}$, $V_{CE} = 3.2\text{ Vdc}$) ($I_C = 1.0\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$)	2N6211 2N6212 2N6213	h_{FE}	10 10 10	100 100 100	—
Collector-Emitter Saturation Voltage ($I_C = 1.0\text{ Adc}$, $I_B = 125\text{ mAdc}$)	2N6211 2N6212 2N6213	$V_{CE(sat)}$	— — —	1.4 1.6 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0\text{ Adc}$, $I_B = 125\text{ mAdc}$)	All Types	$V_{BE(sat)}$	—	1.4	Vdc
DYNAMIC CHARACTERISTICS					
*Current Gain—Bandwidth Product (2) ($I_C = 200\text{ mA}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 5.0\text{ MHz}$)		f_T	20	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 1.0\text{ MHz}$)		C_{ob}	—	220	pF
*SECOND BREAKDOWN					
*Second Breakdown Collector Current with Base Forward Biased $t = 1.0\text{ s}$ (non-repetitive) ($V_{CE} = 40\text{ Vdc}$)		$I_{S/b}$	0.875	—	Adc
*SWITCHING CHARACTERISTICS					
Rise Time	$(V_{CC} = 200\text{ Vdc}$, $I_C = 1.0\text{ Adc}$, $I_{B1} = I_{B2} = 0.125\text{ Adc}$)	t_r	—	0.6	μs
Storage Time		t_s	—	2.5	μs
Fall Time		t_f	—	0.6	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width < 300 μs , Duty Cycle < 2.0%




FIGURE 3 – DC CURRENT GAIN




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – TEMPERATURE COEFFICIENTS




FIGURE 7 – BASE CUTOFF REGION





FIGURE 8 – POWER DERATING



2N6233 2N6234 2N6235



1.3

HIGH VOLTAGE NPN SILICON TRANSISTORS


... useful for high-voltage medium power applications such as switching regulators.

- High Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 225 \text{ Vdc} - 2N6233$
 $275 \text{ Vdc} - 2N6234$
 $325 \text{ Vdc} - 2N6235$
- DC Current Gain – $h_{FE} = 25 \text{ to } 125 - I_C = 1.0 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage
 $V_{CE(sat)} = 0.5 \text{ Vdc (Max) @ } I_C = 1.0 \text{ Adc}$
- High Frequency Response – $f_T = 20 \text{ MHz (Min)}$
- Fast Switching Times @ 1.0 Adc –
 $t_r = 0.5 \mu\text{s (Max)}$
 $t_s = 3.5 \mu\text{s (Max)}$
 $t_f = 0.5 \mu\text{s (Max)}$

5 AMPERE

POWER TRANSISTORS
NPN SILICON

225,275,325 VOLTS
50 WATTS





*MAXIMUM RATINGS

Rating	Symbol	2N6233	2N6234	2N6235	Unit
Collector-Emitter Voltage	V_{CEO}	225	275	325	Vdc
Collector-Base Voltage	V_{CB}	250	300	350	Vdc
Emitter-Base Voltage	V_{EB}	← 6.0 →			Vdc
Collector Current – Continuous	I_C	← 5.0 →			Adc
Peak		← 10 →			
Base Current	I_B	← 2.0 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 50 →			Watts
		← 0.286 →			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	3.5	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.66	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

***ELECTRICAL CHARACTERISTICS** (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 20 mA, I _B = 0)	V _{CEO(sus)}	225 275 325	—	V _{dc}
Collector Cutoff Current (V _{CE} = 225 V, I _B = 0) (V _{CE} = 275 V, I _B = 0) (V _{CE} = 325 V, I _B = 0)	I _{CEO}	—	1.0	mA _{dc}
Collector Cutoff Current (V _{CE} = 250 V _{dc} , V _{EB(off)} = 1.5 V _{dc} , T _C = 150°C) (V _{CE} = 300 V _{dc} , V _{EB(off)} = 1.5 V _{dc} , T _C = 150°C) (V _{CE} = 350 V _{dc} , V _{EB(off)} = 1.5 V _{dc} , T _C = 150°C)	I _{CEX}	—	1.0	mA _{dc}
Collector Cutoff Current (V _{CB} = 250 V _{dc} , I _E = 0) (V _{CB} = 300 V _{dc} , I _E = 0) (V _{CB} = 350 V _{dc} , I _E = 0)	I _{CBO}	—	0.1	mA _{dc}
Emitter Cutoff Current (V _{BE} = 6.0 V _{dc} , I _C = 0)	I _{EBO}	—	0.1	mA _{dc}


ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 0.1 A _{dc} , V _{CE} = 5.0 V _{dc}) (I _C = 1.0 A _{dc} , V _{CE} = 5.0 V _{dc}) (I _C = 3.0 A _{dc} , V _{CE} = 5.0 V _{dc})	h _{FE}	25 25 10	— 125 —	—
Collector-Emitter Saturation Voltage (I _C = 1.0 A _{dc} , I _B = 0.1 A _{dc}) (I _C = 5.0 A _{dc} , I _B = 1.0 A _{dc})	V _{CE(sat)}	—	0.5 2.5	V _{dc}
Base-Emitter Saturation Voltage (I _C = 1.0 A _{dc} , I _B = 0.1 A _{dc}) (I _C = 5.0 A _{dc} , I _B = 1.0 A _{dc})	V _{BE(sat)}	—	1.0 2.0	V _{dc}
Base-Emitter On Voltage (I _C = 1.0 A _{dc} , V _{CE} = 5.0 V _{dc})	V _{BE(on)}	—	1.0	V _{dc}

DYNAMIC CHARACTERISTICS				
Current-Gain Bandwidth Product (2) (I _C = 0.25 A _{dc} , V _{CE} = 10 V _{dc} , f _{test} = 10 MHz)	f _T	20	—	MHz
Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f = 0.1 MHz)	C _{ob}	—	250	pF

SWITCHING CHARACTERISTICS				
Rise Time (V _{CC} = 200 V _{dc} , I _C = 1.0 A _{dc} , I _B = 0.1 A _{dc})	t _r	—	0.5	μs
Storage Time (V _{CC} = 200 V _{dc} , I _C = 1.0 A _{dc} , I _{B1} = I _{B2} = 0.1 A _{dc})	t _s	—	3.5	μs
Fall Time (V _{CC} = 200 V _{dc} , I _C = 1.0 A _{dc} , I _{B1} = I _{B2} = 0.1 A _{dc})	t _f	—	0.5	μs


*Indicates JEDEC Registered Data
 (1) Pulse Test. Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%
 (2) f_T = |h_{FE}| * f_{test}

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



FOR INFORMATION ON FIGURES 3 and 6
 R_B AND R_C ARE VARIED TO OBTAIN
 DESIRED CURRENT LEVEL. D₁ DIS-
 CONNECTED AND V₂ REDUCED TO 5
 VOLTS FOR t_d MEASUREMENT.

FIGURE 3 – TURN-ON TIME



1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCES





MOTOROLA

**2N6249
2N6250
2N6251**

1.3

HIGH VOLTAGE NPN SILICON POWER TRANSISTORS

... designed for high voltage inverters, switching regulators and line operated amplifier applications. Especially well suited for switching power supply applications.

- High Voltage Breakdown Rating
- Low Saturation Voltages
- Fast Switching Capability
- High $E_{S/b}$ Energy Handling Capability

MAXIMUM RATINGS


Rating	Symbol	2N6249	2N6250	2N6251	Unit
*Collector-Emitter Voltage	$V_{CE0(sus)}$	200	275	350	Vdc
*Collector-Emitter Voltage	$V_{CER(sus)}$	225	300	375	Vdc
*Collector-Base Voltage	V_{CB}	300	375	450	Vdc
Emitter-Base Voltage	V_{EB}	← 6.0 →			Vdc
Collector Current – Continuous**	I_C	← 15 →			Adc
– Peak	I_{CM}	← 30 →			
Base Current – Continuous*	I_B	← 10 →			Adc
– Peak	I_{BM}	← 20 →			
Emitter Current – Continuous	I_E	← 25 →			Adc
– Peak	I_{EM}	← 50 →			
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	← 175 →			Watts
@ $T_C = 100^\circ C$		← 100 →			
Derate above $25^\circ C$ *		← 1.0 →			W/ $^\circ C$
*Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ C$



*Indicates JEDEC Registered Data.

**JEDEC Registered Value is 10 A, Motorola Guaranteed Value is 15 A.



**15 AMPERE
POWER TRANSISTORS
NPN SILICON**

**200, 275, 350 VOLTS
175 WATTS**



- NOTES:
1. DIMENSIONS Q AND V ARE DATUMS.
 2. \square IS SEATING PLANE AND DATUM.
 3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

$$\phi \pm 0.13 (0.005) \text{ M } T \text{ V } \text{ M}$$

FOR LEADS:

$$\phi \pm 0.13 (0.005) \text{ M } T \text{ V } \text{ M } Q \text{ M}$$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	18.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

2N6249, 2N6250, 2N6251

1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 200\text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	200 275 350	— — —	Vdc	
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 200\text{ mA}$)	$V_{CER(sus)}$	225 300 375	— — —	Vdc	
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CER}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CER}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 125^\circ\text{C}$)	I_{CEV}	— —	5.0 10	mAdc	
Collector Cutoff Current ($V_{CE} = 150\text{ Vdc}$, $I_B = 0$) ($V_{CE} = 225\text{ Vdc}$, $I_B = 0$) ($V_{CE} = 300\text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — —	5.0 5.0 5.0	mAdc	
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mAdc	
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased $t = 1.0\text{ s}$ (non-repetitive) ($V_{CE} = 30\text{ V}$) ($V_{CE} = 100\text{ V}$)	$I_{S/b}$	5.8 0.3	— —	Vdc	
Second Breakdown Energy with base reverse biased (Table 1) ($I_C = 10\text{ A}$, $V_{BE(off)} = 4.0\text{ Vdc}$, $L = 50\text{ }\mu\text{H}$)	$E_{S/b}$	2.5	—	mJ	
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 10\text{ Adc}$, $V_{CE} = 3.0\text{ Vdc}$)	h_{FE}	10 8.0 6.0	50 50 50	—	
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.25\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.67\text{ Adc}$)	$V_{CE(sat)}$	— — —	1.5 1.5 1.5	Vdc	
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.25\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.67\text{ Adc}$)	$V_{BE(sat)}$	— — —	2.5 2.5 2.5	Vdc	
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product ($I_C = 1.0\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 1.0\text{ MHz}$)	f_T	2.5	—	MHz	
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Rise Time	($V_{CC} = 200\text{ Vdc}$, $I_C = 10\text{ A}$, Duty Cycle $\leq 2.0\%$, $t_p = 100\text{ }\mu\text{s}$) ($I_{B1} = I_{B2} = 1.0\text{ Adc}$) 2N6249 ($I_{B1} = I_{B2} = 1.25\text{ Adc}$) 2N6250 ($I_{B1} = I_{B2} = 1.67\text{ Adc}$) 2N6251	t_r	—	2.0	μs
Storage Time		t_s	—	3.5	μs
Fall Time		t_f	—	1.0	μs

* Indicates JEDEC Registered Data.

(1) Measured on a curve tracer (60 Hz full-wave rectified sine wave).

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CE0(sus)}	V _{CEr(sus)}	E _{s/b}	RESISTIVE SWITCHING
INPUT CONDITIONS				
CIRCUIT VALUES	L _{coil} = 42 mH R _{coil} = 0.7 Ω, f _o = 60 Hz V _{CC} = 0 to 50 V	L _{coil} = 14 mH R _{coil} = 0.05 Ω V _{CC} = 0 to 50 V f _o = 60 Hz	L _{coil} = 50 μH V _{CC} = 11.5 V R _{coil} = 0.2 Ω	V _{CC} = 200 V R _L = 20 Ω
TEST CIRCUITS			t ₁ Adjusted to Obtain I _C $t_1 = \frac{L_{coil} (I_{Cpk})}{V_{CC}}$	
	NOTE Set I _{C(pk)} to Obtain I _C = 200 mA at V _{CE0(sus)} Equal to Rated Value Adjust V _{Clamp} Voltage for V _{CE0(sus)} Rated Value.			

FIGURE 2 – THERMAL RESPONSE





FIGURE 3 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations to the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on T_C = 25°C. T_{J(pk)} is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when T_C ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 3 may be found at any case temperature by using the appropriate curve on Figure 1.

T_{J(pk)} may be calculated from the data in Figure 2. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

DC CHARACTERISTICS

1.3

FIGURE 4 – DC CURRENT GAIN




FIGURE 5 – COLLECTOR SATURATION REGION




FIGURE 6 – "ON" VOLTAGE





FIGURE 7 – TEMPERATURE COEFFICIENTS



RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME





FIGURE 9 – TURN-OFF TIME



2N6274 thru 2N6277




1.3

HIGH-POWER NPN SILICON TRANSISTORS

... designed for use in industrial-military power amplifier and switching circuit applications.

- High Collector Emitter Sustaining Voltage –
 $V_{CE(sus)} = 100 \text{ Vdc (Min) – 2N6274}$
 $= 120 \text{ Vdc (Min) – 2N6275}$
 $= 140 \text{ Vdc (Min) – 2N6276}$
 $= 150 \text{ Vdc (Min) – 2N6277}$
- High DC Current Gain –
 $h_{FE} = 30\text{--}120 @ I_C = 20 \text{ Adc}$
 $= 10 \text{ (Min) } @ I_C = 50 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) } @ I_C = 20 \text{ Adc}$
- Fast Switching Times @ $I_C = 20 \text{ Adc}$
 $t_r = 0.35 \mu\text{s (Max)}$
 $t_s = 0.8 \mu\text{s (Max)}$
 $t_f = 0.25 \mu\text{s (Max)}$
- Complement to 2N6377-79

**50 AMPERE
POWER TRANSISTORS
NPN SILICON**
100, 120, 140, 150 VOLTS
250 WATTS



*MAXIMUM RATINGS



Rating	Symbol	2N6274	2N6275	2N6276	2N6277	Unit
Collector-Base Voltage	V_{CB}	120	140	160	180	Vdc
Collector-Emitter Voltage	V_{CEO}	100	120	140	150	Vdc
Emitter-Base Voltage	V_{EB}	← 6.0 →				Vdc
Collector Current – Continuous	I_C	← 50 →				Adc
		← 100 →				
Base Current	I_B	← 20 →				Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 250 →				Watts
		← 1.43 →				
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.7	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.

FIGURE 1 – POWER DERATING



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01

2N6274 thru 2N6277

*ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 50 \text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	100 120 140 150	—	Vdc
Collector Cutoff Current ($V_{CE} = 50 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 70 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 75 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — — —	50 50 50 50	μA
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CB}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	— —	10 1.0	μA mA
Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	100	μA

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 1.0 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 20 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 50 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	50 30 10	— 120 —	—
Collector-Emitter Saturation Voltage ($I_C = 20 \text{ A}$, $I_B = 2.0 \text{ A}$) ($I_C = 50 \text{ A}$, $I_B = 10 \text{ A}$)	$V_{CE(sat)}$	— —	1.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 20 \text{ A}$, $I_B = 2.0 \text{ A}$) ($I_C = 50 \text{ A}$, $I_B = 10 \text{ A}$)	$V_{BE(sat)}$	— —	1.8 3.5	Vdc
Base-Emitter On Voltage ($I_C = 20 \text{ A}$, $V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.8	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (2) ($I_C = 1.0 \text{ A}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 10 \text{ MHz}$)	f_T	30	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	—	600	pF

SWITCHING CHARACTERISTICS


Rise Time ($V_{CC} = 80 \text{ Vdc}$, $I_C = 20 \text{ A}$, $I_{B1} = 2.0 \text{ A}$, $V_{BE(off)} = 5.0 \text{ Vdc}$)	t_r	—	0.35	μs
Storage Time ($V_{CC} = 80 \text{ Vdc}$, $I_C = 20 \text{ A}$, $I_{B1} = I_{B2} = 2.0 \text{ A}$)	t_s	—	0.80	μs
Fall Time ($V_{CC} = 80 \text{ Vdc}$, $I_C = 20 \text{ A}$, $I_{B1} = I_{B2} = 2.0 \text{ A}$)	t_f	—	0.25	μs

*Indicates JEDEC Registered Data

(1) Pulse Test Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = h_{fe} \cdot f_{test}$.

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



Note: For information on Figures 3 and 6, R_B and R_C were varied to obtain desired test conditions.

FIGURE 3 — TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



1.3

FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – BASE CUT-OFF REGION





2N6282 thru 2N6284 NPN 2N6285 thru 2N6287 PNP

1.3

DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier and low-frequency switching applications.

- High DC Current Gain @ $I_C = 10 \text{ Adc}$ –
 $h_{FE} = 2400 \text{ (Typ)} - 2N6282, 2N6283, 2N6284$
 $= 4000 \text{ (Typ)} - 2N6285, 2N6286, 2N6287$
- Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 60 \text{ Vdc (Min)} - 2N6282, 2N6285$
 $= 80 \text{ Vdc (Min)} - 2N6283, 2N6286$
 $= 100 \text{ Vdc (Min)} - 2N6284, 2N6287$
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

DARLINGTON 20 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60, 80, 100 VOLTS
160 WATTS

*MAXIMUM RATINGS





Rating	Symbol	2N6282 2N6285	2N6283 2N6286	2N6284 2N6287	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current – Continuous Peak	I_C	20 40			Adc
Base Current	I_B	0.5			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	160 0.915			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200			$^\circ\text{C}$

*THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.09	$^\circ\text{C/W}$

* Indicates JEDEC Registered Data.

FIGURE 1 – POWER DERATING



STYLE 1
PIN 1. BASE
2. EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE1-04

NOTES:
1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

**2N6282, 2N6283, 2N6284 NPN,
2N6285, 2N6286, 2N6287 PNP**


***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 0.1 \text{ Adc}$, $I_B = 0$)	$V_{CE(sus)}$	60 80 100	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 50 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	— —	0.5 5.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	2.0	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 10 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 20 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	750 100	18,000 —	—
Collector-Emitter Saturation Voltage ($I_C = 10 \text{ Adc}$, $I_B = 40 \text{ mAdc}$) ($I_C = 20 \text{ Adc}$, $I_B = 200 \text{ mAdc}$)	$V_{CE(sat)}$	— —	2.0 3.0	Vdc
Base-Emitter On Voltage ($I_C = 10 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	$V_{BE(on)}$	—	2.8	Vdc
Base-Emitter Saturation Voltage ($I_C = 20 \text{ Adc}$, $I_B = 200 \text{ mAdc}$)	$V_{BE(sat)}$	—	4.0	Vdc
DYNAMIC CHARACTERISTICS				
Magnitude of Common Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio ($I_C = 10 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	$ h_{fe} $	4.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	— —	400 600	pF
Small-Signal Current Gain ($I_C = 10 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	300	—	—

*Indicates JEDEC Registered Data.


(1) Pulse test: Pulse Width = 300 μs , Duty Cycle = 2%

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




For NPN test circuit reverse diode and voltage polarities.

FIGURE 3 – SWITCHING TIMES



**2N6282, 2N6283, 2N6284 NPN,
2N6285, 2N6286, 2N6287 PNP**

FIGURE 4 – THERMAL RESPONSE



1.3

ACTIVE-REGION SAFE OPERATING AREA

FIGURE 5 – 2N6282, 2N6285




FIGURE 6 – 2N6283, 2N6286





FIGURE 7 – 2N6284, 2N6287



There are two limitations on the power handling ability of a transistor. average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e. the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 5, 6 and 7 is based on $T_{J(pk)} = 200^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 8 – SMALL-SIGNAL CURRENT GAIN





FIGURE 9 – CAPACITANCE



2N6282, 2N6283, 2N6284 NPN,
2N6285, 2N6286, 2N6287 PNP

1.3

NPN
2N6282, 2N6283, 2N6284

PNP
2N6285, 2N6286, 2N6287

FIGURE 10 – DC CURRENT GAIN





FIGURE 11 – COLLECTOR SATURATION REGION







FIGURE 12 – "ON" VOLTAGES





2N6282, 2N6283, 2N6284 NPN,
2N6285, 2N6286, 2N6287 PNP

NPN
2N6282, 2N6283, 2N6284

PNP
2N6285, 2N6286, 2N6287

FIGURE 13 – TEMPERATURE COEFFICIENTS



1.3

FIGURE 14 – COLLECTOR CUTOFF REGION







FIGURE 15 – DARLINGTON SCHEMATIC



2N6294, 2N6295 NPN 2N6296, 2N6297 PNP



1.3


DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier, low-frequency switching and hammer driver applications.

- High DC Current Gain –
hFE = 3000 (Typ) @ IC = 2.0 Adc
- Low Collector-Emitter Saturation Voltage –
VCE(sat) = 2.0 Vdc (Max) @ IC = 2.0 Adc
- Collector-Emitter Sustaining Voltage
VCEO(sus) = 60 Vdc (Min) – 2N6294, 2N6296
= 80 Vdc (Min) – 2N6295, 2N6297
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

4 AMPERES DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

60, 80 VOLTS
50 WATTS





* MAXIMUM RATINGS

Rating	Symbol	2N6294 2N6296	2N6295 2N6297	Unit
Collector-Emitter Voltage	V _{CEO}	60	80	Vdc
Collector-Base Voltage	V _{CB}	60	80	Vdc
Emitter-Base Voltage	V _{EB}	5.0		Vdc
Collector Current – Continuous Peak	I _C	4.0 8.0		Adc
Base Current	I _B	80		mAdc
Total Device Dissipation @ T _C = 25°C Derate above 25°C	P _D	50 0.286		Watts W/°C
Operating and Storage Junction, Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	3.5	°C/W

*Indicates JEDEC Registered Data



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	—	0.360	—
P	—	1.27	—	0.050
Q	3.61	3.86	0.142	0.152
S	—	8.89	—	0.350
T	—	3.68	—	0.145
U	—	15.75	—	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

2N6294, 2N6295 NPN/2N6296, 2N6297 PNP


1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	60 80	— —	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— —	0.5 0.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CB}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	— — — —	0.5 0.5 5.0 5.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	2.0	mAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	750 100	18000 —	—
Collector-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 8.0 \text{ mAdc}$) ($I_C = 4.0 \text{ Adc}$, $I_B = 40 \text{ mAdc}$)	$V_{CE(sat)}$	— —	2.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 4.0 \text{ Adc}$, $I_B = 40 \text{ mAdc}$)	$V_{BE(sat)}$	—	4.0	Vdc
Base-Emitter On Voltage ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	$V_{BE(on)}$	—	2.8	Vdc
DYNAMIC CHARACTERISTICS				
Magnitude of Common Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio ($I_C = 1.5 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	$ h_{fe} $	4.0	—	—
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	— —	120 200	pF
Small-Signal Current Gain ($I_C = 1.5 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	300	—	—


*Indicates JEDEC Registered Data

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT



For NPN test circuit, reverse all polarities.

FIGURE 3 – SWITCHING TIMES



1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_J(pk) = 200$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) \leq 200$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – SMALL-SIGNAL CURRENT GAIN





FIGURE 7 – CAPACITANCE





2N6294, 2N6295 NPN/2N6296, 2N6297 PNP

NPN
2N6294, 2N6295

PNP
2N6296, 2N6297

FIGURE 8 – DC CURRENT GAIN



1.3

FIGURE 9 – COLLECTOR SATURATION REGION







FIGURE 10 – "ON" VOLTAGES



2N6306, 2N6307, 2N6308



1.3

HIGH VOLTAGE NPN SILICON POWER TRANSISTORS

... designed for high voltage inverters, switching regulators and line-operated amplifier applications. Especially well suited for switching power supply applications in associated consumer products.

- High Collector-Base Voltage –
 $V_{CB} = 500 \text{ Vdc} - 2N6306$
 $= 600 \text{ Vdc} - 2N6307$
 $= 700 \text{ Vdc} - 2N6308$
- Excellent DC Current Gain @ $I_C = 3.0 \text{ Adc}$
 $h_{FE} = 15 - 75 - 2N6306, 2N6307$
 $= 12 - 60 - 2N6308$
- Low Collector-Emitter Saturation Voltage @ $I_C = 3.0 \text{ Adc}$
 $V_{CE(sat)} = 0.8 \text{ Vdc (Max)} - 2N6306$
 $= 1.0 \text{ Vdc (Max)} - 2N6307$
 $= 1.5 \text{ Vdc (Max)} - 2N6308$
- Current Gain Bandwidth Product –
 $f_T = 5.0 \text{ MHz (Min)} @ I_C = 0.3 \text{ Adc}$


*MAXIMUM RATINGS

Rating	Symbol	2N6306	2N6307	2N6308	Unit
Collector-Base Voltage	V_{CB}	500	600	700	Vdc
Collector-Emitter Voltage	V_{CEO}	250	300	350	Vdc
Emitter-Base Voltage	V_{EB}	← 8.0 →			Vdc
Collector Current – Continuous Peak	I_C	← 8.0 → ← 16 →			Adc
Base Current	I_B	← 4.0 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 125 → ← 0.714 →			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.4	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.

FIGURE 1 – POWER DERATING



8 AMPERE POWER TRANSISTORS NPN SILICON 250-300-350 VOLTS 125 WATTS



NOTES:

1. DIMENSIONS Q AND V ARE DATUMS.
2. \square IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

$$\phi \pm 0.13 (0.005) (M) T V (M)$$

FOR LEADS:

$$\phi \pm 0.13 (0.005) (M) T V (M) Q (M)$$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—		26.67	
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

2N6306, 2N6307, 2N6308

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 100 mA, I _B = 0)	V _{CE0(sus)}	250 300 350	—	Vdc
Collector Cutoff Current (V _{CE} = Rated V _{CE0} , I _B = 0)	I _{CEO}	—	0.5	mA
Collector Cutoff Current (V _{CE} = 500 Vdc, V _{EB(off)} = 1.5 Vdc) (V _{CE} = 600 Vdc, V _{EB(off)} = 1.5 Vdc) (V _{CE} = 700 Vdc, V _{EB(off)} = 1.5 Vdc) (V _{CE} = 450 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 550 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 150°C) (V _{CE} = 650 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEx}	— — — — —	0.5 0.5 0.5 2.5 2.5	mA
Emitter Cutoff Current (V _{BE} = 8.0 Vdc, I _C = 0)	I _{EBO}	—	1.0	mA
ON CHARACTERISTICS				
DC Current Gain (1) (I _C = 3.0 A, V _{CE} = 5.0 Vdc) (I _C = 8.0 A, V _{CE} = 5.0 Vdc)	h _{FE}	15 12 4 3	75 60 — —	—
Collector-Emitter Saturation Voltage (1) (I _C = 3.0 A, I _B = 0.6 A) (I _C = 8.0 A, I _B = 2.0 A) (I _C = 8.0 A, I _B = 2.67 A)	V _{CE(sat)}	— — —	0.8 1.0 1.5 5.0 5.0	Vdc
Base-Emitter Saturation Voltage (1) (I _C = 8.0 A, I _B = 2.0 A) (I _C = 8.0 A, I _B = 2.67 A)	V _{BE(sat)}	— —	2.3 2.5	Vdc
Base-Emitter On Voltage (1) (I _C = 3.0 A, V _{CE} = 5.0 Vdc)	V _{BE(on)}	—	1.3 1.5	Vdc
Second Breakdown Energy (Figure 2) (I _{C(PK)} = 3.0 A, L = 40 mH, R _{BE} = 3 kΩ, V _{BB2} = 1.5 Vdc)	E _{s/b}	—	180	mJ
DYNAMIC CHARACTERISTICS				
Current Gain - Bandwidth Product (2) (I _C = 0.3 A, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz)	f _T	5.0	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	250	pF
SWITCHING CHARACTERISTICS				
Rise Time (V _{CC} = 125 Vdc, I _C = 3.0 A, I _B = 0.6 A)	t _r	—	0.6	μs
Storage Time (3) (V _{CC} = 125 Vdc, I _C = 3.0 A, I _{B1} = 0.6 A, I _{B2} = 1.5 A) Pulse Width = 25 μs Pulse Width = 5.0 μs	t _s	— —	16 0.8	μs
Fall Time (V _{CC} = 125 Vdc, I _C = 3.0 A, I _{B1} = 0.6 A, I _{B2} = 1.5 A)	t _f	—	0.4	μs


(1) Pulse Test Pulse Width ≤ 300 μs, Duty Cycle = 2.0%

(2) f_T = |h_{FE}| • f_{test}

(3) "On" time is 25 μs t_s decreases with shorter pulse widths, being approximately 50% of the values shown at a 5.0 μs pulse width

*Indicates JEDEC Registered Data

FIGURE 2 - SECOND BREAKDOWN ENERGY TEST CIRCUIT AND WAVEFORMS



1.3

1.3

FIGURE 3 - THERMAL RESPONSE





FIGURE 4 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 4 is based on $T_{J(pk)} = 200^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 3. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 5 - SWITCHING TIMES TEST CIRCUIT




FIGURE 6 - TURN-ON AND TURN-OFF TIMES




FIGURE 7 – DC CURRENT GAIN




FIGURE 8 – COLLECTOR SATURATION REGION




FIGURE 9 – "ON" VOLTAGES




FIGURE 10 – TEMPERATURE COEFFICIENTS




FIGURE 11 – COLLECTOR-CUTOFF REGION





FIGURE 12 – CAPACITANCE



NPN 2N6315 2N6316 PNP 2N6317 2N6318



1.3


COMPLEMENTARY SILICON MEDIUM-POWER TRANSISTORS

... designed for general-purpose power amplifier and switching applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.0$ Vdc (Max) @ $I_C = 4.0$ Adc
- Low Leakage Current – $I_{CEX} = 0.25$ mAdc (Max)
- Excellent DC Current Gain – $h_{FE} = 20$ (Min) @ $I_C = 2.5$ Adc
- High Current Gain – Bandwidth Product – $f_T = 4.0$ MHz @ $I_C = 0.25$ Adc

7.0 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS

60-80 VOLTS
90 WATTS




*MAXIMUM RATINGS

Rating	Symbol	2N6315 2N6317	2N6316 2N6318	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}		5.0	Vdc
Collector Current – Continuous	I_C	7.0		A dc
Peak		15		
Base Current	I_B	2.0		A dc
Total Device Dissipation – $T_C = 25^\circ\text{C}$	P_D	90		Watts
Derate above 25°C		0.515		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

HERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.94	$^\circ\text{C}/\text{W}$

*Indicates JEDEC registered data. Limits and conditions differ on some parameters and re-registration reflecting these changes has been requested. All above values meet or exceed present JEDEC registered data.




STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	–	0.360	–
P	–	1.27	–	0.050
Q	3.61	3.86	0.142	0.152
S	–	8.89	–	0.350
T	–	3.68	–	0.145
U	–	15.75	–	0.620

All JEDEC Dimensions and Notes Apply.

CASE 80-02
TO-66

FIGURE 1 – POWER DERATING



Safe Area Limits are indicated by Figure 13.

NPN 2N6315, 2N6316
PNP 2N6317, 2N6318

***ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)**

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 100 mA _{dc} , I _B = 0)	2N6315, 2N6317 2N6316, 2N6318 V _{CEO(sus)}	60 80	—	V _{dc}	
Collector Cutoff Current (V _{CE} = 30 V _{dc} , I _B = 0)	2N6315, 2N6317 I _{CEO}	—	0.5	mA _{dc}	
(V _{CE} = 40 V _{dc} , I _B = 0)	2N6316, 2N6318	—	0.5		
Collector Cutoff Current (V _{CE} = 60 V _{dc} , V _{BE(off)} = 1.5 V _{dc})	2N6315, 2N6317 I _{CEX}	—	0.25	mA _{dc}	
(V _{CE} = 80 V _{dc} , V _{BE(off)} = 1.5 V _{dc})	2N6316, 2N6318	—	0.25		
(V _{CE} = 60 V _{dc} , V _{BE(off)} = 1.5 V _{dc} , T _C = 150°C)	2N6315, 2N6317	—	2.0		
(V _{CE} = 80 V _{dc} , V _{BE(off)} = 1.5 V _{dc} , T _C = 150°C)	2N6316, 2N6318	—	2.0		
Collector Cutoff Current (V _{CB} = 60 V _{dc} , I _E = 0)	2N6315, 2N6317 I _{CBO}	—	0.25	mA _{dc}	
(V _{CB} = 80 V _{dc} , I _E = 0)	2N6316, 2N6318	—	0.25		
Emitter Cutoff Current (V _{EB} = 5.0 V _{dc} , I _C = 0)	I _{EBO}	—	1.0	mA _{dc}	
ON CHARACTERISTICS					
DC Current Gain (1) (I _C = 0.5 A _{dc} , V _{CE} = 4.0 V _{dc})	h _{FE}	35	—	—	
(I _C = 2.5 A _{dc} , V _{CE} = 4.0 V _{dc})		20	100		
(I _C = 7.0 A _{dc} , V _{CE} = 4.0 V _{dc})		4.0	—		
Collector-Emitter Saturation Voltage (1) (I _C = 4.0 A _{dc} , I _B = 0.4 A _{dc})	V _{CE(sat)}	—	1.0	V _{dc}	
(I _C = 7.0 A _{dc} , I _B = 1.75 A _{dc})		—	2.0		
Base-Emitter Saturation Voltage (1) (I _C = 7.0 A _{dc} , I _B = 1.75 A _{dc})	V _{BE(sat)}	—	2.5	V _{dc}	
Base-Emitter On Voltage (1) (I _C = 2.5 A _{dc} , V _{CE} = 4.0 V _{dc})	V _{BE(on)}	—	1.5	V _{dc}	
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product (2) (I _C = 0.25 A _{dc} , V _{CE} = 10 V _{dc} , f _{test} = 1.0 MHz)	f _T	4.0	—	MHz	
Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f = 1.0 MHz)	C _{ob}	—	300	pF	
(2N6317, 2N6318 2N6315, 2N6316)		—	200		
Small-Signal Current Gain (I _C = 0.5 A _{dc} , V _{CE} = 4.0 V _{dc} , f = 1.0 kHz)	h _{fe}	20	—	—	
SWITCHING CHARACTERISTICS					
Rise Time	(V _{CC} = 30 V _{dc} , I _C = 2.5 A _{dc} , I _{B1} = I _{B2} = 0.25 A _{dc})	t _r	—	0.7	μs
Storage Time		t _s	—	1.0	μs
Fall Time		t _f	—	0.8	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

(2) f_T = |h_{fe}| • f_{test}

NPN 2N6315, 2N6316
PNP 2N6317, 2N6318

1.3

NPN
2N6315 and 2N6316




FIGURE 2 – DC CURRENT GAIN

PNP
2N6317 and 2N6318




FIGURE 3 – COLLECTOR SATURATION REGION








FIGURE 4 – "ON" VOLTAGES



NPN 2N6315, 2N6316
PNP 2N6317, 2N6318


FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – THERMAL RESPONSE



2N6338 thru 2N6341



MOTOROLA


1.3

HIGH-POWER NPN SILICON TRANSISTORS

... designed for use in industrial-military power amplifier and switching circuit applications.

- High Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 100 \text{ Vdc (Min) – 2N6338}$
 $= 120 \text{ Vdc (Min) – 2N6339}$
 $= 140 \text{ Vdc (Min) – 2N6340}$
 $= 150 \text{ Vdc (Min) – 2N6341}$
- High DC Current Gain –
 $h_{FE} = 30-120 @ I_C = 10 \text{ Adc}$
 $= 12 \text{ (Min) @ } I_C = 25 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 10 \text{ Adc}$
- Fast Switching Times @ $I_C = 10 \text{ Adc}$
 $t_r = 0.3 \mu\text{s (Max)}$
 $t_s = 1.0 \mu\text{s (Max)}$
 $t_f = 0.25 \mu\text{s (Max)}$
- Complement to 2N6436–38

**25 AMPERE
POWER TRANSISTORS
NPN SILICON**
**100, 120, 140, 150 VOLTS
200 WATTS**



*MAXIMUM RATINGS



Rating	Symbol	2N6338	2N6339	2N6340	2N6341	Unit
Collector-Base Voltage	V_{CB}	120	140	160	180	Vdc
Collector-Emitter Voltage	V_{CEO}	100	120	140	150	Vdc
Emitter-Base Voltage	V_{EB}	← 6.0 →				Vdc
Collector Current – Continuous	I_C	← 25 →				Adc
Peak		← 50 →				
Base Current	I_B	← 10 →				Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 200 →				Watts
Derate above 25°C		← 1.14 →				Watts/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	$^\circ\text{C/W}$

* Indicates JEDEC Registered Data.

FIGURE 1 – POWER DERATING



STYLE 1
PIN 1. BASE
2. EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04

NOTES:

1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

2N6338 thru 2N6341

1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 50 \text{ mA dc}, I_B = 0$)	2N6338 2N6339 2N6340 2N6341	$V_{CE(sus)}$	100 120 140 150	— — — —	Vdc
Collector Cutoff Current ($V_{CE} = 50 \text{ Vdc}, I_B = 0$) ($V_{CE} = 60 \text{ Vdc}, I_B = 0$) ($V_{CE} = 70 \text{ Vdc}, I_B = 0$) ($V_{CE} = 75 \text{ Vdc}, I_B = 0$)	2N6338 2N6339 2N6340 2N6341	I_{CEO}	— — — —	50 50 50 50	$\mu\text{A dc}$
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CE0}, V_{EB}(\text{off}) = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CE0}, V_{EB}(\text{off}) = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)		I_{CEX}	— —	10 1.0	$\mu\text{A dc}$ mA dc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CB}, I_E = 0$)		I_{CBO}	—	10	$\mu\text{A dc}$
Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}, I_C = 0$)		I_{EBO}	—	100	$\mu\text{A dc}$

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 0.5 \text{ A dc}, V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 10 \text{ A dc}, V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 25 \text{ A dc}, V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	50 30 12	— 120 —	—
Collector-Emitter Saturation Voltage ($I_C = 10 \text{ A dc}, I_B = 1.0 \text{ A dc}$) ($I_C = 25 \text{ A dc}, I_B = 2.5 \text{ A dc}$)	$V_{CE(sat)}$	— —	1.0 1.8	Vdc
Base-Emitter Saturation Voltage ($I_C = 10 \text{ A dc}, I_B = 1.0 \text{ A dc}$) ($I_C = 25 \text{ A dc}, I_B = 2.5 \text{ A dc}$)	$V_{BE(sat)}$	— —	1.8 2.5	Vdc
Base-Emitter On Voltage ($I_C = 10 \text{ A dc}, V_{CE} = 2.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.8	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (2) ($I_C = 1.0 \text{ A dc}, V_{CE} = 10 \text{ Vdc}, f_{\text{test}} = 10 \text{ MHz}$)	f_T	40	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 0.1 \text{ MHz}$)	C_{ob}	—	300	pF

SWITCHING CHARACTERISTICS


Rise Time ($V_{CC} \approx 80 \text{ Vdc}, I_C = 10 \text{ A dc}, I_{B1} = 1.0 \text{ A dc}, V_{BE}(\text{off}) = 6.0 \text{ Vdc}$)	t_r	—	0.3	μs
Storage Time ($V_{CC} \approx 80 \text{ Vdc}, I_C = 10 \text{ A dc}, I_{B1} = I_{B2} = 1.0 \text{ A dc}$)	t_s	—	1.0	μs
Fall Time ($V_{CC} \approx 80 \text{ Vdc}, I_C = 10 \text{ A dc}, I_{B1} = I_{B2} = 1.0 \text{ A dc}$)	t_f	—	0.25	μs

*Indicates JEDEC Registered Data

(1) Pulse Test Pulse Width $< 300 \mu\text{s}$, Duty Cycle $< 2.0\%$


(2) $f_T = h_{FE} \cdot f_{\text{test}}$

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



Note: For information on Figures 3 and 6, R_B and R_C were varied to obtain desired test conditions.

FIGURE 3 — TURN-ON TIME



1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE




HIGH-POWER PNP SILICON TRANSISTORS

... designed for use in industrial-military power amplifier and switching circuit applications.

- High Collector Emitter Sustaining Voltage –
 $V_{CE(sus)} = 80 \text{ Vdc (Min) – 2N6377}$
 $= 100 \text{ Vdc (Min) – 2N6378}$
 $= 120 \text{ Vdc (Min) – 2N6379}$
- High DC Current Gain –
 $h_{FE} = 30-120 @ I_C = 20 \text{ Adc}$
 $= 10 \text{ (Min) } @ I_C = 50 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) } @ I_C = 20 \text{ Adc}$
- Fast Switching Times @ $I_C = 20 \text{ Adc}$
 $t_r = 0.35 \mu\text{s (Max)}$
 $t_s = 0.8 \mu\text{s (Max)}$
 $t_f = 0.25 \mu\text{s (Max)}$
- Complement to 2N6274–77

**50 AMPERE
POWER TRANSISTORS
PNP SILICON
80, 100, 120 VOLTS
250 WATTS**




*** MAXIMUM RATINGS**

Rating	Symbol	2N6377	2N6378	2N6379	Unit
Collector-Base Voltage	V_{CB}	100	120	140	Vdc
Collector-Emitter Voltage	V_{CEO}	80	100	120	Vdc
Emitter-Base Voltage	V_{EB}	← 6.0 →			Vdc
Collector Current – Continuous	I_C	← 50 →			Adc
Collector Current – Peak		← 100 →			Adc
Base Current	I_B	← 20 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 250 →			Watts
Derate above 25°C		← 1.43 →			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_{J,Tstg}$	← -65 to +200 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.7	$^\circ\text{C/W}$

* Indicates JEDEC Registered Data.

FIGURE 1 – POWER DERATING


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01

2N6377 thru 2N6379

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
*OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ⁽¹⁾ ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	$V_{CEO(sus)}$	80 100 120	—	Vdc
Collector Cutoff Current ($V_{CE} = 50 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 70 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — —	50 50 50	μAdc
Collector Cutoff Current ($V_{CE} = 90\%$ Rated V_{CB} , $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 90\%$ Rated V_{CB} , $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	— —	10 1.0	μAdc mAdc
Emitter Cutoff Current ($V_{EB} = 6.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	100	μAdc
*ON CHARACTERISTICS ⁽¹⁾				
DC Current Gain ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 20 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 50 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	50 30 10	— 120 —	—
Collector-Emitter Saturation Voltage ($I_C = 20 \text{ Adc}$, $I_B = 2.0 \text{ Adc}$) ($I_C = 50 \text{ Adc}$, $I_B = 10 \text{ Adc}$)	$V_{CE(sat)}$	— —	1.2 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 20 \text{ Adc}$, $I_B = 2.0 \text{ Adc}$) ($I_C = 50 \text{ Adc}$, $I_B = 10 \text{ Adc}$)	$V_{BE(sat)}$	— —	1.8 3.5	Vdc
DYNAMIC CHARACTERISTICS				
*Current-Gain — Bandwidth Product ⁽²⁾ ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 10 \text{ MHz}$)	f_T	30	—	MHz
*Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	—	1500	pF
*SWITCHING CHARACTERISTICS (Figure 2)				
Rise Time	($V_{CC} = 80 \text{ Vdc}$, $I_C = 20 \text{ Adc}$, $I_{B1} = I_{B2} = 2.0 \text{ Adc}$)	t_r	—	0.35 μs
Storage Time		t_s	—	0.80 μs
Fall Time		t_f	—	0.25 μs

* Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2.0%.

(2) $f_T = |h_{fe}| \bullet f_{test}$

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT



Note. For information on Figures 3 & 6, R_B and R_C were varied to obtain desired test conditions.

FIGURE 3 — TURN ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



1.3

FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – BASE CUTOFF REGION





MOTOROLA

NPN **PNP**
2N6383 **2N6648**
2N6384 **2N6649**
2N6385 **2N6650**

1.3

**COMPLEMENTARY SILICON POWER
DARLINGTON TRANSISTORS**

... monolithic complementary silicon Darlington transistors designed for low and medium frequency power applications such as power switching, audio amplifiers, hammer drivers, and shunt and series regulators.

- High Gain Darlington Performance
- True Complementary Specifications

**15 AMPERE PEAK
COMPLEMENTARY
SILICON POWER
DARLINGTON TRANSISTORS**

**40-60-80 VOLTS
100 WATTS**

***MAXIMUM RATINGS**

Rating	Symbol	2N6383 2N6648	2N6384 2N6649	2N6385 2N6650	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	40	60	80	Vdc
Collector-Emitter Voltage	V_{CEX}	40	60	80	Vdc
Collector-Emitter Voltage	V_{CBO}	40	60	80	Vdc
Emitter Base Voltage	V_{EBO}	← 5.0 →			Vdc
Collector Current — Continuous	I_C	← 10 →			Adc
Peak (1)**	I_{CM}	← 15 →			Adc
Base Current — Continuous	I_B	← 0.25 →			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ (2) Derate above 25°C	P_D	← 100 →			Watts
		← 0.571 →			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range (2)	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta/JC}$	1.75	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/32" from Case for 5 Seconds	T_L	235	$^\circ\text{C}$

* Indicates JEDEC Registered Data.

** Not JEDEC Registered.

(1) Pulse Width = 50 ms, Duty Cycle \leq 10%.


(2) Exceeds JEDEC Registration for 2N6648, 2N6649, 2N6650.
JEDEC Registration gives $P_D = 70 \text{ W}$, $T_J = 150^\circ\text{C}$.



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case
CASE 11-01
(TO-3)



2N6383, 2N6384, 2N6385, NPN, 2N6648, 2N6649, 2N6650, PNP

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

*Collector-Emitter Sustaining Voltage (1) (I _C = 200 mA, I _B = 0)	2N6383, 2N6648 2N6384, 2N6649 2N6385, 2N6650	V _{CEO(sus)}	40 60 80	— — —	V _{dc}
Collector Cutoff Current (V _{CE} = Rated Value)		I _{CEO}	—	1.0	mA _{dc}
*Collector Cutoff Current (V _{CE} = Rated V _{CEO(sus)} Value, V _{BE(off)} = 1.5 V _{dc}) (V _{CE} = Rated V _{CEO(sus)} Value, V _{BE(off)} = 1.5 V _{dc} , T _C = 150°C)		I _{CEV}	— —	0.3 3.0	mA _{dc}
*Emitter Cutoff Current (V _{EB} = 5.0 V _{dc} , I _C = 0)		I _{EBO}	—	10	mA _{dc}
Collector-Emitter Sustaining Voltage (1) (R _{BE} = 100 Ω, I _C = 200 mA)	2N6383, 2N6648 2N6384, 2N6649 2N6385, 2N6650	V _{CER(sus)}	40 60 80	— — —	V _{dc}
Collector-Emitter Sustaining Voltage (1) (V _{BE(off)} = 1.5 V, I _C = 200 mA)	2N6383, 2N6648 2N6384, 2N6649 2N6385, 2N6650	V _{CEV(sus)}	40 60 80	— — —	V _{dc}

ON CHARACTERISTICS (1)

*DC Current Gain (I _C = 5.0 A _{dc} , V _{CE} = 3.0 V _{dc}) (I _C = 10 A _{dc} , V _{CE} = 3.0 V _{dc})		h _{FE}	1000 100	20,000 —	—
*Collector-Emitter Saturation Voltage (I _C = 5.0 A _{dc} , I _B = 0.01 A _{dc}) (I _C = 10 A _{dc} , I _B = 0.1 A _{dc})		V _{CE(sat)}	— —	2.0 3.0	V _{dc}
*Base-Emitter On Voltage (I _C = 5.0 A _{dc} , V _{CE} = 3.0 V _{dc}) (I _C = 10 A _{dc} , V _{CE} = 3.0 V _{dc})		V _{BE(on)}	— —	2.8 4.5	V _{dc}
Diode Forward Voltage (I _F = 10 A _{dc})		V _F	—	4.0	V _{dc}

*DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f _{test} = 1.0 MHz)		C _{ob}	—	200	pF
*Magnitude of Common-Emitter Small-Signal Short-Circuit Current Transfer Ratio (I _C = 1.0 A _{dc} , V _{CE} = 5.0 V _{dc} , f = 1.0 MHz)		h _{fe}	20	—	—
Common Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio (I _C = 1.0 A _{dc} , V _{CE} = 5.0 V _{dc} , f = 1.0 kHz)		h _{fe}	1000	—	—

SECOND BREAKDOWN

Second Breakdown Collector Current with Base-Forward Biased	I _{S/B}	See Figures 8 and 9		
Second Breakdown Energy with Base Reverse-Biased (L = 12 mH, R _{BE} = 100 Ω, V _{BE(off)} = 1.5 V _{dc} , I _C = 4.5 A _{dc})	E _{s/b}	120	—	mJ

(1) Pulse Test: Pulse Width = 300 μs, Duty Cycle ≤ 2%.

* Indicates JEDEC Registered Data.

2N6383, 2N6384, 2N6385, NPN, 2N6648, 2N6649, 2N6650, PNP

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - COLLECTOR SATURATION REGION




FIGURE 3 - COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 - BASE-EMITTER VOLTAGE




FIGURE 5 - SWITCHING TIME TEST CIRCUIT (Shown for NPN)






FIGURE 6 - SWITCHING TIMES



1.3

FIGURE 7 - THERMAL RESPONSE



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 8 is based on $T_C = 25^\circ C$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated

for temperature.

$T_J(pk)$ may be calculated from the data in Figure 7. At high case temperatures, see Figure 9, thermal limitations will reduce the current that can be handled to values less than the limitations imposed by second breakdown. Second breakdown limitations do derate the same as thermal limitations. Allowable current at the voltages shown on Figure 8 may be found at any case temperature by derating linearly to $200^\circ C$.

FORWARD BIASED SAFE OPERATING AREA

FIGURE 8 - $T_C = 25^\circ C$




FIGURE 9 - $T_C = 100^\circ C$





FIGURE 10 - CE DIODE CHARACTERISTICS





MOTOROLA

**2N6386
2N6387
2N6388**

1.3


**PLASTIC MEDIUM-POWER
SILICON TRANSISTORS**

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –
 $h_{FE} = 2500$ (Typ) @ $I_C = 4.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 100 mAdc
 $V_{CE(sus)} = 40$ Vdc (Min) – 2N6386
 $= 60$ Vdc (Min) – 2N6387
 $= 80$ Vdc (Min) – 2N6388
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 2.0$ Vdc (Max) @ $I_C = 3.0$ Adc – 2N6386
 $= 2.0$ Vdc (Max) @ $I_C = 5.0$ Adc – 2N6387, 2N6388
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB Compact Package
- TO-66 Leadform Also Available

**DARLINGTON
8 AND 10 AMPERE
NPN SILICON
POWER TRANSISTORS**

**40-60-80 VOLTS
65 WATTS**





***MAXIMUM RATINGS**

Rating	Symbol	2N6386	2N6387	2N6388	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous Peak	I_C	8.0 15	10 15	10 15	Adc
Base Current	I_B	← 250 →			mAdc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	← 65 →			Watts W/ $^\circ C$
Total Power Dissipation @ $T_A = 25^\circ C$ Derate above $25^\circ C$	P_D	← 0.016 →			Watts W/ $^\circ C$
Operating and Storage Junction, Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ C$

THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.92	$^\circ C/W$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ C/W$



STYLE 1
 PIN 1 BASE
 2 COLLECTOR
 3 EMITTER
 4 COLLECTOR

NOTES
 1 DIMENSION H APPLIES TO ALL LEADS
 2 DIMENSION L APPLIES TO LEADS 1 AND 3

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02
TO-220AB

2N6386 2N6387 2N6388 NPN

1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	40 60 80	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 80 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 60 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 40 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 125^\circ\text{C}$) ($V_{CE} = 60 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 125^\circ\text{C}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 125^\circ\text{C}$)	I_{CEX}	— — — — — —	300 300 300 3.0 3.0 3.0	μAdc mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	5.0	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 8.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 10 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	1000 1000 100 100	20000 20000 — —	—
Collector-Emitter Saturation Voltage ($I_C = 3.0 \text{ Adc}$, $I_B = 0.006 \text{ Adc}$) ($I_C = 5.0 \text{ Adc}$, $I_B = 0.01 \text{ Adc}$) ($I_C = 8.0 \text{ Adc}$, $I_B = 0.08 \text{ Adc}$) ($I_C = 10 \text{ Adc}$, $I_B = 0.1 \text{ Adc}$)	$V_{CE(sat)}$	— — — —	2.0 2.0 3.0 3.0	Vdc
Base-Emitter On Voltage ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 8.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 10 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	$V_{BE(on)}$	— — — —	2.8 2.8 4.5 4.5	Vdc
DYNAMIC CHARACTERISTICS				
Small-Signal Current Gain ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f_{test} = 1.0 \text{ MHz}$)	$ h_{fe} $	20	—	—
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{ob}	—	200	pF
Small-Signal Current Gain ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	1000	—	—

* Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




FIGURE 3 – SWITCHING TIMES




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown

FIGURE 6 – SMALL-SIGNAL CURRENT GAIN





FIGURE 7 – CAPACITANCE



1.3

FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – DARLINGTON SCHEMATIC






HIGH-POWER PNP SILICON TRANSISTORS

...designed for use in industrial-military power amplifier and switching circuit applications.

- High Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 80 \text{ Vdc (Min) – 2N6436}$
 $= 100 \text{ Vdc (Min) – 2N6437}$
 $= 120 \text{ Vdc (Min) – 2N6438}$
- High DC Current Gain –
 $h_{FE} = 20-80 @ I_C = 10 \text{ Adc}$
 $= 12 \text{ (Min) } @ I_C = 25 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) } @ I_C = 10 \text{ Adc}$
- Fast Switching Times @ $I_C = 10 \text{ Adc}$
 $t_r = 0.3 \mu\text{s (Max)}$
 $t_s = 1.0 \mu\text{s (Max)}$
 $t_f = 0.25 \mu\text{s (Max)}$
- Complement to NPN 2N6338 thru 2N6341

25 AMPERE
POWER TRANSISTORS
PNP SILICON

80, 100, 120 VOLTS
200 WATTS





***MAXIMUM RATINGS**

Rating	Symbol	2N6436	2N6437	2N6438	Unit
Collector-Base Voltage	V_{CB}	100	120	140	Vdc
Collector-Emitter Voltage	V_{CEO}	80	100	120	Vdc
Emitter-Base Voltage	V_{EB}	← 6.0 →			Vdc
Collector Current – Continuous	I_C	← 25 →			Adc
Peak		← 50 →			
Base Current	I_B	← 10 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 200 →			Watts
Derate above 25°C		← 1.14 →			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.875	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.



STYLE 1
 PIN 1. BASE
 2. EMITTER
 CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE1-04

NOTES:
 1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

2N6436, 2N6437, 2N6438


*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 50 mA, I _B = 0)	V _{CEO(sus)}	80 100 120	—	Vdc
Collector Cutoff Current (V _{CE} = 40 Vdc, I _B = 0) (V _{CE} = 50 Vdc, I _B = 0) (V _{CE} = 60 Vdc, I _B = 0)	I _{CEO}	— — —	50 50 50	μA
Collector Cutoff Current (V _{CE} = 90 Vdc, V _{BE(off)} = -1.5 Vdc) (V _{CE} = 110 Vdc, V _{BE(off)} = -1.5 Vdc) (V _{CE} = 130 Vdc, V _{BE(off)} = -1.5 Vdc) (V _{CE} = 80 Vdc, V _{BE(off)} = -1.5 Vdc, T _C = 150°C) (V _{CE} = 100 Vdc, V _{BE(off)} = -1.5 Vdc, T _C = 150°C) (V _{CE} = 120 Vdc, V _{BE(off)} = -1.5 Vdc, T _C = 150°C)	I _{CEX}	— — — — —	10 10 10 1.0 1.0	μA mA
Collector Cutoff Current (V _{CB} = 100 Vdc, I _E = 0) (V _{CB} = 120 Vdc, I _E = 0) (V _{CB} = 140 Vdc, I _E = 0)	I _{CB0}	— — —	10 10 10	μA
Emitter Cutoff Current (V _{EB} = 6.0 Vdc, I _C = 0)	I _{EBO}	—	100	μA
ON CHARACTERISTICS				
DC Current Gain (1) (I _C = 0.5 A, V _{CE} = 2.0 Vdc) (I _C = 10 A, V _{CE} = 2.0 Vdc) (I _C = 25 A, V _{CE} = 2.0 Vdc)	h _{FE}	30 20 12	— 80 —	—
Collector-Emitter Saturation Voltage (1) (I _C = 10 A, I _B = 1.0 A) (I _C = 25 A, I _B = 2.5 A)	V _{CE(sat)}	— —	1.0 1.8	Vdc
Base-Emitter Saturation Voltage (1) (I _C = 10 A, I _B = 1.0 A) (I _C = 25 A, I _B = 2.5 A)	V _{BE(sat)}	— —	1.8 2.5	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product (I _C = 1.0 A, V _{CE} = 10 Vdc, f _{test} = 10 MHz)	f _T	40	—	MHz
Output Capacitance (V _{CE} = 10 Vdc, I _E = 0, f = 100 kHz)	C _{ob}	—	700	pF
SWITCHING CHARACTERISTICS				
Rise Time (V _{CC} = 80 Vdc, I _C = 10 A, V _{BE(off)} = 6.0 Vdc, I _{B1} = 1.0 A)	t _r	—	0.3	μs
Storage (V _{CC} = 80 Vdc, I _C = 10 A, V _{BE(off)} = 6.0 Vdc, I _{B1} = I _{B2} = 1.0 A)	t _s	—	1.0	μs
Fall Time (V _{CC} = 80 Vdc, I _C = 10 A, V _{BE(off)} = 6.0 Vdc, I _{B1} = I _{B2} = 1.0 A)	t _f	—	0.25	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width ≤ 300 μs; Duty Cycle ≤ 2.0%.

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



Note: For information on Figures 3 and 6, R_B and R_C were varied to obtain desired test conditions.

FIGURE 3 – TURN-ON TIME






FIGURE 4 - THERMAL RESPONSE



1.3

FIGURE 5 - ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor. average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on $T_{J(pk)} = 200^{\circ}C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^{\circ}C$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE



1.3

FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGE




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – BASE CUT-OFF REGION





MOTOROLA

2N6486 2N6487 2N6488 NPN
2N6489 2N6490 2N6491 PNP

1.3


COMPLEMENTARY SILICON PLASTIC POWER TRANSISTORS

... designed for use in general-purpose amplifier and switching applications.

- DC Current Gain Specified to 15 Amperes
 $h_{FE} = 20-150 @ I_C = 5.0 \text{ Adc}$
 $= 5.0 (\text{Min}) @ I_C = 15 \text{ Adc}$
- Collector-Emitter Sustaining Voltage –
 $V_{CEO (\text{sus})} = 40 \text{ Vdc (Min) - 2N6486, 2N6489}$
 $= 60 \text{ Vdc (Min) - 2N6487, 2N6490}$
 $= 80 \text{ Vdc (Min) - 2N6488, 2N6491}$
- High Current Gain – Bandwidth Product
 $f_T = 5.0 \text{ MHz (Min) @ } I_C = 1.0 \text{ Adc}$
- TO-220AB Compact Package
- TO-66 Leadform Also Available

15 AMPERE
COMPLEMENTARY SILICON
POWER TRANSISTORS

40-60-80 VOLTS
75 WATTS





***MAXIMUM RATINGS**

Rating	Symbol	2N6486 2N6489	2N6487 2N6490	2N6488 2N6491	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	50	70	90	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current – Continuous	I_C	15			A dc
Base Current	I_B	5.0			A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	75			Watts W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.8			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	70	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data



STYLE 1
 PIN 1. BASE
 PIN 2. COLLECTOR
 PIN 3. EMITTER
 PIN 4. COLLECTOR

NOTES
 1. DIMENSION H APPLIES TO ALL LEADS
 2. DIMENSION L APPLIES TO LEADS 1 AND 3

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.80	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02
 TO-220AB

2N6486 2N6487 2N6488 NPN
2N6489 2N6490 2N6491 PNP

1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)


Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mAdc}$, $I_B = 0$)	$V_{CEO(sus)}$	2N6486, 2N6489 2N6487, 2N6490	40 60	— —	Vdc
		2N6488, 2N6491	80	—	
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mAdc}$, $V_{BE} = 1.5 \text{ Vdc}$)		V_{CEX}	2N6486, 2N6489 2N6487, 2N6490	50 70	
	2N6488, 2N6491		90	—	
Collector Cutoff Current ($V_{CE} = 20 \text{ Vdc}$, $I_B = 0$)	I_{CEO}		2N6486, 2N6489	—	1.0
($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$)		2N6487, 2N6490	—	1.0	
($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)		2N6488, 2N6491	—	1.0	
Collector Cutoff Current ($V_{CE} = 45 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$)	I_{CEX}	2N6486, 2N6489	—	500	μAdc
($V_{CE} = 65 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$)		2N6487, 2N6490	—	500	
($V_{CE} = 85 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$)		2N6488, 2N6491	—	500	
($V_{CE} = 40 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)		2N6486, 2N6489	—	5.0	mAdc
($V_{CE} = 60 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)		2N6487, 2N6490	—	5.0	
($V_{CE} = 80 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)		2N6488, 2N6491	—	5.0	
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mAdc	
ON CHARACTERISTICS					
DC Current Gain ($I_C = 5.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 15 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	—	20	150	—
		—	5.0	—	
Collector-Emitter Saturation Voltage ($I_C = 5.0 \text{ Adc}$, $I_B = 0.5 \text{ Adc}$) ($I_C = 15 \text{ Adc}$, $I_B = 5.0 \text{ Adc}$)	$V_{CE(sat)}$	—	—	1.3	Vdc
		—	—	3.5	
Base-Emitter On Voltage ($I_C = 5.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 15 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	—	—	1.3	Vdc
		—	—	3.5	
DYNAMIC CHARACTERISTICS					
Current Gain – Bandwidth Product (2) ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f_{test} = 1.0 \text{ MHz}$)	f_T	—	5.0	—	MHz
Small-Signal Current Gain ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)	h_{fe}	—	25	—	—

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.


(2) $f_T = |h_{fe}| \cdot f_{test}$.

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



D1 must be fast recovery type, e.g.:
 MBD5300 used above $I_B \approx 100 \text{ mA}$
 MSD6100 used below $I_B \approx 100 \text{ mA}$

FIGURE 3 – TURN-ON TIME



2N6486 2N6487 2N6488 NPN
 2N6489 2N6490 2N6491 PNP





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor. average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{j(pk)} = 150^{\circ}C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{j(pk)} \leq 150^{\circ}C$. $T_{j(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCES



2N6486 2N6487 2N6488 NPN
 2N6489 2N6490 2N6491 PNP

1.3

NPN
 2N6486, 2N6487, 2N6488




FIGURE 8 - DC CURRENT GAIN

PNP
 2N6489, 2N6490, 2N6491




FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES





MOTOROLA

**2N6497
2N6498
2N6499**

1.3



HIGH VOLTAGE NPN SILICON POWER TRANSISTORS

... designed for high voltage inverters, switching regulators and line-operated amplifier applications. Especially well suited for switching power supply applications.

- High Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 250 \text{ Vdc (Min) – 2N6497}$
 $= 300 \text{ Vdc (Min) – 2N6498}$
 $= 350 \text{ Vdc (Min) – 2N6499}$
- Excellent DC Current Gain –
 $h_{FE} = 10 – 75 @ I_C = 2.5 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage @ $I_C = 2.5 \text{ Adc}$ –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) – 2N6497}$
 $= 1.25 \text{ Vdc (Max) – 2N6498}$
 $= 1.5 \text{ Vdc (Max) – 2N6499}$

**5 AMPERE
POWER TRANSISTORS**

**NPN SILICON
250, 300, 350 VOLTS
80 WATTS**



STYLE 1
PIN 1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02
T0-220AB

*MAXIMUM RATINGS					
Rating	Symbol	2N6497	2N6498	2N6499	Unit
Collector-Emitter Voltage	V_{CEO}	250	300	350	Vdc
Collector-Base Voltage	V_{CB}	350	400	450	Vdc
Emitter-Base Voltage	V_{EB}	← 6.0 →			Vdc
Collector Current – Continuous	I_C	← 5.0 →			A dc
– Peak		← 10 →			
Base Current	I_B	← 2.0 →			A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 80 →			Watts
Derate above 25°C		← 0.64 →			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS			
Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (1) ($I_C = 25 \text{ mAdc}, I_B = 0$)	2N6497 2N6498 2N6499	$V_{CE(sus)}$	250 300 350	— — —	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 350 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 400 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 450 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 175 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 100^\circ\text{C}$) ($V_{CE} = 200 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 100^\circ\text{C}$) ($V_{CE} = 225 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 100^\circ\text{C}$)	2N6497 2N6498 2N6499 2N6497 2N6498 2N6499	I_{CEX}	— — — — — —	— — — — — —	1.0 1.0 1.0 10 10 10	mAdc
Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}, I_C = 0$)		I_{EBO}	—	—	1.0	mAdc
ON CHARACTERISTICS (1)						
DC Current Gain ($I_C = 2.5 \text{ Adc}, V_{CE} = 10 \text{ Vdc}$) ($I_C = 5.0 \text{ Adc}, V_{CE} = 10 \text{ Vdc}$)		h_{FE}	10 3.0	— —	75 —	—
Collector-Emitter Saturation Voltage ($I_C = 2.5 \text{ Adc}, I_B = 500 \text{ mAdc}$) ($I_C = 5.0 \text{ Adc}, I_B = 2.0 \text{ Adc}$)	2N6497 2N6498 2N6499 All Devices	$V_{CE(sat)}$	— — — —	— — — —	1.0 1.25 1.5 5.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.5 \text{ Adc}, I_B = 500 \text{ mAdc}$) ($I_C = 5.0 \text{ Adc}, I_B = 2.0 \text{ Adc}$)		$V_{BE(sat)}$	— —	— —	1.5 2.5	Vdc
DYNAMIC CHARACTERISTICS						
Current-Gain-Bandwidth Product ($I_C = 250 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$)		f_T	5.0	—	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)		C_{Ob}	—	—	150	pF
SWITCHING CHARACTERISTICS						
Rise Time ($V_{CC} = 125 \text{ Vdc}, I_C = 2.5 \text{ Adc}, I_{B1} = 0.5 \text{ Adc}$)		t_r	—	0.4	1.0	μs
Storage Time ($V_{CC} = 125 \text{ Vdc}, I_C = 2.5 \text{ Adc}, V_{BE} = 5.0 \text{ Vdc}, I_{B1} = I_{B2} = 0.5 \text{ Adc}$)		t_s	—	1.4	2.5	μs
Fall Time ($V_{CC} = 125 \text{ Vdc}, I_C = 2.5 \text{ Adc}, I_{B1} = I_{B2} = 0.5 \text{ Adc}$)		t_f	—	0.45	1.0	μs

*Indicates JEDEC Registered Data.
(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 1 – SWITCHING TIME TEST CIRCUIT




FIGURE 2 – TURN-ON TIME




FIGURE 3 - THERMAL RESPONSE





FIGURE 4 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 4 is based on T_C = 25°C; T_{J(pk)} is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 150°C. T_{J(pk)} may be calculated from the data in Figure 3. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 4 may be found at any case temperature by using the appropriate curve on Figure 6.

FIGURE 5 - TURN-OFF TIME





FIGURE 6 - POWER DERATING



1.3

FIGURE 7 – DC CURRENT GAIN




FIGURE 8 – COLLECTOR SATURATION REGION




FIGURE 9 – "ON" VOLTAGES




FIGURE 10 – TEMPERATURE COEFFICIENTS




FIGURE 11 – COLLECTOR CUTOFF REGION





FIGURE 12 – CAPACITANCE





MOTOROLA

2N6542
2N6543

1.3

Designers Data Sheet


SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS

These devices are designed for high-voltage, high-speed, power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 volt line operated SWITCHMODE applications such as:

- Switching Regulators
- PWM Inverters and Motor Controls
- Solenoid and Relay Drivers
- Deflection Circuits

Specification Features –

- High Temperature Performance Specified for:
 - Reversed Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents





5 AMPERE
NPN SILICON
POWER TRANSISTORS
300 and 400 VOLTS
100 WATTS

Designer's Data for
"Worst Case" Conditions


The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.

2N6542
2N6543




STYLE 1
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

- NOTES:
1. DIMENSIONS Q AND V ARE DATUMS
 2. \square IS SEATING PLANE AND DATUM.
 3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:



FOR LEADS



4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	38.37	—	1.550
B	—	21.08	—	0.830
C	8.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.48	BSC	0.215	BSC
J	16.89	BSC	0.665	BSC
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.87	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05
TO-204AA

*MAXIMUM RATINGS				
Rating	Symbol	2N6542	2N6543	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	300	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	350	450	Vdc
Collector-Emitter Voltage	V_{CEV}	650	850	Vdc
Emitter Base Voltage	V_{EB}	8.0		Vdc
Collector Current – Continuous	I_C	5.0		Adc
– Peak (1)	I_{CM}	10		
Base Current – Continuous	I_B	5.0		Adc
– Peak (1)	I_{BM}	10		
Emitter Current – Continuous	I_E	10		Adc
– Peak (1)	I_{EM}	20		
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	100		Watts
Derate above $25^\circ C$		57.2		
@ $T_C = 100^\circ C$		0.57		W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	$^\circ C/W$
Maximum Lead Temperature for Soldering	T_L	275	$^\circ C$
Purposes: 1/8" from Case for 5 Seconds			

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.

1.3

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 2) (I _C = 100 mA, I _B = 0)	MJ4400 MJ4401	V _{CEO(sus)}	300 400	— —	V _{dc}
Collector-Emitter Sustaining Voltage (Table 2, Figure 12) (I _C = 2.6 A, V _{clamp} = Rated V _{CEX} , T _C = 100°C)	MJ4400 MJ4401	V _{CEX(sus)}	350 450	— —	V _{dc}
(I _C = 5.0 A _{dc} , V _{clamp} = Rated V _{CEO} - 100 V, T _C = 100°C)	MJ4400 MJ4401		200 300	— —	
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 V _{dcl}) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 V _{dc} , T _C = 100°C)		I _{CEV}	— —	0.5 3.0	mA _{dc}
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)		I _{CER}	—	3.0	mA _{dc}
Emitter Cutoff Current (V _{EB} = 8.0 V _{dc} , I _C = 0)		I _{EBO}	—	1.0	mA _{dc}

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased t = 1.0 s (non-repetitive) (V _{CE} = 100 V _{dc})	I _{S/b}	0.2	—	A _{dc}
Clamped Inductive SOA with base reverse biased	RBSOA	(See Figure 12)		

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 1.5 A _{dc} , V _{CE} = 2.0 V _{dcl}) (I _C = 3.0 A _{dc} , V _{CE} = 2.0 V _{dcl})	h _{FE}	12 7.0	60 35	—
Collector-Emitter Saturation Voltage (I _C = 3.0 A _{dc} , I _B = 0.6 A _{dc}) (I _C = 5.0 A _{dc} , I _B = 1.0 A _{dc}) (I _C = 3.0 A _{dc} , I _B = 0.6 A _{dc} , T _C = 100°C)	V _{CE(sat)}	— — —	1.0 5.0 2.0	V _{dc}
Base-Emitter Saturation Voltage (I _C = 3.0 A _{dc} , I _B = 0.6 A _{dc}) (I _C = 3.0 A _{dc} , I _B = 0.6 A _{dc} , T _C = 100°C)	V _{BE(sat)}	— —	1.4 1.4	V _{dc}

DYNAMIC CHARACTERISTICS

Current-Gain -- Bandwidth Product (I _C = 200 mA _{dc} , V _{CE} = 10 V _{dc} , f _{test} = 1.0 MHz)	f _T	6.0	28	MHz
Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f _{test} = 1.0 MHz)	C _{ob}	50	200	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 2)					
Delay Time	(V _{CC} = 250 V _{dc} , I _C = 3.0 A, I _{B1} = I _{B2} = 0.6 A, t _p = 100 μs, Duty Cycle ≤ 2.0%)	t _d	—	0.05	μs
Rise Time		t _r	—	0.7	μs
Storage Time		t _s	—	4.0	μs
Fall Time		t _f	—	0.8	μs
Inductive Load, Clamped (Table 2)					
Storage Time	(I _C = 3.0 A(pk), V _{clamp} = Rated V _{CEX} , I _{B1} = 0.6 A, V _{BE(off)} = 5.0 V _{dc} , T _C = 100°C)	t _{sv}	—	4.0	μs
Crossover Time		t _c	0.6	—	μs
Fall Time	(I _C = 3.0 A(pk), V _{clamp} = Rated V _{CEX} , I _{B1} = 0.6 A, V _{BE(off)} = 5.0 V _{dc} , T _C = 25°C)	t _{fi}	—	0.8	μs
Storage Time		t _{sv}	0.8	—	μs
Crossover Time		t _c	0.3	—	μs
Fall Time	t _{fi}	0.2	—	μs	

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300 μs, Duty Cycle ≤ 2%.

DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – "ON" VOLTAGE




FIGURE 4 – TEMPERATURE COEFFICIENTS




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – CAPACITANCE



1.3

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS




TABLE 1 – INDUCTIVE SWITCHING PERFORMANCE

IC (A)	TC (°C)	tsv (μs)	trv (μs)	trf (μs)	tti (μs)	tc (μs)
1.0	25	0.70	0.22	0.21	0.23	0.66
	100	1.20	0.37	0.19	0.39	0.95
3.0	25	1.10	0.09	0.12	0.08	0.29
	100	1.60	0.42	0.19	0.40	1.01
5.0	25	1.10	0.16	0.19	0.11	0.46
	100	1.70	0.45	0.37	0.26	1.08

Note: All Data Recorded in the Inductive Switching Circuit Shown in Table 2.

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- tsv = Voltage Storage Time, 90% IB1 to 10% Vclamp
- trv = Voltage Rise Time, 10–90% Vclamp
- trf = Current Fall Time, 90–10% IC
- tti = Current Tail, 10–2% IC
- tc = Crossover Time, 10% Vclamp to 10% IC

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME




TABLE 2 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	V _{CE0} (sus)	V _{CEX} (sus) AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain I_C = 100 mA</p>	<p>Set +V_{in} to Obtain a Forced h_{FE} = 5 and Adjust PW to Attain Specified Peak I_C. Duty Cycle < 3% f = 1 kHz</p> <p>Q1 2N6408 Q3 2N5875 Q2 2N6406 Q4 2N5877 Diodes 1N4933</p>	 <p>I_C = 3A PW ≈ 100 μs t_r < 5 ns t_f < 50 ns Duty Cycle < 2%</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{clamp} (Unclamped)</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V</p> <p>V_{clamp} = Rated V_{CEX} Value</p>	<p>V_{CC} = 250 V R_L = 83 Ω D1 = 1N5820 or Equiv. R_B = 20 Ω</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope Tektronics 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 


FIGURE 10 – THERMAL RESPONSE



1.3

The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

SAFE OPERATING AREA INFORMATION




FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 11 is based on TC = 25°C; TJ(pk) is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when TC ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

TJ(pk) may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete RBSOA characteristics.





Designers Data Sheet


SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The 2N6544 and 2N6545 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for 115 and 220 volt line operated switch-mode applications such as:

- Switching Regulators
- PWM Inverters and Motor Controls
- Solenoid and Relay Drivers
- Deflection Circuits

Specification Features —

- High Temperature Performance Specified for:
- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



*MAXIMUM RATINGS

Rating	Symbol	2N6544	2N6545	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	300	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	350	450	Vdc
Collector-Emitter Voltage	V_{CEV}	650	850	Vdc
Emitter Base Voltage	V_{EB}	9.0		Vdc
Collector Current — Continuous	I_C	8.0		Adc
— Peak (1)	I_{CM}	16		
Base Current — Continuous	I_B	8.0		Adc
— Peak (1)	I_{BM}	16		
Emitter Current — Continuous	I_E	16		Adc
— Peak (1)	I_{EM}	32		
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	125		Watts
@ $T_C = 100^\circ C$		71.5		
Derate above $25^\circ C$		0.714		W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.4	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ C$


*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.


8 AMPERE NPN SILICON POWER TRANSISTORS 300 and 400 VOLTS 125 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



STYLE 1
PIN 1 BASE
2 EMITTER
CASE COLLECTOR



NOTES

1. DIMENSIONS Q AND V ARE DATUMS
2. [Symbol] IS SEATING PLANE AND DATUM
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE D
 $\pm \text{Ø } 13 (0.005) \text{ (M)} \text{ T V } \text{ (M)}$
4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.87	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05
TO-204AA

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (I _C = 100 mA, I _B = 0)	V _{CEO(sus)}	300 400	— —	Vdc	
Collector-Emitter Sustaining Voltage (I _C = 4.5 A, V _{clamp} = Rated V _{CEX} , T _C = 100°C)	V _{CEX(sus)}	350 450	— —	Vdc	
(I _C = 8.0 A, V _{clamp} = Rated V _{CEO} - 100 V, T _C = 100°C)		200 300	— —		
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)	I _{CEV}	— —	0.5 2.5	mAdc	
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)	I _{CER}	—	3.0	mAdc	
Emitter Cutoff Current (V _{EB} = 9.0 Vdc, I _C = 0)	I _{EBO}	—	1.0	mAdc	
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased t = 1.0 s (non-repetitive) (V _{CE} = 100 Vdc)	I _{S/b}	0.2	—	A dc	
ON CHARACTERISTICS (1)					
DC Current Gain (I _C = 2.5 Adc, V _{CE} = 3.0 Vdc) (I _C = 5.0 Adc, V _{CE} = 3.0 Vdc)	h _{FE}	12 7.0	60 35	—	
Collector-Emitter Saturation Voltage (I _C = 5.0 Adc, I _B = 1.0 Adc) (I _C = 8.0 Adc, I _B = 2.0 Adc) (I _C = 5.0 Adc, I _B = 1.0 Adc, T _C = 100°C)	V _{CE(sat)}	— — —	1.5 5.0 2.5	Vdc	
Base-Emitter Saturation Voltage (I _C = 5.0 Adc, I _B = 1.0 Adc) (I _C = 5.0 Adc, I _B = 1.0 Adc, T _C = 100°C)	V _{BE(sat)}	— —	1.6 1.6	Vdc	
DYNAMIC CHARACTERISTICS					
Current-Gain — Bandwidth Product (I _C = 300 mAdc, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz)	f _T	6.0	28	MHz	
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 MHz)	C _{ob}	75	300	pF	
SWITCHING CHARACTERISTICS					
Resistive Load					
Delay Time	(V _{CC} = 250 Vdc, I _C = 5.0 A, I _{B1} = I _{B2} = 1.0 A, t _p = 100 μs, Duty Cycle < 2.0%)	t _d	—	0.05	μs
Rise Time		t _r	—	1.0	μs
Storage Time		t _s	—	4.0	μs
Fall Time		t _f	—	1.0	μs
Inductive Load, Clamped					
Storage Time	(I _C = 5.0 A(pk), V _{clamp} = Rated V _{CEX} ,	t _s	—	4.0	μs
Fall Time	I _{B1} = 1.0 A, V _{BE(off)} = 5.0 Vdc, T _C = 100°C)	t _f	—	0.9	μs
Typical					
Storage Time	(I _C = 5.0 A(pk), V _{clamp} = Rated V _{CEX} ,	t _s	1.2	μs	
Fall Time	I _{B1} = 1.0 A, V _{BE(off)} = 5.0 Vdc, T _C = 25°C)	t _f	0.18	μs	

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300 μs, Duty Cycle < 2%.

DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – "ON" VOLTAGE




FIGURE 4 – TEMPERATURE COEFFICIENTS




FIGURE 5 – TURN-ON TIME





FIGURE 6 – TURN-OFF TIME



1.3

FIGURE 7 — FORWARD BIAS SAFE OPERATING AREA




FIGURE 8 — REVERSE BIAS SAFE OPERATING AREA





FIGURE 9 — POWER DERATING




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 7, may be found at any case temperature by using the appropriate curve on Figure 9.

$T_J(\text{pk})$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. The reverse biased safe operating area (Figure 8) is the boundary the load line may traverse during turn-off.

FIGURE 10 — THERMAL RESPONSE





MOTOROLA

**2N6546
2N6547**

1.3

Designers Data Sheet


**SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS**

The 2N6546 and 2N6547 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for 115 and 220 volt line operated switch-mode applications such as:

- Switching Regulators
- PWM Inverters and Motor Controls
- Solenoid and Relay Drivers
- Deflection Circuits

Specification Features –

- High Temperature Performance Specified for:
 - Reversed Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents



**15 AMPERE
NPN SILICON
POWER TRANSISTORS**

**300 and 400 VOLTS
175 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.

***MAXIMUM RATINGS**



Rating	Symbol	2N6546	2N6547	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	300	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	350	450	Vdc
Collector-Emitter Voltage	V_{CEV}	650	850	Vdc
Emitter Base Voltage	V_{EB}		9.0	Vdc
Collector Current – Continuous	I_C		15	Adc
– Peak (1)	I_{CM}		30	
Base Current – Continuous	I_B		10	Adc
– Peak (1)	I_{BM}		20	
Emitter Current – Continuous	I_E		25	Adc
– Peak (1)	I_{EM}		50	
Total Power Dissipation @ $T_C = 25^\circ C$	P_D		175	Watts
@ $T_C = 100^\circ C$			100	
Derate above $25^\circ C$			1.0	W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}		-65 to +200	$^\circ C$

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ C$

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle \leq 10%.




STYLE 1
PIN 1. BASE
CASE 2. EMITTER
COLLECTOR




NOTES

- 1 DIMENSIONS Q AND V ARE DATUMS
- 2 [] IS SEATING PLANE AND DATUM
- 3 POSITIONAL TOLERANCE FOR MOUNTING HOLE D



FOR LEADS



- 4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	38.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.69 BSC		0.659 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	-	26.67	-	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

**CASE 1-05
TO-204AA**

1.3

*ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (I _C = 100 mA, I _B = 0)	2N6546 2N6547	V _{CEO(sus)}	300 400	— —	V _{dc}
Collector-Emitter Sustaining Voltage (I _C = 8.0 A, V _{clamp} = Rated V _{CEX} , T _C = 100°C)	2N6546 2N6547	V _{CEx(sus)}	350 450	— —	V _{dc}
(I _C = 15 A, V _{clamp} = Rated V _{CEO} - 100 V, T _C = 100°C)	2N6546 2N6547		200 300	— —	
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)		I _{CEV}	— —	1.0 4.0	mAdc
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)		I _{CER}	—	5.0	mAdc
Emitter Cutoff Current (V _{EB} = 9.0 Vdc, I _C = 0)		I _{EBO}	—	1.0	mAdc
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased t = 1.0 s (non-repetitive) (V _{CE} = 100 Vdc)		I _{S/b}	0.2	—	Adc
ON CHARACTERISTICS (1)					
DC Current Gain (I _C = 5.0 Adc, V _{CE} = 2.0 Vdc) (I _C = 10 Adc, V _{CE} = 2.0 Vdc)		h _{FE}	12 6.0	60 30	—
Collector-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 2.0 Adc) (I _C = 15 Adc, I _B = 3.0 Adc) (I _C = 10 Adc, I _B = 2.0 Adc, T _C = 100°C)		V _{CE(sat)}	— — —	1.5 5.0 2.5	V _{dc}
Base-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 2.0 Adc) (I _C = 10 Adc, I _B = 2.0 Adc, T _C = 100°C)		V _{BE(sat)}	— —	1.6 1.6	V _{dc}
DYNAMIC CHARACTERISTICS					
Current-Gain - Bandwidth Product (I _C = 500 mAdc, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz)		f _T	6.0	28	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 MHz)		C _{ob}	125	500	pF
SWITCHING CHARACTERISTICS					
Resistive Load					
Delay Time	(V _{CC} = 250 V, I _C = 10 A, I _{B1} = I _{B2} = 2.0 A, t _p = 100 μs, Duty Cycle ≤ 2.0%)	t _d	—	0.05	μs
Rise Time		t _r	—	1.0	μs
Storage Time		t _s	—	4.0	μs
Fall Time		t _f	—	0.7	μs
Inductive Load, Clamped					
Storage Time	(I _C = 10 A(pk), V _{clamp} = Rated V _{CEX} , I _{B1} = 2.0 A,	t _s	—	5.0	μs
Fall Time	V _{BE(off)} = 5.0 Vdc, T _C = 100°C)	t _f	—	1.5	μs
Typical					
Storage Time	(I _C = 10 A(pk), V _{clamp} = Rated V _{CEX} , I _{B1} = 2.0 A,	t _s	2.0		μs
Fall Time	V _{BE(off)} = 5.0 Vdc, T _C = 25°C)	t _f	0.09		μs

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - COLLECTOR SATURATION REGION




FIGURE 3 - "ON" VOLTAGE




FIGURE 4 - TEMPERATURE COEFFICIENTS




FIGURE 5 - TURN-ON TIME





FIGURE 6 - TURN-OFF TIME



1.3

MAXIMUM RATED SAFE OPERATING AREAS

FIGURE 7 - FORWARD BIAS SAFE OPERATING AREA




FIGURE 8 - REVERSE BIAS SAFE OPERATING AREA





FIGURE 9 - POWER DERATING




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 7 may be found at any case temperature by using the appropriate curve on Figure 9.

$T_J(\text{pk})$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 10 - THERMAL RESPONSE






**NPN SILICON DARLINGTON
AMPLIFIER TRANSISTORS**

... designed for amplifier and driver applications where high gain is an essential requirement, low power lamp and relay drivers and power drivers for high-current applications such as voltage regulators.

- High DC Current Gain –
 $h_{FE} = 25,000$ (Min) @ $I_C = 200$ mAdc – 2N6548
 $= 15,000$ (Min) @ $I_C = 500$ mAdc – 2N6548
- Collector-Emitter Breakdown Voltage –
 $BV_{CES} = 40$ Vdc (Min) @ $I_C = 100$ μ Adc
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.5$ Vdc (Max) @ $I_C = 1.0$ Adc
- Duowatt Package –
 2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

DUOWATT

**NPN SILICON
DARLINGTON AMPLIFIER
TRANSISTORS**




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
*Collector-Emitter Voltage	V_{CEO}	40	Vdc
Collector-Emitter Voltage	V_{CES}	40	Vdc
*Collector-Base Voltage	V_{CBO}	50	Vdc
*Emitter-Base Voltage	V_{EBO}	12	Vdc
*Collector Current – Continuous	I_C	2.0	Adc
*Base Current – Continuous	I_B	100	mAdc
*Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0	Watts
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10	Watts
*Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$
*Solder Temperature, 1/16" from Case for 10 Seconds	–	260	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C}/\text{W}$

*Indicates JEDEC Registered Data.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.19	4.44	0.165	0.175
D	0.61	0.71	0.024	0.028
F	3.68	3.94	0.145	0.155
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.70	–	0.500	–
L	1.78	2.03	0.070	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	2.41	2.67	0.095	0.105
T	13.21	13.97	0.520	0.550

CASE 306-04
TO-202AC

1.3


*ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage(1) (I _C = 100 μAdc, V _{BE} = 0)	BV _{CES}	40	—	Vdc
Collector-Base Breakdown Voltage (I _C = 100 μAdc, I _E = 0)	BV _{CBO}	50	—	Vdc
Emitter-Base Breakdown Voltage (I _E = 10 μAdc, I _C = 0)	BV _{EBO}	12	—	Vdc
Collector Cutoff Current (V _{CB} = 30 Vdc, I _E ≠ 0)	I _{CBO}	—	100	nAdc
Emitter Cutoff Current (V _{EB} = 10 Vdc, I _C = 0)	I _{EBO}	—	100	nAdc
ON CHARACTERISTICS(1)				
DC Current Gain (I _C = 200 mAdc, V _{CE} = 5.0 Vdc) 2N6548 2N6549 (I _C = 500 mAdc, V _{CE} = 5.0 Vdc) 2N6548 2N6549 (I _C = 1.0 Adc, V _{CE} = 5.0 Vdc) 2N6548 2N6549	h _{FE}	25,000 15,000 15,000 10,000 10,000 5,000 3,000	150,000 150,000 — — — — —	—
Collector-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 2.0 mAdc) (I _C = 2.0 Adc, I _B = 4.0 mAdc)	V _{CE(sat)}	— —	1.5 2.0	Vdc
Base-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 2.0 mAdc)	V _{BE(sat)}	—	2.0	Vdc
Base-Emitter On Voltage (I _C = 1.0 Adc, V _{CE} = 5.0 Vdc)	V _{BE(on)}	—	2.0	Vdc
DYNAMIC CHARACTERISTICS				
High Frequency Current Gain (I _C = 200 mAdc, V _{CE} = 5.0 Vdc, f = 100 MHz)	h _{fe}	1.0	—	—
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 1.0 MHz)	C _{ob}	—	7.0	pF
Small-Signal Current Gain (I _C = 50 mAdc, V _{CE} = 5.0 Vdc, f = 1.0 kHz) 2N6548 2N6549	h _{fe}	20,000 15,000	— —	—

* Indicates JEDEC Registered Data
(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%

TYPICAL CHARACTERISTICS

FIGURE 1 – ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 150°C. T_{J(pk)} may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL CHARACTERISTICS (continued)

1.3

FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — "ON" VOLTAGES




FIGURE 4 — COLLECTOR SATURATION REGION




FIGURE 5 — TEMPERATURE COEFFICIENT





FIGURE 6 — THERMAL RESPONSE



2N6551 2N6552 2N6553



MOTOROLA

1.3


NPN SILICON ANNULAR AMPLIFIER TRANSISTORS

... designed for general-purpose, medium-voltage, medium power amplifier and driver applications; series, shunt and switching regulators, and low and high frequency inverters and converters.

- High Collector-Emitter Breakdown Voltage – $V_{CE0} = 100 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - 2N6553$
- Duowatt Package – 2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$
- Complements to PNP 2N6554/5/6

DUOWATT

NPN SILICON AMPLIFIER TRANSISTORS



MAXIMUM RATINGS


Rating	Symbol	2N6551	2N6552	2N6553	Unit
*Collector-Emitter Voltage	V_{CE0}	60	80	100	Vdc
*Collector-Base Voltage	V_{CBO}	60	80	100	Vdc
*Emitter-Base Voltage	V_{EBO}	← 5.0 →			Vdc
*Collector Current – Continuous	I_C	← 1.0 →			Adc
– Peak (1)		← 2.0 →			
*Base Current	I_B	← 100 →			mAdc
*Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	← 2.0 →			Watts
Derate above 25°C		← 16 →			mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 10 →			Watts
Derate above 25°C		← 80 →			mW/ $^\circ\text{C}$
*Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -55 to +150 →			$^\circ\text{C}$
*Solder Temperature, 1/16" from Case for 10 Seconds	–	← 260 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.

(1) $\leq 10 \text{ ms}, \leq 50\% \text{ Duty Cycle}$



STYLE 1
PIN 1. EMITTER
2. BASE
3. COLLECTOR
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04
TO-202AC

***ELECTRICAL CHARACTERISTICS** ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ mAdc}, I_B = 0$)	BV_{CEO}	60 80 100	— — —	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Adc}, I_E = 0$)	BV_{CBO}	60 80 100	— — —	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{Adc}, I_C = 0$)	BV_{EBO}	5.0	—	Vdc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}, I_E = 0$) ($V_{CB} = 60 \text{ Vdc}, I_E = 0$) ($V_{CB} = 80 \text{ Vdc}, I_E = 0$)	I_{CBO}	— — —	100 100 100	nAdc
Emitter Cutoff Current ($V_{EB} = 4.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	100	nAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 10 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 50 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 250 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$)	h_{FE}	60 80 60 25	— 300 — —	—
Collector-Emitter Saturation Voltage ($I_C = 250 \text{ mAdc}, I_B = 10 \text{ mAdc}$) ($I_C = 1.0 \text{ Adc}, I_B = 100 \text{ mAdc}$)	$V_{CE(sat)}$	—	0.5 1.0	Vdc
Base-Emitter On Voltage ($I_C = 250 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.2	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain — Bandwidth Product ($I_C = 100 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc}, f = 20 \text{ MHz}$)	f_T	75	375	MHz
Collector-Base Capacitance ($V_{CB} = 20 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$)	C_{cb}	—	18	pF

* Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$

TYPICAL CHARACTERISTICS

FIGURE 1 — CURRENT-GAIN — BANDWIDTH PRODUCT





FIGURE 2 — CAPACITANCES



1.3

TYPICAL CHARACTERISTICS (continued)

FIGURE 3 – DC CURRENT GAIN




FIGURE 4 – "ON" VOLTAGE




FIGURE 5 – COLLECTOR SATURATION REGION




FIGURE 6 – TEMPERATURE COEFFICIENTS




FIGURE 7 – COLLECTOR CHARACTERISTICS





FIGURE 8 – COLLECTOR CUTOFF REGION



TYPICAL CHARACTERISTICS (continued)

FIGURE 9 – THERMAL RESPONSE





FIGURE 10 – ACTIVE-REGION SAFE-OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on $T_C = 25^{\circ}\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^{\circ}\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 11.

$T_J(pk)$ may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 11 – POWER DERATING



2N6554 2N6555 2N6556




1.3

PNP SILICON ANNULAR AMPLIFIER TRANSISTORS

... designed for general-purpose, medium-voltage, medium power amplifier and driver applications; series, shunt and switching regulators, and low and high frequency inverters and converters.

- High Collector-Emitter Breakdown Voltage – $V_{CE0} = 100 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - 2N6556$
- Duowatt Package – 2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$
- Complements to NPN 2N6551/2/3

DUOWATT PNP SILICON AMPLIFIER TRANSISTORS




MAXIMUM RATINGS

Rating	Symbol	2N6554	2N6555	2N6556	Unit
*Collector-Emitter Voltage	V_{CE0}	60	80	100	Vdc
*Collector-Base Voltage	V_{CB0}	60	80	100	Vdc
*Emitter-Base Voltage	V_{EBO}	← 5.0 →			Vdc
*Collector Current – Continuous Peak	I_C	← 1.0 →			Adc
		← 2.0 →			
*Base Current	I_B	← 100 →			mAdc
*Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	← 2.0 →			Watts
		← 16 →			mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 10 →			Watts
		← 80 →			mW/ $^\circ\text{C}$
*Operating and Storage Junction Temperature Range	T_J, T_{stg}	← 55 to +150 →			$^\circ\text{C}$
*Solder Temperature, 1/16" from Case for 10 Seconds	—	← 260 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.



STYLE 1
PIN 1. EMITTER
2. BASE
3. COLLECTOR
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.19	4.44	0.165	0.175
D	0.61	0.71	0.024	0.028
F	3.68	3.94	0.145	0.155
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.70	—	0.500	—
L	1.78	2.03	0.070	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	2.41	2.67	0.095	0.105
T	13.21	13.97	0.520	0.550

CASE 306-04
TO-202AC


* ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted.)*

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (I _C = 1.0 mA, I _B = 0)	BV _{CEO}	60 80 100	—	Vdc
Collector-Base Breakdown Voltage (I _C = 100 μA, I _E = 0)	BV _{CBO}	60 80 100	—	Vdc
Emitter-Base Breakdown Voltage (I _E = 100 μA, I _C = 0)	BV _{EBO}	5.0	—	Vdc
Collector Cutoff Current (V _{CB} = 40 Vdc, I _E = 0)	I _{CBO}	—	100	nA
(V _{CB} = 60 Vdc, I _E = 0)	2N6555	—	100	
(V _{CB} = 80 Vdc, I _E = 0)	2N6556	—	100	
Emitter Cutoff Current (V _{EB} = 4.0 Vdc, I _C = 0)	I _{EBO}	—	100	nA
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 10 mA, V _{CE} = 1.0 Vdc)	h _{FE}	60	—	—
(I _C = 50 mA, V _{CE} = 1.0 Vdc)		80	300	
(I _C = 250 mA, V _{CE} = 1.0 Vdc)		60	—	
(I _C = 500 mA, V _{CE} = 1.0 Vdc)		25	—	
Collector-Emitter Saturation Voltage (I _C = 250 mA, I _B = 10 mA)	V _{CE(sat)}	—	0.5	Vdc
(I _C = 1.0 A, I _B = 100 mA)		—	1.0	
Base-Emitter On Voltage (I _C = 250 mA, V _{CE} = 5.0 Vdc)	V _{BE(on)}	—	1.2	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain — Bandwidth Product (I _C = 100 mA, V _{CE} = 5.0 Vdc, f = 20 MHz)	f _T	75	375	MHz
Collector-Base Capacitance (V _{CB} = 20 Vdc, I _E = 0, f = 1.0 MHz)	C _{cb}	—	18	pF

* Indicates JEDEC Registered Data.
(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

TYPICAL CHARACTERISTICS

FIGURE 1 — ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 150°C. T_{J(pk)} may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

1.3

TYPICAL CHARACTERISTICS (continued)

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGE




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – TEMPERATURE COEFFICIENT





FIGURE 6 – THERMAL RESPONSE





MOTOROLA

**2N6557
2N6558
2N6559**

1.3


**NPN SILICON ANNULAR
HIGH VOLTAGE AMPLIFIER TRANSISTORS**

... designed for high-voltage TV video and chroma output circuits, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage – $V_{CE0} = 350 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - 2N6559$
- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 0.6 \text{ Vdc (Max) @ } I_C = 30 \text{ mAdc}$
- Low Collector-Base Capacitance – $C_{cb} = 3.0 \text{ pF (Max) @ } V_{CB} = 20 \text{ Vdc}$
- Duowatt Package – 2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

DUOWATT

**NPN SILICON
AMPLIFIER TRANSISTORS**




MAXIMUM RATINGS

Rating	Symbol	2N6557	2N6558	2N6559	Unit
*Collector-Emitter Voltage	V_{CE0}	250	300	350	Vdc
*Collector-Base Voltage	V_{CBO}	250	300	350	Vdc
*Emitter-Base Voltage	V_{EBO}	← 6.0 →			Vdc
*Collector Current – Continuous	I_C	← 0.5 →			Adc
Peak		← 0.7 →			
*Base Current	I_B	← 250 →			mAdc
*Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	← 2.0 →			Watts
Derate above 25°C		← 16 →			mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 10 →			Watts
Derate above 25°C		← 80 →			mW/ $^\circ\text{C}$
*Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -55 to +150 →			$^\circ\text{C}$
*Solder Temperature, 1/16" from Case for 10 Seconds	–	← 260 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

*Indicates JEDEC Registered Data.



STYLE 1
PIN 1. EMITTER
2. BASE
3. COLLECTOR
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.19	4.44	0.165	0.175
D	0.61	0.71	0.024	0.028
F	3.68	3.94	0.145	0.155
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.70	–	0.500	–
L	1.78	2.03	0.070	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	2.41	2.67	0.095	0.105
T	13.21	13.97	0.520	0.550

**CASE 306-04
TO-202A C**

1.3


*ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (I _C = 1.0 mA, I _B = 0)	BV _{CEO}	250 300 350	—	V _{dc}
Collector-Base Breakdown Voltage (I _C = 100 μA, I _E = 0)	BV _{CBO}	250 300 350	—	V _{dc}
Emitter-Base Breakdown Voltage (I _E = 100 μA, I _C = 0)	BV _{EBO}	6.0	—	V _{dc}
Collector Cutoff Current (V _{CB} = 150 V, I _E = 0) (V _{CB} = 200 V, I _E = 0) (V _{CB} = 250 V, I _E = 0)	I _{CBO}	—	0.2 0.2 0.2	μA
Emitter Cutoff Current (V _{BE} = 5.0 V, I _C = 0)	I _{EBO}	—	0.1	μA
ON CHARACTERISTICS(1)				
DC Current Gain (I _C = 1.0 mA, V _{CE} = 10 V) (I _C = 30 mA, V _{CE} = 10 V)	h _{FE}	25 40	— 180	—
Collector-Emitter Saturation Voltage (I _C = 30 mA, I _B = 3.0 mA) (I _C = 50 mA, I _B = 5.0 mA)	V _{CE(sat)}	—	0.6 1.5	V _{dc}
Base-Emitter On Voltage (I _C = 30 mA, V _{CE} = 10 V)	V _{BE(on)}	—	0.85	V _{dc}
DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product (I _C = 10 mA, V _{CE} = 20 V, f = 20 MHz)	f _T	45	200	MHz
Collector-Base Capacitance (V _{CB} = 20 V, I _E = 0, f = 1.0 MHz)	C _{cb}	—	3.0	pF

* Indicates JEDEC Registered Data.
(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

TYPICAL CHARACTERISTICS

FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 150°C. T_{J(pk)} may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL CHARACTERISTICS (continued)

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – TEMPERATURE COEFFICIENTS





FIGURE 6 – THERMAL RESPONSE





1.3


NPN SILICON POWER TRANSISTOR

The 2N6569 is a general-purpose, EPIBASE power transistor designed for low voltage amplifier and power switching applications.

- Low Cost
- Safe Operating Area – Full Power Rating to 40 V
- EPIBASE Performance in Gain and Speed
- Metal Can Reliability – TO-3 Package
- All-Purpose Replacement for Industry Standard 2N3055

12 AMPERE POWER TRANSISTOR NPN SILICON

40 VOLTS
100 WATTS




*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	40	Vdc
Collector-Base Voltage	V_{CBO}	45	Vdc
Emitter-Base Voltage	V_{EBO}	5.0	Vdc
Collector Current – Continuous	I_C	12	Adc
– Peak		24	
Base Current – Continuous	I_B	5.0	Adc
– Peak		10	
Emitter Current – Continuous	I_E	17	Adc
– Peak		34	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100 0.572	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case fo 10s.	T_L	265	$^\circ\text{C}$



NOTE:
1. DIM "Q" IS DIA.
STYLE 1:
PIN 1: BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	6.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050


Collector connected to case.
CASE 11-01
(TO-3)

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage ($I_C = 200 \text{ mAdc}$, $I_B = 0$)	$V_{CEO(sus)}$	40	—	Vdc	
Collector Cutoff Current ($V_{CEV} = 45 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CEV} = 45 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	1.0 10	mAdc	
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	5.0	mAdc	
SECOND BREAKDOWN					
Second Breakdown Collector Current with Base Forward Biased ($V_{CE} = 40 \text{ Vdc}$, $t = 1.0 \text{ s}$ (non-repetitive))	$I_{S/b}$	2.5	—	Adc	
ON CHARACTERISTICS					
DC Current Gain ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 12 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	15 5.0	200 100	—	
Collector-Emitter Saturation Voltage ($I_C = 4.0 \text{ Adc}$, $I_B = 0.4 \text{ Adc}$) ($I_C = 12 \text{ Adc}$, $I_B = 2.4 \text{ Adc}$)	$V_{CE(sat)}$	—	1.5 4.0	Vdc	
Base-Emitter Saturation Voltage ($I_C = 4.0 \text{ Adc}$, $I_B = 0.4 \text{ Adc}$)	$V_{BE(sat)}$	—	2.0	Vdc	
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f_{test} = 0.5 \text{ MHz}$)	f_T	1.5	15	MHz	
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0 \text{ MHz}$)	C_{ob}	75	750	pF	
SWITCHING CHARACTERISTICS					
RESISTIVE LOAD					
Delay Time	($V_{CC} = 30 \text{ Vdc}$, $I_C = 2.0 \text{ Adc}$, $I_{B1} = 0.2 \text{ Adc}$, $t_p = 25 \mu\text{s}$, Duty Cycle $\leq 1.0\%$)	t_d	—	0.4	μs
Rise Time		t_r	—	1.5	μs
Storage Time		t_s	—	5.0	μs
Fall Time		t_f	—	1.5	μs

*Indicates JEDEC Registered Data.

FIGURE 1 – SWITCHING TIMES TEST CIRCUIT



1.3

FIGURE 2 – THERMAL RESPONSE





FIGURE 3 – SAFE OPERATING AREA



Safe operating area curves indicate I_C - V_{CE} limits of the transistor being observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. This transistor is thermally limited over its entire operation area. Figure 4 may be used to derate the curves shown or an effective $R_{\theta JC}(t)$ may be computed from Figure 2 for pulsed operation.

FIGURE 4 – POWER DERATING




FIGURE 5 - DC CURRENT GAIN




FIGURE 6 - COLLECTOR SATURATION REGION




FIGURE 7 - "ON" VOLTAGES





FIGURE 8 - COLLECTOR CUT-OFF REGION



2N6576 2N6577 2N6578




1.3

NPN SILICON POWER DARLINGTON TRANSISTORS

General-purpose EpiBase power darlington transistors, suitable for linear and switching applications.

- Replacement for 2N3055 and Driver
- High Gain Darlington Performance
- Built-In Diode Protection for Reverse Polarity Protection
- Can Be Driven from Low-Level Logic
- Popular Voltage Range
- Operating Range -- -65 to +200°C

**15 AMPERE
POWER TRANSISTORS**
**NPN SILICON
DARLINGTON**
**60, 90, 120 VOLTS
120 WATTS**



*MAXIMUM RATINGS



Rating	Symbol	2N6576	2N6577	2N6578	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	60	90	120	Vdc
Collector-Base Voltage	V_{CB}	60	90	120	Vdc
Emitter-Base Voltage	V_{EB}	← 7.0 →			Vdc
Collector Current – Continuous	I_C	← 15 →			Adc
– Peak		← 30 →			
Base Current – Continuous	I_B	← 0.25 →			Adc
– Peak		← 0.50 →			
Emitter Current – Continuous	I_E	← 15.25 →			Adc
– Peak		← 30.5 →			
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	← 120 →			Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.46	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case for 10s.	T_L	265	$^\circ C$

*Indicates JEDEC Registered Data

DARLINGTON SCHEMATIC



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	22.23	–	0.875
C	5.35	11.43	0.250	0.450
D	0.97	1.09	0.038	0.043
E	–	3.43	–	0.136
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	–	26.67	–	1.050


CASE 11-03
TO-3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage(1) ($I_C = 200\text{ mAdc}, I_B = 0$)	$V_{CEO(sus)}$	2N6576 60	—	Vdc	
2N6577 90		—			
2N6578 120		—			
Collector Cutoff Current ($V_{CE} = \text{Rated Value}$)	I_{CEO}	—	1.0	mAdc	
Collector Cutoff Current ($V_{CER} = \text{Rated } V_{CEO(sus)} \text{ Value}, R_{BE} = 10\text{ k}\Omega, T_C = 150^\circ\text{C}$)	I_{CER}	—	5.0	mAdc	
Collector Cutoff Current $V_{CEX} = \text{Rated } V_{CEO(sus)} \text{ Value}, V_{BE(off)} = 1.5\text{ Vdc}$	I_{CEV}	—	5.0	mAdc	
Collector Cutoff Current ($V_{CB} = \text{Rated Value}$)	I_{CBO}	—	0.5	mAdc	
ON CHARACTERISTICS					
DC Current Gain ($I_C = 15\text{ Adc}, V_{CE} = 4.0\text{ Vdc}$) ($I_C = 10\text{ Adc}, V_{CE} = 3.0\text{ Vdc}$) ($I_C = 4.0\text{ Adc}, V_{CE} = 3.0\text{ Vdc}$) ($I_C = 0.4\text{ Adc}, V_{CE} = 3.0\text{ Vdc}$)	h_{FE}	100	—	—	
		500	5,000		
		2000	20,000		
		200	—		
Collector-Emitter Saturation Voltage ($I_C = 15\text{ Adc}, I_B = 0.15\text{ Adc}$) ($I_C = 10\text{ Adc}, I_B = 0.1\text{ Adc}$)	$V_{CE(sat)}$	—	4.0	Vdc	
		—	2.8		
Base-Emitter Saturation Voltage ($I_C = 15\text{ Adc}, I_B = 0.15\text{ Adc}$) ($I_C = 10\text{ Adc}, I_B = 0.1\text{ Adc}$)	$V_{BE(sat)}$	—	4.5	Vdc	
		—	3.5		
Collector-Emitter Diode Voltage Drop ($I_{EC} = 15\text{ Adc}$)	V_F	—	4.5	Vdc	
DYNAMIC CHARACTERISTICS					
Magnitude of Common-Emitter Small-Signal Short-Circuit Current Transfer Ratio ($I_C = 3.0\text{ Adc}, V_{CE} = 3.0\text{ Vdc}, f = 1.0\text{ MHz}$)	$ h_{fe} $	10	200	—	
SWITCHING CHARACTERISTICS					
RESISTIVE LOAD (Figure 2)					
Delay Time	$(V_{CC} = 30\text{ Vdc}, I_C = 10\text{ Adc}, I_{B1} = 0.1\text{ Adc}, t_p = 300\text{ }\mu\text{s}, \text{Duty Cycle} \leq 2.0\%)$	t_d	—	0.15	μs
Rise Time		t_r	—	1.0	μs
Storage Time		t_s	—	2.0	μs
Fall Time		t_f	—	7.0	μs

*Indicates JEDEC Registered Data
(1) Pulse test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 1 – RATED FORWARD BIASED SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10%.

$T_{J(pk)}$ may be calculated from the data in Figure 6. At high case temperatures thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

1.3

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – COLLECTOR-SATURATION REGION




FIGURE 4 – COLLECTOR SATURATION VOLTAGE




FIGURE 5 – BASE-EMITTER VOLTAGE





FIGURE 6 – THERMAL RESPONSE





MOTOROLA

**2N6591
2N6592
2N6593**

1.3


**NPN SILICON ANNULAR
HIGH VOLTAGE AMPLIFIER TRANSISTORS**

... designed for horizontal drive applications, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage –
BV_{CEO} = 250 Vdc (Min) @ I_C = 1.0 mAdc – 2N6593
- Low Collector-Emitter Saturation Voltage –
V_{CE(sat)} = 1.5 Vdc (Max) @ I_C = 200 mAdc
- Duowatt Package –
2 Watts Free Air Dissipation @ T_A = 25°C

DUOWATT

**NPN SILICON
AMPLIFIER TRANSISTORS**



MAXIMUM RATINGS


Rating	Symbol	2N6591	2N6592	2N6593	Unit
*Collector-Emitter Voltage	V _{CEO}	150	200	250	Vdc
*Collector-Base Voltage	V _{CBO}	150	200	250	Vdc
*Emitter-Base Voltage	V _{EBO}	← 5.0 →			Vdc
*Collector Current – Continuous Peak (1)	I _C	← 0.5 → ← 1.0 →			Adc
*Base Current	I _B	← 100 →			mAdc
*Total Power Dissipation @ T _A = 25°C Derate above 25°C	P _D	← 2.0 → ← 16 →			Watts mW/°C
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	← 10 → ← 80 →			Watts mW/°C
*Operating and Storage Junction Temperature Range	T _J , T _{stg}	← -55.to +150 →			°C
*Solder Temperature, 1/16" from Case for 10 Seconds	–	← 260 →			°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	R _{θJA}	62.5	°C/W
Thermal Resistance, Junction to Case	R _{θJC}	12.5	°C/W

*Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width ≤ 1.0 ms, Duty Cycle ≤ 50%.



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

**CASE 306-04
TO-202AC**

2N6591, 2N6592, 2N6593

1.3

*ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ mAdc}, I_B = 0$)	2N6591 2N6592 2N6593	BV _{CEO}	150 200 250	— — —	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Adc}, I_E = 0$)	2N6591 2N6592 2N6593	BV _{CBO}	150 200 250	— — —	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{Adc}, I_C = 0$)		BV _{EBO}	5.0	—	Vdc
Collector Cutoff Current ($V_{CB} = 100 \text{ Vdc}, I_E = 0$) ($V_{CB} = 150 \text{ Vdc}, I_E = 0$) ($V_{CB} = 200 \text{ Vdc}, I_E = 0$)	2N6591 2N6592 2N6593	I _{CBO}	— — —	0.2 0.2 0.2	μAdc
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}, I_C = 0$)		I _{EBO}	—	0.1	μAdc
ON CHARACTERISTICS(1)					
DC Current Gain ($I_C = 10 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	2N6591 2N6592 2N6593	h _{FE}	40 30 30	250 250 250	—
($I_C = 100 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	2N6591 2N6592 2N6593		40 40 30	200 200 200	
Collector-Emitter Saturation Voltage ($I_C = 200 \text{ mAdc}, I_B = 20 \text{ mAdc}$)		V _{CE(sat)}	—	0.8	Vdc
Base-Emitter On Voltage ($I_C = 100 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)		V _{BE(on)}	—	1.0	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product ($I_C = 50 \text{ mAdc}, V_{CE} = 20 \text{ Vdc}, f = 20 \text{ MHz}$)		f _T	35	300	MHz
Collector-Base Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$)		C _{cb}	—	12	pF

* Indicates JEDEC Registered Data.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

TYPICAL CHARACTERISTICS

FIGURE 1 – CURRENT-GAIN – BANDWIDTH PRODUCT





FIGURE 2 – CAPACITANCE



TYPICAL CHARACTERISTICS (Continued)

FIGURE 3 – DC CURRENT GAIN




FIGURE 4 – "ON" VOLTAGE




FIGURE 5 – COLLECTOR SATURATION REGION




FIGURE 6 – TEMPERATURE COEFFICIENTS




FIGURE 7 – COLLECTOR CHARACTERISTICS





FIGURE 8 – COLLECTOR CUTOFF REGION



1.3

TYPICAL CHARACTERISTICS (Continued)

FIGURE 9 – THERMAL RESPONSE





FIGURE 10 – ACTIVE REGION SAFE-OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on $T_C = 25^\circ\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 11.

$T_J(pk)$ may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 11 – POWER DERATING





MOTOROLA

1.3


PNP SILICON POWER TRANSISTOR

The 2N6594 is a general-purpose, EPI-BASE power transistor designed for low voltage amplifier and power switching applications. It is a complement to the NPN 2N6569.

- Safe Operating Area – Full Power Rating to 40 V
- EPI-BASE Performance in Gain and Speed
- Lower Voltage, Economical Complement to the 2N3055

12 AMPERE POWER TRANSISTOR PNP SILICON

40 VOLTS
100 WATTS




*MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	40	Vdc
Collector-Base Voltage	V_{CB0}	45	Vdc
Emitter-Base Voltage	V_{EBO}	5	Vdc
Collector Current – Continuous	I_C	12	Adc
– Peak		24	
Base Current – Continuous	I_B	5	Adc
– Peak		10	
Emitter Current – Continuous	I_E	17	Adc
– Peak		34	
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	100 0.572	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.75	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case for 10 seconds	T_L	265	$^\circ C$



STYLE 1:

PIN 1: BASE

2: EMITTER

CASE: COLLECTOR

NOTE:

1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.

CASE 11-01
(TO-3)

1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	40	—	Vdc	
Collector Cutoff Current ($V_{CEV} = 45 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CEV} = 45 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	1 10	mA	
Emitter Cutoff Current ($V_{EB} = 5 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	5	mA	
SECOND BREAKDOWN					
Second Breakdown Collector Current with Base Forward Biased ($V_{CE} = 40 \text{ Vdc}$, $t = 1 \text{ s}$ (non-repetitive))	$I_{S/b}$	2.5	—	A	
ON CHARACTERISTICS					
DC Current Gain ($I_C = 4 \text{ A}$, $V_{CE} = 3 \text{ Vdc}$) ($I_C = 12 \text{ A}$, $V_{CE} = 4 \text{ Vdc}$)	h_{FE}	15 5	200 100	—	
Collector-Emitter Saturation Voltage ($I_C = 4 \text{ A}$, $I_B = 0.4 \text{ A}$) ($I_C = 12 \text{ A}$, $I_B = 2.4 \text{ A}$)	$V_{CE(sat)}$	—	1.5 4	Vdc	
Base-Emitter Saturation Voltage ($I_C = 4 \text{ A}$, $I_B = 0.4 \text{ A}$)	$V_{BE(sat)}$	—	2	Vdc	
DYNAMIC CHARACTERISTICS					
Current-Gain — Bandwidth Product ($I_C = 1 \text{ A}$, $V_{CE} = 4 \text{ Vdc}$, $f_{test} = 0.5 \text{ MHz}$)	f_T	2.5	25	MHz	
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f_{test} = 1 \text{ MHz}$)	C_{ob}	100	1000	pF	
SWITCHING CHARACTERISTICS					
RESISTIVE LOAD					
Delay Time	($V_{CC} = 30 \text{ Vdc}$, $I_C = 2 \text{ A}$, $I_{B1} = 0.2 \text{ A}$, $t_p = 25 \mu\text{s}$, Duty Cycle $\leq 1\%$)	t_d	—	0.4	μs
Rise Time		t_r	—	1.5	μs
Storage Time	($V_{CC} = 30 \text{ Vdc}$, $I_C = 2 \text{ A}$, $I_{B1} = I_{B2} = 0.2 \text{ A}$, $t_p = 25 \mu\text{s}$, Duty Cycle $\leq 1\%$)	t_s	—	5	μs
Fall Time		t_f	—	1.5	μs

*Indicates JEDEC Registered Data.

(1) Pulse Test, $PW = 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

FIGURE 1 — SWITCHING TIMES TEST CIRCUIT




FIGURE 2 – THERMAL RESPONSE






FIGURE 3 – SAFE OPERATING AREA



Safe operating area curves indicate I_C - V_{CE} limits of the transistor being observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. Figure 4 may be used to derate the curves shown or an effective $R_{\theta JC}(t)$ may be computed from Figure 2 for pulsed operation.

FIGURE 4 – POWER DERATING



1.3

FIGURE 5 - DC CURRENT GAIN




FIGURE 6 - COLLECTOR SATURATION REGION




FIGURE 7 - "ON" VOLTAGES





FIGURE 8 - COLLECTOR CUT-OFF REGION





MOTOROLA

**2N6666
2N6667
2N6668**

1.3

PLASTIC MEDIUM-POWER SILICON TRANSISTORS

... designed for general-purpose amplifier and low speed switching applications.


- High DC Current Gain —
 $h_{FE} = 3500$ (Typ) @ $I_C = 4.0$ Adc
- Collector-Emitter Sustaining Voltage — @ 200 mAdc
 $V_{CE(sus)} = 40$ Vdc (Min) — 2N6666
 $= 60$ Vdc (Min) — 2N6667
 $= 80$ Vdc (Min) — 2N6668
- Low Collector-Emitter Saturation Voltage —
 $V_{CE(sat)} = 2.0$ Vdc (Max) @ $I_C = 3.0$ Adc — 2N6666
 $V_{CE(sat)} = 2.0$ Vdc (Max) @ $I_C = 5.0$ Adc — 2N6667, 2N6668
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB Compact Package
- Complementary to 2N6386, 2N6387, 2N6388

***MAXIMUM RATINGS**

Rating	Symbol	2N6666	2N6667	2N6668	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current — Continuous Peak	I_C	8.0 15	10 15	10 15	Adc
Base Current	I_B	250			mAdc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	65			Watts W/ $^\circ\text{C}$
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0 -0.016			Watts W/ $^\circ\text{C}$
Operating and Storage Junction, Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.92	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$



**DARLINGTON
8 AND 10 AMPERE
PNP SILICON
POWER TRANSISTORS**

**40-60-80 VOLTS
65 WATTS**



STYLE 1
 PIN 1 BASE NOTES
 2 COLLECTOR 1 DIMENSION H APPLIES TO ALL LEADS
 3 EMITTER 2 DIMENSION L APPLIES TO LEADS 1
 4 COLLECTOR AND 3

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02
TO-220AB**

*Indicates JEDEC Registered Data

2N6666, 2N6667, 2N6668

1.3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 200\text{ mA dc}$, $I_B = 0$)	$V_{CE(sus)}$	40 60 80	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 40\text{ Vdc}$, $I_B = 0$) ($V_{CE} = 60\text{ Vdc}$, $I_B = 0$) ($V_{CE} = 80\text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — —	1.0 1.0 1.0	mA dc
Collector Cutoff Current ($V_{CE} = 40\text{ Vdc}$, $V_{EB(off)} = 1.5\text{ Vdc}$) ($V_{CE} = 60\text{ Vdc}$, $V_{EB(off)} = 1.5\text{ Vdc}$) ($V_{CE} = 80\text{ Vdc}$, $V_{EB(off)} = 1.5\text{ Vdc}$) ($V_{CE} = 40\text{ Vdc}$, $V_{EB(off)} = 1.5\text{ Vdc}$, $T_C = 125^\circ\text{C}$) ($V_{CE} = 60\text{ Vdc}$, $V_{EB(off)} = 1.5\text{ Vdc}$, $T_C = 125^\circ\text{C}$) ($V_{CE} = 80\text{ Vdc}$, $V_{EB(off)} = 1.5\text{ Vdc}$, $T_C = 125^\circ\text{C}$)	I_{CEX}	— — — — — —	300 300 300 3.0 3.0 3.0	$\mu\text{A dc}$ mA dc
Emitter Cutoff Current ($V_{BE} = 5.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	5.0	mA dc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 3.0\text{ A dc}$, $V_{CE} = 3.0\text{ Vdc}$) ($I_C = 5.0\text{ A dc}$, $V_{CE} = 3.0\text{ Vdc}$) ($I_C = 8.0\text{ A dc}$, $V_{CE} = 3.0\text{ Vdc}$) ($I_C = 10\text{ A dc}$, $V_{CE} = 3.0\text{ Vdc}$)	h_{FE}	1000 1000 100 100	20000 20000 — —	—
Collector-Emitter Saturation Voltage ($I_C = 3.0\text{ A dc}$, $I_B = 0.006\text{ A dc}$) ($I_C = 5.0\text{ A dc}$, $I_B = 0.01\text{ A dc}$) ($I_C = 8.0\text{ A dc}$, $I_B = 0.08\text{ A dc}$) ($I_C = 10\text{ A dc}$, $I_B = 0.1\text{ A dc}$)	$V_{CE(sat)}$	— — — —	2.0 2.0 3.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 3.0\text{ A dc}$, $V_{CE} = 3.0\text{ Vdc}$) ($I_C = 5.0\text{ A dc}$, $V_{CE} = 3.0\text{ Vdc}$) ($I_C = 8.0\text{ A dc}$, $V_{CE} = 3.0\text{ Vdc}$) ($I_C = 10\text{ A dc}$, $V_{CE} = 3.0\text{ Vdc}$)	$V_{BE(sat)}$	— — — —	2.8 2.8 4.5 4.5	Vdc
DYNAMIC CHARACTERISTICS				
Small-Signal Current Gain ($I_C = 1.0\text{ A dc}$, $V_{CE} = 5.0\text{ Vdc}$, $f_{test} = 1.0\text{ MHz}$)	$ h_{fe} $	20	—	—
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 1.0\text{ MHz}$)	C_{ob}	—	200	pF
Small-Signal Current Gain ($I_C = 1.0\text{ A dc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 1.0\text{ kHz}$)	h_{fe}	1000	—	—

*Indicates JEDEC Registered Data

(1) Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT




FIGURE 3 — SWITCHING TIMES




FIGURE 4 — THERMAL RESPONSE





FIGURE 5 — SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ \text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^\circ \text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 — SMALL-SIGNAL CURRENT GAIN





FIGURE 7 — CAPACITANCE



1.3

FIGURE 8 — DC CURRENT GAIN




FIGURE 9 — COLLECTOR SATURATION REGION




FIGURE 10 — "ON" VOLTAGES




FIGURE 11 — TEMPERATURE COEFFICIENTS




FIGURE 12 — COLLECTOR CUT-OFF REGION





FIGURE 13 — DARLINGTON SCHEMATIC





MOTOROLA

**2N6676
2N6677
2N6678**

1.3

NPN SILICON POWER TRANSISTORS



The 2N6676, 2N6677 and 2N6678 transistors are designed for high voltage switching applications such as:

- Off-Line Power Supplies
- Converter Circuits
- Pulse Width Modulated Regulators

Specification Features —
High Voltage Capability
Fast Switching Speeds
Low Saturation Voltages
High SOA Ratings

**15 AMPERE
NPN SILICON
POWER TRANSISTORS**

**300, 350, 400 VOLTS
175 WATTS**



STYLE 1
PIN 1. BASE
2. EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	30.37	—	1.560
B	—	21.06	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

MAXIMUM RATINGS

Rating	Symbol	2N6676	2N6677	2N6678	Unit
Collector Emitter Voltage	V_{CEV}	450	550	650	Vdc
Collector Emitter Voltage	V_{CEX}	350	400	450	Vdc
Collector Emitter Voltage	V_{CEO}	300	350	400	Vdc
Emitter Base Voltage	V_{EBO}	8			Vdc
Collector Current - cont	I_C	15			Adc
Collector Current - peak	I_{CM}	20			Adc
Base Current - cont	I_B	5			Adc
Power Dissipation $T_C = 25^\circ\text{C}$ Derate above 25°C	P_T	175			Watts
Operating and Storage Junction	$T_{J, T_{stg}}$	-65 to 200			$^\circ\text{C}$
Thermal Resistance Junction to Case	$R_{\theta JC}$	1.0			$^\circ\text{C}/\text{W}$
Maximum Lead Temperature At Distance $> 1/16$ in. (1.58 mm) from seating plane for 10 s max.		235			$^\circ\text{C}$

2N6676, 2N6677, 2N6678

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , V _{BE(off)} = -1.5 Vdc) (V _{CE} = Rated V _{CEV} , V _{BE(off)} , T _C = 100°C)	I _{CEV}	—	0.1 1.0	mA
Emitter Cutoff Current (V _{EB} = 8.0 Vdc, I _C = 0)	I _{EBO}	—	2.0	mA
Collector-Emitter Sustaining Voltage (I _C = 200 mA, I _B = 0)	V _{CEO(sus)}	300 350 400	—	Vdc
Collector-Emitter Sustaining Voltage (I _C = 15 A, V _{clamp} = Rated V _{CEX})	V _{CEx(sus)}	350 400 450	—	Vdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	I _{S/b}	See Figure 1
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 2

ON CHARACTERISTICS

DC Current Gain (I _C = 15 A, V _{CE} = 3.0 V)	h _{FE}	8.0	—	—
Base Emitter Saturation Voltage (I _C = 15 A, I _B = 3.0 A)	V _{BE(sat)}	—	1.5	Vdc
Collector-Emitter, Saturation Voltage (I _C = 15 A, I _B = 3.0 A) (I _C = 15 A, I _B = 3.0 A, T _C = 100°C)	V _{CE(sat)}	—	1.5 2.0	Vdc

DYNAMIC CHARACTERISTICS

Current Gain (I _C = 1.0 A, V _{CE} = 10 Vdc, f = 5.0 MHz)	h _{fe}	3.0	10	MHz
Output Capacitance (I _C = 1.0 A, V _{CB} = 10 Vdc, f = 0.1 MHz)	C _{ob}	150	500	pF

SWITCHING CHARACTERISTICS

Resistive Load						
Delay Time	V _{CC} = 200 V, I _C = 15 A, I _{B1} = I _{B2} = 3.0 A, t _p = 20 μs, Duty Cycle ≤ 2.0% V _{BB} = 6.0 V, R _L = 13.5 Ω (See Figure 3)	T _C = 25°C	t _d	—	0.1	μs
Rise Time			t _r	—	0.6	
Storage Time			t _s	—	2.5	
Fall Time			t _f	—	0.5	
Delay Time		T _C = 100°C	t _d	—	0.4	
Rise Time			t _r	—	1.0	
Storage Time			t _s	—	4.0	
Fall Time			t _f	—	1.0	
Inductive Load						
Cross Over Time	L = 50 μH V _{clamp} = Rated V _{CEX} (See Figure 3)	T _C = 25°C	t _c	—	0.5	μs
		T _C = 100°C		—	0.8	

FIGURE 1 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA





FIGURE 2 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC—VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 1 is based on Tc = 25°C; TJ(pk) is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when Tc ≥ 25°C. Second breakdown limitations. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 2 gives the RBSOA characteristics.

1.3

FIGURE 3 — SWITCHING TIME MEASUREMENTS FOR 2N6676, 2N6677, AND 2N6678




NOTE: Battery symbols V_{CC} , V_{B1} , V_{B2} , $V_{B(clamp)}$ indicate rigorously filtered voltage sources at the circuit terminals to accommodate the fast rise and fall times and high currents present in the circuit.

NOTE: SW1 closed for t_r , t_s , t_f . SW1 open for t_c .

$t_d = A-B$
 $T_r = B-C$
 $t_s = X-Y$
 $t_f = Y-Z$
 $t_{transition} = X-W$

NOTE: TRANSITION TIME FROM 90% I_{B1} TO 90% I_{B2} MUST BE LESS THAN 0.5 μs





MOTOROLA

2N6833
2N6834

1.3


Designer's Data Sheet

SWITCHMODE III SERIES
NPN SILICON POWER TRANSISTORS

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

Typical Applications:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times
 - 50 ns Inductive Fall Time — 75°C (Typ)
 - 70 ns Inductive Crossover Time — 75°C (Typ)
 - 500 ns Inductive Storage Time — 75°C (Typ)
- Operating Temperature Range -65 to +150°C
- 100°C Performance Specified for:
 - Reverse-Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents



MAXIMUM RATINGS

Rating	Symbol	2N6833	2N6834	Unit
Collector-Emitter Voltage*	V _{CEO(sus)}	450		Vdc
Collector-Emitter Voltage*	V _{CEV}	850		Vdc
Emitter Base Voltage*	V _{EB}	6.0		Vdc
Collector Current — Continuous*	I _C	5.0		Adc
— Peak (1)	I _{CM}	10		
Base Current — Continuous*	I _B	4.0		Adc
— Peak (1)	I _{BM}	8.0		
Total Power Dissipation @ T _C = 25°C*	P _D	80	125	Watts
Derate above 25°C*		32	71.5	
		0.64	0.714	W/°C
Operating and Storage Junction Temperature Range*	T _J , T _{stg}	-65 to +150	-65 to +200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	2N6833	2N6834	Unit
Thermal Resistance, Junction to Case*	R _{θJC}	1.56	1.40	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds*	T _L	275		°C

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.
*Indicate JEDEC Registered Data

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

5.0 AMPERE
NPN SILICON
POWER TRANSISTORS
450 VOLTS
80 and 125 WATTS

2N6833

STYLE 1
PIN 1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.50	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	8.48	0.235	0.335
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02
TO-220AB

2N6834

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	1.187 BSC		
G	10.92 BSC	0.430 BSC		
H	5.48 BSC	0.215 BSC		
J	16.89 BSC	0.665 BSC		
K	11.18	12.19	0.440	0.480
L	3.81	4.19	0.150	0.165
R	-	26.67	-	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05
TO-204AA (Formerly TO-3)

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (Table 2) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	450*	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.25* 1.5*	mAdc
Collector Cutoff Current ($V_{CE} = 850\text{ Vdc}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	2.5	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0*	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figures 15* and 16*			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 17			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 1.5\text{ Adc}$, $I_B = 0.15\text{ Adc}$) ($I_C = 3.0\text{ Adc}$, $I_B = 0.4\text{ Adc}$) ($I_C = 3.0\text{ Adc}$, $I_B = 0.4\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	—	—	1.0 2.5* 2.5*	Vdc
Base-Emitter Saturation Voltage ($I_C = 3.0\text{ Adc}$, $I_B = 0.4\text{ Adc}$) ($I_C = 3.0\text{ Adc}$, $I_B = 0.4\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	—	—	1.5* 1.5	Vdc
DC Current Gain ($I_C = 3.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 5.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	7.5* 5.0	—	30* —	—

DYNAMIC CHARACTERISTICS (2)

Current Gain - Bandwidth Product ($V_{CE} = 10\text{ Vdc}$, $I_C = 0.25\text{ Adc}$, $f_{test} = 10\text{ MHz}$)	f_T	15*	—	75*	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	20*	—	200*	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	$(I_C = 3.0\text{ Adc}$, $V_{CC} = 250\text{ Vdc}$, $I_{B1} = 0.4\text{ Adc}$, $PW = 30\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	$(I_{B2} = 0.8\text{ Adc}$, $R_{B2} = 8.0\ \Omega)$	t_d	—	30	100*	ns
Rise Time			t_r	—	100	300*	
Storage Time			t_s	—	1000	3000*	
Fall Time		t_f	—	60	300*		
Storage Time		t_s	$(V_{BE(off)} = 5.0\text{ Vdc})$	—	400	—	
Fall Time		t_f		—	130	—	
Inductive Load (Table 2)							
Storage Time	$(I_C = 3.0\text{ Adc}$, $I_{B1} = 0.4\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 400\text{ Vdc}$)	$(T_C = 100^\circ\text{C})$	t_{sv}	—	500	1600*	ns
Fall Time			t_{fi}	—	100	200*	
Crossover Time			t_c	—	120	250*	
Storage Time		t_{sv}	$(T_C = 150^\circ\text{C})$	—	600	—	
Fall Time		t_{fi}		—	120	—	
Crossover Time		t_c		—	160	—	

(1) Pulse Test: PW - 300 μs , Duty Cycle $\leq 2\%$.

(2) $f_T = |h_{fe}| f_{test}$

*Indicates JEDEC Registered Limit

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



1.3

TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — CROSSOVER TIME




FIGURE 12 — CROSSOVER TIME




FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 — PEAK REVERSE BASE CURRENT



GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA (2N6833)





FIGURE 16 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA (2N6834)



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 15 and 16 are based on $T_C = 25^\circ C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 15 and 16 may be found at any case temperature by using the appropriate curve on Figures 18 or 19.

$T_{J(pk)}$ may be calculated from the data in Figures 20 or 21. At high case temperatures, thermal limitations will

reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable putting reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 17 gives the RBSOA characteristics.

1.3

FIGURE 17 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA




FIGURE 18 — POWER DERATING (2N6833)




FIGURE 19 — POWER DERATING (2N6834)








TABLE 1 — RESISTIVE LOAD SWITCHING



$V_{CC} = 250 Vdc$
 $R_L = 83 \Omega$
 $I_C = 3.0 Adc$
 $I_B = 0.4 Adc$




*Tektronix P-6042 or Equivalent



$V_{CC} = 250$ $I_{B1} = 0.4 Adc$ $R_{B1} = 33 \Omega$
 $R_L = 83 \Omega$ $I_{B2} = 0.8 Adc$ $R_{B2} = 8.0 \Omega$
 $I_C = 3.0 Adc$ For $V_{BE(off)} = 5.0 V$ $R_{B2} = 0 \Omega$

*Note Adjust -V to obtain desired $V_{BE(off)}$ at Point A.

TABLE 2 — INDUCTIVE LOAD SWITCHING



$$T_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$$

T₁ adjusted to obtain I_{C(pk)}

V(BR)CEO
 L = 10 mH
 R_{B2} = ∞
 V_{CC} = 20 Volts

*Tektronix
 P-6042 or
 Equivalent


Inductive Switching
 L = 200 μH
 R_{B2} = 0
 V_{CC} = 20 Volts
 R_{B1} selected for desired I_{B1}

Scope - Tektronix
 7403 or
 Equivalent

RBSOA
 L = 200 μH
 R_{B2} = 0
 V_{CC} = 20 Volts
 R_{B1} selected for desired I_{B1}


Note. Adjust -V to obtain desired V_{BE(off)} at Point A.

TYPICAL INDUCTIVE SWITCHING WAVEFORMS



I_{C(pk)} = 3.0 Amps
 I_{B1} = 0.4 Amp
 V_{BE(off)} = 5.0 Volts
 V_{CE(pk)} = 400 Volts
 T_C = 25°C
 Time Base =
 20 ns/cm

I_{C(pk)} = 3.0 Amps
 I_{B1} = 0.4 Amp
 V_{BE(off)} = 5.0 Volts
 V_{CE(pk)} = 400 Volts
 T_C = 25°C
 Time Base =
 20 ns/cm



1.3

THERMAL RESPONSE

FIGURE 20 — 2N6833





FIGURE 21 — 2N6834






Designer's Data Sheet

**SWITCHMODE III SERIES
ULTRA-FAST NPN SILICON POWER TRANSISTORS**

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

- Switching Regulators
- Inverters
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times
 - 90 ns Inductive Fall Time — 75°C (Typ)
 - 90 ns Inductive Crossover Time — 75°C (Typ)
 - 450 ns Inductive Storage Time — 75°C (Typ)
- Operating Temperature Range -65 to +200°C
- 100°C Performance Specified for:
 - Reverse-Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents




**8 AMPERE
NPN SILICON
POWER TRANSISTORS**

**450 VOLTS
150 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



STYLE 1
PIN 1 BASE
PIN 2 EMITTER
CASE COLLECTOR

NOTES
1 DIMENSIONS Q AND V ARE DATUMS
2 [T] IS SEATING PLANE AND DATUM.
3 POSITIONAL TOLERANCE FOR MOUNTING HOLE Q

⌀ 0.13 (0.005) [T] [V] [Q]

FOR LEADS
⌀ 0.13 (0.005) [T] [V] [Q]

4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.27	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.80 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	26.67		1.050	
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

**CASE 1-05
TO-204AA Type
(TO-3 Type)**

***MAXIMUM RATINGS**

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	450	Vdc
Collector-Emitter Voltage	V_{CEV}	850	Vdc
Emitter Base Voltage	V_{EB}	6.0	Vdc
Collector Current — Continuous	I_C	8.0	Adc
— Peak (1)	I_{CM}	16	
Base Current — Continuous	I_B	6.0	Adc
— Peak (1)	I_{BM}	12	
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	150	Watts
@ $T_C = 100^\circ C$		85.5	
Derate above 25°C		0.86	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	°C

***THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5.0 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.

*Indicate JEDEC Registered Data

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 2) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	450*	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.25* 1.5*	mAdc
Collector Cutoff Current ($V_{CE} = 850\text{ Vdc}$, $R_{BE(off)} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	2.5	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0*	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15*			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 3.0\text{ Adc}$, $I_B = 0.40\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 0.66\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 0.66\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	—	—	1.2 2.5* 3.0*	Vdc
Base-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 0.66\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 0.66\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	—	—	1.5* 1.5	Vdc
DC Current Gain ($I_C = 5.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 8.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	7.5* 4.0*	—	30* —	—

DYNAMIC CHARACTERISTICS (2)

Current Gain - Bandwidth Product ($V_{CE} = 10\text{ Vdc}$, $I_C = 0.25\text{ Adc}$, $f_{test} = 10\text{ MHz}$)	f_T	10*	—	75*	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	50*	—	350*	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	$(I_C = 5.0\text{ Adc}$, $V_{CC} = 250\text{ Vdc}$, $I_{B1} = 0.66\text{ Adc}$, $PW = 30\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	$(I_{B2} = 1.3\text{ Adc}$, $R_{B2} = 4.0\ \Omega)$	t_d	—	20	50*	ns
Rise Time			t_r	—	85	250*	
Storage Time			t_s	—	1000	2500*	
Fall Time			t_f	—	70	250*	
Storage Time			t'_s	—	500	—	
Fall Time			t'_f	—	100	—	
Inductive Load (Table 2)							
Storage Time	$(I_C = 5.0\text{ Adc}$, $I_{B1} = 0.66\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 400\text{ Vdc}$)	$(T_C = 100^\circ\text{C})$	t_{sv}	—	700	1800*	ns
Fall Time			t_{fi}	—	80	200*	
Crossover Time			t_c	—	150	250*	
Storage Time			t'_{sv}	—	800	—	
Fall Time			t'_{fi}	—	80	—	
Crossover Time			t'_c	—	200	—	

(1) Pulse Test: $PW = 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.(2) $f_T = |s_{he}| f_{test}$

*Indicates JEDEC Registered Limit

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — CROSSOVER TIME




FIGURE 12 — CROSSOVER TIME




FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 — PEAK REVERSE BASE CURRENT



GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 16 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 is based on $T_C = 25^\circ\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.

$T_J(pk)$ may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will reduce

the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

1.3

FIGURE 17 — THERMAL RESPONSE




FIGURE 18 — POWER DERATING






TABLE 1 — RESISTIVE LOAD SWITCHING



$V_{CC} = 250 \text{ Vdc}$
 $R_L = 50 \Omega$
 $I_C = 5.0 \text{ Adc}$
 $I_B = 0.5 \text{ Adc}$


*Tektronix P-6042 or Equivalent



$V_{CC} = 250 \text{ Vdc}$ $I_B = 0.5 \text{ Adc}$ $R_{B1} = 20 \Omega$
 $R_L = 50 \Omega$ $I_C = 5.0 \text{ Adc}$ $R_{B2} = 4.0 \Omega$
 $I_C = 5.0 \text{ Adc}$ For $V_{BE}(\text{off}) = 5.0 \text{ V}$ $R_{B2} = 0 \Omega$

*Note: Adjust -V to obtain desired $V_{BE}(\text{off})$ at Point A.

TABLE 2 — INDUCTIVE LOAD SWITCHING



$$T_1 \approx \frac{L_{coil} I_{C(pk)}}{V_{CC}}$$

T_1 adjusted to obtain $I_{C(pk)}$

V(BR)CEO
 $L = 10 \text{ mH}$
 $R_{B2} = \infty$
 $V_{CC} = 20 \text{ Volts}$

Inductive Switching
 $L = 200 \mu\text{H}$
 $R_{B2} = 0$
 $V_{CC} = 20 \text{ Volts}$
 R_{B1} selected for desired I_{B1}


RBSOA
 $L = 200 \mu\text{H}$
 $R_{B2} = 0$
 $V_{CC} = 20 \text{ Volts}$
 R_{B1} selected for desired I_{B1}

*Tektronix
 P-6042 or
 Equivalent

Scope - Tektronix
 7403 or
 Equivalent


Note: Adjust $-V$ to obtain desired $V_{BE(off)}$ at Point A.

TYPICAL INDUCTIVE SWITCHING WAVEFORMS



$I_{C(pk)} = 5.0 \text{ Amps}$
 $I_{B1} = 0.5 \text{ Amp}$
 $V_{BE(off)} = 5.0 \text{ Volts}$
 $V_{CE(pk)} = 400 \text{ Volts}$
 $T_C = 25^\circ\text{C}$
 Time Base =
 100 ns/cm

$I_{C(pk)} = 5.0 \text{ Amps}$
 $I_{B1} = 0.5 \text{ Amp}$
 $V_{BE(off)} = 5.0 \text{ Volts}$
 $V_{CE(pk)} = 400 \text{ Volts}$
 $T_C = 25^\circ\text{C}$
 Time Base =
 20 ns/cm



1.3

Designer's Data Sheet

**SWITCHMODE III SERIES
ULTRA-FAST NPN SILICON POWER TRANSISTORS**


These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

- Switching Regulators
- Inverters
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times
 - 30 ns Inductive Fall Time — 75°C (Typ)
 - 50 ns Inductive Crossover Time — 75°C (Typ)
 - 600 ns Inductive Storage Time — 75°C (Typ)
- Operating Temperature Range -65 to +200°C
- 100°C Performance Specified for:
 - Reverse-Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents

**15 AMPERE
NPN SILICON
POWER TRANSISTORS
450 VOLTS
175 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



***MAXIMUM RATINGS**

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	450	Vdc
Collector-Emitter Voltage	V_{CEV}	850	Vdc
Emitter Base Voltage	V_{EB}	6.0	Vdc
Collector Current — Continuous	I_C	15	Adc
— Peak (1)	I_{CM}	20	
Base Current — Continuous	I_B	10	Adc
— Peak (1)	I_{BM}	15	
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	175	Watts
Derate above 25°C		100	
		1.0	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	°C

***THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5.0 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.
*Indicate JEDEC Registered Data

STYLE 1
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

NOTES
1 DIMENSIONS Q AND V ARE DATUMS
2 [T] IS SEATING PLANE AND DATUM
3 POSITIONAL TOLERANCE FOR MOUNTING HOLE Q

FOR LEADS
[Symbol] [Symbol] [Symbol] [Symbol] [Symbol] [Symbol]

4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	29.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18 12.19	—	0.440 0.480	—
Q	3.81 4.19	—	0.150 0.165	—
R	—	26.67	—	1.050
U	4.83 5.33	—	0.190 0.210	—
V	3.81 4.19	—	0.150 0.165	—

**CASE 1-05
TO-204AA Type
(TO-3 Type)**

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS (1)

Collector-Emitter Sustaining Voltage (Table 2) (I _C = 100 mA, I _B = 0)	V _{CEO(sus)}	450*	—	—	Vdc
Collector Cutoff Current (V _{CEV} = 850 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = 850 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)	I _{CEV}	—	—	0.25* 1.5*	mAdc
Collector Cutoff Current (V _{CE} = 850 Vdc, R _{BE} = 50 Ω, T _C = 100°C)	I _{CER}	—	—	2.5	mAdc
Emitter Cutoff Current (V _{EB} = 6.0 Vdc, I _C = 0)	I _{EBO}	—	—	1.0*	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	I _{S/b}	See Figure 15*			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage (I _C = 5.0 Adc, I _B = 0.7 Adc) (I _C = 10 Adc, I _B = 1.3 Adc) (I _C = 10 Adc, I _B = 1.3 Adc, T _C = 100°C)	V _{CE(sat)}	—	—	1.2 2.5* 3.0*	Vdc
Base-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 1.3 Adc) (I _C = 10 Adc, I _B = 1.3 Adc, T _C = 100°C)	V _{BE(sat)}	—	—	1.5* 1.5	Vdc
DC Current Gain (I _C = 10 Adc, V _{CE} = 5.0 Vdc) (I _C = 15 Adc, V _{CE} = 5.0 Vdc)	h _{FE}	7.5* 5.0*	—	30*	—

DYNAMIC CHARACTERISTICS (2)

Current Gain - Bandwidth Product (V _{CE} = 10 Vdc, I _C = 0.25 Adc, f _{test} = 10 MHz)	f _T	10*	—	75*	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	50*	—	400*	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	(I _C = 10 Adc, V _{CC} = 250 Vdc, I _{B1} = 1.3 Adc, PW = 30 μs, Duty Cycle ≤ 2.0%)	(I _{B2} = 2.6 Adc, R _{B2} = 1.6 Ω)	t _d	—	20	100*	ns
Rise Time			t _r	—	200	500*	
Storage Time			t _s	—	1200	3000*	
Fall Time		t _f	—	200	350*		
Storage Time		(V _{BE(off)} = 5.0 Vdc)	t _s	—	650	—	
Fall Time			t _f	—	80	—	

Inductive Load (Table 2)							
Storage Time	(I _C = 10 Adc, I _{B1} = 1.3 Adc, V _{BE(off)} = 5.0 Vdc, V _{CE(pk)} = 400 Vdc)	(T _C = 100°C)	t _{sv}	—	800	1800*	ns
Fall Time			t _{fi}	—	50	200*	
Crossover Time			t _c	—	90	250*	
Storage Time	(T _C = 150°C)	t _{sv}	—	1050	—	ns	
Fall Time		t _{fi}	—	70	—		
Crossover Time		t _c	—	120	—		

(1) Pulse Test: PW - 300 μs, Duty Cycle ≤ 2%.

(2) f_T = |h_{FE}| f_{test}

*Indicates JEDEC Registered Limit

1.3

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — CROSSOVER TIME





FIGURE 12 — CROSSOVER TIME



1.3

FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 — PEAK REVERSE BASE CURRENT



GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 16 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C — V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 is based on $T_C = 25^\circ C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.

$T_{J(pk)}$ may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will reduce

the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

FIGURE 17 — THERMAL RESPONSE




FIGURE 18 — POWER DERATING








TABLE 1 — RESISTIVE LOAD SWITCHING



$V_{CC} = 250 \text{ Vdc}$
 $R_L = 25 \Omega$
 $I_C = 10 \text{ Adc}$
 $I_B = 1.0 \text{ Adc}$



*Tektronix P-6042 or Equivalent




$V_{CC} = 250$ $I_{B1} = 1.0 \text{ Adc}$ $R_{B1} = 10 \Omega$
 $R_L = 25 \Omega$ $I_{B2} = 2.0 \text{ Adc}$ $R_{B2} = 1.6 \Omega$
 $I_C = 10 \text{ Adc}$ For $V_{BE}(\text{off}) = 5.0 \text{ V}$ $R_{B2} = 0 \Omega$

*Note: Adjust -V to obtain desired $V_{RE}(\text{off})$ at Point A

1.3

TABLE 2 — INDUCTIVE LOAD SWITCHING



$T_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$
 T_1 adjusted to obtain $I_{C(pk)}$

V(BR)CEO
 $L = 10 \text{ mH}$
 $R_{B2} = \infty$
 $V_{CC} = 20 \text{ Volts}$

Inductive Switching
 $L = 200 \mu\text{H}$
 $R_{B2} = 0$
 $V_{CC} = 20 \text{ Volts}$
 R_{B1} selected for desired I_{B1}



RBSOA
 $L = 200 \mu\text{H}$
 $R_{B2} = 0$
 $V_{CC} = 20 \text{ Volts}$
 R_{B1} selected for desired I_{B1}

*Tektronix
 P-6042 or
 Equivalent

Scope - Tektronix
 7403 or
 Equivalent

Note: Adjust -V to obtain desired $V_{BE(off)}$ at Point A.

TYPICAL INDUCTIVE SWITCHING WAVEFORMS






Designer's Data Sheet

**SWITCHMODE III SERIES
ULTRA-FAST NPN SILICON POWER TRANSISTORS**

This transistor is designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

Typical Applications:



- Switching Regulators
- Inverters
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times
 - 30 ns Inductive Fall Time — 75°C (Typ)
 - 40 ns Inductive Crossover Time — 75°C (Typ)
 - 800 ns Inductive Storage Time — 75°C (Typ)
- Operating Temperature Range - 65 to +200°C
- 100°C Performance Specified for:
 - Reverse-Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents



**20 AMPERE
NPN SILICON
POWER TRANSISTORS
450 VOLTS
250 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



MAXIMUM RATINGS

Rating	Symbol	Max	Unit
Collector-Emitter Voltage*	V _{CEO(sus)}	450	Vdc
Collector-Emitter Voltage*	V _{CEV}	850	Vdc
Emitter Base Voltage*	V _{EB}	6.0	Vdc
Collector Current — Continuous*	I _C	20	Adc
— Peak (1)	I _{CM}	30	
Base Current — Continuous*	I _B	15	Adc
— Peak (1)	I _{BM}	20	
Total Power Dissipation @ T _C = 25°C*	P _D	250	Watts
@ T _C = 100°C		143	
Derate above 25°C		1.43	W/°C
Operating and Storage Junction* Temperature Range	T _J , T _{stg}	-65 to +200	°C

***THERMAL CHARACTERISTICS**

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case*	R _{θJC}	0.7	°C/W
Maximum Lead Temperature for Soldering* Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.

*Indicate JEDEC Registered Data

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01
TO-204AE (Type) Modified TO-3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 2) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	450*	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.25* 1.5*	mAdc
Collector Cutoff Current ($V_{CE} = 850\text{ Vdc}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	2.5	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0*	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15*			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 1.2\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	— — —	1.5 3.0* 3.0*	Vdc
Base-Emitter Saturation Voltage ($I_C = 15\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	1.5* 1.5	Vdc
DC Current Gain ($I_C = 15\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 20\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	7.5* 5.0	— —	30* —	—

DYNAMIC CHARACTERISTICS (2)

Current Gain — Bandwidth Product ($V_{CE} = 10\text{ Vdc}$, $I_C = 0.25\text{ Adc}$, $f_{test} = 10\text{ MHz}$)	f_T	10*	—	75*	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	100*	—	500*	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	$(I_C = 15\text{ Adc}$, $V_{CC} = 250\text{ Vdc}$, $I_{B1} = 2.0\text{ Adc}$, $PW = 30\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	$(I_{B2} = 4.0\text{ Adc}$, $R_{B2} = 1.6\ \Omega$)	t_d	—	20	100*	ns
Rise Time			t_r	—	200	500*	
Storage Time			t_s	—	1200	2700*	
Fall Time		$(V_{BE(off)} = 5.0\text{ Vdc})$	t_f	—	200	350*	
Storage Time			t_s	—	650	—	
Fall Time			t_f	—	80	—	
Inductive Load (Table 2)							
Storage Time	$(I_C = 15\text{ Adc}$, $I_{B1} = 2.0\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 400\text{ Vdc}$)	$(T_C = 100^\circ\text{C})$	t_{sv}	—	800	2700*	ns
Fall Time			t_{fi}	—	50	200*	
Crossover Time			t_c	—	90	250*	
Storage Time		$(T_C = 150^\circ\text{C})$	t_{sv}	—	1050	—	
Fall Time			t_{fi}	—	70	—	
Crossover Time			t_c	—	120	—	

(1) Pulse Test: PW — 300 μs , Duty Cycle $\leq 2.0\%$.(2) $f_T = |h_{FE}| f_{test}$

*Indicates JEDEC Registered Limit

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION REGION




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — CROSSOVER TIME




FIGURE 12 — CROSSOVER TIME




FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 — REVERSE BASE CURRENT



GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 16 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 is based on $T_C = 25^\circ C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.

$T_{J(pk)}$ may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will re-

duce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

1.3

FIGURE 17 — THERMAL RESPONSE




FIGURE 18 — POWER DERATING








TABLE 1 — RESISTIVE LOAD SWITCHING



VCC = 250 Vdc
 RL = 16 Ω
 IC = 15 Adc
 IB = 2.0 Adc


*Tektronix P-6042 or Equivalent





VCC = 250 Vdc
 RL = 16 Ω
 IC = 15 Adc
 IB1 = 2.0 Adc
 IB2 = 4.0 Adc
 For VBE(off) = 5.0 V
 RB1 = 7.5 Ω
 RB2 = 1.6 Ω
 RB2 = 0 Ω

*Note: Adjust -V to obtain desired VBE(off) at Point A.

TABLE 2 — INDUCTIVE LOAD SWITCHING



TYPICAL INDUCTIVE SWITCHING WAVEFORMS



BU204 BU205



MOTOROLA

1.3

Designers Data Sheet

HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in large screen color deflection circuits.

- Collector-Emitter Voltage – $V_{CEX} = 1300 \text{ Vdc} - \text{BU204}$
 $1500 \text{ Vdc} - \text{BU205}$
- Glassivated Base-Collector Junction
- Switching Times with Inductive Loads –
 $t_f = 0.65 \mu\text{s} \text{ (Typ)} @ I_C = 2\text{A}$

2.5 AMPERE

NPN SILICON POWER TRANSISTORS

1300 AND 1500 VOLTS
36 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.


MAXIMUM RATINGS

Rating	Symbol	BU204	BU205	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	600	700	Vdc
Collector-Emitter Voltage	V_{CEX}	1300	1500	Vdc
Emitter Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous	I_C	2.5		Adc
Collector Current – Peak (1)	I_{CM}	3		Adc
Base Current – Peak (1)	I_{BM}	2.5		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	36		Watts
Derate above 25°C		10		$\text{W}/^\circ\text{C}$
Derate above 25°C		0.4		$\text{W}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +115		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C}/\text{W}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.



NOTES

1. DIMENSIONS Q AND V ARE DATUMS
2. \square IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q.

$\pm 0.13 \text{ (0.005)} \text{ (M)} \text{ (T)} \text{ (V)} \text{ (Q)}$

FOR LEADS

$\pm 0.13 \text{ (0.005)} \text{ (M)} \text{ (T)} \text{ (V)} \text{ (Q)} \text{ (Q)}$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.48 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	26.67		1.050	
U	4.83	5.53	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

BU204, BU205


1.3

ELECTRICAL CHARACTERISTICS (T_C = 25° unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS (1)						
Collector-Emitter Sustaining Voltage (I _C = 100 mAdc, I _B = 0)	BU204 BU205	V _{CEO(sus)}	600 700	— —	— —	Vdc
Collector Cutoff Current (V _{CE} = 1300 Vdc, V _{BE} = 0) (V _{CE} = 1500 Vdc, V _{BE} = 0)	BU204 BU205	I _{CES}	— —	— —	1.0 1.0	mAdc
Emitter Base Voltage (I _E = 10 mA, I _C = 0)		V _{EBO}	5.0	—	—	Vdc
ON CHARACTERISTICS (1)						
Collector-Emitter Saturation Voltage (I _C = 2.0 Adc, I _B = 1.0 Adc)		V _{CE(sat)}	—	—	5.0	Vdc
Base Emitter Saturation Voltage (I _C = 2.0 Adc, I _B = 1.0 Adc)		V _{BE(sat)}	—	—	1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased		I _{S/B}	See Figure 14			
DYNAMIC CHARACTERISTICS						
Current-Gain – Bandwidth Product (1) (I _C = 0.1 Adc, V _{CE} = 5.0 Vdc, f _{test} = 1.0 MHz)		f _T	—	4.0	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 1.0 MHz)		C _{ob}	—	50	—	pF
SWITCHING CHARACTERISTICS						
Fall Time (I _C = 2.0 Adc, I _{B1} = 1.0 Adc, L _B = 25 μH) (See Figure 1)		t _f	—	0.65	—	μs

(1) Pulse Test: Pulse Width < 300 μs, Duty Cycle = 2%.

FIGURE 1 – TEST CIRCUIT



DRIVER TRANSFORMER (T1)

Motorola part number 25D68782A-05-1/4" laminata "E" iron core. Primary Inductance – 39 mH. Secondary Inductance – 22 mH. Leakage Inductance with primary shorted – 2.0 μH. Primary 260 turns #28 AWG enamel wire, Secondary 17 turns, #22 AWG enamel wire.

BASE DRIVE: The Key to Performance

By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough I_{B1} to satisfy the lowest gain output device h_{FE} at the end of scan I_{CM} . Worst case component variations and maximum high voltage loading must also be taken into account.


If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right L_B is usually done empirically, since the equivalent circuit is complex, and since there are several important variables (I_{CM} , I_{B1} , and h_{FE} at I_{CM}). One method is to plot fall time as a function of L_B , at the desired conditions, for several devices within the h_{FE} specification. A more informative method is to plot power dissipation versus I_{B1} for a range of values of L_B as shown

in Figures 4 and 5. This shows the parameter that really matters, dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low I_{B1}) is caused by saturation losses. The positive slope portion at higher I_{B1} , and low values of L_B is due to switching losses as described above. Note that for very low L_B a very narrow optimum is obtained. This occurs when $I_{B1} h_{FE} = I_{CM}$, and therefore would be acceptable only for the "typical" device with constant I_{CM} . As L_B is increased, the curves become broader and flatter above the $I_{B1} h_{FE} = I_{CM}$ point as the turn-off "tails" are brought under control. Eventually, if L_B is raised too far, the dissipation all across the curve will rise, due to poor initiation of switching rather than tailing. Plotting this type of curve family for devices of different h_{FE} , essentially moves the curves to the left or right according to the relation $I_{B1} h_{FE} = \text{constant}$. It then becomes obvious that, for a specified I_{CM} , an L_B can be chosen which will give low dissipation over a range of h_{FE} and/or I_{B1} . The only remaining decision is to pick I_{B1} high enough to accommodate the lowest h_{FE} part specified. Figure 8 gives values recommended for L_B and I_{B1} for this device over a wide range of I_{CM} . These values were chosen from a large number of curves like Figure 4 and Figure 5. Neither L_B nor I_{B1} are absolutely critical, as can be seen from the examples shown, and values of Figure 8 are provided for guidance only.


TEST CIRCUIT WAVEFORMS

FIGURE 2



(time)

FIGURE 3



(time)

TEST CIRCUIT OPTIMIZATION

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental importance.

Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.

FIGURE 4 – OPTIMIZING DRIVE @ $I_C = 0.75$ A




FIGURE 5 – OPTIMIZING DRIVE @ $I_C = 1.5$ A




FIGURE 6 – OPTIMIZING DRIVE @ $I_C = 2.0$ A




FIGURE 7 – SWITCHING BEHAVIOR versus TEMPERATURE




FIGURE 8 – OPTIMUM DRIVE CONDITIONS





FIGURE 9 – SWITCHING BEHAVIOR versus I_{CM}



1.3

FIGURE 10 – THERMAL RESPONSE




FIGURE 11 – COLLECTOR SATURATION REGION




FIGURE 12 – DC CURRENT GAIN




FIGURE 13 – "ON" VOLTAGES





FIGURE 14 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA





MOTOROLA

**BU207
BU208**

1.3

Designers Data Sheet

HORIZONTAL DEFLECTION TRANSISTOR

...specifically designed for use in large screen color deflection circuits.

- Collector-Emitter Voltage –
V_{CEX} = 1300 Vdc – BU207
1500 Vdc – BU208
- Collector-Emitter Sustaining Voltage –
V_{CEO(sus)} = 600 Vdc – BU207
700 Vdc – BU208
- Switching Times with Inductive Loads, t_f = 0.4 μs (Typ) @
I_C = 4.5 A
- Optimum Drive Condition Curves
- Glass Base-Collector Junction

***MAXIMUM RATINGS**

Rating	Symbol	BU207	BU208	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	600	700	Vdc
Collector-Emitter Voltage	V _{CEX}	1300	1500	Vdc
Emitter Base Voltage	V _{EB}	5		Vdc
Collector Current – Continuous	I _C	5		Adc
Peak (1)	I _{CM}	7.5		
Base Current – Peak (1)	I _{BM}	4		Adc
Total Power Dissipation @ T _C = 95°C	P _D	12.5		Watts
Derate above 95°C		0.625		W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +115		°C

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.6	°C/W
Maximum Lead Temperature for Soldering	T _L	275	°C
Purposes: 1/8" from Case for 5 Seconds			

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.

**5 AMPERE
NPN SILICON
POWER TRANSISTORS
1300 AND 1500 VOLTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.



- NOTES:
1. DIMENSIONS G AND V ARE DATUMS.
 2. [] IS SEATING PLANE AND DATUM.
 3. POSITIONAL TOLERANCE FOR MOUNTING HOLE D.

◆ ⌀13 (0.005) ⊕ T V ⊖

FOR LEADS

◆ ⌀13 (0.005) ⊕ T V ⊖ ⊕

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	38.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	1.187 BSC		
G	10.92 BSC	0.430 BSC		
H	5.46 BSC	0.215 BSC		
J	16.89 BSC	0.665 BSC		
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

BU207, BU208


1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage ($I_C = 100$ mA, $I_B = 0$)	$V_{CE(sus)}$	600 700	—	—	Vdc
Collector Cutoff Current ($V_{CE} = 1300$ Vdc, $V_{BE} = 0$) ($V_{CE} = 1500$ Vdc, $V_{BE} = 0$)	I_{CES}	—	—	1.0 1.0	mAdc
Emitter Base Voltage ($I_E = 10$ mA, $I_C = 0$)	V_{EBO}	5.0	—	—	Vdc
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 4.5$ Adc, $V_{CE} = 5$ Vdc)	h_{FE}	2.25	—	—	—
Collector-Emitter Saturation Voltage ($I_C = 4.5$ Adc, $I_B = 2$ Adc)	$V_{CE(sat)}$	—	—	5	Vdc
Base Emitter Saturation Voltage ($I_C = 4.5$ Adc, $I_B = 2$ Adc)	$V_{BE(sat)}$	—	—	1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 14			
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product ($I_C = 0.1$ Adc, $V_{CE} = 5.0$ Vdc, $f_{rest} = 1$ MHz)	f_T	—	4.0	—	MHz
Output Capacitance ($V_{CB} = 10$ Vdc, $I_E = 0$, $f = 0.1$ MHz)	C_{ob}	—	125	—	pF
SWITCHING CHARACTERISTICS					
Fall Time ($I_C = 4.5$ Adc, $I_B = 1.8$ Adc, $L_B = 10$ μ H, see Figure 1)	t_f	—	0.6	—	μ s

(1) Pulse Test: Pulse Width = 300 μ s, Duty Cycle \leq 2%.

FIGURE 1 – SWITCHING TIMES TEST CIRCUIT



BASE DRIVE: The Key to Performance

By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough I_{B1} to satisfy the lowest gain output device h_{FE} at the end of scan I_{CM} . Worst-case component variations and maximum high voltage loading must also be taken into account.

If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right L_B is usually done empirically, since the equivalent circuit is complex, and since there are several important variables (I_{CM} , I_{B1} , and h_{FE} at I_{CM}). One method is to plot fall time as a function of L_B , at the desired conditions, for several devices within the h_{FE} specification. A more informative method is to plot power dissipation versus I_{B1} for a range of values of L_B as shown

in Figures 4 and 5. This shows the parameter that really matters, dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low I_{B1}) is caused by saturation losses. The positive slope portion at higher I_{B1} , and low values of L_B is due to switching losses as described above. Note that for very low L_B a very narrow optimum is obtained. This occurs when $I_{B1} h_{FE} = I_{CM}$, and therefore would be acceptable only for the "typical" device with constant I_{CM} . As L_B is increased, the curves become broader and flatter above the $I_{B1} h_{FE} = I_{CM}$ point as the turn-off "tails" are brought under control. Eventually, if L_B is raised too far, the dissipation all across the curve will rise, due to poor initiation of switching rather than tailing. Plotting this type of curve family for devices of different h_{FE} , essentially moves the curves to the left or right according to the relation $I_{B1} h_{FE} = \text{constant}$. It then becomes obvious that, for a specified I_{CM} , an L_B can be chosen which will give low dissipation over a range of h_{FE} and/or I_{B1} . The only remaining decision is to pick I_{B1} high enough to accommodate the lowest h_{FE} part specified. Figure 8 gives values recommended for L_B and I_{B1} for this device over a wide range of I_{CM} . These values were chosen from a large number of curves like Figure 4 and Figure 5. Neither L_B nor I_{B1} are absolutely critical, as can be seen from the examples shown, and values of Figure 8 are provided for guidance only.

TEST CIRCUIT WAVEFORMS

FIGURE 2





FIGURE 3



TEST CIRCUIT OPTIMIZATION

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental importance.

Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.

1.3

FIGURE 4 – OPTIMIZING DRIVE @ $I_C = 3.5$ A




FIGURE 5 – OPTIMIZING DRIVE @ $I_C = 4.5$ A




FIGURE 6 – SWITCHING BEHAVIOR versus TEMPERATURE
 $I_{CM} = 3.5$ A, $I_B = 1.5$ A, $L_B = 14$ μ H




FIGURE 7 – SWITCHING BEHAVIOR versus TEMPERATURE
 $I_{CM} = 4.5$ A, $I_B = 1.75$ A, $L_B = 8$ μ H




FIGURE 8 – OPTIMUM DRIVE CONDITIONS




FIGURE 9 – SWITCHING BEHAVIOR versus I_{CM}




FIGURE 10 – THERMAL RESPONSE




FIGURE 11 – COLLECTOR SATURATION REGION




FIGURE 12 – DC CURRENT GAIN




FIGURE 13 – "ON" VOLTAGES





FIGURE 14 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA






1.3

NPN SILICON HORIZONTAL DEFLECTION TRANSISTOR WITH INTEGRATED DAMPER DIODE

... specifically designed for use in large screen color deflection circuits

- $V_{CES} = 1500$ V;
 $V_{CEO(sus)} = 700$ V (min)
- Low saturation:
 $V_{CE(sat)} = 1.0$ V (max) @ $I_C = 4.5$ Adc




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	700	Vdc
Collector-Emitter Voltage ($R_{BE} = 0$)	V_{CES}	1500	Vdc
Emitter Base Voltage	V_{EB}	5.0	Vdc
Collector Current — Continuous	I_C	5.0	A dc
— Peak	I_{CM}	7.5	A dc
Base Current — Peak	I_B	3.5	A dc
Total Device Dissipation $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	60 0.666	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to 115	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	$^\circ\text{C}/\text{W}$



FIGURE 1 — POWER DERATING



5 AMPERES

NPN SILICON POWER TRANSISTORS

1500 VOLTS
60 WATTS



NOTES:

1. DIMENSIONS Q AND V ARE DATUMS.
2. [] IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE IS:

STYLE 1
PIN 1 BASE
2. EMITTER
CASE COLLECTOR

± 0.13 (0.005) T V M

FOR LEADS:

± 0.13 (0.005) T V M Q

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	33.27	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.87	1.08	0.038	0.043
E	7.40	7.78	0.095	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.48 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05
TO-204AA (Type)
(Formerly TO-3)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 100\text{ mAdc}$, $I_B = 0$, $L = 25\text{ mH}$, $V_{\text{clamp}} = 800\text{ V}$)	$V_{\text{CEO(sus)}}$	700	—	Vdc	
Collector Cutoff Current ($V_{\text{CE}} = 1500\text{ Vdc}$, $V_{\text{BE}} = 0$)	I_{CES}	—	1.0	mAdc	
Emitter Cutoff Current ($V_{\text{EB}} = 5.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	300	mAdc	
ON CHARACTERISTICS (1)					
Diode Forward Voltage ($I_F = 4.0\text{ A}$)	V_F	—	2.0	Vdc	
Collector-Emitter Saturation Voltage ($I_C = 4.5\text{ Adc}$, $I_B = 2.0\text{ Adc}$)	$V_{\text{CE(sat)}}$	—	1.0	Vdc	
Base-Emitter Saturation Voltage ($I_C = 4.5\text{ Adc}$, $I_B = 2.0\text{ Adc}$)	$V_{\text{BE(sat)}}$	—	1.5	Vdc	
SWITCHING CHARACTERISTICS (Inductive Load)					
Fall Time	($I_C(\text{end}) = 4.5\text{ Adc}$, $V_{\text{CC}} = 140\text{ Vdc}$, $I_B(\text{end}) = 1.8\text{ A}$, $L_C = 0.9\text{ mH}$, $L_B = 10\text{ }\mu\text{H}$)	t_f	—	0.6 (typ)	μs

(1) Pulse Test. $PW = 300\text{ }\mu\text{s}$, Duty Cycle $\leq 3\%$.

BU406 BU407



MOTOROLA


1.3

NPN POWER TRANSISTORS

These devices are high voltage, high speed transistors for horizontal deflection output stages of TV's and CRT's.

- High Voltage:
 $V_{CEV} = 330$ or 400 V
- Fast Switching Speed:
 $t_f = 750$ ns (max)
- Low Saturation Voltage:
 $V_{CE(sat)} = 1.0$ V (max) @ 5.0 A
- Packaged in Compact JEDEC TO-220AB

7.0 AMPERE NPN SILICON POWER TRANSISTORS 60 WATTS 150 and 200 VOLTS




MAXIMUM RATINGS

Rating	Symbol	BU406	BU407	Unit
Collector-Emitter Voltage	V_{CEO}	200	150	Vdc
Collector-Emitter Voltage	V_{CEV}	400	330	Vdc
Collector-Base Voltage	V_{CBO}	400	330	Vdc
Emitter Base Voltage	V_{EBO}	6.0		Vdc
Collector Current — Continuous	I_C	7.0		Adc
Peak Repetitive		10		
Peak (10 ms)		15		
Base Current	I_B	4.0		Adc
Total Device Dissipation, $T_C = 25^\circ\text{C}$	P_D	60		Watts
Derate above $T_C = 25^\circ\text{C}$		0.48		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{Stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max.	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.08	°C/W
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	70	°C/W
Lead Temperature for Soldering Purposes: 1/8" from Case for 5.0 Seconds	T_L	275	°C



STYLE 1
PIN 1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

NOTES

- 1 DIMENSION H APPLIES TO ALL LEADS
- 2 DIMENSION L APPLIES TO LEADS 1 AND 3
- 3 DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
- 4 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- 5 CONTROLLING DIMENSION INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	8.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02
TO-220AB

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage ⁽¹⁾ ($I_C = 100\text{ mA dc}$, $I_B = 0$)	$V_{CE(sus)}$	200 150	— —	— —	Vdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $V_{BE} = 0$) ($V_{CE} = \text{Rated } V_{CEO} + 50\text{ Vdc}$, $V_{BE} = 0$) ($V_{CE} = \text{Rated } V_{CEO} + 50\text{ Vdc}$, $V_{BE} = 0$, $T_C = 150^\circ\text{C}$)	I_{CES}	— — —	— — —	5.0 0.1 1.0	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 0.5\text{ Adc}$)	$V_{CE(sat)}$	—	—	1.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 0.5\text{ Adc}$)	$V_{BE(sat)}$	—	—	1.2	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain — Bandwidth Product ($I_C = 0.5\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 20\text{ MHz}$)	f_T	10	—	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 1.0\text{ MHz}$)	C_{ob}	—	80	—	pF
SWITCHING CHARACTERISTICS					
Inductive Load Crossover Time ($V_{CC} = 40\text{ Vdc}$, $I_C = 5.0\text{ Adc}$, $I_{B1} = I_{B2} = 0.5\text{ Adc}$, $L = 150\text{ }\mu\text{H}$)	t_c	—	—	0.75	μs

(1) Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 1\%$.

FIGURE 1 — DC CURRENT GAIN





FIGURE 2 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA



BU806 BU807



MOTOROLA

1.3


NPN DARLINGTON POWER TRANSISTORS

These Darlington transistors are high voltage, high speed devices for horizontal deflection circuits in TV's and CRT's.

- High Voltage: $V_{CEV} = 330$ or 400 V
- Fast Switching Speed:
 $t_c = 1.0 \mu s$ (max)
- Low Saturation Voltage:
 $V_{CE(sat)} = 1.5$ V (max)
- Packaged in JEDEC TO-220AB
- Dampener Diode V_F is specified.
 $V_F = 2.0$ V (max)

8.0 AMPERE DARLINGTON NPN POWER TRANSISTORS

**60 WATTS
150 and 200 VOLTS**



MAXIMUM RATINGS

Rating	Symbol	BU806	BU807	Unit
Collector-Emmitter Voltage	V_{CEO}	200	150	Vdc
Collector-Emmitter Voltage	V_{CEV}	400	330	Vdc
Collector-Base Voltage	V_{CBO}	400	330	Vdc
Emitter-Base Voltage	V_{EBO}	6.0		Vdc
Collector Current — Continuous	I_C	8.0		Adc
Collector Current — Peak		15		
Emitter-Collector Diode Current	I_F	10		Adc
Base Current	I_B	2.0		Adc
Total Device Dissipation, $T_C = 25^\circ C$ Derate above $T_C = 25^\circ C$	P_D	60 0.48		Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J , T_{stg}	-65 to 150		$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.08	$^\circ C/W$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	70	$^\circ C/W$
Lead Temperature for Soldering Purposes, 1/8" from Case for 5.0 Seconds	T_L	275	$^\circ C$

NOTES

- DIMENSION H APPLIES TO ALL LEADS
- DIMENSION L APPLIES TO LEADS 1 AND 3
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- CONTROLLING DIMENSION INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02
TO-220AB**

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 100 mA, I _B = 0)	BU806 BU807 V _{CEO(sus)}	200 150	—	—	Vdc
Collector Cutoff Current (V _{CE} = Rated V _{CB0} , V _{BE} = 0)	I _{CES}	—	—	100	μAdc
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , V _{BE(off)} = 6.0 Vdc)	I _{CEV}	—	—	100	μAdc
Emitter Cutoff Current (V _{EB} = 6.0 Vdc, I _C = 0)	I _{EBO}	—	—	3.0	mA
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage (I _C = 5.0 Adc, I _B = 50 mA)	V _{CE(sat)}	—	—	1.5	Vdc
Base-Emitter Saturation Voltage (I _C = 5.0 Adc, I _B = 50 mA)	V _{BE(sat)}	—	—	2.4	Vdc
Emitter-Collector Diode Forward Voltage (I _F = 4.0 Adc)	V _F	—	—	2.0	Vdc

SWITCHING CHARACTERISTICS

Turn-On Time	(Resistive Load, V _{CC} = 100 Vdc, I _C = 5.0 Adc, I _{B1} = 50 mA, I _{B2} = 500 mA)	t _{on}	—	0.35	—	μs
Storage Time		t _s	—	0.55	—	μs
Fall Time		t _f	—	0.20	—	μs
Crossover Time (I _C = 5.0 Adc, I _{B1} = 50 mA, V _{BE(off)} = 4.0 Vdc, V _{clamp} = 200 Vdc, L = 500 μH)		t _c	—	0.40	1.0	μs

(1) Pulse Test Pulse Width ≤ 300 μs, Duty Cycle ≤ 1%

FIGURE 1 — DC CURRENT GAIN





FIGURE 2 — SAFE OPERATING AREA (FSOA)



D40C1 D40C2 D40C4 D40C5



MOTOROLA


1.3

NPN SILICON DARLINGTON AMPLIFIER TRANSISTORS

... designed for amplifier and driver applications where high gain is an essential requirement, low power lamp and relay drivers and power drivers for high-current applications such as voltage regulators.

- High DC Current Gain –
 $h_{FE} = 40,000$ (Min) @ $I_C = 200$ mAdc – D40C2, 5
- Collector-Emitter Breakdown Voltage –
 $BV_{CEO} = 40$ Vdc (Min) @ $I_C = 10$ mAdc – D40C4, 5
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.5$ Vdc (Max) @ $I_C = 500$ mAdc
- Duowatt Package –
2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

DUOWATT NPN SILICON DARLINGTON AMPLIFIER TRANSISTORS



Tab forming and TO-5 lead forming available on special request.

MAXIMUM RATINGS

Rating	Symbol	D40C1,2	D40C4,5	Unit
Collector-Emitter Voltage	V_{CEO}	30	40	Vdc
Collector-Emitter Voltage	V_{CES}	30	40	Vdc
Emitter-Base Voltage	V_{EBO}	13		Vdc
Collector Current – Continuous	I_C	0.5	1.0	Adc
Collector Current – Peak (1)				
Base Current – Continuous	I_B	100		mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.67		Watts
Derate above 25°C (2)		13.3		mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	6.25		Watts
Derate above 25°C		50		mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	–	260		$^\circ\text{C}$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	20	$^\circ\text{C}/\text{W}$

(1) Pulse Width ≤ 25 ms, Duty Cycle $\leq 50\%$.

(2) The actual power dissipation capability of Duowatt transistors are 2 W @ $T_A = 25^\circ\text{C}$.

STYLE 1:
PIN 1, EMITTER
2, BASE
3, COLLECTOR
4, COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

TO-202AC
CASE 306-04

D40C1, D40C2, D40C4, D40C5

1.3


ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 10 \text{ mAdc}, V_{BE} = 0$)	BV_{CEO}	30 40	—	Vdc
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CES}, I_E = 0, T_J = 150^\circ\text{C}$)	I_{CBO}	—	20	μAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CES}, V_{BE} = 0$)	I_{CES}	—	0.5	μAdc
Emitter Cutoff Current ($V_{EB} = 13 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	100	nAdc
ON CHARACTERISTICS (1)				
Current Gain ($I_C = 200 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc}$)	h_{FE}	10,000 40,000	60,000 —	—
Collector-Emitter Saturation Voltage ($I_C = 500 \text{ mAdc}, I_B = 0.5 \text{ mAdc}$)	$V_{CE(sat)}$	—	1.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 500 \text{ mAdc}, I_B = 0.5 \text{ mAdc}$)	$V_{BE(sat)}$	—	2.0	Vdc
DYNAMIC CHARACTERISTICS				
Collector Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$)	C_{cb}	—	10	pF
High Frequency Current Gain ($I_C = 20 \text{ mA}, V_{CE} = 5 \text{ Vdc}, f = 100 \text{ MHz}$)	h_{fe}	1.0	—	—
Input Impedance ($I_C = 20 \text{ mA}, V_{CE} = 5 \text{ Vdc}, f = 1 \text{ kHz}$)	h_{ie}	50	—	Ohms

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

TYPICAL CHARACTERISTICS

FIGURE 1 — ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

D40C1, D40C2, D40C4, D40C5

1.3

TYPICAL CHARACTERISTICS (continued)

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – TEMPERATURE COEFFICIENT





FIGURE 6 – THERMAL RESPONSE





NPN
D40D
 PNP
D41D

1.3


COMPLEMENTARY SILICON ANNULAR AMPLIFIER TRANSISTORS

... designed for general-purpose, medium-voltage, medium power amplifier and driver applications; series, shunt and switching regulators, and low and high frequency inverters and converters.

- Duowatt Package – 2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

DUOWATT

COMPLEMENTARY SILICON AMPLIFIER TRANSISTORS



Tab forming and TO-5 lead forming available on special request.


MAXIMUM RATINGS

Rating	Symbol	D40/41D 1, 2	D40/41D 4, 5	D40/41D 7, 8	D40/41D 10, 11, 13, 14	Unit
Collector-Emitter Voltage	V_{CE0}	30	45	60	75	Vdc
Collector-Emitter Voltage	V_{CES}	45	60	75	90	Vdc
Emitter-Base Voltage	V_{EBO}	5.0				Vdc
Collector Current – Continuous	I_C	1.0				Adc
Peak (1)		2.0				
Base Current	I_B	100				mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.67				Watts
Derate above 25°C (2)		13.3				mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	6.25				Watts
Derate above 25°C		50				mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150				$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	—	260				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	20	$^\circ\text{C}/\text{W}$

- (1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$.
 (2) The actual power dissipation capability of Duowatt transistors are 2 W @ $T_A = 25^\circ\text{C}$.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

TO-202AC
 CASE 306-04

D40D, NPN, D41D, PNP

1.3

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (I _C = 10 mAdc, I _B = 0)	BV _{CEO}	30 45 60 75	—	Vdc
Collector Cutoff Current (V _{CE} = Rated V _{CE})	I _{CES}	—	100	nAdc
Emitter Cutoff Current (V _{EB} = 5.0 Vdc)	I _{EBO}	—	100	nAdc
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 100 mAdc, V _{CE} = 2.0 Vdc)	h _{FE}	50 120	150 360	—
(I _C = 1.0 Adc, V _{CE} = 2.0 Vdc)		10 10 20	— — —	
Collector-Emitter Saturation Voltage (I _C = 500 mAdc, I _B = 50 mAdc)	V _{CE(sat)}	—	0.5 1.0 1.0	Vdc
Base-Emitter Saturation Voltage (I _C = 500 mAdc, I _B = 50 mAdc)	V _{BE(sat)}	—	1.5	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain – Bandwidth Product (I _C = 20 mA, V _{CE} = 10 Vdc, f = 20 MHz)	f _T	75	375	MHz
Collector-Base Capacitance (V _{CB} = 20 Vdc, I _E = 0, f = 1 MHz)	C _{cb}	—	12 18	pF
				D40D series D41D series

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

TYPICAL CHARACTERISTICS

FIGURE 1 – CURRENT-GAIN – BANDWIDTH PRODUCT





FIGURE 2 – CAPACITANCES



TYPICAL CHARACTERISTICS (continued)

1.3




FIGURE 4 - "ON" VOLTAGE





FIGURE 5 - COLLECTOR SATURATION REGION



TYPICAL CHARACTERISTICS (continued)

1.3

FIGURE 6 – THERMAL RESPONSE







FIGURE 7 – ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on $T_{J(pk)} = 150^\circ C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ C$. $T_{J(pk)}$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 8 – POWER DERATING





MOTOROLA

NPN
D40E1
D40E5
D40E7

PNP
D41E1
D41E5
D41E7

1.3


**COMPLEMENTARY SILICON ANNULAR
 AMPLIFIER TRANSISTORS**

... designed for general-purpose, medium-voltage, medium power amplifier and driver applications; series, shunt and switching regulators, and low and high frequency inverters and converters.

- Duowatt Package – 2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

DUOWATT

**COMPLEMENTARY SILICON
 AMPLIFIER TRANSISTORS**



Tab forming and TO-5 lead forming available on special request.


MAXIMUM RATINGS

Rating	Symbol	D40/41E1	D40/41E5	D40/41E7	Unit
Collector-Emitter Voltage	V_{CEO}	30	60	80	Vdc
Collector-Emitter Voltage	V_{CES}	40	70	90	Vdc
Emitter-Base Voltage	V_{EBO}	← 5.0 →			Vdc
Collector Current – Continuous Peak (1)	I_C	← 2 →			Adc
		← 3 →			
Base Current	I_B	← 0.5 →			mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C (2)	P_D	← 1.67 →			Watts
		← 13.3 →			
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 8 →			Watts
		← 64 →			
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← 55 to +150 →			$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	–	← 260 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	15.6	$^\circ\text{C}/\text{W}$

- NOTES
1. Pulse Test: Pulse Width $\leq 300 \mu\text{s}$.
 2. The actual power dissipation capability of Duowatt transistors are 2 W @ $T_A = 25^\circ\text{C}$.



STYLE 1
 PIN 1 EMITTER
 2 BASE
 3 COLLECTOR
 4 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

TO-202AC
 CASE 306-04

NPN D40E1, D40E5, D40E7
PNP D41E1, D41E5, D41E7



1.3

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage ($I_C = 10 \text{ mA}$, $I_B = 0$)	BV_{CEO}	30 60 80	— — —	Vdc
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	100	nAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CES}$)	I_{CES}	—	100	nAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 100 \text{ mA}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	50 10	— —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 100 \text{ mA}$)	$V_{CE(sat)}$	—	1.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 100 \text{ mA}$)	$V_{BE(sat)}$	—	1.3	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain – Bandwidth Product ($I_C = 20 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$, $f = 20 \text{ MHz}$)	f_T	75	375	MHz
Collector-Base Capacitance ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$, $f = 1 \text{ MHz}$)	C_{cb}	— —	12 18	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

TYPICAL CHARACTERISTICS



NPN D40E1, D40E5, D40E7
PNP D41E1, D41E5, D41E7

TYPICAL CHARACTERISTICS (continued)

D40E series

D41E series

FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — "ON" VOLTAGE







FIGURE 5 — COLLECTOR SATURATION REGION



NPN D40E1, D40E5, D40E7
PNP D41E1, D41E5, D41E7

1.3

TYPICAL CHARACTERISTICS (continued)

FIGURE 6 – THERMAL RESPONSE






FIGURE 7 – ACTIVE-REGION SAFE-OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




FIGURE 8 – POWER DERATING



MOTOROLA

NPN
D40K
PNP
D41K

1.3


**COMPLEMENTARY SILICON DARLINGTON
AMPLIFIER TRANSISTORS**

... designed for amplifier and driver applications where high gain is an essential requirement, low power lamp and relay drivers and power drivers for high-current applications such as voltage regulators.

- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.5 \text{ Vdc (Max) @ } I_C = 1.5 \text{ Adc for D40,41K1,2}$
- Duowatt Package –
2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

DUOWATT

**COMPLEMENTARY SILICON
DARLINGTON AMPLIFIER
TRANSISTORS**



Tab forming and TO-5 lead forming available on special request.


MAXIMUM RATINGS

Rating	Symbol	D40/41K 1, 3	D40/41K 2, 4	Unit
Collector-Emitter Voltage	V_{CEO}	30	50	Vdc
Collector-Emitter Voltage	V_{CES}	30	50	Vdc
Emitter-Base Voltage	V_{EBO}	13		Vdc
Collector Current – Continuous Peak (1)	I_C	2.0	3.0	A dc
Base Current – Continuous	I_B	100		mA dc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C (2)	P_D	1.67	13.3	Watts mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10	80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	–	260		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

1. Pulse Width $\leq 25 \text{ ms}$, Duty Cycle $\leq 50\%$.
2. The actual power dissipation capability of Duowatt transistors are $2 \text{ W @ } T_A = 25^\circ\text{C}$.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

**TO-202AC
CASE 306-04**

NPN D40K, PNP D41K



1.3

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) (I _C = 10 mAdc)	D40,41K1,3 D40,41K2,4	BV _{CEO}	30 50	— —	Vdc
Collector Cutoff Current (V _{CB} = Rated V _{CE} , I _E = 0, T _J = 150°C)		I _{CBO}	—	20	μAdc
Collector Cutoff Current (V _{CE} = Rated V _{CE} , V _{BE} = 0)		I _{CES}	—	0.5	μAdc
Emitter Cutoff Current (V _{EB} = 13 Vdc, I _C = 0)		I _{EBO}	—	100	nAdc
ON CHARACTERISTICS (1)					
DC Current Gain (I _C = 200 mAdc, V _{CE} = 5.0 Vdc) (I _C = 1.5 Adc, V _{CE} = 5.0 Vdc) (I _C = 1.0 Adc, V _{CE} = 5.0 Vdc)	All Devices D40,41K1,2 D40,41K3,4	h _{FE}	10,000 1,000 1,000	— — —	—
Collector-Emitter Saturation Voltage (I _C = 1.5 Adc, I _B = 3.0 mAdc) (I _C = 1.0 Adc, I _B = 2.0 mA)	D40,41K1,2 D40,41K3,4	V _{CE(sat)}	— —	1.5 1.5	Vdc
Base-Emitter Saturation Voltage (I _C = 1.5 Adc, I _B = 3.0 mAdc) (I _C = 1.0 Adc, I _B = 2.0 mAdc)	D40,41K1,2 D40,41K3,4	V _{BE(sat)}	— —	2.5 2.5	Vdc
DYNAMIC CHARACTERISTICS					
Collector Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 1.0 MHz)	D40K series D41K series	C _{cb}	— —	10 25	pF
High Frequency Current Gain (I _C = 20 mA, V _{CE} = 5 Vdc, f = 100 MHz)		h _{fe}	1.0	—	—

1. Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS (continued)

DC CURRENT GAIN

FIGURE 3 - (D40K series)





FIGURE 4 - (D41K series)



"ON" VOLTAGES

FIGURE 5 - (D40K series)




FIGURE 6 - (D41K series)





FIGURE 7 - THERMAL RESPONSE



NPN D40K, PNP D41K

1.3

TYPICAL CHARACTERISTICS (continued)

CAPACITANCE

FIGURE 8 - (D40K series)





FIGURE 9 - (D41K series)



HIGH FREQUENCY CURRENT GAIN

FIGURE 10 - (D40K series)





FIGURE 11 - (D41K series)





MOTOROLA

**D40N1 D40N3
D40N2 D40N4**

1.3


**NPN SILICON ANNULAR
HIGH VOLTAGE AMPLIFIER TRANSISTORS**

... designed for high-voltage TV video and chroma output circuits, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage –
BV_{CE}R = 300 Vdc (Min) @ I_C = 1.0 mA_{dc} – D40N3, 4
- Low Collector-Base Capacitance –
C_{cb} = 3.0 pF (Max) @ V_{CB} = 20 Vdc
- Duowatt Package –
2 Watts Free Air Dissipation @ T_A = 25°C

DUOWATT

**NPN SILICON
AMPLIFIER TRANSISTORS**



Tab forming and TO-5 lead forming available on special request.

MAXIMUM RATINGS

Rating	Symbol	D40N1, 2	D40N3, 4	Unit
Collector-Emitter Voltage (1, 2)	V _{CE} R	250	300	Vdc
Collector-Base Voltage	V _{CB} O	250	300	Vdc
Emitter-Base Voltage	V _{EB} O	5.0		Vdc
Collector Current – Continuous	I _C	0.1		Adc
– Peak		0.7		
Base Current	I _B	250		mA _{dc}
Total Power Dissipation @ T _A = 25°C	P _D	1.67 (3)		Watts
Derate above 25°C		13.3		mW/°C
Total Power Dissipation @ T _C = 25°C	P _D	6.25		Watts
Derate above 25°C		50		mW/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-55 to +150		°C
Solder Temperature, 1/16" from Case for 10 Seconds	–	260		°C


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	R _{θJA}	75	°C/W
Thermal Resistance, Junction to Case	R _{θJC}	20	°C/W

- (1) I_C = 1.0 mA_{dc}, R_{BE} = 10 kΩ.
 (2) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 (3) The actual power dissipation capability of Duowatt transistors are 2 W @ T_A = 25°C.

STYLE 1

- PIN 1 EMITTER
 2 BASE
 3 COLLECTOR
 4 COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

TO-202AC
 CASE 306-04

D40N1, D40N2, D40N3, D40N4

1.3


ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 1.0 \text{ mAdc}$, $I_B = 0$, $R_{BE} = 10 \text{ k}\Omega$)	BV_{CER}	250 300	—	Vdc
Collector Cutoff Current ($V_{CB} = 250 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 300 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	10 10	μAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	10	μAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 4.0 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	h_{FE}	20 30	—	—
($I_C = 20 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)		30 60	90 180	
($I_C = 40 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)		20 30	—	
DYNAMIC CHARACTERISTICS				
Current-Gain — Bandwidth Product ($I_C = 20 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 20 \text{ MHz}$)	f_T	50	—	MHz
Collector-Base Capacitance ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{cb}	—	3.0	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

TYPICAL CHARACTERISTICS

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor — average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL CHARACTERISTICS (continued)

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – COLLECTOR SATURATION REGION




FIGURE 5 – TEMPERATURE COEFFICIENTS





FIGURE 6 – THERMAL RESPONSE



D40P1 D40P3 D40P5



MOTOROLA

1.3


NPN SILICON ANNULAR HIGH VOLTAGE AMPLIFIER TRANSISTORS

... designed for horizontal drive applications, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage –
 $BV_{CEO} = 225 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{D40P5}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.0 \text{ Vdc (Max) @ } I_C = 100 \text{ mAdc}$
- Duowatt Package –
2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

DUOWATT

NPN SILICON AMPLIFIER TRANSISTORS



Tab forming and TO-5 lead forming available on special request.

MAXIMUM RATINGS


Rating	Symbol	D40P1	D40P3	D40P5	Unit
Collector-Emitter Voltage	V_{CEO}	120	180	225	Vdc
Collector-Base Voltage	V_{CBO}	200	250	300	Vdc
Emitter-Base Voltage	V_{EBO}	7.0			Vdc
Collector Current – Continuous	I_C	0.5			Adc
Peak (1)		1.0			
Base Current	I_B	100			mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.67 (2)			Watts
Derate above 25°C		13.3			mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	6.25			Watts
Derate above 25°C		50			mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150			$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	–	260			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	20	$^\circ\text{C/W}$

(1) Pulse Test: Pulse Width $\leq 1.0 \text{ ms}$, Duty Cycle $\leq 50\%$.

(2) The actual power dissipation capability of Duowatt transistors are 2 W @ $T_A = 25^\circ\text{C}$.



STYLE 1
PIN 1 EMITTER
2 BASE
3 COLLECTOR
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

TO-202AC
CASE 306-04

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Character	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 1.0 \text{ mA}$, $I_E = 0$)	BV_{CEO}	120 180 225	—	Vdc
Collector Cutoff Current ($V_{CB} = 200 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 250 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 300 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	— — —	10 10 10	μA dc
Emitter Cutoff Current ($V_{EB} = 7.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	10	μA dc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 80 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 2.0 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$)	h_{FE}	40 20	— —	—
Collector-Emitter Saturation Voltage ($I_C = 100 \text{ mA}$, $I_B = 10 \text{ mA}$)	$V_{CE(sat)}$	—	1.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 100 \text{ mA}$, $I_B = 10 \text{ mA}$)	$V_{BE(sat)}$	—	1.5	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product ($I_C = 80 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$, $f = 20 \text{ MHz}$)	f_T	50	—	MHz
Collector-Base Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{cb}	—	6.0	pF
SWITCHING CHARACTERISTICS				
Storage Time ($I_{C(on)} = 80 \text{ mA}$, $I_{B(on)} = 8.0 \text{ mA}$, $I_{B(off)} = 8.0 \text{ mA}$)	t_s	—	2.5	μs

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

TYPICAL CHARACTERISTICS

FIGURE 1 – CURRENT-GAIN – BANDWIDTH PRODUCT





FIGURE 2 – CAPACITANCE



1.3

TYPICAL CHARACTERISTICS (Continued)

FIGURE 3 – DC CURRENT GAIN




FIGURE 4 – "ON" VOLTAGE




FIGURE 5 – COLLECTOR SATURATION REGION




FIGURE 6 – TEMPERATURE COEFFICIENTS




FIGURE 7 – COLLECTOR CHARACTERISTICS





FIGURE 8 – COLLECTOR CUTOFF REGION



TYPICAL CHARACTERISTICS (Continued)

FIGURE 9 – THERMAL RESPONSE





FIGURE 10 – ACTIVE REGION SAFE-OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 11.

$T_J(\text{pk})$ may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 11 – POWER DERATING



NPN D44C Series PNP D45C Series



MOTOROLA


1.3

COMPLEMENTARY SILICON POWER TRANSISTORS

... for general purpose driver or medium power output stages in CW or switching applications.

- Low Collector-Emitter Saturation Voltage — 0.5 V (Max)
- High f_t for Good Frequency Response
- Low Leakage Current

**4.0 AMPERE
COMPLEMENTARY SILICON
POWER TRANSISTORS
30-80 VOLTS**




MAXIMUM RATINGS						
Rating	Symbol	D44C or D45C				Unit
		1,2,3	4,5,6	7,8,9	10,11,12	
Collector-Emitter Voltage	V_{CEO}	30	45	60	80	Vdc
Collector-Emitter Voltage	V_{CES}	40	55	70	90	Vdc
Emitter Base Voltage	V_{EB}	5.0				Vdc
Collector Current — Continuous Peak (1)	I_C	4.0 6.0				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_A = 25^\circ\text{C}$	P_D	30 1.67				Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J , T_{stg}	-55 to 150				$^\circ\text{C}$

THERMAL CHARACTERISTICS				
Characteristic	Symbol	Max	Unit	
Thermal Resistance, Junction to Case	$R_{\theta JC}$	4.2	$^\circ\text{C}/\text{W}$	
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C}/\text{W}$	
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$	

(1) Pulse Width ≤ 6.0 ms, Duty Cycle $\leq 50\%$.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
DC Current Gain ($V_{CE} = 1.0$ Vdc, $I_C = 0.2$ Adc)	D44C3,6,9,12 D45C3,6,9,12 D45C2,5,8,11	h _{FE}	40	120
	D44C2,5,8,11		100	220
	D44C1,4,7,10 D45C1,4,7,10	25	—	
	($V_{CE} = 1.0$ Vdc, $I_C = 1.0$ Adc)	D44C3,6,9,12 D45C3,6,9,12 D44C2,5,8,11	20	—
D45C2,5,8,11		20	—	
		D44C1,4,7,10 D45C1,4,7,10	10	—



- NOTES:
1. DIMENSION H APPLIES TO ALL LEADS AND 3.
 2. DIMENSION L APPLIES TO LEADS 1 AND 3.
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.
 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 5. CONTROLLING DIMENSION: INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	0.64	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

- STYLE 1
PIN 1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

**CASE 221A-02
(TO-220AB)**

D44C Series NPN, D45C Series PNP

1.3

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector Cutoff Current (V _{CE} = Rated V _{CE} , V _{BE} = 0)	I _{CES}	—	—	10	μA
Emitter Cutoff Current (V _{EB} = 5.0 Vdc)	I _{EBO}	—	—	100	μA
ON CHARACTERISTICS					
Collector-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 50 mAdc)	V _{CE(sat)}	—	—	0.5	Vdc
(I _C = 1.0 Adc, I _B = 100 mAdc)					
Base-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 100 mAdc)	V _{BE(sat)}	—	—	1.3	Vdc
DYNAMIC CHARACTERISTICS					
Collector Capacitance (V _{CB} = 10 Vdc, f = 1.0 MHz)	C _{cb}	—	100	—	pF
Gain Bandwidth Product (I _C = 20 mA, V _{CE} = 4.0 Vdc, f = 20 MHz)	f _T	—	50	—	MHz
		—	40	—	
SWITCHING TIMES					
Delay and Rise Times (I _C = 1.0 Adc, I _{B1} = 0.1 Adc)	t _d + t _r	—	100	—	ns
		—	50	—	
Storage Time (I _C = 1.0 Adc, I _{B1} = I _{B2} = 0.1 Adc)	t _s	—	500	—	ns
		—	500	—	
Fall Time (I _C = 1.0 Adc, I _{B1} = I _{B2} = 0.1 Adc)	t _f	—	75	—	ns
		—	50	—	

FIGURE 1 — DC CURRENT GAIN





FIGURE 2 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA





MOTOROLA

NPN
D44E Series
PNP
D45E Series

1.3

COMPLEMENTARY SILICON POWER DARLINGTON TRANSISTORS

... for general purpose power amplification and switching such as output or driver stages in applications such as switching regulators, converters and power amplifiers.

- Low Collector-Emitter Saturation Voltage — $V_{CE(sat)} = 2.0 \text{ V (Max) @ } 10 \text{ A}$
- High DC Current Gain — 1000 (Min) @ 5.0 Adc
- Complementary Pairs Simplifies Designs

DARLINGTON
10 AMPERE

COMPLEMENTARY SILICON POWER TRANSISTORS

40-80 VOLTS
50 WATTS



MAXIMUM RATINGS

Rating	Symbol	D44E or D45E			Unit
		1	2	3	
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Emitter Base Voltage	V_{EB}	7.0			Vdc
Collector Current — Continuous Peak (1)	I_C	10 20			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_A = 25^\circ\text{C}$	PD	50 1.67			Watts
Operating and Storage Junction Temperature Range	T_J , T_{stg}	-55 to 150			$^\circ\text{C}$

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

(1) Pulse Width $\leq 6.0 \text{ ms}$, Duty Cycle $\leq 50\%$.



- NOTES
1. DIMENSION H APPLIES TO ALL LEADS.
 2. DIMENSION L APPLIES TO LEADS 1 AND 3 ONLY.
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.
 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5 1973.
 5. CONTROLLING DIMENSION INCH.

FIGURE 1 — TYPICAL DC CURRENT GAIN



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.10	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

- STYLE 1
 PIN 1. BASE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

CASE 221A-02
(TO-220AB)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CE0}, V_{BE} = 0$)	I_{CES}	—	—	10	μA
Emitter Cutoff Current ($V_{EB} = 7.0 \text{ Vdc}$)	I_{EBO}	—	—	1.0	μA
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 5.0 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$)	h_{FE}	1000	—	—	—
Collector-Emitter Saturation Voltage ($I_C = 5.0 \text{ Adc}, I_B = 10 \text{ mAdc}$) ($I_C = 10 \text{ Adc}, I_B = 20 \text{ mAdc}$)	$V_{CE(sat)}$	—	—	1.5 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 5.0 \text{ Adc}, I_B = 10 \text{ mAdc}$)	$V_{BE(sat)}$	—	—	2.5	Vdc
DYNAMIC CHARACTERISTICS					
Collector Capacitance ($V_{CB} = 10 \text{ Vdc}, f_{test} = 1.0 \text{ MHz}$)	D44E Series D45E Series C_{CBO}	—	—	130 220	pF
SWITCHING CHARACTERISTICS					
Delay and Rise Times ($I_C = 10 \text{ Adc}, I_{B1} = 20 \text{ mAdc}$)	$t_d + t_r$	—	0.6	—	μs
Storage Time ($I_C = 10 \text{ Adc}, I_{B1} = I_{B2} = 20 \text{ mAdc}$)	t_s	—	2.0	—	μs
Fall Time ($I_C = 10 \text{ Adc}, I_{B1} = I_{B2} = 20 \text{ mAdc}$)	t_f	—	0.5	—	μs

SAFE OPERATING AREA INFORMATION

FIGURE 2 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA (NPN)





FIGURE 3 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA (PNP)



NPN
D44H Series
PNP
D45H Series



MOTOROLA

1.3

COMPLEMENTARY SILICON POWER TRANSISTORS


... for general purpose power amplification and switching such as output or driver stages in applications such as switching regulators, converters and power amplifiers.

- Low Collector-Emitter Saturation Voltage — $V_{CE(sat)} = 1.0 \text{ V (Max) @ } 8.0 \text{ A}$
- Fast Switching Speeds
- Complementary Pairs Simplifies Designs

10 AMPERE

COMPLEMENTARY SILICON POWER TRANSISTORS

30-80 VOLTS



MAXIMUM RATINGS

Rating	Symbol	D44H or D45H				Unit
		1,2	4,5	7,8	10,11	
Collector-Emitter Voltage	V_{CEO}	30	45	60	80	Vdc
Emitter Base Voltage	V_{EB}	5.0				Vdc
Collector Current — Continuous Peak (1)	I_C	10 20				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_A = 25^\circ\text{C}$	P_D	50 1.67				Watts
Operating and Storage Junction Temperature Range	T_J , T_{stg}	-55 to 150				$^\circ\text{C}$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

(1) Pulse Width $\leq 6.0 \text{ ms}$, Duty Cycle $\leq 50\%$.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
DC Current Gain ($V_{CE} = 1.0 \text{ Vdc}$, $I_C = 2.0 \text{ Adc}$)	D44H1,4,7,10 D45H1,4,7,10	35	—	—
	D44H2,5,8,11 D45H2,5,8,11		60	
($V_{CE} = 1.0 \text{ Vdc}$, $I_C = 4.0 \text{ Adc}$)	D44H1,4,7,10 D45H1,4,7,10	20	—	—
	D44H2,5,8,11 D45H2,5,8,11		40	



- NOTES:
 1. DIMENSION H APPLIES TO ALL LEADS
 2. DIMENSION L APPLIES TO LEADS 1 AND 3.
 3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.
 4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 5. CONTROLLING DIMENSION INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

- STYLE 1:
 PIN 1. BASE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

CASE 221A-02 (TO-220AB)

D44H Series NPN, D45H Series PNP

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CE0}, V_{BE} = 0$)	I_{CES}	—	—	10	μA
Emitter Cutoff Current ($V_{EB} = 5.0 \text{ Vdc}$)	I_{EBO}	—	—	100	μA
ON CHARACTERISTICS					
Collector-Emitter Saturation Voltage ($I_C = 8.0 \text{ Adc}, I_B = 0.4 \text{ Adc}$) ($I_C = 8.0 \text{ Adc}, I_B = 0.8 \text{ Adc}$)	$V_{CE(sat)}$	—	—	1.0 1.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 8.0 \text{ Adc}, I_B = 0.8 \text{ Adc}$)	$V_{BE(sat)}$	—	—	1.5	Vdc
DYNAMIC CHARACTERISTICS					
Collector Capacitance ($V_{CB} = 10 \text{ Vdc}, f_{\text{test}} = 1.0 \text{ MHz}$)	C_{cb}	—	130 230	—	pF
Gain Bandwidth Product ($I_C = 0.5 \text{ Adc}, V_{CE} = 10 \text{ Vdc}, f = 20 \text{ MHz}$)	f_T	—	50 40	—	MHz

SWITCHING TIMES

Delay and Rise Times ($I_C = 5.0 \text{ Adc}, I_{B1} = 0.5 \text{ Adc}$)	$t_d + t_r$	—	300 135	—	ns
Storage Time ($I_C = 5.0 \text{ Adc}, I_{B1} = I_{B2} = 0.5 \text{ Adc}$)	t_s	—	500 500	—	ns
Fall Time ($I_C = 5.0 \text{ Adc}, I_{B1} = I_{B2} = 0.5 \text{ Adc}$)	t_f	—	140 100	—	ns

FIGURE 1 — NORMALIZED DC CURRENT GAIN





FIGURE 2 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA



NPN D44VH Series PNP D45VH Series




1.3

COMPLEMENTARY SILICON POWER TRANSISTORS

These complementary silicon power transistors are designed for high-speed switching applications, such as switching regulators and high frequency inverters. The devices are also well-suited for drivers for high power switching circuits.

- Fast Switching — $t_f = 90$ ns (Max)
- Key Parameters Specified @ 100°C
- Low Collector-Emitter Saturation Voltage — $V_{CE(sat)} = 1.0$ V (Max) @ 8.0 A
- Complementary Pairs Simplify Circuit Designs

15 AMPERE
COMPLEMENTARY SILICON
POWER TRANSISTORS
30, 45, 60 and 80 VOLTS
83 WATTS



MAXIMUM RATINGS


Rating	Symbol	D44VH or D45VH				Unit
		1	4	7	10	
Collector-Emitter Voltage	V_{CEO}	30	45	60	80	Vdc
Collector-Emitter Voltage	V_{CEV}	50	70	80	100	Vdc
Emitter Base Voltage	V_{EB}	7.0				Vdc
Collector Current — Continuous Peak (1)	I_C I_{CM}	15 20				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	83 1.67				Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J , T_{stg}	-55 to 150				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

(1) Pulse Width ≤ 6.0 ms, Duty Cycle $\leq 50\%$.

Note 1: All polarities are shown for NPN transistors. For PNP transistors, reverse polarities.
Note 2: See MJE5220/5230 Series data sheet for characteristic curves.



NOTES

- DIMENSION H APPLIES TO ALL LEADS
- DIMENSION L APPLIES TO LEADS 1 AND 3
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- CONTROLLING DIMENSION INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
M	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

- STYLE 1.
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

CASE 221A-02
(TO-220AB)

D44VH Series NPN, D45VH Series PNP

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 25 mA _{dc} , I _B = 0)	V _{CEO(sus)}	30 45 60 80	— — — —	— — — —	V _{dc}
Collector-Emitter Cutoff Current (V _{CE} = Rated V _{CEV} , V _{BE(off)} = 4.0 V _{dc}) (V _{CE} = Rated V _{CEV} , V _{BE(off)} = 4.0 V _{dc} , T _C = 100°C)	I _{CEV}	— —	— —	10 100	μA _{dc}
Emitter Base Cutoff Current (V _{EB} = 7.0 V _{dc} , I _C = 0)	I _{EBO}	—	—	10	μA _{dc}

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 2.0 A _{dc} , V _{CE} = 1.0 V _{dc}) (I _C = 4.0 A _{dc} , V _{CE} = 1.0 V _{dc})	h _{FE}	35 20	— —	— —	—
Collector-Emitter Saturation Voltage (I _C = 8.0 A _{dc} , I _B = 0.4 A _{dc}) (I _C = 8.0 A _{dc} , I _B = 0.8 A _{dc}) (I _C = 15 A _{dc} , I _B = 3.0 A _{dc} , T _C = 100°C)	V _{CE(sat)}	— — —	— — —	0.4 1.0 0.8 1.5	V _{dc}
Base-Emitter Saturation Voltage (I _C = 8.0 A _{dc} , I _B = 0.4 A _{dc}) (I _C = 8.0 A _{dc} , I _B = 0.8 A _{dc}) (I _C = 8.0 A _{dc} , I _B = 0.4 A _{dc} , T _C = 100°C) (I _C = 8.0 A _{dc} , I _B = 0.8 A _{dc} , T _C = 100°C)	V _{BE(sat)}	— — — —	— — — —	1.2 1.0 1.1 1.5	V _{dc}

DYNAMIC CHARACTERISTICS

Current Gain Bandwidth Product (I _C = 0.1 A _{dc} , V _{CE} = 10 V _{dc} , f = 20 MHz)	f _T	—	50	—	MHz
Output Capacitance (V _{CB} = 10 V _{dc} , I _C = 0, f _{test} = 1.0 MHz)	C _{cb}	— —	120 275	— —	pF

SWITCHING CHARACTERISTICS

Delay Time	(V _{CC} = 20 V _{dc} , I _C = 8.0 A _{dc} , I _{B1} = I _{B2} = 0.8 A _{dc})	t _d	—	—	50	ns
Rise Time		t _r	—	—	250	
Storage Time		t _s	—	—	700	
Fall Time		t _f	—	—	90	

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%

MDS20 MDS21



MOTOROLA


1.3

NPN SILICON ANNULAR HIGH VOLTAGE AMPLIFIER TRANSISTORS

... designed for high-voltage TV video and chroma output circuits, high-voltage linear amplifiers, high-voltage drivers and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage –
 $V_{CE0} = 300 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{MDS21}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 0.6 \text{ Vdc (Max) @ } I_C = 30 \text{ mAdc}$
- Low Collector-Base Capacitance –
 $C_{cb} = 3.0 \text{ pF (Max) @ } V_{CB} = 20 \text{ Vdc}$
- Duowatt Package –
2 Watts Free Air Dissipation @ $T_A = 25^\circ\text{C}$

DUOWATT NPN SILICON AMPLIFIER TRANSISTORS




MAXIMUM RATINGS

Rating	Symbol	MDS20	MDS21	Unit
Collector-Emitter Voltage	V_{CE0}	250	300	Vdc
Collector-Base Voltage	V_{CBO}	250	300	Vdc
Emitter-Base Voltage	V_{EBO}	8.0		Vdc
Collector Current – Continuous	I_C	0.5		Adc
Base Current	I_B	0.25		Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0	16	Watts mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10	80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$
Solder Temperature, 1/16" from Case for 10 Seconds	–	260		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$



STYLE 1
PIN 1 EMITTER
2 BASE
3 COLLECTOR
4 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.85	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04
TO-202AC

MDS20, MDS21

1.3


ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 1.0 \text{ mA}$, $I_B = 0$)	MDS20 MDS21	250 300	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{A}$, $I_E = 0$)	MDS20 MDS21	250 300	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{A}$, $I_C = 0$)		8.0	—	Vdc
Collector Cutoff Current ($V_{CE} = 150 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 200 \text{ Vdc}$, $I_B = 0$)	MDS20 MDS21	— —	0.5 0.5	μA
Collector Cutoff Current ($V_{CB} = 200 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 250 \text{ Vdc}$, $I_E = 0$)	MDS20 MDS21	— —	0.1 0.1	μA
Emitter Cutoff Current ($V_{BE} = 6.0 \text{ Vdc}$, $I_C = 0$)		—	0.1	μA
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 30 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$)	h_{FE}	40	250	—
Collector-Emitter Saturation Voltage ($I_C = 30 \text{ mA}$, $I_B = 3.0 \text{ mA}$)	$V_{CE(sat)}$	—	0.6	Vdc
Base-Emitter On Voltage ($I_C = 30 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$)	$V_{BE(on)}$	—	0.85	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product ($I_C = 10 \text{ mA}$, $V_{CE} = 20 \text{ Vdc}$, $f = 20 \text{ MHz}$)	f_T	60	—	MHz
Collector-Base Capacitance ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{cb}	—	3.0	pF

Note 1. Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

TYPICAL CHARACTERISTICS

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$, T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL CHARACTERISTICS (continued)

1.3

FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — "ON" VOLTAGES




FIGURE 4 — COLLECTOR SATURATION REGION




FIGURE 5 — TEMPERATURE COEFFICIENTS





FIGURE 6 — THERMAL RESPONSE





MOTOROLA

NPN

PNP

**MDS26
MDS27**

**MDS76
MDS77**

1.3

**COMPLEMENTARY PLASTIC SILICON
POWER TRANSISTORS**


... designed for low power audio amplifier and low current, high speed switching applications.

- Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 40 \text{ Vdc} - \text{MDS26, MDS76}$
 $= 60 \text{ Vdc} - \text{MDS27, MDS77}$
- DC Current Gain –
 $h_{FE} = 40 \text{ (Min)} @ I_C = 0.2 \text{ Adc}$
 $= 30 \text{ (Min)} @ I_C = 1.0 \text{ Adc}$
- Current-Gain – Bandwidth Product –
 $f_T = 50 \text{ MHz (Min)} @ I_C = 100 \text{ mAdc}$
- Annular Construction for Low Leakages –
 $I_{CBO} = 100 \text{ nA (Max)} @ \text{Rated } V_{CB}$

**DUOWATT
3.0 AMPERE**

**COMPLEMENTARY SILICON
POWER TRANSISTORS**

**40, 60 VOLTS
10 WATTS**




Tab forming and TO-5 lead forming available on special request.

MAXIMUM RATINGS

Rating	Symbol	MDS26 MDS76	MDS27 MDS77	Unit
Collector-Base Voltage	V_{CB}	60	80	Vdc
Collector-Emitter Voltage	V_{CEO}	40	60	Vdc
Emitter-Base Voltage	V_{EB}	7.0		Vdc
Collector Current – Continuous Peak	I_C	3.0 5.0		Adc
Base Current	I_B	1.0		Adc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0 0.016		Watts W/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	12.5 100		Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	10	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	62.5	$^\circ\text{C/W}$



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04
TO-202 AC

MDS26, MDS27NPN/MDS76, MDS77PNP

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 10 \text{ mAdc}$, $I_B = 0$)	MDS26,MDS76 MDS27,MDS77	$V_{CEO(sus)}$	40 60	— —	Vdc
Collector Cutoff Current ($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$)	MDS26,MDS76 MDS27,MDS77	I_{CBO}	— —	0.1 0.1	μAdc
($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$, $T_C = 125^\circ\text{C}$) ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$, $T_C = 125^\circ\text{C}$)	MDS26,MDS76 MDS27,MDS77		— —	0.1 0.1	mAdc
Emitter Cutoff Current ($V_{BE} = 7.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	0.1	μAdc
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 200 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 1.0 \text{ Vdc}$)		h_{FE}	40 30	200 —	—
Collector-Emitter Saturation Voltage ($I_C = 200 \text{ mAdc}$, $I_B = 20 \text{ mAdc}$) ($I_C = 1.0 \text{ Adc}$, $I_B = 100 \text{ mAdc}$) ($I_C = 3.0 \text{ Adc}$, $I_B = 600 \text{ mAdc}$)		$V_{CE(sat)}$	— — —	0.3 0.6 1.7	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 200 \text{ mAdc}$)		$V_{BE(sat)}$	—	1.8	Vdc
Base-Emitter On Voltage ($I_C = 500 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$)		$V_{BE(on)}$	—	1.5	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product (2) ($I_C = 100 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 10 \text{ MHz}$)		f_T	50	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	MDS26, MDS27 MDS76, MDS77	C_{ob}	— —	50 70	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$

(2) $f_T = |h_{fe}| \cdot f_{test}$



PNP SILICON ANNULAR TRANSISTOR

... designed for general-purpose applications requiring high break-down voltages, low saturation voltages and low capacitance.

- Complement to NPN Type 2N6558

DUOWATT PNP SILICON HIGH VOLTAGE TRANSISTOR

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CE0}	300	Vdc
Collector-Base Voltage	V_{CB}	300	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current - Continuous	I_C	500	mAcd
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0 16	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	12.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	62.5	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ⁽¹⁾ ($I_C = 1.0 \text{ mAcd}, I_B = 0$)	BV_{CE0}	300	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Acd}, I_E = 0$)	BV_{CB0}	300	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10 \mu\text{Acd}, I_C = 0$)	BV_{EB0}	5.0	-	Vdc
Collector Cutoff Current ($V_{CB} = 200 \text{ Vdc}, I_E = 0$)	I_{CBO}	-	0.2	μAcd
Emitter Cutoff Current ($V_{BE} = 3.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	-	0.1	μAcd



ON CHARACTERISTICS

DC Current Gain ($I_C = 1.0 \text{ mAcd}, V_{CE} = 10 \text{ Vdc}$) ($I_C = 10 \text{ mAcd}, V_{CE} = 10 \text{ Vdc}$) ($I_C = 30 \text{ mAcd}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	25 30 30	- - -	-
Collector-Emitter Saturation Voltage ($I_C = 30 \text{ mAcd}, I_B = 3.0 \text{ mAcd}$)	$V_{CE(sat)}$	-	0.75	Vdc
Base-Emitter Saturation Voltage ($I_C = 30 \text{ mAcd}, I_B = 3.0 \text{ mAcd}$)	$V_{BE(sat)}$	-	0.9	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 10 \text{ mAcd}, V_{CE} = 20 \text{ Vdc}, f = 10 \text{ MHz}$)	f_T	45	-	MHz
Collector-Base Capacitance ($V_{CB} = 20 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$)	C_{cb}	-	8.0	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04
TO-202 AC

1.3

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – CAPACITANCES




FIGURE 3 – CURRENT-GAIN-BANDWIDTH PRODUCT




FIGURE 4 – "ON" VOLTAGES





FIGURE 5 – DC SAFE OPERATING AREA





NPN SILICON ANNULAR RF TRANSISTOR

... designed for use in Citizen-band and other high-frequency communications equipment operating to 30 MHz. Higher breakdown voltages allow a high percentage of up-modulation in AM circuits.

- Output Power = 4 W (Min) @ $V_{CC} = 12$ Vdc
- Power Gain = 10 dB (Min)
- High Collector-Emitter Breakdown Voltage – $BV_{CER} \geq 65$ Vdc

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Base Voltage	V_{CBO}	65	Vdc
Collector-Emitter Voltage	V_{CER}	65	Vdc
Emitter-Base Voltage	V_{EBO}	4	Vdc
Collector Current – Continuous	I_C	3	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2 16	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watt mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$


THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	12.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	62.5	$^\circ\text{C}/\text{W}$


DUOWATT
4 W – 27 MHz

RF POWER OUTPUT TRANSISTOR

NPN SILICON



Tab-forming and TO-5 lead-forming available on special request.




STYLE 3:
PIN 1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	21.84	22.35	0.860	0.880
B	9.91	10.41	0.390	0.410
C	4.39	4.65	0.173	0.183
D	0.58	0.74	0.023	0.029
F	3.56	4.06	0.140	0.160
G	2.41	2.67	0.095	0.105
H	1.70	1.96	0.067	0.077
J	0.48	0.66	0.019	0.026
K	12.19	12.95	0.480	0.510
L	1.65	2.03	0.065	0.080
N	9.91	10.16	0.390	0.400
Q	3.56	3.81	0.140	0.150
R	1.07	1.75	0.042	0.069
T	7.87	9.14	0.310	0.360

CASE 306-04
TO-202AC

FIGURE 1 – POWER GAIN



ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) ($I_C = 10 \text{ mA dc}$, $R_{BE} = 10 \Omega$)	BV_{CER}	65	—	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 1 \text{ mA dc}$, $I_C = 0$)	BV_{EBO}	4	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 30 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	—	0.01	mA dc
ON CHARACTERISTICS					
DC Current Gain (2) ($I_C = 500 \text{ mA dc}$, $V_{CE} = 5 \text{ Vdc}$) ($I_C = 1.5 \text{ A dc}$, $V_{CE} = 5 \text{ Vdc}$)	h_{FE}	15 10	— —	— —	—
Collector-Emitter Saturation Voltage ($I_C = 500 \text{ mA dc}$, $I_B = 50 \text{ mA dc}$)	$V_{CE(sat)}$	—	—	1	Vdc
DYNAMIC CHARACTERISTICS					
Output Capacitance ($V_{CB} = 12 \text{ Vdc}$, $I_E = 0$, $f = 1 \text{ MHz}$)	C_{ob}	—	—	45	pF
Current-Gain-Bandwidth Product ($I_C = 100 \text{ mA dc}$, $V_{CE} = 5 \text{ Vdc}$, $f = 20 \text{ MHz}$)	f_T	100	—	—	MHz
FUNCTIONAL TEST (Figure 1)					
Common-Emitter Amplifier Power Gain ($P_{out} = 4 \text{ W}$, $V_{CC} = 12 \text{ Vdc}$, $f = 27 \text{ MHz}$)	G_{PE}	10	—	—	dB
Output Power ($P_{in} = 400 \text{ mW}$, $V_{CC} = 12 \text{ Vdc}$, $f = 27 \text{ MHz}$)	P_{out}	4	—	—	Watts
Collector Efficiency (3) ($P_{out} = 4 \text{ W}$, $V_{CC} = 12 \text{ Vdc}$, $f = 27 \text{ MHz}$)	η	—	70	—	%
Percentage Up-Modulation (4) ($f = 27 \text{ MHz}$)	—	—	85	—	%

(1) Pulsed through a 25 mH Inductor.


(2) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

$$(3) \eta = \frac{R_F P_{out}}{(V_{CC})(I_C)} \cdot 100$$

(4) Percentage Up-Modulation is measured in the test circuit (Figure 3) by setting the Carrier Power (P_C) to 4 Watts with $V_{CC} = 12 \text{ Vdc}$ and noting the power input. Then the Peak Envelope Power (PEP) is noted after doubling the original power input to simulate driver modulation (at a 25% duty cycle for thermal considerations) and raising the V_{CC} to 24 Vdc (to simulate the modulating voltage). Percentage Up-Modulation is then determined by the relation:


$$\text{Percentage Up-Modulation} = \left[\left(\frac{PEP}{P_C} \right)^{1/2} - 1 \right] \cdot 100$$

FIGURE 2 – OUTPUT POWER WITH V_{CC} VARIATIONS



- C1, C2 – 9.0–180 pF ARCO 463 or equivalent
- C3, C4 – 4.0–80 pF ARCO 462 or equivalent
- C5 – 0.02 μF ceramic disc
- C6 – 0.1 μF ceramic disc
- RFC1 – 4 turns #30 enameled wire wound on ferroxcube bead type 56-590 65/3B
- RFC2 – 26 Turns #22 enameled wire (2 layers—13 turns each layer) 1/4" inner diameter
- L1 – 0.22 μH molded choke
- L2 – 0.68 μH molded choke

FIGURE 3 – 27 MHz TEST CIRCUIT





MOTOROLA

**MJ410
MJ411**

1.3

HIGH VOLTAGE NPN SILICON TRANSISTORS

... designed for medium to high voltage inverters, converters, regulators and switching circuits.

- High Collector-Emitter Voltage –
V_{CEO} = 200 Volts – MJ410
300 Volts – MJ411
- DC Current Gain Specified @ 1.0 and 2.5 Adc
- Low Collector-Emitter Saturation Voltage –
V_{CE(sat)} = 0.8 Vdc @ I_C = 1.0 Adc

**5 AMPERE
POWER TRANSISTORS
NPN SILICON
200-300 VOLTS
100 WATTS**

MAXIMUM RATINGS

Rating	Symbol	MJ410	MJ411	Unit
Collector-Emitter Voltage	V _{CEO}	200	300	Vdc
Collector-Base Voltage	V _{CB}	200	300	Vdc
Emitter-Base Voltage	V _{EB}		5.0	Vdc
Collector Current – Continuous	I _C		5.0	A dc
Peak			10	
Base Current	I _B		2.0	A dc
Total Device Dissipation @ T _C = 75°C	P _D	100		Watts
Derate above 75°C		1.33		W/°C
Operating Junction Temperature Range	T _J	-65 to +150		°C
Storage Temperature Range	T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ _{JC}	0.75	°C/W

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS




Collector-Emitter Sustaining Voltage (I _C = 100 mA dc, I _B = 0)	MJ410 MJ411	V _{CEO(sus)}	200 300	–	Vdc
Collector Cutoff Current (V _{CE} = 200 Vdc, I _B = 0)	MJ410	I _{CEO}	–	0.25	mA dc
(V _{CE} = 300 Vdc, I _B = 0)	MJ411		–	0.25	
Collector Cutoff Current (V _{CE} = 200 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 125°C)	MJ410	I _{CEX}	–	0.5	mA dc
(V _{CE} = 300 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 125°C)	MJ411		–	0.5	
Emitter Cutoff Current (V _{EB} = 5.0 Vdc, I _C = 0)		I _{EBO}	–	5.0	mA dc

ON CHARACTERISTICS

DC Current Gain (I _C = 1.0 Adc, V _{CE} = 5.0 Vdc)		h _{FE}	30	90	–
(I _C = 2.5 Adc, V _{CE} = 5.0 Vdc)			10	–	
Collector-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 0.1 Adc)		V _{CE(sat)}	–	0.8	Vdc
Base-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 0.1 Adc)		V _{BE(sat)}	–	1.2	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (I _C = 200 mA dc, V _{CE} = 10 Vdc, f = 1.0 MHz)		f _T	25	–	MHz
--	--	----------------	----	---	-----




STYLE 1.
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR
NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.550
B	–	21.08	–	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	–	3.43	–	0.135
F	28.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	–	26.67	–	1.050

**CASE 11-01
TO-3**

1.3

FIGURE 1 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Pulse curves are valid for duty cycles of 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – SUSTAINING VOLTAGE TEST LOAD LINE





FIGURE 5 – SUSTAINING VOLTAGE TEST CIRCUIT





MOTOROLA

**MJ413
MJ423
MJ431**

1.3

HIGH-VOLTAGE NPN SILICON TRANSISTORS

... designed for medium-to-high voltage inverters, converters, regulators and switching circuits.

- High Voltage — $V_{CEX} = 400$ Vdc
- Gain Specified to 3.5 Amp
- High Frequency Response to 2.5 MHz

**10 AMPERE
POWER TRANSISTORS
NPN SILICON**

**400 VOLTS
125 WATTS**

MAXIMUM RATINGS

Rating	Symbol	MJ413	MJ423	MJ431	Unit
Collector-Emitter Voltage	V_{CEX}	400	400	400	Vdc
Collector-Base Voltage	V_{CB}	400	400	400	Vdc
Emitter-Base Voltage	V_{EB}	5.0	5.0	5.0	Vdc
Collector Current — Continuous	I_C	10	10	10	Adc
Base Current	I_B	2.0	2.0	2.0	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125 1.0			Watts W/ $^\circ\text{C}$
Operation Junction Temperature Range	T_J	-65 to +150			$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +200			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.0	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage ⁽¹⁾ ($I_C = 100$ mAdc, $I_B = 0$)	$BV_{CEO(sus)}$	325	—	Vdc
Collector Cutoff Current ($V_{CE} = 400$ Vdc, $V_{EB(off)} = 1.5$ Vdc)	I_{CEX}	—	0.25	mAdc
($V_{CE} = 400$ Vdc, $V_{EB(off)} = 1.5$ Vdc, $T_C = 125^\circ\text{C}$)		—	2.5	mAdc
		—	0.5	mAdc
		—	5.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0$ Vdc, $I_C = 0$)	I_{EBO}	—	5.0	mAdc
		—	2.0	mAdc



ON CHARACTERISTICS

DC Current Gain ⁽¹⁾ ($I_C = 0.5$ Adc, $V_{CE} = 5.0$ Vdc)	MJ413	h_{FE}	20	80	—
($I_C = 1.0$ Adc, $V_{CE} = 5.0$ Vdc)			15	—	
($I_C = 1.0$ Adc, $V_{CE} = 5.0$ Vdc)	MJ423		30	90	
($I_C = 2.5$ Adc, $V_{CE} = 5.0$ Vdc)			10	—	
($I_C = 2.5$ Adc, $V_{CE} = 5.0$ Vdc)	MJ431		15	35	
($I_C = 3.5$ Adc, $V_{CE} = 5.0$ Vdc)			10	—	
Collector-Emitter Saturation Voltage ⁽¹⁾ ($I_C = 0.5$ Adc, $I_B = 0.05$ Adc)	MJ413	$V_{CE(sat)}$	—	0.8	Vdc
($I_C = 1.0$ Adc, $I_B = 0.10$ Adc)	MJ423		—	0.8	
($I_C = 2.5$ Adc, $I_B = 0.5$ Adc)	MJ431		—	0.7	
Base-Emitter Saturation Voltage ⁽¹⁾ ($I_C = 0.5$ Adc, $I_B = 0.05$ Adc)	MJ413	$V_{BE(sat)}$	—	1.25	Vdc
($I_C = 1.0$ Adc, $I_B = 0.1$ Adc)	MJ423		—	1.25	
($I_C = 2.5$ Adc, $I_B = 0.5$ Adc)	MJ431		—	1.5	

DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product ($I_C = 200$ mAdc, $V_{CE} = 10$ Vdc, $f = 1.0$ MHz)	f_T	2.5	—	MHz
--	-------	-----	---	-----

(1) PW ≤ 300 μs , Duty Cycle $\leq 2.0\%$



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	4.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.57	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-01
TO-3

1.3

FIGURE 1 — ACTIVE-REGION SAFE-OPERATING AREA




FIGURE 2 — POWER-TEMPERATURE DERATING CURVE




FIGURE 3 — SUSTAINING VOLTAGE TEST LOAD LINE




FIGURE 4 — SUSTAINING VOLTAGE TEST CIRCUIT




FIGURE 5 — CURRENT GAIN





FIGURE 6 — TRANSCONDUCTANCE





HIGH-POWER NPN SILICON TRANSISTOR


... for use as an output device in complementary audio amplifiers to 100-Watts music power per channel.

- High DC Current Gain – $h_{FE} = 25-100 @ I_C = 7.5 \text{ A}$
- Excellent Safe Operating Area
- Complement to the PNP MJ4502

30 AMPERE POWER TRANSISTOR

NPN SILICON

100 VOLTS
200 WATTS





MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CER}	100	Vdc
Collector-Base Voltage	V_{CB}	100	Vdc
Collector-Emitter Voltage	V_{CEO}	90	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current	I_C	30	Adc
Base Current	I_B	7.5	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	200 1.14	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	$^\circ\text{C}/\text{W}$

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



STYLE 1:
PIN 1. BASE
PIN 2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

NOTE:
1. DIM "Q" IS DIA. CASE 11-01 TO-3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage ⁽¹⁾ ($I_C = 200 \text{ mAdc}$, $R_{BE} = 100 \text{ Ohms}$)	V_{CEER}	100	—	Vdc
Collector-Emitter Sustaining Voltage ⁽¹⁾ ($I_C = 200 \text{ mAdc}$)	$V_{CEO(sus)}$	90	—	Vdc
Collector-Base Cutoff Current ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$, $T_C = 150^\circ\text{C}$)	I_{CBO}	—	1.0 5.0	mAdc
Emitter-Base Cutoff Current ($V_{BE} = 4.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain ⁽¹⁾ ($I_C = 7.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	25	100	—
Base-Emitter "On" Voltage ($I_C = 7.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.3	Vdc
Collector-Emitter Saturation Voltage ($I_C = 7.5 \text{ Adc}$, $I_B = 0.75 \text{ Adc}$)	$V_{CE(sat)}$	—	0.8	Vdc
Base-Emitter Saturation Voltage ($I_C = 7.5 \text{ Adc}$, $I_B = 0.75 \text{ Adc}$)	$V_{BE(sat)}$	—	1.3	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain - Bandwidth Product ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	f_T	2.0	—	MHz

⁽¹⁾ Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES





FIGURE 4 – ACTIVE REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate $I_C - V_{CE}$ limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J , power-temperature derating must be observed for both steady state and pulse power conditions.



MOTOROLA

MJ900, MJ901 PNP MJ1000, MJ1001 NPN

1.3

MEDIUM-POWER COMPLEMENTARY SILICON TRANSISTORS

... for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain – $h_{FE} = 6000$ (Typ) @ $I_C = 3.0 \text{ A dc}$
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

8.0 AMPERE DARLINGTON POWER TRANSISTORS COMPLEMENTARY SILICON



60-80 VOLTS
90 WATTS

MAXIMUM RATINGS

Rating	Symbol	MJ900 MJ1000	MJ901 MJ1001	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current	I_C	8.0		A dc
Base Current	I_B	0.1		A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	90		Watts
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.94	$^\circ\text{C/W}$




STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR
NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

FIGURE 1 – DARLINGTON CIRCUIT SCHEMATIC



MJ900, MJ901 PNP/MJ1000, MJ1001 NPN

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 100 \text{ mA dc}, I_B = 0$)	BV_{CEO}	60 80	—	Vdc
Collector-Emitter Leakage Current ($V_{CB} = 60 \text{ Vdc}, R_{BE} = 1.0 \text{ k ohm}$) ($V_{CB} = 80 \text{ Vdc}, R_{BE} = 1.0 \text{ k ohm}$) ($V_{CB} = 60 \text{ Vdc}, R_{BE} = 1.0 \text{ k ohm}, T_C = 150^\circ\text{C}$) ($V_{CB} = 80 \text{ Vdc}, R_{BE} = 1.0 \text{ k ohm}, T_C = 150^\circ\text{C}$)	I_{CER}	— — — —	1.0 1.0 5.0 5.0	mA dc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	2.0	mA dc
Collector-Emitter Leakage Current ($V_{CE} = 30 \text{ Vdc}, I_B = 0$) ($V_{CE} = 40 \text{ Vdc}, I_B = 0$)	I_{CEO}	— —	500 500	$\mu\text{A dc}$
ON CHARACTERISTICS				
DC Current Gain(1) ($I_C = 3.0 \text{ A dc}, V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 4.0 \text{ A dc}, V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	1000 750	— —	—
Collector-Emitter Saturation Voltage(1) ($I_C = 3.0 \text{ A dc}, I_B = 12 \text{ mA dc}$) ($I_C = 8.0 \text{ A dc}, I_B = 40 \text{ mA dc}$)	$V_{CE(sat)}$	— —	2.0 4.0	Vdc
Base-Emitter Voltage(1) ($I_C = 3.0 \text{ A dc}, V_{CE} = 3.0 \text{ Vdc}$)	V_{BE}	—	2.5	Vdc

(1) Pulse Test. Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – SMALL-SIGNAL CURRENT GAIN




FIGURE 4 – "ON" VOLTAGES





FIGURE 5 – DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and secondary breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; e.g., the transistor

must not be subjected to greater dissipation than the curves indicate. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.



MJ2500, MJ2501 PNP MJ3000, MJ3001 NPN

1.3

MEDIUM-POWER COMPLEMENTARY SILICON TRANSISTORS

... for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain – $h_{FE} = 4000$ (Typ) @ $I_C = 5.0$ Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors

10 AMPERE DARLINGTON POWER TRANSISTORS COMPLEMENTARY SILICON

60-80 VOLTS
150 WATTS

MAXIMUM RATINGS

Rating	Symbol	MJ2500 MJ3000	MJ2501 MJ3001	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current	I_C	10		Adc
Base Current	I_B	0.2		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150		Watts
		0.857		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.17	$^\circ\text{C}/\text{W}$






FIGURE 1 – DARLINGTON CIRCUIT SCHEMATIC



STYLE 1
PIN 1. BASE
2. EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04

NOTES:
1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

MJ2500, MJ2501 PNP/MJ3000, MJ3001 NPN

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage(1) ($I_C = 100 \text{ mA dc}, I_B = 0$)	BV_{CEO}	60 80	—	Vdc
Collector-Emitter Leakage Current ($V_{CB} = 60 \text{ Vdc}, R_{BE} = 1.0 \text{ k ohm}$) ($V_{CB} = 80 \text{ Vdc}, R_{BE} = 1.0 \text{ k ohm}$) ($V_{CB} = 60 \text{ Vdc}, R_{BE} = 1.0 \text{ k ohm}, T_C = 150^\circ\text{C}$) ($V_{CB} = 80 \text{ Vdc}, R_{BE} = 1.0 \text{ k ohm}, T_C = 150^\circ\text{C}$)	I_{CER}	— — — —	1.0 1.0 5.0 5.0	mA dc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	2.0	mA dc
Collector-Emitter Leakage Current ($V_{CE} = 30 \text{ Vdc}, I_B = 0$) ($V_{CE} = 40 \text{ Vdc}, I_B = 0$)	I_{CEO}	— —	1.0 1.0	mA dc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 5.0 \text{ A dc}, V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	1000	—	—
Collector-Emitter Saturation Voltage ($I_C = 5.0 \text{ A dc}, I_B = 20 \text{ mA dc}$) ($I_C = 10 \text{ A dc}, I_B = 50 \text{ mA dc}$)	$V_{CE(sat)}$	— —	2.0 4.0	Vdc
Base-Emitter Voltage ($I_C = 5.0 \text{ A dc}, V_{CE} = 3.0 \text{ Vdc}$)	V_{BE}	—	3.0	Vdc

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$

FIGURE 2 – DC CURRENT GAIN




FIGURE 4 – "ON" VOLTAGES




FIGURE 3 – SMALL-SIGNAL CURRENT GAIN





FIGURE 5 – DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; e.g., the transistor must


not be subjected to greater dissipation than the curves indicate. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

NPN SILICON HIGH-VOLTAGE TRANSISTORS

... designed for TV horizontal and vertical deflection amplifier circuits.

- High Collector-Emitter Sustaining Voltage —
 $V_{CEO(sus)} = 250 \text{ Vdc (Min) MJ3029}$
 $325 \text{ Vdc (Min) MJ3030}$
- Fast Fall Time in Horizontal Deflection —
 $t_f = 1.0 \mu\text{s (Max) @ } V_{CC} = 80 \text{ Vdc — MJ3030}$
- Excellent Gain Linearity for Vertical Deflection —
 $h_{fe} @ 0.4 \text{ Adc, } h_{fe} @ 0.3 \text{ Adc} = 0.95 \text{ (Min) — MJ3029}$

**5 AMPERE
POWER TRANSISTORS**
NPN SILICON
250-325 VOLTS
125 WATTS




MAXIMUM RATINGS

Rating	Symbol	MJ3029	MJ3030	Unit
Collector-Emitter Voltage	V_{CEO}	250	325	Vdc
Collector-Emitter Voltage	V_{CER}	500	—	Vdc
Collector-Emitter Voltage	V_{CEX}	—	700	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current — Continuous	I_C	5.0		Adc
Base Current	I_B	1.0		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	125		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.0	$^\circ\text{C/W}$



NOTES:

1. DIMENSIONS Q AND V ARE DATUMS.
2. \square IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:


$$\text{MOUNTING HOLE Q: } \text{M} \pm 0.13 (0.005) \text{ T V M}$$

FOR LEADS:

$$\text{LEADS: } \text{M} \pm 0.13 (0.005) \text{ T V M Q M}$$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

FIGURE 1 — POWER-TEMPERATURE DERATING CURVE



STYLE 1
 PIN 1 BASE
 2 EMITTER
 CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage(1) (I _C = 0.1 Adc, I _B = 0)	MJ3029 MJ3030	V _{CEO(sus)}	250 325	—	Vdc
Collector Cutoff Current (V _{CE} = 500 Vdc, R _{BE} = 1.5 k Ohms)	MJ3029	I _{CER}	—	1.0	mAdc
Collector Cutoff Current (V _{CE} = 700 Vdc, V _{EB(off)} = 1.5 Vdc)	MJ3030	I _{CEx}	—	2.0	mAdc
ON CHARACTERISTICS					
DC Current Gain (I _C = 0.3 Adc, V _{CE} = 5.0 Vdc)(1)	MJ3029	h _{FE1}	25	—	—
(I _C = 0.4 Adc, V _{CE} = 5.0 Vdc)(1)	MJ3029	h _{FE2}	30	—	—
Gain Linearity	MJ3029	h _{FE2} h _{FE1}	0.95	—	—
Collector-Emitter Saturation Voltage (I _C = 3.0 Adc, I _B = 0.8 Adc)	MJ3030	V _{CE(sat)}	—	2.0	Vdc
SWITCHING CHARACTERISTICS					
Fall Time (V _{CC} = 80 Vdc, I _C = 3.0 Adc, I _{B1} = 0.8 Adc) Figure 3	MJ3030	t _f	—	1.0	μs

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 — DC CURRENT GAIN






FIGURE 3 — TEST FOR FALL TIME



*HP 212A: Set for 10 μs wide pulses at 2000 pulses per sec. (500 μs intervals). Adjust for I_{B1} = 0.8 A.
Bias: Adjust to 1.5 V on a VTVM across the 200 Ω Pot.
T: Pulse Transformer: Motorola Part No. 25D68782A01.

FIGURE 4 — ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 4 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 150°C. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



MJ3040
MJ3041
MJ3042

1.3


**HIGH VOLTAGE SILICON POWER
DARLINGTONS**

... developed for line operated amplifier, series pass and switching regulator applications.

- Collector-Emitter Sustaining Voltage –
V_{CEO(sus)} = 300 Vdc (Min) – MJ3040, MJ3041
= 350 Vdc (Min) – MJ3042
- High DC Current Gain –
h_{FE} = 100 (Min) @ I_C = 2.5 Adc – MJ3040
= 250 (Min) @ I_C = 2.5 Adc – MJ3041, MJ3042
- Low Collector-Emitter Saturation Voltage –
V_{CE(sat)} = 2.2 Vdc (Max) @ I_C = 2.5 Adc
- Monolithic Construction with Built-In
Base-Emitter Shunt Resistors

**DARLINGTON
10 AMPERE
POWER TRANSISTORS
NPN SILICON**

**300, 350 VOLTS
175 WATTS**



MAXIMUM RATINGS



Rating	Symbol	MJ3040	MJ3041	MJ3042	Unit
Collector-Base Voltage	V _{CB}	400	400	500	Vdc
Collector-Emitter Voltage	V _{CEO}	300	300	350	Vdc
Emitter-Base Voltage	V _{EB}	← 8.0 →			Vdc
Collector Current – Continuous – Peak (1)	I _C	← 10 → ← 15 →			Adc
Total Device Dissipation @ T _C = 25°C Derate above 25°C	P _D	← 175 → ← 1.0 →			Watts W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	← -65 to +200 →			°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.0	°C/W

(1) Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.

DARLINGTON SCHEMATIC



STYLE 1
PIN 1. BASE
2. EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04

NOTES:
1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

MJ3040, MJ3041, MJ3042

1.3


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage ($I_C = 100 \text{ mAdc}$, $I_B = 0$)	MJ3040, MJ3041 MJ3042	$V_{CE(sus)}$	300 350	— —	Vdc
Collector Cutoff Current ($V_{CB} = 400 \text{ Vdc}$, $I_E = 0$)	MJ3040, MJ3041	I_{CBO}	—	1.0	mAdc
($V_{CB} = 500 \text{ Vdc}$, $I_E = 0$)	MJ3042		—	1.0	
($V_{CB} = 400 \text{ Vdc}$, $I_E = 0$, $T_C = 100^\circ\text{C}$)	MJ3040, MJ3041		—	5.0	
($V_{CB} = 500 \text{ Vdc}$, $I_E = 0$, $T_C = 100^\circ\text{C}$)	MJ3042		—	5.0	
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	40	mAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 2.5 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$)	MJ3040	h_{FE}	100	—	—
($I_C = 5.0 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$)	MJ3041, MJ3042		250	—	
	MJ3040		25	—	
	MJ3041, MJ3042		50	—	
Collector-Emitter Saturation Voltage ($I_C = 2.5 \text{ Adc}$, $I_B = 50 \text{ mAdc}$)		$V_{CE(sat)}$	—	2.2	Vdc
($I_C = 5.0 \text{ Adc}$, $I_B = 400 \text{ mAdc}$)			—	2.5	
Base-Emitter Saturation Voltage ($I_C = 5.0 \text{ Adc}$, $I_B = 400 \text{ mAdc}$)		$V_{BE(sat)}$	—	3.0	Vdc
Base-Emitter On Voltage ($I_C = 2.5 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$)		$V_{BE(on)}$	—	2.5	Vdc


FIGURE 1 – FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor – average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 – DC CURRENT GAIN





MOTOROLA

NPN
MJ3247
MJ3248
MJ4247
MJ4248

TO-66
TO-3

PNP
MJ3237
MJ3238
MJ4237
MJ4238

1.3


**COMPLEMENTARY SILICON
 POWER TRANSISTORS**

... designed for use as high-frequency drivers in audio amplifiers.

- DC Current Gain Specified to 4.0 Amperes
 $h_{FE} = 40$ (Min) @ $I_C = 3.0$ Adc
 $= 20$ (Min) @ $I_C = 4.0$ Adc
- Collector-Emitter Sustaining Voltage -
 $V_{CEO(sus)} = 120$ Vdc (Min)
 $= 150$ Vdc (Min)
- High Current Gain - Bandwidth Product
 $f_T = 20$ MHz (Min) @ $I_C = 500$ mAcd

RATING	Symbol	MJ4247 MJ4237 MJ3247 MJ3237	MJ4248 MJ4238 MJ3248 MJ3238	Unit
Collector-Emitter Voltage	V_{CEO}	120	150	Vdc
Collector-Base Voltage	V_{CB}	120	150	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current - Continuous Peak	I_C	8.0 16		Adc
Base Current - Continuous	I_B	2.0		Adc
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^{\circ}C$
		TO-3	TO-66	
Total Power Dissipation @ $T_C = 25^{\circ}C$ Derate above $25^{\circ}C$	P_D	90 0.51	75 0.43	Watts $W/^{\circ}C$
THERMAL CHARACTERISTICS				
Characteristic	Symbol	TO-3	TO-66	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.94	2.33	$^{\circ}C/W$


FIGURE 1 - POWER DERATING




**8 AMPERE
 COMPLEMENTARY SILICON
 POWER TRANSISTORS**

120-150 VOLTS
75 WATTS - TO-66
90 WATTS - TO-3

MJ4247
MJ4248



MJ4237
MJ4238



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.16	0.420	0.440
H	5.33	5.58	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	-	26.67	-	1.050

STYLE 1
 PIN 1 BASE
 2 EMITTER
 CASE COLLECTOR


NOTE
 1 "DIM" "Q" IS DIA

Collector connected to case
 CASE 11-01
 (TO-3)

MJ3247
MJ3248



MJ3237
MJ3238



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	11.94	12.70	0.470	0.500
C	6.35	8.64	0.250	0.340
D	0.71	0.86	0.028	0.034
E	1.27	1.91	0.050	0.075
F	24.33	24.43	0.958	0.962
G	4.83	5.33	0.190	0.210
H	2.41	2.67	0.095	0.105
J	14.48	14.99	0.570	0.590
K	9.14	-	0.360	-
P	-	1.27	-	0.050
Q	3.61	3.86	0.142	0.152
S	-	8.89	-	0.350
T	-	5.68	-	0.224
U	-	15.75	-	0.620

STYLE 1
 PIN 1 BASE
 2 EMITTER
 CASE COLLECTOR

All JEDEC Dimensions and Notes Apply
 CASE 80-02
 TO-66

NPN MJ3247, MJ3248, MJ4247, MJ4248
PNP MJ3237, MJ3238, MJ4247, MJ4238

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 10 \text{ mAdc}$, $I_B = 0$) MJ4237, MJ4247, MJ3237, MJ3247 MJ4238, MJ4248, MJ3238, MJ3248	$V_{CE(sus)}$	120 150	— —	Vdc
Collector Cutoff Current ($V_{CE} = 120 \text{ Vdc}$, $I_B = 0$) MJ4237, MJ4247, MJ3237, MJ3247 ($V_{CE} = 150 \text{ Vdc}$, $I_B = 0$) MJ4238, MJ4248, MJ3238, MJ3248	I_{CEO}	— —	0.1 0.1	mAdc
Collector Cutoff Current ($V_{CB} = 120 \text{ Vdc}$, $I_E = 0$) MJ4237, MJ4247, MJ3237, MJ3247 ($V_{CB} = 150 \text{ Vdc}$, $I_E = 0$) MJ4238, MJ4248, MJ3238, MJ3248	I_{CBO}	— —	10 10	μAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	10	μAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 0.1 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	40 40 40 20	— — — —	—
DC Current Gain Linearity (V_{CE} From 2.0V to 20V, I_C From 0.1 A to 3A) (NPN TO PNP)	h_{FE}		Typ 2 3	
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 0.1 \text{ Adc}$)	$V_{CE(sat)}$	—	0.5	Vdc
Base-Emitter On Voltage ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.0	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain – Bandwidth Product (2) ($I_C = 500 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 10 \text{ MHz}$)	f_T	20	—	MHz

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 – CAPACITANCES





FIGURE 3 – CURRENT GAIN BANDWIDTH PRODUCT



NPN MJ3247, MJ3248, MJ4247, MJ4248
 PNP MJ3237, MJ3238, MJ4247, MJ4238

1.3

FIGURE 4 - THERMAL RESPONSE (TO-66)





FIGURE 5 - THERMAL RESPONSE (TO-3)



FORWARD BIAS SAFE OPERATING AREA

FIGURE 6 - MJ3237, 38/MJ3247, 48





FIGURE 7 - MJ4237, 38/MJ4247, 48



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

Second breakdown pulse limits are valid for duty cycles to 10%. At high case temperatures, thermal limitations may reduce the power that can be handled to values less than the limitations imposed by second breakdown.

NPN MJ3247, MJ3248, MJ4247, MJ4248
 PNP MJ3237, MJ3238, MJ4247, MJ4238

1.3

FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – "ON" VOLTAGE





FIGURE 10 – SWITCHING TIMES





MJ4030, MJ4031, MJ4032 PNP MJ4033, MJ4034, MJ4035 NPN

1.3

MEDIUM-POWER COMPLEMENTARY SILICON TRANSISTORS

... for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain – $h_{FE} = 3500$ (Typ) @ $I_C = 10$ Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistor

16 AMPERE DARLINGTON POWER TRANSISTORS COMPLEMENTARY SILICON




60-100 VOLTS
150 WATTS

MAXIMUM RATINGS

Rating	Symbol	MJ4030 MJ4033	MJ4031 MJ4034	MJ4032 MJ4035	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current	I_C	16			Aadc
Base Current	I_B	0.5			Aadc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	150		0.857	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +200			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.17	$^\circ\text{C}/\text{W}$




STYLE 1
PIN 1. BASE
2. EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04

NOTES:
1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

FIGURE 1 – DARLINGTON CIRCUIT SCHEMATIC



MJ4030, MJ4031, MJ4032 PNP/MJ4033, MJ4034, MJ4035 NPN

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage(1) ($I_C = 100\text{ mA dc}$, $I_B = 0$)	BV_{CEO}	60 80 100	— — —	Vdc
Collector-Emitter Leakage Current ($V_{CB} = 60\text{ Vdc}$, $R_{BE} = 1.0\text{ k ohm}$)	I_{CER}	—	1.0	mAdc
($V_{CB} = 80\text{ Vdc}$, $R_{BE} = 1.0\text{ k ohm}$)		—	1.0	
($V_{CB} = 100\text{ Vdc}$, $R_{BE} = 1.0\text{ k ohm}$)		—	1.0	
($V_{CB} = 60\text{ Vdc}$, $R_{BE} = 1.0\text{ k ohm}$, $T_C = 150^\circ\text{C}$)		—	5.0	
($V_{CB} = 80\text{ Vdc}$, $R_{BE} = 1.0\text{ k ohm}$, $T_C = 150^\circ\text{C}$)		—	5.0	
($V_{CB} = 100\text{ Vdc}$, $R_{BE} = 1.0\text{ k ohm}$, $T_C = 150^\circ\text{C}$)		—	5.0	
Emitter Cutoff Current ($V_{BE} = 5.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	5.0	mAdc
Collector-Emitter Leakage Current ($V_{CE} = 30\text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	3.0	mAdc
($V_{CE} = 40\text{ Vdc}$, $I_B = 0$)		—	3.0	
($V_{CE} = 50\text{ Vdc}$, $I_B = 0$)		—	3.0	
ON CHARACTERISTICS(1)				
DC Current Gain ($I_C = 10\text{ Adc}$, $V_{CE} = 3.0\text{ Vdc}$)	h_{FE}	1000	—	—
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 40\text{ mAdc}$)	$V_{CE(sat)}$	—	2.5	Vdc
($I_C = 16\text{ Adc}$, $I_B = 80\text{ mAdc}$)		—	4.0	
Base-Emitter Voltage ($I_C = 10\text{ Adc}$, $V_{CE} = 3.0\text{ Vdc}$)	V_{BE}	—	3.0	Vdc

(1) Pulse Test Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$

FIGURE 2 – DC CURRENT GAIN




FIGURE 4 – "ON" VOLTAGES




FIGURE 3 – SMALL-SIGNAL CURRENT GAIN





FIGURE 5 – DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and secondary breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; e.g., the transistor

must not be subjected to greater dissipation than the curves indicate. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.




HIGH-POWER PNP SILICON TRANSISTOR

... for use as an output device in complementary audio amplifiers to 100-Watts music power per channel.

- High DC Current Gain – $h_{FE} = 25-100 @ I_C = 7.5 A$
- Excellent Safe Operating Area
- Complement to the NPN MJ802

30 AMPERE POWER TRANSISTOR

PNP SILICON
100 VOLTS
200 WATTS





MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CER}	100	Vdc
Collector-Base Voltage	V_{CB}	100	Vdc
Collector-Emitter Voltage	V_{CEO}	90	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current	I_C	30	Adc
Base Current	I_B	7.5	Adc
Total Device Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	200 1.14	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	0.875	$^\circ C/W$

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



STYLE 1:
PIN 1, BASE
2, EMITTER
CASE: COLLECTOR
NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

CASE 11-01
TO-3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage ⁽¹⁾ ($I_C = 200 \text{ mAdc}$, $R_{BE} = 100 \text{ Ohms}$)	BV_{CER}	100	—	Vdc
Collector-Emitter Sustaining Voltage ⁽¹⁾ ($I_C = 200 \text{ mAdc}$)	$V_{CE(sus)}$	90	—	Vdc
Collector-Base Cutoff Current ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$, $T_C = 150^\circ\text{C}$)	I_{CBO}	—	1.0 5.0	mAdc
Emitter-Base Cutoff Current ($V_{BE} = 4.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	1.0	mAdc
ON CHARACTERISTICS ⁽¹⁾				
DC Current Gain ($I_C = 7.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	25	100	—
Base-Emitter "On" Voltage ($I_C = 7.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)	$V_{BE(ON)}$	—	1.3	Vdc
Collector-Emitter Saturation Voltage ($I_C = 7.5 \text{ Adc}$, $I_B = 0.75 \text{ Adc}$)	$V_{CE(sat)}$	—	0.8	Vdc
Base-Emitter Saturation Voltage ($I_C = 7.5 \text{ Adc}$, $I_B = 0.75 \text{ Adc}$)	$V_{BE(sat)}$	—	1.3	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain - Bandwidth Product ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	f_T	2.0	—	MHz

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES





FIGURE 4 – ACTIVE REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate $I_C - V_{CE}$ limits below which the devices will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J , power-temperature derating must be observed for both steady state and pulse power conditions.



MOTOROLA

**MJ4645
thru
MJ4647**


1.3

PNP SILICON POWER TRANSISTORS

... designed for high-voltage amplifier and saturated switching applications at collector currents to one Ampere. Ideally suited for applications of dc-to-dc converters, relay and hammer drivers, motor controls, and servo and pulse amplifiers. High-voltage ratings permit direct-line operation.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = < 1.5 \text{ Vdc (Max) @ } I_C = 500 \text{ mAdc}$
- High Collector-Emitter Breakdown Voltage – $BV_{CEO} = 200, 300, \text{ and } 400 \text{ Vdc (Min)}$
- DC Current Gain Specified – 10 mAdc to 500 mAdc

**1.0 AMPERE
POWER TRANSISTORS
PNP SILICON
200-300-400 VOLTS
5 WATTS**





MAXIMUM RATINGS

Rating	Symbol	MJ4645	MJ4646	MJ4647	Unit
Collector-Emitter Voltage	V_{CEO}	200	300	400	Vdc
Collector-Base Voltage	V_{CB}	200	300	400	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous Peak	I_C	← 0.5 → ← 1.0 →			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 5.0 →			Watts
Derate above 25°C		← 28.6 →			mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +200 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	35	$^\circ\text{C/W}$

FIGURE 1 – POWER DERATING



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45° NOM	—	45° NOM	—
P	—	1.27	—	0.050
Q	90° NOM	—	90° NOM	—
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.

**CASE 79-02
TO-39**

MJ4645 thru MJ4647

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) ($I_C = 10 \text{ mA dc}$, $I_B = 0$)	MJ4645 MJ4646 MJ4647	200 300 400	— — —	— — —	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{A dc}$, $I_E = 0$)	MJ4645 MJ4646 MJ4647	200 300 400	— — —	— — —	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{A dc}$, $I_C = 0$)		5.0	—	—	Vdc
Collector Cutoff Current ($V_{CE} = 200 \text{ Vdc}$, $V_{BE(\text{off})} = 0.5 \text{ Vdc}$)		—	—	10	$\mu\text{A dc}$

ON CHARACTERISTICS

DC Current Gain ($I_C = 10 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 100 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$) (1) ($I_C = 500 \text{ mA dc}$, $V_{CE} = 10 \text{ Vdc}$) (1)		h_{FE}	20 25 20	— — —	— — —	—
Collector-Emitter Saturation Voltage ($I_C = 500 \text{ mA dc}$, $I_B = 100 \text{ mA dc}$)	MJ4645 MJ4646 MJ4647	$V_{CE(\text{sat})}$	— — —	0.5 0.6 0.75	1.0 1.2 1.5	Vdc

DYNAMIC CHARACTERISTICS


Current-Gain-Bandwidth Product ($I_C = 70 \text{ mA dc}$, $V_{CE} = 20 \text{ Vdc}$, $f = 20 \text{ MHz}$)	MJ4645, MJ4646 MJ4647	f_T	40 30	— —	— —	MHz
Output Capacitance ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	MJ4645 MJ4646, MJ4647	C_{ob}	— —	— —	80 60	pF

SWITCHING CHARACTERISTICS

Delay Time	($V_{CC} = 100 \text{ Vdc}$, $I_C = 500 \text{ mA dc}$, $I_B = 50 \text{ mA dc}$, $V_{BE(\text{off})} = 5.0 \text{ Vdc}$)	t_d	—	—	100	ns
Rise Time		t_r	—	—	100	ns
Turn-Off Time	($V_{CC} = 100 \text{ Vdc}$, $I_C = 500 \text{ mA dc}$, $I_B = I_{B2} = 50 \text{ mA dc}$, Pulse Width = $1.0 \mu\text{s}$)	t_{off}	—	—	720	ns

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 200^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



MOTOROLA

MJ6502 MJ6503

1.3

Designers Data Sheet

SWITCHMODE SERIES PNP SILICON POWER TRANSISTORS

The MJ6502 and MJ6503 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn-Off Times

- 100 ns Inductive Fall Time @ 25°C (Typ)
- 125 ns Inductive Crossover Time @ 25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



MAXIMUM RATINGS

Rating	Symbol	MJ6502	MJ6503	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	250	400	Vdc
Collector-Emitter Voltage	V_{CEV}	300	450	Vdc
Emitter Base Voltage	V_{EB}	6.0		Vdc
Collector Current — Continuous	I_C	8.0		Adc
Peak (1)	I_{CM}	16		
Base Current — Continuous	I_B	4.0		Adc
Peak (1)	I_{BM}	8.0		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	125		Watts
Derate above 25°C	@ $T_C = 100^\circ\text{C}$	71.5		
		0.714		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.4	°C/W
Maximum Lead Temperature for Soldering	T_L	275	°C
Purposes: 1/8" from Case for 5 Seconds			

(1) Pulse Test. Pulse Width = 5 ms, Duty Cycle ≤ 10%.


8 AMPERE

PNP SILICON POWER TRANSISTORS

250 AND 400 VOLTS
125 WATTS

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design



NOTES:

1. DIMENSIONS Q AND V ARE DATUMS.
2. [T] IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

$$\text{MOUNTING HOLE Q: } \text{M} \text{ } \text{H} \text{ } \text{0.13 (0.005)} \text{ } \text{M} \text{ } \text{T} \text{ } \text{V} \text{ } \text{Q}$$

FOR LEADS:

$$\text{LEADS: } \text{M} \text{ } \text{H} \text{ } \text{0.13 (0.005)} \text{ } \text{M} \text{ } \text{T} \text{ } \text{V} \text{ } \text{Q}$$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.57	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.89	BSC	0.665	BSC
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

STYLE 1
PIN 1 BASE
PIN 2 EMITTER
CASE COLLECTOR

CASE 1-05

MJ6502, MJ6503

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) (I _C = 10 mA, I _B = 0)	MJ6502 MJ6503	V _{CEO(sus)}	250 400	— —	— —	Vdc
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)		I _{CEV}	— —	— —	0.5 2.5	mAdc
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)		I _{CER}	—	—	3.0	mAdc
Emitter Cutoff Current (V _{EB} = 6.0 Vdc, I _C = 0)		I _{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	I _{S/b}	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RB _{SOA}	See Figure 13			

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 2.0 Adc, V _{CE} = 5 Vdc)	h _{FE}	15	—	—	—
Collector-Emitter Saturation Voltage (I _C = 4 Adc, I _B = 1.0 Adc) (I _C = 8 Adc, I _B = 3.0 Adc) (I _C = 4 Adc, I _B = 1.0 Adc, T _C = 100°C)	V _{CE(sat)}	— — —	— — —	1.5 5.0 2.5	Vdc
Base-Emitter Saturation Voltage (I _C = 4 Adc, I _B = 1.0 Adc) (I _C = 4 Adc, I _B = 1.0 Adc, T _C = 100°C)	V _{BE(sat)}	— —	— —	1.5 1.5	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	100	—	400	pF
---	-----------------	-----	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	(V _{CC} = 250 Vdc, I _C = 4.0 A, I _{B1} = 1.0 A, t _p = 50 μs, Duty Cycle ≤ 2%)	t _d	—	0.025	0.1	μs
Rise Time		t _r	—	0.100	0.5	μs
Storage Time	(V _{CC} = 250 Vdc, I _C = 4.0 A, I _{B1} = 1.0 A, V _{BE(off)} = 5 Vdc, t _p = 50 μs, Duty Cycle ≤ 2%)	t _s	—	0.60	2.0	μs
Fall Time		t _f	—	0.11	0.5	μs
Inductive Load, Clamped (Table 1)						
Storage Time	(I _C = 4 A(pk), V _{CE(pk)} = 250 Vdc, I _{B1} = 1.0 A, V _{BE(off)} = 5 Vdc, T _C = 100°C)	t _{sv}	—	0.8	3.0	μs
Crossover Time		t _c	—	0.4	1.5	μs
Fall Time		t _{fi}	—	0.1	—	μs
Storage Time		t _{sv}	—	0.5	—	μs
Crossover Time	(I _C = 4 A(pk), V _{CE(pk)} = 250 Vdc, I _{B1} = 1.0 A, V _{BE(off)} = 5 Vdc, T _C = 25°C)	t _c	—	0.125	—	μs
Fall Time		t _{fi}	—	0.1	—	μs

(1) Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%

DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – CAPACITANCE



1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CE(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>-10 V 0 PW Varied to Attain I_C = 100 mA</p>	<p>0.0025 μF 0.2 μF 500 Ω ½ W 0.1 μF 500 Ω ½ W 0.0033 μF 500 Ω ½ W 0.2 μF +V 50 μF 0.1 μF MJ65029 1N4934 1 Ω 2 W MJ65028 0.1 μF 50 μF -V</p> <p>-V adjusted to obtain desired I_{B1} +V adjusted to obtain desired V_{BE(off)}</p>	<p>TURN ON TIME TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	<p>L_{coil} 180 μH R_{coil} 0.05 Ω V_{CC} 20 V V_{clamp} = 250 V R_B adjusted to attain I_{B1}</p>	<p>V_{CC} = 250 V R_L = 62 Ω Pulse Width = 10 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> <p>t₁ ≈ L_{coil}(I_{C(pk)} / V_{CC}) t₂ ≈ L_{coil}(I_{C(pk)} / V_{clamp})</p> <p>Test Equipment Scope Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – INDUCTIVE SWITCHING TIMES



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% $V_{CE(pk)}$
 - t_{rv} = Voltage Rise Time, 10–90% $V_{CE(pk)}$
 - t_{fi} = Current Fall Time, 90–10% I_C
 - t_{ti} = Current Tail, 10–2% I_C
 - t_c = Crossover Time, 10% $V_{CE(pk)}$ to 10% I_C
- An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

FIGURE 9 – TURN-ON SWITCHING TIMES




FIGURE 10 – TURN-OFF SWITCHING TIMES





FIGURE 11 – THERMAL RESPONSE



1.3

The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA




FIGURE 14 PEAK REVERSE BASE CURRENT





FIGURE 15 POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$. $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_J(pk)$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the RBSOA characteristics.



1.3


MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for switching and wide-band amplifier applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.2 \text{ Vdc}$ (Max) @ $I_C = 7.0 \text{ Adc}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact, High Dissipation TO-59 Case
- Isolated Collector Configuration – 700 V Breakdown

**7 AMPERE
POWER TRANSISTORS
PNP SILICON**

**60 VOLTS
60 WATTS**




MAXIMUM RATINGS

Rating	Symbol	MJ6700	Unit
Collector-Emitter Voltage	V_{CEO}	60	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current – Continuous	I_C	7.0	Adc
Base Current	I_B	1.0	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	60 343	Watts mW/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	2.91	°C/W




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
B	10.77	11.10	0.424	0.437
C	8.13	11.89	0.320	0.468
E	2.29	3.81	0.090	0.150
G	4.70	5.46	0.185	0.215
H	—	1.98	—	0.078
J	10.16	11.56	0.400	0.455
K	14.48	19.38	0.570	0.763
L	2.29	2.79	0.090	0.110
N	—	6.35	—	0.250
P	4.14	4.80	0.163	0.189
Q	1.02	1.65	0.040	0.065
R	8.08	9.65	0.318	0.380
S	4.212	4.310	0.1658	0.1697
T	9.65	11.10	0.380	0.437

All JEDEC dimensions and notes apply
Collector isolated from case.

CASE 160-03
(TO-59)

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 2. All limits are applicable and must be observed.

MJ6700

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ⁽¹⁾ (I _C = 50 mA, I _B = 0)	V _{CEO(sus)}	60	—	Vdc
Collector Cutoff Current (V _{CE} = 55 Vdc, I _B = 0)	I _{CEO}	—	100	μAdc
Collector Cutoff Current (V _{CE} = 55 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 55 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEX}	—	10 1.0	μAdc mA
Collector Cutoff Current (V _{CB} = 60Vdc, I _E = 0)	I _{CBO}	—	10	μAdc
Emitter Cutoff Current (V _{EB} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	100	μAdc

ON CHARACTERISTICS⁽¹⁾

DC Current Gain (I _C = 500 mA, V _{CE} = 2.0 Vdc) (I _C = 2.0 A, V _{CE} = 2.0 Vdc) (I _C = 5.0 A, V _{CE} = 2.0 Vdc)	h _{FE}	25 25 15	— 180 —	—
Collector-Emitter Saturation Voltage (I _C = 2.0 A, I _B = 0.2 A) (I _C = 7.0 A, I _B = 0.7 A)	V _{CE(sat)}	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage (I _C = 2.0 A, I _B = 0.2 A) (I _C = 7.0 A, I _B = 0.7 A)	V _{BE(sat)}	— —	1.2 2.0	Vdc

DYNAMIC CHARACTERISTICS


Current-Gain-Bandwidth Product (I _C = 500 mA, V _{CE} = 10 Vdc, f = 10 MHz)	f _T	30	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)	C _{ob}	—	300	pF
Input Capacitance (V _{BE} = 2.0 Vdc, I _C = 0, f = 100 kHz)	C _{ib}	—	1250	pF

SWITCHING CHARACTERISTICS

Delay Time	(V _{CC} = 40 Vdc, V _{BE(off)} = 4.0 Vdc,	t _d	—	100	ns
Rise Time	I _C = 2.0 A, I _{B1} = 200 mA)	t _r	—	100	ns
Storage Time	(V _{CC} = 40 Vdc, I _C = 2.0 A,	t _s	—	1.0	μs
Fall Time	I _{B1} = I _{B2} = 200 mA)	t _f	—	150	ns


⁽¹⁾ Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2.0%

FIGURE 2 – ACTIVE-REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate I_C-V_{CE} limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J, power-temperature derating must be observed for both steady state and pulse power conditions.

FIGURE 3 – SWITCHING TIME TEST CIRCUIT





MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for switching and wide band amplifier applications.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 5.0 \text{ Amp}$
- DC Current Gain Specified to 5 Amperes
- Excellent Safe Operating Area
- Packaged in the Compact TO-39 Case for Critical Space-Limited Applications.

5 AMPERE POWER TRANSISTORS

PNP SILICON
60 VOLTS
10 WATTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	60	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current – Continuous	I_C	5.0	A dc
Base Current	I_B	1.0	A dc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 57.2	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	17.5	$^\circ\text{C/W}$





FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



Safe Area Curves are indicated by Figure 2. All limits are applicable and must be observed.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.89	9.40	0.350	0.370
B	8.00	8.51	0.315	0.335
C	6.10	6.60	0.240	0.260
D	0.406	0.533	0.016	0.021
E	0.229	3.18	0.009	0.125
F	0.406	0.483	0.016	0.019
G	4.83	5.33	0.190	0.210
H	0.711	0.864	0.028	0.034
J	0.737	1.02	0.029	0.040
K	12.70	—	0.500	—
L	6.35	—	0.250	—
M	45°	NOM	45°	NOM
P	—	1.27	—	0.050
Q	90°	NOM	90°	NOM
R	2.54	—	0.100	—

All JEDEC dimensions and notes apply.

CASE 79-02
TO-39

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ⁽¹⁾ (I _C = 50 mA, I _B = 0)	V _{CEO(sus)}	60	—	Vdc
Collector Cutoff Current (V _{CE} = 55 Vdc, I _B = 0)	I _{CEO}	—	100	μA
Collector Cutoff Current (V _{CE} = 55 Vdc, V _{BE(off)} = 1.5 Vdc)	I _{CEX}	—	10	μA
(V _{CE} = 55 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)		—	1.0	mA
Collector Cutoff Current (V _{CB} = 60 V, I _E = 0)	I _{CBO}	—	10	μA
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	100	μA


ON CHARACTERISTICS ⁽¹⁾				
DC Current Gain (I _C = 500 mA, V _{CE} = 2.0 Vdc) (I _C = 2.0 A, V _{CE} = 2.0 Vdc) (I _C = 5.0 A, V _{CE} = 2.0 Vdc)	h _{FE}	25 25 15	— 180 —	—
Collector-Emitter Saturation Voltage (I _C = 2.0 A, I _B = 0.2 A) (I _C = 5.0 A, I _B = 0.5 A)	V _{CE(sat)}	— —	0.7 1.2	Vdc
Base-Emitter Saturation Voltage (I _C = 2.0 A, I _B = 0.2 A) (I _C = 5.0 A, I _B = 0.5 A)	V _{BE(sat)}	— —	1.2 1.8	Vdc

DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product (I _C = 0.5 A, V _{CE} = 10 Vdc, f = 10 MHz)	f _T	30	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)	C _{ob}	—	300	pF
Input Capacitance (V _{BE} = 2.0 Vdc, I _C = 0, f = 100 kHz)	C _{ib}	—	1250	pF

SWITCHING CHARACTERISTICS				
Delay Time	(V _{CC} = 40 Vdc, V _{BE (off)} = 4.0 Vdc, I _C = 2.0 A, I _{B1} = 0.2 A)	t _d	—	100 ns
Rise Time		t _r	—	100 ns
Storage Time	(V _{CC} = 40 Vdc, I _C = 2.0 A, I _{B1} = I _{B2} = 0.2 A)	t _s	—	1.0 μs
Fall Time		t _f	—	150 ns


⁽¹⁾ Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%

FIGURE 2 – ACTIVE-REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate I_C–V_{CE} limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J, power-temperature derating must be observed for both steady state and pulse power conditions.

FIGURE 3 – SWITCHING TIME TEST CIRCUIT



t_r, t_f ≤ 10 ns
D.C. = 2.0%



MOTOROLA

**MJ8500
MJ8501**

1.3

Designers Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS**

The MJ8500 and MJ8501 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

- 300 ns Inductive Fall Time – 25°C (Typ)
- 500 ns Inductive Crossover Time – 25°C (Typ)
- 900 ns Inductive Storage Time – 25°C (Typ)

Operating Temperature Range –65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents

MAXIMUM RATINGS

Rating	Symbol	MJ8500	MJ8501	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	700	800	Vdc
Collector-Emitter Voltage	V_{CEV}	1200	1400	Vdc
Emitter Base Voltage	V_{EB}	8.0	8.0	Vdc
Collector Current – Continuous	I_C	2.5	2.5	Adc
Peak (1)	I_{CM}	5.0	5.0	
Base Current – Continuous	I_B	2.0	2.0	Adc
Peak (1)	I_{BM}	4.0	4.0	
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	125	125	Watts
@ $T_C = 100^\circ C$		71	71	
Derate above 25°C		0.71	0.71	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	–65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.4	°C/W
Maximum Lead Temperature for Soldering	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.



2.5 AMPERE

**NPN SILICON
POWER TRANSISTORS**

700 and 800 VOLTS
125 WATTS

**Designer's Data for
"Worst Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.



- NOTES
- 1 DIMENSIONS Q AND V ARE DATUMS
 - 2 \square IS SEATING PLANE AND DATUM
 - 3 POSITIONAL TOLERANCE FOR MOUNTING HOLE G

± 0.13 (0.005) \square T V \square

FOR LEADS

± 0.13 (0.005) \square T V \square \square

4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	39.37	—	1.550	—
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	—	3.43	—	0.135
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.18	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05 TO-3

STYLE 1
PIN 1 BASE
2 EMITTER
CASE COLLECTOR

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	MJ8500 MJ8501	$V_{CE(sus)}$	700 800	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEV}	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)		I_{CER}	—	—	5.0	mAdc
Emitter Cutoff Current ($V_{EB} = 7.0\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	—	1.0	mAdc
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased		$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased		RBSOA	See Figure 13			
ON CHARACTERISTICS (1)						
DC Current Gain ($I_C = 0.5\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)		h_{FE}	7.5	—	—	—
Collector-Emitter Saturation Voltage ($I_C = 1.0\text{ Adc}$, $I_B = 0.33\text{ Adc}$) ($I_C = 2.5\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 1.0\text{ Adc}$, $I_B = 0.33\text{ Adc}$, $T_C = 100^\circ\text{C}$)		$V_{CE(sat)}$	— — —	— — —	2.0 5.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0\text{ Adc}$, $I_B = 0.33\text{ Adc}$) ($I_C = 1.0\text{ Adc}$, $I_B = 0.33\text{ Adc}$, $T_C = 100^\circ\text{C}$)		$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DYNAMIC CHARACTERISTICS						
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)		C_{ob}	50	—	250	pF
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	$V_{CC} = 500\text{ Vdc}$, $I_C = 1.0\text{ A}$, $I_{B1} = 0.33\text{ A}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $t_p = 50\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$	t_d	—	0.045	0.20	μs
Rise Time		t_r	—	0.2	2.0	μs
Storage Time		t_s	—	1.0	4.0	μs
Fall Time		t_f	—	0.5	2.0	μs
Inductive Load, Clamped (Table 1)						
Storage Time	$I_C = 1.0\text{ A(pk)}$, $V_{clamp} = 500\text{ Vdc}$, $I_{B1} = 0.33\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	1.3	4.0	μs
Crossover Time		t_c	—	0.6	2.0	μs
Storage Time	$I_C = 1.0\text{ A(pk)}$, $V_{clamp} = 500\text{ Vdc}$, $I_{B1} = 0.33\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_{sv}	—	0.9	—	μs
Crossover Time		t_c	—	0.5	—	μs
Fall Time		t_{fi}	—	0.3	—	μs

(1) Pulse Test: PW - 300 μs , Duty Cycle $\leq 2\%$.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION






FIGURE 6 – CAPACITANCE



SWITCHING TIMES NOTE

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS



In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{CE} (pk)
- t_{rv} = Voltage Rise Time, 10-90% V_{CE} (pk)
- t_{fi} = Current Fall Time, 90-10% I_C
- t_{ti} = Current Tail, 10-2% I_C
- t_c = Crossover Time, 10% V_{CE} (pk) to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

FIGURE 8 - PEAK REVERSE BASE CURRENT



RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 - TURN - ON SWITCHING TIMES




FIGURE 10 - TURN - OFF SWITCHING TIMES




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>+10 V > 20 0</p> <p>PW Varied to Attain I_C = 100 mA</p>	<p>All Diodes – 1N4934 All NPN – MJE200 All PNP – MJE210</p> <p>Adjust R1 to obtain I_{B1} For switching and R_{BSOA}, R2 = 0 For BV_{CEO(sus)}, R2 = ∞</p> <p>Adjust to obtain V_{BE(off)} = -5.0 V</p>	<p>TURN ON TIME TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V</p> <p>V_{clamp} = 500 V</p>	<p>V_{CC} = 500 V R_L = 500 Ω Pulse Width = 50 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>

FIGURE 11 – THERMAL RESPONSE




FIGURE 12 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 14 – POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor – average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$, $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(\text{pk})$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.



MOTOROLA

**MJ8502
MJ8503**

1.3

Designers Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS**

The MJ8502 and MJ8503 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

- 150 ns Inductive Fall Time—25°C (Typ)
- 400 ns Inductive Crossover Time—25°C (Typ)
- 1200 ns Inductive Storage Time—25°C (Typ)

Operating Temperature Range —65 to +200°C

100°C Performance Specified for:

- Reverse-Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



5.0 AMPERE

**NPN SILICON
POWER TRANSISTORS**

700 and 800 VOLTS
150 WATTS

**Designer's Data for
"Worst Case" Conditions**

The Designers' Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design



- NOTES
1 DIMENSIONS Q AND V ARE DATUMS
2 [E] IS SEATING PLANE AND DATUM
3 POSITIONAL TOLERANCE FOR MOUNTING HOLE Q

⌀ ± 0.005 T V ⊕

⌀ ± 0.005 T V ⊕ ⊕

4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	—	3.43	—	0.135
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.48 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.97	—	1.060
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05 TO-3

MAXIMUM RATINGS

Rating	Symbol	MJ8502	MJ8503	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	700	800	Vdc
Collector-Emitter Voltage	V_{CEV}	1200	1400	Vdc
Emitter Base Voltage	V_{EB}	8.0	8.0	Vdc
Collector Current — Continuous	I_C	5.0	5.0	A dc
Peak (1)	I_{CM}	10	10	
Base Current — Continuous	I_B	4.0	4.0	A dc
Peak (1)	I_{BM}	8.0	8.0	
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	150	150	Watts
@ $T_C = 100^\circ C$		86	86	
Derate above 25°C		0.85	0.85	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.16	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

STYLE 1
PIN 1 BASE
2. EMITTER
CASE COLLECTOR

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	MJ8502 MJ8503	$V_{CE(sus)}$	700 800	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEV}	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)		I_{CER}	—	—	5.0	mAdc
Emitter Cutoff Current ($V_{EB} = 7.0\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	—	1.0	mAdc
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased		$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased		RBSOA	See Figure 13			
ON CHARACTERISTICS (1)						
DC Current Gain ($I_C = 1.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)		h_{FE}	7.5	—	—	—
Collector-Emitter Saturation Voltage ($I_C = 2.5\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 2.5\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)		$V_{CE(sat)}$	— — —	— — —	2.0 5.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.5\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 2.5\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)		$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DYNAMIC CHARACTERISTICS						
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)		C_{ob}	60	—	300	pF
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	$(V_{CC} = 500\text{ Vdc}$, $I_C = 2.5\text{ A}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $t_p = 50\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	t_d	—	0.040	0.20	μs
Rise Time		t_r	—	0.125	2.0	μs
Storage Time		t_s	—	1.2	4.0	μs
Fall Time		t_f	—	0.65	2.0	μs
Inductive Load, Clamped (Table 1)						
Storage Time	$(I_C = 2.5\text{ A(pk)}$, $V_{clamp} = 500\text{ Vdc}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	1.6	5.0	μs
Crossover Time		t_c	—	0.60	2.0	μs
Storage Time		t_{sv}	—	1.2	—	μs
Crossover Time	$(I_C = 2.5\text{ A(pk)}$, $V_{clamp} = 500\text{ Vdc}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_c	—	0.4	—	μs
Fall Time		t_{f1}	—	0.15	—	μs

(1) Pulse Test: PW - 300 μs , Duty Cycle $\leq 2\%$.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION REGION




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION






FIGURE 6 – CAPACITANCE



1.3

SWITCHING TIMES NOTE

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% $V_{CE(pk)}$
- t_{rv} = Voltage Rise Time, 10–90% $V_{CE(pk)}$
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% $V_{CE(pk)}$ to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

FIGURE 8 – PEAK REVERSE BASE CURRENT



RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 – TURN-ON SWITCHING TIMES




FIGURE 10 – TURN-OFF SWITCHING TIMES





TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>+10 V</p> <p>0</p> <p>PW Varied to Attain I_C = 100 mA</p>	<p>All Diodes - 1N4934 All NPN - MJE200 All PNP - MJE210</p> <p>Adjust R1 to obtain I_{B1} For switching and RBSOA, R2 = 0 For V_{CEO(sus)}, R2 = ∞</p>	<p>TURN ON TIME</p> <p>I_{B1}</p> <p>I_{B1} adjusted to obtain the forced hFE desired</p> <p>TURN OFF TIME</p> <p>Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V</p> <p>V_{clamp} = 500 V</p>	<p>V_{CC} = 500 V R_L = 200 Ω Pulse Width = 50 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope - Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>


FIGURE 11 - THERMAL RESPONSE



1.3

SAFE OPERATING AREA INFORMATION

FIGURE 12 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA




FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_{J(pk)}$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown


FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA



REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.

FIGURE 14 – POWER DERATING





MOTOROLA

**MJ8504
MJ8505**

1.3

Designers Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS**

The MJ8504 and MJ8505 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

- 75 ns Inductive Fall Time -25°C (typ)
- 150 ns Inductive Crossover Time -25°C (typ)
- 1.25 μs Inductive Storage Time -25°C (typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reverse-Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



10 AMPERE

**NPN SILICON
POWER TRANSISTORS**

700 and 800 VOLTS
175 WATTS

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data - representing device characteristics boundaries - are given to facilitate "worst case" design.



- NOTES
1. DIMENSIONS D AND V ARE DATUMS.
2. [] IS SEATING PLANE AND DATUM
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Ø

Ø .13 (0.005) T V ⊕

FOR LEADS

Ø .13 (0.005) T V ⊕

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	-	3.43	-	0.135
F	30.15 BSC	-	1.187 BSC	-
G	10.92 BSC	-	0.430 BSC	-
H	5.46 BSC	-	0.215 BSC	-
J	16.89 BSC	-	0.665 BSC	-
K	11.18 ± 0.12	19.0	0.440 ± 0.005	0.750
Q	3.81	4.19	0.150	0.165
R	-	26.87	-	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05 TO-3

MAXIMUM RATINGS

Rating	Symbol	MJ8504	MJ8505	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	700	800	Vdc
Collector-Emitter Voltage	V _{CEV}	1200	1400	Vdc
Emitter Base Voltage	V _{EB}	8.0	8.0	Vdc
Collector Current - Continuous	I _C	10	10	A dc
Peak (1)	I _{CM}	15	15	
Base Current - Continuous	I _B	8	8	A dc
Peak (1)	I _{BM}	12	12	
Total Power Dissipation @ T _C = 25°C	P _D	175	175	Watts
Derate above 25°C @ T _C = 100°C		1.0	1.0	W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	MJ8504 MJ8505	$V_{CE0(sus)}$	700 800	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEV}	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)		I_{CER}	—	—	5.0	mAdc
Emitter Cutoff Current ($V_{EB} = 7.0\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	—	1.0	mAdc
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 12				
Clamped Inductive SOA with Base Reverse Biased	RB SOA	See Figure 13				
ON CHARACTERISTICS (1)						
DC Current Gain ($I_C = 1.5\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)		h_{FE}	7.5	—	—	—
Collector-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 4.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)		$V_{CE(sat)}$	— — —	— — —	2.0 5.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)		$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DYNAMIC CHARACTERISTICS						
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)		C_{ob}	90	—	450	pF
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	($V_{CC} = 500\text{ Vdc}$, $I_C = 5.0\text{ A}$, $I_{B1} = 2.0\text{ A}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $t_p = 50\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	t_d	—	0.050	0.20	μs
Rise Time		t_r	—	0.175	2.0	μs
Storage Time		t_s	—	1.25	4.0	μs
Fall Time		t_f	—	0.60	2.0	μs
Inductive Load, Clamped (Table 1)						
Storage Time	($I_C = 5.0\text{ A(pk)}$, $V_{clamp} = 500\text{ Vdc}$, $I_{B1} = 2.0\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	1.75	5.5	μs
Crossover Time		t_c	—	0.400	2.0	μs
Storage Time	($I_C = 5.0\text{ A(pk)}$, $V_{clamp} = 500\text{ Vdc}$, $I_{B1} = 2.0\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_{sv}	—	1.25	—	μs
Crossover Time		t_c	—	0.150	—	μs
Fall Time		t_{fi}	—	0.075	—	μs

(1) Pulse Test: PW - 300 μs , Duty Cycle $\leq 2\%$.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION REGION




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION






FIGURE 6 – CAPACITANCE



1.3

SWITCHING TIMES NOTE

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% $V_{CE(pk)}$

t_{rv} = Voltage Rise Time, 10–90% $V_{CE(pk)}$

t_{fi} = Current Fall Time, 90–10% I_C

t_{ti} = Current Tail, 10–2% I_C

t_c = Crossover Time, 10% $V_{CE(pk)}$ to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

FIGURE 8 – PEAK REVERSE BASE CURRENT



RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 – TURN-ON SWITCHING TIMES




FIGURE 10 – TURN-OFF SWITCHING TIMES




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain I_C = 100 mA</p>	 <p>All Diodes – 1N4934 All NPN – MJE200 All PNP – MJE210 Adjust R1 to obtain I_{B1} For switching and R_{BSOA}, R2 = 0 For V_{CEO(sus)}, R2 = ∞ Adjust to obtain 0 V_{BE(off)} = -5.0 V</p>	 <p>TURN ON TIME I_{B1} adjusted to obtain the forced h_{FE} desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V V_{clamp} = 500 V</p>	<p>V_{CC} = 500 V R_L = 100 Ω Pulse Width = 50 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> 	<p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 11 – THERMAL RESPONSE




FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 14 – POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on TC = 25°C; TJ(pk) is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when TC ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

TJ(pk) may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.



MOTOROLA

**MJ10000
MJ10001**

1.3


Designer's Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER DARLINGTON TRANSISTORS**

The MJ10000 and MJ10001 darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


100°C Performance Specified for:
Reversed Biased SOA with Inductive Loads
Switching Times With Inductive Loads –
210 ns Inductive Fall Time (Typ)
Saturation Voltages
Leakage Currents



**20 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTORS
350 and 400 VOLTS
175 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.




MAXIMUM RATINGS

Rating	Symbol	MJ10000	MJ10001	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	350	400	Vdc
Collector-Emitter Voltage	V _{CEX(sus)}	400	450	Vdc
Collector-Emitter Voltage	V _{CEV}	450	500	Vdc
Emitter Base Voltage	V _{EB}	8		Vdc
Collector Current – Continuous	I _C	20		Adc
– Peak (1)	I _{CM}	30		Adc
Base Current – Continuous	I _B	2.5		Adc
– Peak (1)	I _{BM}	5		Adc
Total Power Dissipation @ T _C = 25°C	P _D	175		Watts
@ T _C = 100°C		100		
Derate above 25°C		1		W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



STYLE 1
PIN 1 BASE
2 EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.68	—	0.850
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.89	BSC	0.665	BSC
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.23	0.190	0.210
V	3.81	4.19	0.150	0.165

**CASE 1-05
TO-204AA**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (2)					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 250\text{ mA}$, $I_B = 0$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$)	$V_{\text{CEO}}(\text{sus})$	350 400	— —	— —	Vdc
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) $I_C = 2\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$	$V_{\text{CEX}}(\text{sus})$	400 450	— —	— —	Vdc
$I_C = 10\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$		275 325	— —	— —	
Collector Cutoff Current ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE}}(\text{off}) = 1.5\text{ Vdc}$) ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE}}(\text{off}) = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEV}	— —	— —	0.25 5	mAdc
Collector Cutoff Current ($V_{\text{CE}} = \text{Rated } V_{\text{CEV}}$, $R_{\text{BE}} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	5	mAdc
Emitter Cutoff Current ($V_{\text{EB}} = 8\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	150	mAdc
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased	$I_{\text{S/b}}$	See Figure 11			Adc
ON CHARACTERISTICS (2)					
DC Current Gain ($I_C = 5\text{ Adc}$, $V_{\text{CE}} = 5\text{ Vdc}$) ($I_C = 10\text{ Adc}$, $V_{\text{CE}} = 5\text{ Vdc}$)	h_{FE}	50 40	— —	600 400	—
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 400\text{ mAdc}$) ($I_C = 20\text{ Adc}$, $I_B = 1\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 400\text{ mAdc}$, $T_C = 100^\circ\text{C}$)	$V_{\text{CE}}(\text{sat})$	— — —	— — —	1.9 3 2	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 400\text{ mAdc}$) ($I_C = 10\text{ Adc}$, $I_B = 400\text{ mAdc}$, $T_C = 100^\circ\text{C}$)	$V_{\text{BE}}(\text{sat})$	— —	— —	2.5 2.5	Vdc
Diode Forward Voltage (1) ($I_F = 10\text{ Adc}$)	V_f	—	3	5	Vdc
DYNAMIC CHARACTERISTICS					
Small-Signal Current Gain ($I_C = 10\text{ Adc}$, $V_{\text{CE}} = 10\text{ Vdc}$, $f_{\text{test}} = 1\text{ MHz}$)	$ h_{\text{fe}} $	10	—	—	—
Output Capacitance ($V_{\text{CB}} = 10\text{ Vdc}$, $I_E = 0$, $f_{\text{test}} = 100\text{ kHz}$)	C_{ob}	100	—	325	pF
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Delay Time ($V_{\text{CC}} = 250\text{ Vdc}$, $I_C = 10\text{ A}$)	t_d	—	0.12	0.2	μs
Rise Time ($I_B = 400\text{ mA}$, $V_{\text{BE}}(\text{off}) = 5\text{ Vdc}$, $t_p = 50\ \mu\text{s}$)	t_r	—	0.20	0.6	μs
Storage Time Duty Cycle $\leq 2\%$.	t_s	—	1.5	3.5	μs
Fall Time	t_f	—	1.1	2.4	μs
Inductive Load, Clamped (Table 1)					
Storage Time ($I_C = 10\text{ A(pk)}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $I_{\text{B1}} = 400\text{ mA}$)	t_{sv}	—	3.5	5.5	μs
Crossover Time $V_{\text{BE}}(\text{off}) = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_c	—	1.5	3.7	μs
Storage Time ($I_C = 10\text{ A(pk)}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $I_{\text{B1}} = 400\text{ mA}$)	t_{sv}	—	1.0	—	μs
Crossover Time $V_{\text{BE}}(\text{off}) = 5\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_c	—	0.7	—	μs

(1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.

(2) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGES




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – OUTPUT CAPACITANCE




1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO(sus)}	V _{CEX(sus)} AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>PW Varied to Attain I_C = 250 mA</p>	<p>Adjust R1 to obtain a forced h_{FE} = 25</p> <p>Pulse Width adjusted to obtain specified I_C (Resistive Switching, Pulse Width = 50 μs)</p> <p>Duty Cycle ≤ 3%</p>	<p>Q1 2N2907 Q2 2N2222 Q3 2N3762 Q4 MJE210 Q5 MJE200 D1 1N914 D2 1N914 D3 1N914</p>
CIRCUIT VALUES	<p>L_{coil} = 10 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{clamp} = V_{CEO(sus)}</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V V_{clamp} = Rated V_{CEX} Value</p>	<p>V_{CC} = 250 V R_L = 25 Ω Pulse Width = 50 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope-Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>

SWITCHING TIMES NOTE

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fj} = Current Fall Time, 90–10% I_C
- t_{tj} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

SWITCHING TIMES NOTE (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





FIGURE 10 – THERMAL RESPONSE



1.3

The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 12 – REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 13 – POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on TC = 25°C; TJ(pk) is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when TC ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

TJ(pk) may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as VCEX(sus) at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics.



MOTOROLA

**MJ10002
MJ10003**

1.3

Designers Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER DARLINGTON TRANSISTORS**

The MJ10002 and MJ10003 darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


100°C Performance Specified for:

Reversed Biased SOA with Inductive Loads

Switching Times with Inductive Loads –
140 ns Inductive Fall Time (Typ)

Saturation Voltages

Leakage Currents



**10 AMPERE
NPN SILICON**

**POWER DARLINGTON
TRANSISTORS**

**350 and 400 VOLTS
150 WATTS**

**Designer's Data for
"Worst Case" Conditions**


The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

MAXIMUM RATINGS				
Rating	Symbol	MJ10002	MJ10003	Unit
Collector-Emitter Voltage	$V_{CEQ(sus)}$	350	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	400	450	Vdc
Collector-Emitter Voltage	V_{CEV}	450	500	Vdc
Emitter Base Voltage	V_{EB}	8.0		Vdc
Collector Current — Continuous	I_C	10		Adc
— Peak (1)	I_{CM}	20		
Base Current — Continuous	I_B	2.5		Adc
— Peak (1)	I_{BM}	5.0		
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	150		Watts
@ $T_C = 100^\circ C$		100		
Derate above $25^\circ C$		0.86		W/ $^\circ C$
Operating and Storage Junction Temperature Range	$T_{J,Tstg}$	-65 to +200		$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ C$

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle \leq 10%.



- NOTES:
1. DIMENSIONS Q AND V ARE DATUMS.
2. [] IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE D.

ϕ .13 (0.005) T | V | Q

FOR LEADS:

ϕ .13 (0.005) T | V | Q | Q

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.57	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.49	1.78	0.059	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.80 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
L	3.81	4.19	0.150	0.165
M	26.67		1.050	
N	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

**CASE 1-05
TO-204AA**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (2)					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 250\text{ mA}$, $I_B = 0$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$)	MJ10002 MJ10003 $V_{\text{CEO}}(\text{sus})$	350 400	— —	— —	Vdc
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) ($I_C = 1.0\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$)	MJ10002 MJ10003 $V_{\text{CEX}}(\text{sus})$	400 450	— —	— —	Vdc
($I_C = 5.0\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$)	MJ10002 MJ10003	275 325	— —	— —	
Collector Cutoff Current ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE}}(\text{off}) = 1.5\text{ Vdc}$) ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE}}(\text{off}) = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEV}	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current ($V_{\text{CE}} = \text{Rated } V_{\text{CEV}}$, $R_{\text{BE}} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	5.0	mAdc
Emitter Cutoff Current ($V_{\text{EB}} = 8.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	175	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{\text{S/b}}$	See Figure 11.			Adc
---	------------------	----------------	--	--	-----

ON CHARACTERISTICS (2)

DC Current Gain ($I_C = 2.5\text{ Adc}$, $V_{\text{CE}} = 5.0\text{ Vdc}$) ($I_C = 5.0\text{ Adc}$, $V_{\text{CE}} = 5.0\text{ Vdc}$)	h_{FE}	40 30	— —	500 300	—
Collector-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 250\text{ mAdc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 250\text{ mAdc}$, $T_C = 100^\circ\text{C}$)	$V_{\text{CE}}(\text{sat})$	— — —	— — —	1.9 2.9 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 250\text{ mAdc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 250\text{ mAdc}$, $T_C = 100^\circ\text{C}$)	$V_{\text{BE}}(\text{sat})$	— —	— —	2.5 2.5	Vdc
Diode Forward Voltage (1) ($I_F = 5.0\text{ Adc}$)	V_f	—	3.0	5.0	Vdc

DYNAMIC CHARACTERISTICS

Small-Signal Current Gain ($I_C = 1.0\text{ Adc}$, $V_{\text{CE}} = 10\text{ Vdc}$, $f_{\text{test}} = 1.0\text{ MHz}$)	$ h_{\text{fe}} $	10	—	—	—
Output Capacitance ($V_{\text{CB}} = 50\text{ Vdc}$, $I_E = 0$, $f_{\text{test}} = 100\text{ kHz}$)	C_{ob}	60	—	275	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	$(V_{\text{CC}} = 250\text{ Vdc}$, $I_C = 5.0\text{ A}$, $I_{\text{B1}} = 250\text{ mA}$, $V_{\text{BE}}(\text{off}) = 5.0\text{ Vdc}$, $t_p = 50\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.)	t_d	—	0.05	0.2	μs
Rise Time		t_r	—	0.25	0.6	μs
Storage Time		t_s	—	1.2	3.0	μs
Fall Time		t_f	—	0.6	1.5	μs
Inductive Load, Clamped (Table 1)						
Storage Time	$(I_C = 5.0\text{ A(pk)}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $I_{\text{B1}} = 250\text{ mA}$, $V_{\text{BE}}(\text{off}) = 5.0\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	2.1	5.0	μs
Crossover Time		t_c	—	1.3	3.3	μs
Storage Time	$(I_C = 5.0\text{ A(pk)}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $I_{\text{B1}} = 250\text{ mA}$, $V_{\text{BE}}(\text{off}) = 5.0\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_{sv}	—	0.92	—	μs
Crossover Time		t_c	—	0.5	—	μs

- The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.
- Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUT-OFF REGION





FIGURE 6 – OUTPUT CAPACITANCE



1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	V _{CEO(sus)}	V _{CEX(sus)} AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain I_C = 250 mA</p>	 <p>Adjust R1 to obtain a forced hFE = 20</p> <p>Duty Cycle ≤ 3%</p>	<p>Q1 2N2907 Q2 2N2222 Q3 2N3762 Q4 MJE210 Q5 MJE200 D1 1N914 D2 1N914 D3 1N914</p>
CIRCUIT VALUES	<p>L_{coil} = 10 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{clamp} = V_{CEO(sus)}</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V V_{clamp} = Rated V_{CEX} Value</p>	<p>V_{CC} = 250 V R_L = 50 Ω Pulse Width = 50 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C</p> <p>t₁ = $\frac{L_{coil} (I_{Cpk})}{V_{CC}}$</p> <p>t₂ = $\frac{L_{coil} (I_{Cpk})}{V_{clamp}}$</p> <p>Test Equipment Scope Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fj} = Current Fall Time, 90–10% I_C
- t_{tj} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

SWITCHING TIME NOTES (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rV} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





FIGURE 10 – THERMAL RESPONSE



1.3

The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 – ACTIVE-REGION SAFE OPERATING AREA





FIGURE 12 – REVERSE BIASED SWITCHING SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 11 is based on $T_C = 25^\circ\text{C}$, $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_{J(pk)}$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as $V_{CEX(sus)}$ at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics.

FIGURE 13 – POWER DERATING





MOTOROLA

**MJ10004
MJ10005**

1.3

Designers Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER DARLINGTON TRANSISTORS
WITH BASE-EMITTER SPEEDUP DIODE**

The MJ10004 and MJ10005 darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:


- Switching Regulators
 - Inverters
 - Solenoid and Relay Drivers
 - Motor Controls
 - Deflection Circuits
- Fast Turn-Off Times

40 ns Inductive Fall Time – 25°C (Typ)
650 ns Inductive Storage Time – 25°C (Typ)

Operating Temperature Range –65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



**20 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTORS**

**350 and 400 VOLTS
175 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.



MAXIMUM RATINGS

Rating	Symbol	MJ10004	MJ10005	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	350	400	Vdc
Collector-Emitter Voltage	$V_{CEX(sus)}$	400	450	Vdc
Collector-Emitter Voltage	V_{CEV}	450	500	Vdc
Emitter Base Voltage	V_{EB}	8.0		Vdc
Collector Current – Continuous	I_C	20		Adc
– Peak (1)	I_{CM}	30		
Base Current – Continuous	I_B	2.5		Adc
– Peak (1)	I_{BM}	5.0		
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	175		Watts
Derate above 25°C	@ $T_C = 100^\circ C$	100		
		1.0		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.



STYLE 1
PIN 1 BASE
2. EMITTER
CASE COLLECTOR

- NOTES
1. DIMENSIONS Q AND V ARE DATUMS.
2. [] IS SEATING PLANE AND DATUM
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Ø

$$\text{Ø } \frac{1}{16} \pm 0.005 \text{ (M) T V (M)}$$

FOR LEADS

$$\text{Ø } \frac{1}{16} \pm 0.005 \text{ (M) T V (M) Q (M)}$$

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	8.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	9.48 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

**CASE 1-05
TO-204AA**

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) (I _C = 250 mA, I _B = 0, V _{clamp} = Rated V _{CEO})	MJ10004 MJ10005	V _{CEO(sus)}	350 400	— —	— —	Vdc
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) (I _C = 2.0 A, V _{clamp} = Rated V _{CEX} , T _C = 100°C)	MJ10004 MJ10005	V _{CEX(sus)}	400 450	— —	— —	Vdc
(I _C = 10 A, V _{clamp} = Rated V _{CEX} , T _C = 100°C)	MJ10004 MJ10005		275 325	— —	— —	
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)		I _{CEV}	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)		I _{CER}	—	—	5.0	mAdc
Emitter Cutoff Current (V _{EB} = 2.0 Vdc, I _C = 0)		I _{EBO}	—	—	175	mAdc
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased	I _{S/b}	See Figure 11				
ON CHARACTERISTICS (2)						
DC Current Gain (I _C = 5.0 Adc, V _{CE} = 5.0 Vdc) (I _C = 10 Adc, V _{CE} = 5.0 Vdc)		h _{FE}	50 40	— —	600 400	—
Collector-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 400 mAdc) (I _C = 20 Adc, I _B = 2.0 Adc) (I _C = 10 Adc, I _B = 400 mAdc, T _C = 100°C)		V _{CE(sat)}	— — —	— — —	1.9 3.0 2.0	Vdc
Base-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 400 mAdc) (I _C = 10 Adc, I _B = 400 mAdc, T _C = 100°C)		V _{BE(sat)}	— —	— —	2.5 2.5	Vdc
Diode Forward Voltage (1) (I _F = 10 Adc)		V _f	—	3.0	5.0	Vdc
DYNAMIC CHARACTERISTICS						
Small-Signal Current Gain (I _C = 1.0 Adc, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz)		h _{fe}	10	—	—	—
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 100 kHz)		C _{ob}	100	—	325	pF
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	(V _{CC} = 250 Vdc, I _C = 10 A, I _{B1} = 400 mA, V _{BE(off)} = 5.0 Vdc, t _p = 50 μs, Duty Cycle ≤ 2%.)	t _d	—	0.12	0.2	μs
Rise Time		t _r	—	0.2	0.6	μs
Storage Time		t _s	—	0.6	1.5	μs
Fall Time		t _f	—	0.15	0.5	μs
Inductive Load, Clamped (Table 1)						
Storage Time	(I _C = 10 A(pk), V _{clamp} = Rated V _{CEX} , I _{B1} = 400 mA, V _{BE(off)} = 5.0 Vdc, T _C = 100°C)	t _{sv}	—	1.0	2.5	μs
Crossover Time		t _c	—	0.4	1.5	μs
Storage Time	(I _C = 10 A(pk), V _{clamp} = Rated V _{CEX} , I _{B1} = 400 mA, V _{BE(off)} = 5.0 Vdc, T _C = 25°C)	t _{sv}	—	0.65	—	μs
Crossover Time		t _c	—	0.2	—	μs

(1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.

(2) Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%.

TYPICAL CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – OUTPUT CAPACITANCE



1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE








INPUT CONDITIONS	$V_{CE0(sus)}$	$V_{CEX(sus)}$ AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
 <p>PW Varied to Attain $I_C = 250$ mA</p>	<p>$L_{coil} = 10$ mH $V_{CC} = 10$ V $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CE0(sus)}$</p>	<p>Adjust R1 to obtain a forced $h_{FE} = 25$</p>  <p>Pulse Width adjusted to obtain specified I_C (Resistive Switching, Pulse Width = 50 μs)</p> <p>Duty Cycle $\leq 3\%$</p>		<p>$V_{CC} = 250$ V $R_L = 25 \Omega$ Pulse Width = 50 μs</p>
<p>CIRCUIT VALUES</p>	<p>$L_{coil} = 180 \mu$H $R_{coil} = 0.05 \Omega$ $V_{CC} = 20$ V</p>	<p>$V_{clamp} = \text{Rated } V_{CEX} \text{ Value}$</p>		<p>RESISTIVE TEST CIRCUIT</p> 
<p>TEST CIRCUITS</p>	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t_1 Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope Tektronix 475 or Equivalent</p>		<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

TYPICAL CHARACTERISTICS

SWITCHING TIME NOTES (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rV} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





FIGURE 10 – THERMAL RESPONSE



1.3

The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 12 – REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 13 – POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_{J(pk)}$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as $V_{CEX(sus)}$ at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics.



MOTOROLA

**MJ10006
MJ10007**


1.3

Designers Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER DARLINGTON TRANSISTORS
WITH BASE-EMITTER SPEEDUP DIODE**

The MJ10006 and MJ10007 darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
 - Inverters
 - Solenoid and Relay Drivers
 - Motor Controls
 - Deflection Circuits
- Fast Turn-Off Times



30 ns Inductive Fall Time – 25°C (Typ)
500 ns Inductive Storage Time – 25°C (Typ)
Operating Temperature Range –65 to +200°C
100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents

**10 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTORS
350 AND 400 VOLTS
150 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.

MAXIMUM RATINGS

Rating	Symbol	MJ10006	MJ10007	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	350	400	V _d c
Collector-Emitter Voltage	V _{CEX(sus)}	400	450	V _d c
Collector-Emitter Voltage	V _{CEV}	450	500	V _d c
Emitter Base Voltage	V _{EB}	8.0		V _d c
Collector Current – Continuous	I _C	10		A _d c
– Peak (1)	I _{CM}	20		A _d c
Base Current – Continuous	I _B	2.5		A _d c
– Peak (1)	I _{BM}	5.0		A _d c
Total Power Dissipation @ T _C = 25°C	P _D	150		Watts
Derate above 25°C @ T _C = 100°C		100		W/°C
Derate above 25°C		0.86		W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.17	°C/W
Maximum Lead Temperature for Soldering	T _L	275	°C

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.

STYLE 1
PIN 1 BASE
2 EMITTER
CASE COLLECTOR

NOTES

- DIMENSIONS Q AND V ARE DATUMS
- IS SEATING PLANE AND DATUM.
- POSITIONAL TOLERANCE FOR MOUNTING HOLE Q.

FOR LEADS:
 ⌀ .13 (0.005) Ⓢ T V Ⓢ

4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.78	12.19	0.440	0.480
O	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

**CASE 1-05
TO-204AA**

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 250\text{ mA}$, $I_B = 0$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$)	$V_{\text{CEO(sus)}}$	350 400	— —	— —	Vdc	
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) ($I_C = 1\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$)	$V_{\text{CEX(sus)}}$	400 450	— —	— —	Vdc	
($I_C = 5\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$)		275 325	— —	— —		
Collector Cutoff Current ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE(off)}} = 1.5\text{ Vdc}$) ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE(off)}} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEV}	— —	— —	0.25 5.0	mAdc	
Collector Cutoff Current ($V_{\text{CE}} = \text{Rated } V_{\text{CEV}}$, $R_{\text{BE}} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	5.0	mAdc	
Emitter Cutoff Current ($V_{\text{EB}} = 2\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	175	mAdc	
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased	$I_{\text{S/b}}$	See Figure 11				
ON CHARACTERISTICS (2)						
DC Current Gain ($I_C = 2.5\text{ Adc}$, $V_{\text{CE}} = 5.0\text{ Vdc}$) ($I_C = 5.0\text{ Adc}$, $V_{\text{CE}} = 5.0\text{ Vdc}$)	h_{FE}	40 30	— —	500 300	—	
Collector-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 250\text{ mAdc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 250\text{ mAdc}$, $T_C = 100^\circ\text{C}$)	$V_{\text{CE(sat)}}$	— — —	— — —	1.9 2.9 2.0	Vdc	
Base-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 250\text{ mAdc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 250\text{ mAdc}$, $T_C = 100^\circ\text{C}$)	$V_{\text{BE(sat)}}$	— —	— —	2.5 2.5	Vdc	
Diode Forward Voltage (1) ($I_F = 5.0\text{ Adc}$)	V_f	—	3.0	5	Vdc	
DYNAMIC CHARACTERISTICS						
Small-Signal Current Gain ($I_C = 1.0\text{ Adc}$, $V_{\text{CE}} = 10\text{ Vdc}$, $f_{\text{test}} = 1.0\text{ MHz}$)	$ h_{\text{fe}} $	10	—	—	—	
Output Capacitance ($V_{\text{CB}} = 10\text{ Vdc}$, $I_E = 0$, $f_{\text{test}} = 100\text{ kHz}$)	C_{ob}	60	—	275	pF	
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	$(V_{\text{CC}} = 250\text{ Vdc}$, $I_C = 5.0\text{ A}$, $I_{\text{B1}} = 250\text{ mA}$, $V_{\text{BE(off)}} = 5.0\text{ Vdc}$, $t_p = 50\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.)	t_d	—	0.05	0.2	μs
Rise Time		t_r	—	0.25	0.6	μs
Storage Time		t_s	—	0.5	1.5	μs
Fall Time		t_f	—	0.06	0.5	μs
Inductive Load, Clamped (Table 1)						
Storage Time	$(I_C = 5.0\text{ A(pk)}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $I_{\text{B1}} = 250\text{ mA}$, $V_{\text{BE(off)}} = 5.0\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	0.8	2.0	μs
Crossover Time		t_c	—	0.6	1.5	μs
Storage Time	$(I_C = 5.0\text{ A(pk)}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $I_{\text{B1}} = 250\text{ mA}$, $V_{\text{BE(off)}} = 5.0\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_{sv}	—	0.5	—	μs
Crossover Time		t_c	—	0.3	—	μs

- (1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.
- (2) Pulse Test: PW = 300 μs , Duty Cycle $\leq 2\%$.

TYPICAL CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – OUTPUT CAPACITANCE




1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CE0(sus)}	V _{CEX(sus)} AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>PW Varied to Attain I_C = 250 mA</p>	<p>Adjust R1 to obtain a forced $h_{FE} = 20$</p> <p>Pulse Width adjusted to obtain specified I_C (Resistive Switching, Pulse Width = 50 μs)</p> <p>Duty Cycle $\le 3\%$</p>	<p>Q1 2N2907 Q2 2N2222 Q3 2N3762 Q4 MJE210 Q5 MJE200 D1 1N914 D2 1N914 D3 1N914</p>
CIRCUIT VALUES	<p>L_{coil} = 10 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{clamp} = V_{CE0(sus)}</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{clamp} = Rated V_{CEX} Value V_{CC} = 20 V f_o = 500 kHz</p>	<p>V_{CC} = 250 V R_L = 50 Ω Pulse Width = 50 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> <p>$t_{r1} = \frac{L_{coil} (I_{Cpk})}{V_{CC}}$</p> <p>$t_2 = \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$</p> <p>Test Equipment Scope-Tektronix 475 or Equipment</p>	<p>RESISTIVE TEST CIRCUIT</p>

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

SWITCHING TIME NOTES (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rV} + t_{fI} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





FIGURE 10 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 12 – REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 13 – POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_{J(pk)}$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as $V_{CEX(sus)}$ at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics.



MOTOROLA

**MJ10008
MJ10009**


1.3

Designer's Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER DARLINGTON TRANSISTORS
WITH BASE-EMITTER SPEEDUP DIODE**

The MJ10008 and MJ10009 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times



1.6 μ s (max) Inductive Crossover Time — 10 A, 100°C
3.5 μ s (max) Inductive Storage Time — 10 A, 100°C

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents


**20 AMPERE
NPN SILICON**

**POWER DARLINGTON
TRANSISTORS**

**450 and 500 VOLTS
175 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.




MAXIMUM RATINGS

Rating	Symbol	MJ10008	MJ10009	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	450	500	Vdc
Collector-Emitter Voltage	V _{CEX(sus)}	450	500	Vdc
Collector-Emitter Voltage	V _{CEV}	650	700	Vdc
Emitter Base Voltage	V _{EB}	8		Vdc
Collector Current — Continuous	I _C	20		A _{dc}
— Peak (1)	I _{CM}	30		
Base Current — Continuous	I _B	2.5		A _{dc}
— Peak (1)	I _{BM}	5		
Total Power Dissipation @ T _C = 25°C	P _D	175		Watts
@ T _C = 100°C		100		
Derate above 25°C		1		W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



STYLE 1
PIN 1. BASE
2. EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.89	BSC	0.665	BSC
K	11.18	12.19	0.440	0.480
L	3.81	4.19	0.150	0.165
M	—	26.67	—	1.050
N	4.83	5.33	0.190	0.210
O	3.81	4.19	0.150	0.165

**CASE 1-05
TO-204AA**

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$)	MJ10008 MJ10009 $V_{\text{CEO(sus)}}$	450 500	— —	— —	Vdc	
Collector-Emitter Sustaining Voltage (Table 1, Figure 12) ($I_C = 2\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$, $V_{\text{BE(off)}} = 5\text{ V}$) ($I_C = 10\text{ A}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEX}}$, $T_C = 100^\circ\text{C}$, $V_{\text{BE(off)}} = 5\text{ V}$)	MJ10008 MJ10009 MJ10008 MJ10009 $V_{\text{CEX(sus)}}$	450 500 325 375	— — — —	— — — —	Vdc	
Collector Cutoff Current ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE(off)}} = 1.5\text{ Vdc}$) ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE(off)}} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEV}	— —	— —	0.25 5	mAdc	
Collector Cutoff Current ($V_{\text{CE}} = \text{Rated } V_{\text{CEV}}$, $R_{\text{BE}} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	5	mAdc	
Emitter Cutoff Current ($V_{\text{EB}} = 2\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	175	mAdc	
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased	$I_{\text{S/b}}$	See Figure 11				
ON CHARACTERISTICS (2)						
DC Current Gain ($I_C = 5\text{ Adc}$, $V_{\text{CE}} = 5\text{ Vdc}$) ($I_C = 10\text{ Adc}$, $V_{\text{CE}} = 5\text{ Vdc}$)	h_{FE}	40 30	— —	400 300	—	
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 500\text{ mAdc}$) ($I_C = 20\text{ Adc}$, $I_B = 2\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 500\text{ mAdc}$, $T_C = 100^\circ\text{C}$)	$V_{\text{CE(sat)}}$	— — —	— — —	2 3.5 2.5	Vdc	
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 500\text{ mAdc}$) ($I_C = 10\text{ Adc}$, $I_B = 500\text{ mAdc}$, $T_C = 100^\circ\text{C}$)	$V_{\text{BE(sat)}}$	— —	— —	2.5 2.5	Vdc	
Diode Forward Voltage (1) ($I_F = 10\text{ Adc}$)	V_f	—	3	5	Vdc	
DYNAMIC CHARACTERISTICS						
Small-Signal Current Gain ($I_C = 1\text{ Adc}$, $V_{\text{CE}} = 10\text{ Vdc}$, $f_{\text{test}} = 1\text{ MHz}$)	$ h_{\text{fe}} $	8	—	—	—	
Output Capacitance ($V_{\text{CB}} = 10\text{ Vdc}$, $I_E = 0$, $f_{\text{test}} = 100\text{ kHz}$)	C_{ob}	100	—	325	pF	
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	($V_{\text{CC}} = 250\text{ Vdc}$, $I_C = 10\text{ A}$, $I_{\text{B1}} = 500\text{ mA}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$, $t_p = 25\ \mu\text{s}$ Duty Cycle $\leq 2\%$.)	t_d	—	0.12	0.25	μs
Rise Time		t_r	—	0.5	1.5	μs
Storage Time		t_s	—	0.8	2.0	μs
Fall Time		t_f	—	0.2	0.6	μs
Inductive Load, Clamped (Table 1)						
Storage Time	($I_C = 10\text{ A(pk)}$, $V_{\text{clamp}} = 250\text{ V}$, $I_{\text{B1}} = 500\text{ mA}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	1.5	3.5	μs
Crossover Time		t_c	—	0.36	1.6	μs
Storage Time	($I_C = 10\text{ A(pk)}$, $V_{\text{clamp}} = 250\text{ V}$, $I_{\text{B1}} = 500\text{ mA}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$)	t_{sv}	—	0.8	—	μs
Crossover Time		t_c	—	0.18	—	μs

(1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.

(2) Pulse Test: PW = 300 μs , Duty Cycle $\leq 2\%$.

TYPICAL CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION











FIGURE 6 – OUTPUT CAPACITANCE




1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

INPUT CONDITIONS	V _{CE(sus)} AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING	
 <p>PW Varied to Attain I_C = 100 mA</p>	<p>DRIVER SCHEMATIC</p> <p>For inductive loads pulse width is adjusted to obtain specified I_C</p> 		<p>TURN-ON TIME</p>  <p>I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN-OFF TIME</p> <p>Use inductive switching driver as the input to the resistive test circuit</p>	
<p>L_{coil} = 10 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{clamp} = V_{CE(sus)}</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V V_{clamp} = Rated V_{CEX} Value</p>		<p>V_{CC} = 250 V R_L = 25 Ω Pulse Width = 25 μs</p>	
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above For Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C</p> <p>t₁ ≈ $\frac{L_{coil}(I_{Cpk})}{V_{CC}}$</p> <p>t₂ ≈ $\frac{L_{coil}(I_{Cpk})}{V_{clamp}}$</p> <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>		<p>RESISTIVE TEST CIRCUIT</p> 

*Adjust -V such that V_{BE(off)} = 5 V except as required for RB SOA (Figure 12).

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

– continued –

TYPICAL CHARACTERISTICS

SWITCHING TIMES NOTE (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

Typical inductive switching waveforms are shown in Figure 7. In general, $t_{rV} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at $T_C = 25^\circ\text{C}$ and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at $T_C = 100^\circ\text{C}$.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





FIGURE 10 – THERMAL RESPONSE



1.3

The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 12 – REVERSE BIAS SWITCHING SAFE OPERATING AREA (MJ10009)





FIGURE 13 – POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 11 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_J(\text{pk})$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as $V_{CEX(\text{sus})}$ at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics. See Table 1 for circuit conditions.

FIGURE 14 – REVERSE BASE CURRENT versus $V_{BE(\text{off})}$ WITH NO EXTERNAL BASE RESISTANCE






DARLINGTON HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in deflection circuits.

- $V_{CE(sat)} = 3.0$ Volts (Max) @ $I_C = 4.0$ Amps, $I_B = 200$ mA
- Built-In Damper Diode
- $V_{CEX} = 1400$ Volts
- Glassivated Base-Collector Junction
- Safe Operating Area @ $50 \mu s = 25$ A, 200 V



8.0 AMPERE

NPN SILICON DARLINGTON POWER TRANSISTOR

1400 VOLTS
80 WATTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEX}	1400	Vdc
Emitter Base Voltage	V_{EB}	5.0	Vdc
Collector Current — Continuous	I_C	8.0	A dc
Peak (1)	I_{CM}	16	
Base Current — Continuous	I_B	2.0	A dc
Peak (1)	I_{BM}	4.0	
Emitter Current — Continuous	I_E	10	A dc
Peak (1)	I_{EM}	20	
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	80	Watts
		0.6	W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1.8" from Case for 5 Seconds	T_L	275	$^\circ C$

(1) Pulse Test: Pulse Width = 1.0 ms, Duty Cycle \leq 10%.



STYLE 1
PIN 1. BASE
2. EMITTER
CASE COLLECTOR

- NOTES
1. DIMENSIONS Q AND V ARE DATUMS
 2. \square IS SEATING PLANE AND DATUM
 3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q.

$\phi .13$ (0.005) M T V Q

FOR LEADS


$\phi .13$ (0.005) M T V Q Q

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	36.37	—	1.550
B	—	21.06	—	0.830
C	6.35	7.62	0.250	0.300
D	0.37	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.18	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05
TO-204AA

FIGURE 1 — FORWARD BIAS SAFE OPERATING AREA



1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS (1)

Collector-Emitter Sustaining Voltage ($I_C = 100 \text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	700	—	—	Vdc
Collector Cutoff Current ($V_{CE} = 1400 \text{ Vdc}$, $V_{BE} = 0$)	I_{CES}	—	—	0.25	mA
Emitter Cutoff Current ($V_{BE} = 4.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	50	mA

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 3.5 \text{ Adc}$, $I_B = 0.15 \text{ Adc}$) ($I_C = 4.0 \text{ Adc}$, $I_B = 0.2 \text{ Adc}$)	$V_{CE(sat)}$	—	—	3.0	Vdc
Base Emitter Saturation Voltage ($I_C = 3.5 \text{ Adc}$, $I_B = 0.15 \text{ Adc}$) ($I_C = 4.0 \text{ Adc}$, $I_B = 0.2 \text{ Adc}$)	$V_{BE(sat)}$	—	—	2.0	Vdc
Forward Diode Voltage ($I_F = 4.0 \text{ Adc}$)	V_f	—	1.2	2.0	Vdc
Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 1			

SWITCHING CHARACTERISTICS

Fall Time (See Figure 2) ($I_C = 4.0 \text{ Adc}$, $I_{B1} = 0.2 \text{ Adc}$)	t_f	—	0.65	1.0	μs
--	-------	---	------	-----	---------------

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle = 2%.

FIGURE 2 – FALL TIME TEST CIRCUIT





FIGURE 3 – DC CURRENT GAIN






NPN SILICON POWER DARLINGTON TRANSISTOR

The MJ10012 is a high-voltage, high-current darlington transistor designed for automotive ignition, switching regulator and motor control applications.


- Collector-Emitter Sustaining Voltage – $V_{CE(sus)} = 400$ Vdc (Min)
- 175 Watts Capability at 50 Volts
- Automotive Functional Tests



10 AMPERE

POWER TRANSISTOR
DARLINGTON NPN SILICON

400 VOLTS
175 WATTS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	400	Vdc
Collector-Emitter Voltage ($R_{BE} = 27 \Omega$)	V_{CER}	550	Vdc
Collector-Base Voltage	V_{CBO}	600	Vdc
Emitter-Base Voltage	V_{EBO}	8.0	Vdc
Collector Current – Continuous	I_C	10	Adc
– Peak (1)		15	
Base Current	I_B	2.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	175	Watts
@ $T_C = 100^\circ\text{C}$		100	Watts
Derate above 25°C		1.0	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle $\leq 10\%$.



NOTES

- 1 DIMENSIONS Q AND V ARE DATUMS
- 2 [T] IS SEATING PLANE AND DATUM
- 3 POSITIONAL TOLERANCE FOR MOUNTING HOLE Q

$$\begin{matrix} \text{---} \phi & 0.13 & (0.005) & \text{---} & \text{---} & T & \text{---} & V & \text{---} & \text{---} \end{matrix}$$

FOR LEADS

$$\begin{matrix} \text{---} \phi & 0.13 & (0.005) & \text{---} & \text{---} & T & \text{---} & V & \text{---} & \text{---} & \text{---} & \text{---} & \text{---} \end{matrix}$$

- 4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	–	39.37	–	1.560
B	–	21.08	–	0.830
C	6.35	7.62	0.250	0.300
D	0.37	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	–	26.67	–	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05
TO-204AA

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS (1)						
Collector-Emitter Sustaining Voltage (Figure 1) ($I_C = 200\text{ mA dc}$, $I_B = 0$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$)	$V_{\text{CEO(sus)}}$	400	—	—	Vdc	
Collector-Emitter Sustaining Voltage (Figure 1) ($I_C = 200\text{ mA dc}$, $R_{\text{BE}} = 27\text{ Ohms}$, $V_{\text{clamp}} = \text{Rated } V_{\text{CER}}$)	$V_{\text{CER(sus)}}$	425	—	—	Vdc	
Collector Cutoff Current (Rated V_{CER} , $R_{\text{BE}} = 27\text{ Ohms}$)	I_{CER}	—	—	1.0	mA dc	
Collector Cutoff Current (Rated V_{CBO} , $I_E = 0$)	I_{CBO}	—	—	1.0	mA dc	
Emitter Cutoff Current ($V_{\text{EB}} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	40	mA dc	
ON CHARACTERISTICS (1)						
DC Current Gain ($I_C = 3.0\text{ A dc}$, $V_{\text{CE}} = 6.0\text{ Vdc}$) ($I_C = 6.0\text{ A dc}$, $V_{\text{CE}} = 6.0\text{ Vdc}$) ($I_C = 10\text{ A dc}$, $V_{\text{CE}} = 6.0\text{ Vdc}$)	h_{FE}	300 100 20	550 350 150	— 2000 —	—	
Collector-Emitter Saturation Voltage ($I_C = 3.0\text{ A dc}$, $I_B = 0.6\text{ A dc}$) ($I_C = 6.0\text{ A dc}$, $I_B = 0.6\text{ A dc}$) ($I_C = 10\text{ A dc}$, $I_B = 2.0\text{ A dc}$)	$V_{\text{CE(sat)}}$	— — —	— — —	1.5 2.0 2.5	Vdc	
Base-Emitter Saturation Voltage ($I_C = 6.0\text{ A dc}$, $I_B = 0.6\text{ A dc}$) ($I_C = 10\text{ A dc}$, $I_B = 2.0\text{ A dc}$)	$V_{\text{BE(sat)}}$	— —	— —	2.5 3.0	Vdc	
Base-Emitter On Voltage ($I_C = 10\text{ A dc}$, $V_{\text{CE}} = 6.0\text{ Vdc}$)	$V_{\text{BE(on)}}$	—	—	2.8	Vdc	
Diode Forward Voltage ($I_F = 10\text{ A dc}$)	V_f	—	2.0	3.5	Vdc	
DYNAMIC CHARACTERISTICS						
Output Capacitance ($V_{\text{CB}} = 10\text{ Vdc}$, $I_E = 0$, $f_{\text{test}} = 100\text{ kHz}$)	C_{ob}	—	165	350	pF	
SWITCHING CHARACTERISTICS						
Storage Time	($V_{\text{CC}} = 12\text{ Vdc}$, $I_C = 6.0\text{ A dc}$, $I_{\text{B1}} = I_{\text{B2}} = 0.3\text{ A dc}$) Figure 2	t_s	—	7.5	15	μs
Fall Time		t_f	—	5.2	15	μs
FUNCTIONAL TESTS						
Second Breakdown Collector Current with Base-Forward Biased	$I_{\text{S/B}}$	—	—	See Figure 10	—	
Pulsed Energy Test (See Figure 12)	$\frac{I_C^2 L}{2}$	—	—	180	mJ	

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2%.

FIGURE 1 – SUSTAINING VOLTAGE TEST CIRCUIT




FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




FIGURE 3 – DC CURRENT GAIN




FIGURE 4 – COLLECTOR-SATURATION REGION




FIGURE 5 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 6 – BASE-EMITTER VOLTAGE




FIGURE 7 – TURN-OFF SWITCHING TIME





FIGURE 8 – COLLECTOR CUTOFF REGION



1.3





FIGURE 10 – FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 11.

$T_{J(pk)}$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 11 – POWER DERATING





FIGURE 12 – USAGE TEST CIRCUIT



t_1 to be selected such that I_C reaches 6 Adc before switch-off.

NOTE:

"Usage Test," Figure 12 specifies energy handling capabilities in an automotive ignition circuit.



MOTOROLA

**MJ10013
MJ10014**


1.3

Designers Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER DARLINGTON TRANSISTORS**

The MJ10013 and MJ10014 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

- Switching Regulators
 - Inverters
 - Solenoid and Relay Drivers
 - Motor Controls
 - Deflection Circuits
- Fast Turn-Off Times
 - 250 ns Inductive Fall Time—25°C (Typ)
 - 500 ns Inductive Crossover Time—25°C (Typ)
 - 1.4 μs Inductive Storage Time—25°C (Typ)
 - Operating Temperature Range: -65 to +200°C
 - 100°C Performance Specified for:
 - Reversed Biased SOA With Inductive Loads
 - Switching Times With Inductive Loads
 - Saturation Voltages
 - Leakage Currents



**10 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTORS
550 AND 600 VOLTS
175 WATTS**

**Designers Data for
"Worst-Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristic boundaries—are given to facilitate "worst-case" design.


MAXIMUM RATINGS

Rating	Symbol	MJ10013	MJ10014	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	550	600	Vdc
Collector-Emitter Voltage	V _{CEV}	650	700	Vdc
Emitter Base Voltage	V _{EB}	8		Vdc
Collector Current — Continuous	I _C	10		Adc
— Peak (1)	I _{CM}	15		
Base Current — Continuous	I _B	7		Adc
— Peak (1)	I _{BM}	10		
Total Power Dissipation @ T _C = 25°C	P _D	175		Watts
@ T _C = 100°C		100		
Derate above 25°C		1		W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%



- NOTES
- 1 DIMENSIONS Q AND V ARE DATUMS
 - 2 \square IS SEATING PLANE AND DATUM.
 - 3 POSITIONAL TOLERANCE FOR MOUNTING HOLE Q

FOR LEADS

Φ 13 (0.005) T V Q
Φ 13 (0.005) T V Q Q

4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	0.35	7.62	0.250	0.300
D	0.91	1.08	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.48 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18 12.18		0.440 0.480	
L	3.81	4.18	0.150	0.165
R	—	28.67	—	1.150
U	4.83	5.33	0.190	0.210
V	3.81	4.18	0.150	0.165

STYLE 1
PIN 1 BASE
2. EMITTER
CASE COLLECTOR

CASE 1-95

MJ10013, MJ10014

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) (I _C = 100 mA, I _B = 0)	V _{CE0(sus)}	550	—	—	Vdc	
	MJ10013	600	—	—		
	MJ10014	—	—	—		
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEV}	—	—	0.3	mAdc	
		—	—	5		
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)	I _{CER}	—	—	5	mAdc	
Emitter Cutoff Current (V _{EB} = 2 Vdc, I _C = 0)	I _{EBO}	—	—	175	mAdc	
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased	I _{S/b}	See Figure 12				
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13				
ON CHARACTERISTICS (2)						
DC Current Gain (I _C = 5 Adc, V _{CE} = 5 Vdc) (I _C = 10 Adc, V _{CE} = 5 Vdc)	h _{FE}	20	—	500	—	
		10	—	250		
Collector-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 2 Adc) (I _C = 10 Adc, I _B = 2 Adc, T _C = 100°C)	V _{CE(sat)}	—	—	2.5	Vdc	
		—	—	2.6		
Base-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 2 Adc) (I _C = 10 Adc, I _B = 2 Adc, T _C = 100°C)	V _{BE(sat)}	—	—	3	Vdc	
		—	—	3		
Diode Forward Voltage (1) (I _F = 10 Adc)	V _f	—	3	5	Vdc	
DYNAMIC CHARACTERISTICS						
Small-Signal Current Gain (I _C = 1 Adc, V _{CE} = 10 Vdc, f _{test} = 1 MHz)	h _{fe}	10	—	—	—	
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 100 kHz)	C _{ob}	100	—	350	pF	
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	(V _{CC} = 250 Vdc, I _C = 10 A, I _{B1} = 400 mA, V _{BE(off)} = 5 Vdc, t _p = 50 μs, Duty Cycle ≤ 2%)	t _d	—	0.02	0.2	μs
Rise Time		t _r	—	0.9	2	μs
Storage Time		t _s	—	0.95	4	μs
Fall Time		t _f	—	0.22	1	μs
Inductive Load, Clamped (Table 1)						
Storage Time	(I _C = 10 A (pk), V _{clamp} = 250 Vdc, I _{B1} = 1 A, V _{BE(off)} = 5 Vdc, T _C = 100°C)	t _s	—	2.3	6	μs
Crossover Time		t _c	—	1	3	μs
Storage Time	(I _C = 10 A (pk), V _{clamp} = 250 Vdc, I _{B1} = 1 A, V _{BE(off)} = 5 Vdc, T _C = 25°C)	t _s	—	1.4	—	μs
Crossover Time		t _c	—	0.5	—	μs
Fall Time		t _{fj}	—	0.25	—	μs

(1) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.

(2) Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%.

TYPICAL CHARACTERISTICS

1.3

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION










FIGURE 6 – OUTPUT CAPACITANCE



1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain I_C = 250 mA</p>	 <p>Adjust R1 to obtain a forced h_{FE} = 10</p> <p>Pulse Width adjusted to obtain specified I_C (Resistive Switching, Pulse Width = 50 μs)</p> <p>Duty Cycle ≤ 3%</p>	<p>Q1 2N2907 Q2 2N2222 Q3 2N3762 Q4 MJE210 Q5 MJE200 D1 1N914 D2 1N914 D3 1N914</p>
CIRCUIT VALUES	<p>L_{coil} = 10 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{clamp} = V_{CEO(sus)}</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V</p>	<p>V_{CC} = 250 V R_L = 25 Ω Pulse Width = 50 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

SWITCHING TIME NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{tj} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

– continued –

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – PEAK REVERSE CURRENT



TYPICAL CHARACTERISTICS

SWITCHING TIMES NOTE (continued)

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 – TURN-ON TIME




FIGURE 10 – TURN-OFF TIME







FIGURE 11 – THERMAL RESPONSE



1.3

The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.



SAFE OPERATING AREA INFORMATION

FORWARD BIAS


There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(\text{pk})$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.





MOTOROLA

**MJ10015
MJ10016**

1.3





**SWITCHMODE SERIES
NPN SILICON POWER DARLINGTON TRANSISTORS
WITH BASE-EMITTER SPEEDUP DIODE**

The MJ10015 and MJ10016 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

- Switching Regulators
- Motor Controls
- Inverters
- Solenoid and Relay Drivers
- Fast Turn-Off Times
 - 1.0 μ s (max) Inductive Crossover Time – 20 Amps
 - 2.5 μ s (max) Inductive Storage Time – 20 Amps
- Operating Temperature Range – 65 to +200°C
- Performance Specified for
 - Reversed Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents

**50 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTORS**

**400 and 500 VOLTS
250 WATTS**



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	28.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01
MODIFIED TO-3

MAXIMUM RATINGS

Rating	Symbol	MJ10015	MJ10016	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	400	500	Vdc
Collector-Emitter Voltage	V_{CEV}	600	700	Vdc
Emitter Base Voltage	V_{EB}	8.0		Vdc
Collector Current – Continuous	I_C	50	50	A dc
– Peak (1)	I_{CM}	75		A dc
Base Current – Continuous	I_B	10		A dc
– Peak (1)	I_{BM}	15		A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	250		Watts
@ $T_C = 100^\circ\text{C}$		143		
Derate above 25°C		1.43		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.7	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS (1)

Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$, $V_{\text{clamp}} = \text{Rated } V_{\text{CEO}}$)	MJ10015 MJ10016	$V_{\text{CEO(sus)}}$	400 500	— —	— —	Vdc
Collector Cutoff Current ($V_{\text{CEV}} = \text{Rated Value}$, $V_{\text{BE(off)}} = 1.5\text{ Vdc}$)		I_{CEV}	—	—	0.25	mAdc
Emitter Cutoff Current ($V_{\text{EB}} = 2.0\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	—	350	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{\text{S/b}}$	See Figure 7			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 8			

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 20\text{ Adc}$, $V_{\text{CE}} = 5.0\text{ Vdc}$) ($I_C = 40\text{ Adc}$, $V_{\text{CE}} = 5.0\text{ Vdc}$)	h_{FE}	25 10	— —	— —	—
Collector-Emitter Saturation Voltage ($I_C = 20\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 50\text{ Adc}$, $I_B = 10\text{ Adc}$)	$V_{\text{CE(sat)}}$	— —	— —	2.2 5.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 20\text{ Adc}$, $I_B = 1.0\text{ Adc}$)	$V_{\text{BE(sat)}}$	—	—	2.75	Vdc
Diode Forward Voltage (2) ($I_F = 20\text{ Adc}$)	V_f	—	2.5	5.0	Vdc

DYNAMIC CHARACTERISTIC

Output Capacitance ($V_{\text{CB}} = 10\text{ Vdc}$, $I_E = 0$, $f_{\text{test}} = 100\text{ kHz}$)	C_{ob}	—	—	750	pF
--	-----------------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	$(V_{\text{CC}} = 250\text{ Vdc}$, $I_C = 20\text{ A}$, $I_{\text{B1}} = 1.0\text{ Adc}$, $V_{\text{BE(off)}} = 5\text{ Vdc}$, $t_p = 25\text{ }\mu\text{s}$ Duty Cycle $\leq 2\%$).	t_d	—	0.14	0.3	μs
Rise Time		t_r	—	0.3	1.0	μs
Storage Time		t_s	—	0.8	2.5	μs
Fall Time		t_f	—	0.3	1.0	μs
Inductive Load, Clamped (Table 1)						
Storage Time	$(I_C = 20\text{ A(pk)}$, $V_{\text{clamp}} = 250\text{ V}$, $I_{\text{B1}} = 1.0\text{ A}$, $V_{\text{BE(off)}} = 5.0\text{ Vdc}$)	t_{sv}	—	1.0	2.5	μs
Crossover Time		t_c	—	0.36	1.0	μs

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

(2) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.

TYPICAL CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 3 – BASE-EMITTER SATURATION VOLTAGE




FIGURE 4 – COLLECTOR CUTOFF REGION





FIGURE 5 – OUTPUT CAPACITANCE




1.3

TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CE0} (sus)	V _{CEX} AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
INPUT CONDITIONS	<p>PW Varied to Attain I_C = 100 mA</p>	<p>Adjust R1 to obtain a forced h_{FE} = 20</p> <p>Pulse Width adjusted to obtain specified I_C (Resistive Switching, Pulse Width = 25 μs)</p> <p>Duty Cycle ≤ 3%</p>		<p>TURN ON TIME</p> <p>I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN-OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit.</p>
CIRCUIT VALUES	<p>L_{coil} = 10 mH V_{CC} = 10 V</p> <p>R_{coil} = 0.7 Ω</p> <p>V_{clamp} = V_{CE0}(sus)</p>	<p>L_{coil} = 180 μH</p> <p>R_{coil} = 0.05 Ω</p> <p>V_{CC} = 20 V</p>	<p>Q1 2N2907 Q5 MJE200</p> <p>Q2 2N2222 D1 1N914</p> <p>Q3 2N3762 D2 1N914</p> <p>Q4 MJE210 D3 1N914</p>	<p>V_{CC} = 250 V</p> <p>R_L = 12.5 Ω</p> <p>Pulse Width = 25 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> <p>t₁ ≈ L_{coil}(I_{Cpk}) / V_{CC}</p> <p>t₂ ≈ L_{coil}(I_{Cpk}) / V_{clamp}</p> <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>	

*Adjust -V such that V_{BE(off)} = 5 V except as required for RB SOA (Figure 8).

FIGURE 6 — INDUCTIVE SWITCHING MEASUREMENTS



t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
 t_{rv} = Voltage Rise Time, 10-90% V_{clamp}
 t_{rf} = Current Fall Time, 90-10% I_C
 t_{tj} = Current Tail, 10-2% I_C
 t_c = Crossover Time, 10% V_{clamp} to 10% I_C

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$PSWT = 1/2 V_{CC} I_C (t_c) f$$

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

In general, t_{rv} + t_{fj} ≈ t_c. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed.

The Safe Operating Area figures shown in Figures 7 and 8 are specified ratings for these devices under the test conditions shown.

FIGURE 7 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 8 – REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 9 – POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS


There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 7 may be found at any case temperature by using the appropriate curve on Figure 9.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 8 gives the complete RBSOA characteristics.

FIGURE 10 – TYPICAL REVERSE BASE CURRENT versus $V_{BE(off)}$ WITH NO EXTERNAL BASE RESISTANCE




1.3

Designers Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER DARLINGTON TRANSISTORS
WITH BASE-EMITTER SPEEDUP DIODE**

The MJ10020 and MJ10021 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

- AC and DC Motor Controls
- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Fast Turn-Off Times
 - 150 ns Inductive Fall Time at 25°C (Typ)
 - 750 ns Inductive Storage Time at 25°C (Typ)
- Operating Temperature Range -65 to +200°C
- 100°C Performance Specified for:
 - Reversed Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents




60 AMPERE

**NPN SILICON
POWER DARLINGTON
TRANSISTORS**

**200 and 250 VOLTS
250 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data - representing device characteristics boundaries - are given to facilitate "worst case" design.




MAXIMUM RATINGS

Rating	Symbol	MJ10020	MJ10021	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	200	250	V _{dc}
Collector-Emitter Voltage	V _{CEV}	300	350	V _{dc}
Emitter Base Voltage	V _{EB}	8.0		V _{dc}
Collector Current - Continuous	I _C	60		A _{dc}
- Peak (1)	I _{CM}	100		
Base Current - Continuous	I _B	20		A _{dc}
- Peak (1)	I _{BM}	30		
Total Power Dissipation @ T _C = 25°C	P _D	250		Watts
@ T _C = 100°C		143		
Derate above 25°C		1.43		W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	0.7	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	28.25	29.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	-	3.43	-	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

**CASE 197-01
MODIFIED TO-3**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	MJ10020 MJ10021	$V_{CEO(sus)}$	200 250	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEV}	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)		I_{CER}	—	—	5.0	mAdc
Emitter Cutoff Current ($V_{EB} = 2.0\text{ V}$, $I_C = 0$)		I_{EBO}	—	—	175	mAdc
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased	$I_{S/b}$			See Figure 13		
Clamped Inductive SOA with Base Reverse Biased	RBSOA			See Figure 14		
ON CHARACTERISTICS (1)						
DC Current Gain ($I_C = 15\text{ Adc}$, $V_{CE} = 5.0\text{ V}$)		h_{FE}	75	—	1000	—
Collector-Emitter Saturation Voltage ($I_C = 30\text{ Adc}$, $I_B = 1.2\text{ Adc}$) ($I_C = 60\text{ Adc}$, $I_B = 4.0\text{ Adc}$) ($I_C = 30\text{ Adc}$, $I_B = 1.2\text{ Adc}$, $T_C = 100^\circ\text{C}$)		$V_{CE(sat)}$	— — —	— — —	2.2 4.0 2.4	Vdc
Base-Emitter Saturation Voltage ($I_C = 30\text{ Adc}$, $I_B = 1.2\text{ Adc}$) ($I_C = 30\text{ Adc}$, $I_B = 1.2\text{ Adc}$, $T_C = 100^\circ\text{C}$)		$V_{BE(sat)}$	— —	— —	3.0 3.5	Vdc
Diode Forward Voltage ($I_F = 30\text{ Adc}$)		V_f	—	2.5	5.0	Vdc
DYNAMIC CHARACTERISTICS						
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)		C_{ob}	175	—	700	pF
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	$(V_{CC} = 175\text{ Vdc}$, $I_C = 30\text{ A}$, $I_{B1} = 1.2\text{ Adc}$, $V_{BE(off)} = 5.0\text{ V}$, $t_p = 25\ \mu\text{s}$ Duty Cycle $\leq 2.0\%$).	t_d	—	0.02	0.2	μs
Rise Time		t_r	—	0.30	1.0	μs
Storage Time		t_s	—	1.0	3.5	μs
Fall Time		t_f	—	0.07	0.5	μs
Inductive Load, Clamped (Table 1)						
Storage Time	$(I_{CM} = 30\text{ A(pk)}$, $V_{CEM} = 200\text{ V}$, $I_{B1} = 1.2\text{ A}$, $V_{BE(off)} = 5\text{ V}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	1.2	3.5	μs
Crossover Time		t_c	—	0.45	2.0	μs
Storage Time	$(I_{CM} = 30\text{ A(pk)}$, $V_{CEM} = 200\text{ V}$, $I_{B1} = 1.2\text{ A}$, $V_{BE(off)} = 5\text{ V}$, $T_C = 25^\circ\text{C}$)	t_{sv}	—	0.75	—	μs
Crossover Time		t_c	—	0.25	—	μs
Fall Time		t_{fj}	—	0.15	—	μs

(1) Pulse Test: $PW = 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$

1.3

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION




FIGURE 6 – OUTPUT CAPACITANCE










TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

INPUT CONDITIONS	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
<p>$V_{CE(off)}$</p>  <p>PW Varied to Attain $I_C = 100 \text{ mA}$</p>	 <p>Adjust R1 to obtain a forced $h_{FE} = 25$</p> <p>Duty Cycle $\leq 3\%$</p>	<p>TURN ON TIME</p>  <p>I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN-OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit.</p>
<p>CIRCUIT VALUES</p> <p>$L_{coil} = 10 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CE(off)}$</p>	<p>CIRCUIT VALUES</p> <p>$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$</p> <p>Q1 2N2907 Q5 MJE15028 Q2 2N2222 D1 1N914 Q3 2N3762 D2 1N914 Q4 MJE15029 D3 1N914</p>	<p>CIRCUIT VALUES</p> <p>$V_{CC} = 175 \text{ V}$ $R_L = 5.6 \Omega$ Pulse Width = $25 \mu\text{s}$</p>
	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	
	<p>OUTPUT WAVEFORMS</p>  <p>t_1 Adjusted to Obtain I_C</p> <p>$t_1 \approx \frac{L_{coil}(I_{CM})}{V_{CC}}$</p> <p>$t_2 \approx \frac{L_{coil}(I_{CM})}{V_{clamp}}$</p> <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

*Adjust – V such that $V_{BE(off)} = 5 \text{ V}$ except as required for RBSOA (Figure 14).

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 8 – TYPICAL PEAK REVERSE BASE CURRENT





FIGURE 9 – TYPICAL INDUCTIVE SWITCHING TIMES



1.3

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}
- t_{rV} = Voltage Rise Time, 10 – 90% V_{CEM}
- t_{fi} = Current Fall Time, 90 – 10% I_{CM}
- t_{ji} = Current Tail, 10 – 2% I_{CM}
- t_c = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rV} + t_{fi} \cong t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

RESISTIVE SWITCHING

FIGURE 10 – TYPICAL TURN-ON SWITCHING TIMES




FIGURE 11 – TYPICAL TURN-OFF SWITCHING TIMES





FIGURE 12 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

FIGURE 13 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 14 – MAXIMUM RBSOA, REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 13 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_J(\text{pk})$ may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

FIGURE 15 – POWER DERATING



1.3

Designers Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER DARLINGTON TRANSISTORS
WITH BASE-EMITTER SPEEDUP DIODE**

The MJ10022 and MJ10023 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

- AC and DC Motor Controls
- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Fast Turn-Off Times
 - 150 ns Inductive Fall Time @ 25°C (Typ)
 - 300 ns Inductive Storage Time @ 25°C (Typ)
- Operating Temperature Range -65 to +200°C
- 100°C Performance Specified for:
 - Reversed Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents


40 AMPERE

**NPN SILICON
POWER DARLINGTON
TRANSISTORS**

**350 and 400 VOLTS
250 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



MAXIMUM RATINGS

Rating	Symbol	MJ10022	MJ10023	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	350	400	Vdc
Collector-Emitter Voltage	V _{CEV}	450	600	Vdc
Emitter Base Voltage	V _{EB}	8.0		Vdc
Collector Current — Continuous	I _C	40		Adc
— Peak (1)	I _{CM}	80		
Base Current — Continuous	I _B	20		Adc
— Peak (1)	I _{BM}	40		
Total Power Dissipation @ T _C = 25°C	P _D	250		Watts
@ T _C = 100°C		143		
Derate above 25°C		1.43		
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	0.7	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

**CASE 197-01
MODIFIED TO-3**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	MJ10022 MJ10023	$V_{CEO(sus)}$	350 400	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEV}	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)		I_{CER}	—	—	5.0	mAdc
Emitter Cutoff Current ($V_{EB} = 2.0\text{ V}$, $I_C = 0$)		I_{EBO}	—	—	175	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$		See Figure 13	
Clamped Inductive SOA with Base Reverse Biased	RBSOA		See Figure 14	

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 10\text{ Adc}$, $V_{CE} = 5.0\text{ V}$)	h_{FE}	50	—	600	—
Collector-Emitter Saturation Voltage ($I_C = 20\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 40\text{ Adc}$, $I_B = 5.0\text{ Adc}$) ($I_C = 20\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	— — —	2.2 5.0 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 20\text{ Adc}$, $I_B = 1.2\text{ Adc}$) ($I_C = 20\text{ Adc}$, $I_B = 1.2\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	2.5 2.5	Vdc
Diode Forward Voltage ($I_F = 20\text{ Adc}$)	V_f	—	2.5	5.0	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	150	—	600	pF
--	----------	-----	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	$(V_{CC} = 250\text{ Vdc}$, $I_C = 20\text{ A}$, $I_{B1} = 1.0\text{ Adc}$, $V_{BE(off)} = 5.0\text{ V}$, $t_p = 50\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	t_d	—	0.03	0.2	μs
Rise Time		t_r	—	0.4	1.2	μs
Storage Time		t_s	—	0.9	2.5	μs
Fall Time		t_f	—	0.3	0.9	μs
Inductive Load, Clamped (Table 1)						
Storage Time	$(I_{CM} = 20\text{ A}$, $V_{CEM} = 250\text{ V}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(off)} = 5\text{ V}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	1.9	4.4	μs
Crossover Time		t_c	—	0.6	2.0	μs
Fall Time		t_{fi}	—	0.3	—	μs
Storage Time	$(I_{CM} = 20\text{ A}$, $V_{CEM} = 250\text{ V}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(off)} = 5\text{ V}$, $T_C = 25^\circ\text{C}$)	t_{sv}	—	1.0	—	μs
Crossover Time		t_c	—	0.3	—	μs
Fall Time		t_{fi}	—	0.15	—	μs

(1) Pulse Test: PW = 300 μs , Duty Cycle $\leq 2\%$

1.3

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER SATURATION VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION




FIGURE 6 — C_{ob} , OUTPUT CAPACITANCE




TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE

<p>INPUT CONDITIONS</p> <p>PW Varied to Attain $I_C = 100 \text{ mA}$</p>	<p>$V_{CE0(sus)}$</p>	<p>RBSOA AND INDUCTIVE SWITCHING</p> <p>Adjust R1 to obtain a forced $h_{FE} = 20$</p> <p>Duty Cycle $\ll 3\%$</p>	<p>RESISTIVE SWITCHING</p> <p>TURN ON TIME</p> <p>TURN-OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit.</p>
<p>CIRCUIT VALUES</p> <p>$L_{coil} = 10 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CE0(sus)}$</p>		<p>$L_{coil} = 180 \mu\text{H}$ $R_{coil} = 0.05 \Omega$ $V_{CC} = 20 \text{ V}$</p> <p>Q1 2N2907 Q5 MJE15028 Q2 2N2222 D1 1N914 Q3 2N3762 D2 1N914 Q4 MJE15029 D3 1N914</p>	<p>$V_{CC} = 250 \text{ V}$ $R_L = 12.5 \Omega$ Pulse Width = $25 \mu\text{s}$</p>
<p>TEST CIRCUITS</p>	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t_1 Adjusted to Obtain I_C</p> <p>$t_{11} \approx \frac{L_{coil}(I_{CM})}{V_{CC}}$</p> <p>$t_{22} \approx \frac{L_{coil}(I_{CM})}{V_{clamp}}$</p> <p>Test Equipment Scope - Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>

*Adjust - V such that $V_{BE(off)} = 5 \text{ V}$ except as required for RBSOA (Figure 14).

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 8 - TYPICAL PEAK REVERSE BASE CURRENT





FIGURE 9 - TYPICAL INDUCTIVE SWITCHING TIMES



1.3

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}
- t_{rV} = Voltage Rise Time, 10—90% V_{CEM}
- t_{fi} = Current Fall Time, 90—10% I_{CM}
- t_{tj} = Current Tail, 10—2% I_{CM}
- t_c = Crossover Time, 10% V_{CEM} to 10% I_{CM}




An enlarged portion of the inductive switching waveform is shown in Figure 7 to aid on the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C t_c f$$

In general, $t_{rV} + t_{fi} \cong t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{SV}) which are guaranteed at 100°C.



The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

FIGURE 13 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 14 – MAXIMUM RBSOA, REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 13 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_{J(pk)}$ may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

FIGURE 15 – POWER DERATING



MJ10024 MJ10025



MOTOROLA


1.3

Designer's Data Sheet

SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS WITH BASE-EMITTER SPEEDUP DIODE

The MJ10024 and MJ10025 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

- AC and DC Motor Controls
- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Operating Temperature Range -65 to +200°C
- 100°C Performance Specified for:
Reversed Biased SOA with Inductive Loads
Switching Times with Inductive Loads
Saturation Voltages
Leakage Currents



MAXIMUM RATINGS

Rating	Symbol	MJ10024	MJ10025	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	750	850	Vdc
Collector-Emitter Voltage	V_{CEV}	1000	1200	Vdc
Emitter Base Voltage	V_{EB}	8.0		Vdc
Collector Current — Continuous	I_C	20		A dc
— Peak (1)	I_{CM}	40		
Base Current — Continuous	I_B	10		A dc
— Peak (1)	I_{BM}	20		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	250		Watts
@ $T_C = 100^\circ\text{C}$		143		
Derate above 25°C		1.43		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.7	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.


20 AMPERE

NPN SILICON POWER DARLINGTON TRANSISTORS


750 and 850 VOLTS
250 WATTS

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



STYLE 1
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR



NOTES

- 1 DIMENSIONS Q AND V ARE DATUMS
- 2 \square IS SEATING PLANE AND DATUM
- 3 POSITIONAL TOLERANCE FOR MOUNTING HOLE Q

$\pm 0.13 (0.005) \text{ (M)} \text{ (T)} \text{ (V)} \text{ (Q)}$

FOR LEADS

$\pm 0.13 (0.005) \text{ (M)} \text{ (T)} \text{ (V)} \text{ (Q)} \text{ (O)}$

- 4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.08	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	1.187 BSC		
G	10.92 BSC	0.430 BSC		
H	5.45 BSC	0.215 BSC		
J	16.89 BSC	0.665 BSC		
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	-	26.67	-	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) (I _C = 100 mA, I _B = 0)	MJ10024 MJ10025 V _{CEO(sus)}	750 850	— —	— —	Vdc
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEV}	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)	I _{CER}	—	—	5.0	mAdc
Emitter Cutoff Current (V _{EB} = 2.0 V, I _C = 0)	I _{EBO}	—	—	175	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	I _{S/b}		See Figure 14		
Clamped Inductive SOA with base reverse biased	RBSOA		See Figure 15		

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 5.0 Adc, V _{CE} = 5.0 V)	h _{FE}	50	—	600	—
Collector-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 1.0 Adc) (I _C = 20 Adc, I _B = 5.0 Adc) (I _C = 10 Adc, I _B = 1.0 Adc, T _C = 100°C)	V _{CE(sat)}	— — —	— — —	2.2 5.0 2.5	Vdc
Base-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 1.0 Adc) (I _C = 10 Adc, I _B = 1.0 Adc, T _C = 100°C)	V _{BE(sat)}	— —	— —	2.5 2.5	Vdc
Diode Forward Voltage (I _F = 10 Adc)	V _f	—	1.25	4.0	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	110	—	500	pF
---	-----------------	-----	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	(V _{CC} = 250 Vdc, I _C = 10 A, I _{B1} = 1.0 Adc, V _{BE(off)} = 5.0 V, t _p = 50 μs, Duty Cycle ≤ 2.0%)	t _d	—	0.03	0.3	μs
Rise Time		t _r	—	0.6	1.8	
Storage Time		t _s	—	2.0	5.0	
Fall Time		t _f	—	0.6	1.8	
Inductive Load, Clamped (Table 1)						
Storage Time	(I _{CM} = 10 A, V _{CEM} = 250 V, I _{B1} = 1.0 A, V _{BE(off)} = 5 V, T _C = 100°C)	t _{sv}	—	2.9	7.0	μs
Crossover Time		t _c	—	1.0	3.3	
Storage Time	(I _{CM} = 10 A, V _{CEM} = 250 V, I _{B1} = 1.0 A, R _{BE} = 24 Ω, T _C = 100°C)	t _{sv}	—	21	50	μs
Crossover Time		t _c	—	9.0	25	
Storage Time	(I _{CM} = 10 A, V _{CEM} = 250 V, V _{BE(off)} = 5.0 V, I _{B1} Baker Clamped [1 Ampere Source], T _C = 100°C)	t _{sv}	—	2.2	—	μs
Crossover Time		t _c	—	0.5	—	

(1) Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%

1.3

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER SATURATION VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION




FIGURE 6 — C_{ob} OUTPUT CAPACITANCE










TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE

INPUT CONDITIONS	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
<p>$V_{CE0(sus)}$</p>  <p>PW Varied to Attain $I_C = 100 \text{ mA}$</p>	<p>Adjust R1 to obtain a forced $h_{FE} = 10$</p>  <p>Duty Cycle $< 3\%$</p> <p>Q1 2N2907 Q5 MJE1502B Q2 2N2222 O1 1N914 Q3 2N3762 D2 1N914 Q4 MJE15029 D3 1N914</p>	<p>RESISTIVE SWITCHING</p> <p>TURN ON TIME</p>  <p>I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN-OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit</p> <p>$V_{CC} = 250 \text{ V}$ $R_L = 25 \Omega$ Pulse Width = $25 \mu\text{s}$</p>
<p>CIRCUIT VALUES</p> <p>$L_{coil} = 10 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CE0(sus)}$</p>	<p>INDUCTIVE TEST CIRCUIT</p>  <p>OUTPUT WAVEFORMS</p>  <p>t_1 Adjusted to Obtain I_C</p> <p>$t_1 \approx \frac{L_{coil}(I_{CM})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{CM})}{V_{clamp}}$</p> <p>Test Equipment Scope - Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

*Adjust - V such that $V_{BE(off)} = 5 \text{ V}$ except as required for RBSOA (Figure 14).

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 9 - TYPICAL INDUCTIVE SWITCHING TIMES




FIGURE 8 - TYPICAL PEAK REVERSE BASE CURRENT





FIGURE 10 - TYPICAL INDUCTIVE SWITCHING TIMES



1.3

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}
- t_{rv} = Voltage Rise Time, 10—90% V_{CEM}
- t_{fi} = Current Fall Time, 90—10% I_{CM}
- t_{ti} = Current Tail, 10—2% I_{CM}
- t_c = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the inductive switching waveform is shown in Figure 7 to aid on the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \cong t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

FIGURE 11 — TYPICAL TURN-ON SWITCHING TIMES




FIGURE 12 — TYPICAL TURN-OFF SWITCHING TIMES





FIGURE 13 — THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 14 and 15 are specified for these devices under the test conditions shown.

FIGURE 14 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 15 — MAXIMUM RBSOA, REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 14 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 14 may be found at any case temperature by using the appropriate curve on Figure 16.

$T_{J(pk)}$ may be calculated from the data in Figure 13. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 15 gives the RBSOA characteristics.

FIGURE 16 — POWER DERATING



**MJ10041
MJ10044
MJ10047**






1.3

Designer's Data Sheet

**25 kVA ENERGY MANAGEMENT SERIES
SWITCHMODE DARLINGTON TRANSISTORS
25, 50 and 100 Ampere Operating Current**

These Darlington transistors are designed for industrial service under practical operating environments requiring fast switching speed for highly efficient systems operating at high frequency such as inverters, PWM controllers and other high frequency systems operating from 120, 230 and 460 V lines.



*Emitter-Collector Diode is a fast recovery high power diode.
Note: The 8 ohm resistor is not included in the MJ10044 and MJ10047.

MAXIMUM RATINGS

Mechanical Ratings			
Rating	Value	Unit	
Mounting Torque (To heat sink with 6-32 Screw) (Note 1)	8.0	in.-lb	
Lead Torque (Lead to bus with 5 mm Screw) (Note 2)	20	in.-lb	
Per Unit Weight	41	grams	

THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.5	$^{\circ}C/W$
---	-----	---------------

Mica Insulators available as separate items.
0.003" thick. Motorola Part Number 14CSB12387B003.


Notes:

1. A Belleville washer of 0.281" O.D., 0.138" I.D., 0.013" thick and 43 pounds flat is recommended.
2. The maximum penetration of the screw should be limited to 0.50".
3. To adapt the collector and emitter terminals to quick connect terminals, AMP 250 Series Faston tab P/N 61499-1 is suggested.
4. The mounting holes of this package are compatible with TO-204 (formerly TO-3) mounting holes.

**25, 50, and 100 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTOR
250, 450 and 850 VOLTS
250 WATTS**

**Designer's Data for
"Worst-Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst-case" design.



- NOTES:
1. DIMENSIONS A AND B ARE DATUMS AND T IS BOTH A DATUM SURFACE AND SEATING PLANE.
 2. POSITIONAL TOLERANCE FOR MOUNTING HOLES:
 $\pm \varnothing 0.25 (0.010) \text{ T A } \text{B}$
 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1982.
 4. CONTROLLING DIMENSION: INCH EXCEPT FOR METRICALLY THREADED INSERTS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	39.11	40.13	1.540	1.580
B	33.93	34.95	1.336	1.376
C	—	20.32	—	0.800
D	0.68	0.83	0.027	0.033
E	8.30	8.81	0.327	0.347
F	—	4.44	—	0.175
G	29.67 BSC	—	1.168 BSC	—
H	5.98 BSC	—	0.200 BSC	—
J	0.93	1.09	0.037	0.043
K	—	25.40	—	1.000
L	2.92	3.30	0.115	0.130
N	17.14	17.39	0.675	0.685
Q	3.73	3.88	0.147	0.153
R	10.41	10.79	0.410	0.425
S	5.84	6.35	0.230	0.250
U	M5.8 (METRIC THRD)	—	—	—
V	1.27	1.52	0.050	0.060
W	4.69	4.95	0.185	0.191
X	30.15 BSC	—	1.187 BSC	—

CASE 353-01

MAXIMUM RATINGS (Continued) ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	MJ10041	MJ10044	MJ10047	Unit
Collector-Emitter Voltage ($I_B = 0$)	V_{CEO}	850	450	250	Vdc
Collector-Emitter Voltage ($R_{BE} = 10 \text{ Ohms}$)	V_{CER}	900	500	300	Vdc
Collector-Base Voltage	V_{CB}	900	500	300	Vdc
Emitter-Base Voltage	V_{EB}	8.0			Vdc
Collector Current — Operating ($T_C = 115^\circ\text{C}$) ($T_C = 85^\circ\text{C}$) ($T_C = 85^\circ\text{C}$)	$I_{C(op)}$	25 — —	— 50 —	— — 100*	A
Collector Current — Continuous — Peak Repetitive — Peak Nonrepetitive	I_C	37.5 75 125	75 150 250	100 300 500	A
Base Current — Continuous — Peak Nonrepetitive	I_B	25 50			A
Total Device Dissipation Derate above $T_C = 25^\circ\text{C}$ For 1-minute overload	P_D	250 2.0 333			Watts W/°C Watts
Operating Junction and Storage Temperature Range For 1-minute overload	T_J, T_{stg}	-55 to +150 -55 to 200			°C

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 125 \text{ mAdc}$)	MJ10041 MJ10044 MJ10047	$V_{CEO(sus)}$	850 450 250	— — —	Vdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CB}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)		I_{CEV}	— —	2.0 10	mA
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CER}, R_{BE} = 10 \Omega, T_C = 100^\circ\text{C}$)		I_{CER}	—	10	mA
Emitter Cutoff Current ($V_{EB} = 4.0 \text{ Vdc}, I_C = 0$)	MJ10041 MJ10044 — MJ10047	I_{EBO}	— —	500 2.5	mA

SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	See Figures 32, 34 & 36
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	See Figures 33, 35 & 37
Overload Safe Operating Area	OLSOA	See Figures 38, 39, 40, 41, 42 & 43

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f_{rest} = 1.0 \text{ kHz}$)	C_{ob}	—	2000	pF
--	----------	---	------	----

(1) Pulse Test. Pulse width of 300 μs , duty cycle $\leq 2.0\%$.

*This rating is with a 50% duty cycle, and is limited by power dissipation. Higher operating currents are allowable at lower duty cycles.

1.3

ELECTRICAL CHARACTERISTICS (Continued) ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS (1)				
MJ10041				
DC Current Gain ($I_C = 25 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 25 \text{ Adc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	25 40	— —	
Collector-Emitter Saturation Voltage ($I_C = 25 \text{ Adc}, I_B = 2.0 \text{ Adc}$) ($I_C = 37.5 \text{ Adc}, I_B = 7.5 \text{ Adc}$) ($I_C = 25 \text{ Adc}, I_B = 2.0 \text{ Adc}, T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	2.0 5.0 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 25 \text{ Adc}, I_B = 2.0 \text{ Adc}$) ($I_C = 25 \text{ Adc}, I_B = 2.0 \text{ Adc}, T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	3.0 3.0	Vdc
MJ10044				
DC Current Gain ($I_C = 50 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 50 \text{ Adc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	50 60	— —	
Collector-Emitter Saturation Voltage ($I_C = 50 \text{ Adc}, I_B = 1.67 \text{ Adc}$) ($I_C = 75 \text{ Adc}, I_B = 6.0 \text{ Adc}$) ($I_C = 50 \text{ Adc}, I_B = 1.67 \text{ Adc}, T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	2.0 3.3 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 50 \text{ Adc}, I_B = 1.67 \text{ Adc}$) ($I_C = 50 \text{ Adc}, I_B = 1.67 \text{ Adc}, T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	3.0 3.0	Vdc
MJ10047				
DC Current Gain ($I_C = 100 \text{ Adc}, V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 100 \text{ Adc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	75 90	— —	
Collector-Emitter Saturation Voltage ($I_C = 100 \text{ Adc}, I_B = 2.75 \text{ Adc}$) ($I_C = 100 \text{ Adc}, I_B = 2.75 \text{ Adc}, T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— —	2.0 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 100 \text{ Adc}, I_B = 2.75 \text{ Adc}$) ($I_C = 100 \text{ Adc}, I_B = 2.75 \text{ Adc}, T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	3.5 3.5	Vdc

(1) Pulse Test: Pulse width of 300 μs , duty cycle $\leq 2.0\%$.

ELECTRICAL CHARACTERISTICS (Continued) ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit	
SWITCHING CHARACTERISTICS						
MJ10041						
Resistive Load						
Delay Time	$(V_{CC} = 300 \text{ Vdc}, I_C = 25 \text{ A}, I_{B1} = 2.5 \text{ A}, V_{BE(OFF)} = 5.0 \text{ V}, t_p = 50 \mu\text{s}, \text{Duty Cycle} \leq 2.0\%)$	t_d	—	0.03	μs	
Rise Time		t_r	—	1.2		
Storage Time		t_s	—	3.3		
Fall Time		t_f	—	1.5		
Inductive Load, Clamped						
Storage Time	$(I_{CM} = 25 \text{ A}, V_{CEM} = 300 \text{ V}, V_{BE(OFF)} = 5.0 \text{ V}, I_{B1} = 2.5 \text{ A})$	$T_J = 100^\circ\text{C}$	t_{sv}	—	5.0	μs
Crossover Time			t_c	—	3.0	
Storage Time		$T_J = 25^\circ\text{C}$	t_{sv}	—	3.5	
Crossover Time			t_c	—	1.5	

ELECTRICAL CHARACTERISTICS (Continued) ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit		
SWITCHING CHARACTERISTICS							
MJ10044							
Resistive Load							
Delay Time	$V_{CC} = 250\text{ Vdc}$, $I_C = 50\text{ A}$, $I_{B1} = 1.67\text{ A}$, $V_{BE(OFF)} = 5.0\text{ V}$, $t_p = 50\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$	t_d	—	0.03	0.25	μs	
Rise Time		t_r	—	0.9	3.0		
Storage Time		t_s	—	1.5	3.8		
Fall Time		t_f	—	0.4	1.3		
Inductive Load, Clamped							
Storage Time	$I_{CM} = 50\text{ A}$, $V_{CEM} = 250\text{ V}$, $V_{BE(OFF)} = 5.0\text{ V}$, $I_{B1} = 1.67\text{ A}$	$T_J = 100^\circ\text{C}$	t_{sv}	—	2.5	7.5	μs
Crossover Time		t_c	—	0.8	3.0		
Storage Time	$T_J = 25^\circ\text{C}$	t_{sv}	—	1.5	3.8		
Crossover Time	t_c	—	0.5	1.5			
MJ10047							
Resistive Load							
Delay Time	$V_{CC} = 150\text{ Vdc}$, $I_C = 100\text{ A}$, $I_{B1} = 2.75\text{ A}$, $V_{BE(OFF)} = 5.0\text{ V}$, $t_p = 50\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$	t_d	—	0.035	0.25	μs	
Rise Time		t_r	—	1.2	4.0		
Storage Time		t_s	—	1.4	4.0		
Fall Time		t_f	—	0.25	1.0		
Inductive Load, Clamped							
Storage Time	$I_{CM} = 100\text{ A}$, $V_{CEM} = 150\text{ V}$, $V_{BE(OFF)} = 5.0\text{ V}$, $I_{B1} = 2.75\text{ A}$	$T_J = 100^\circ\text{C}$	t_{sv}	—	2.8	8.0	μs
Crossover Time		t_c	—	1.4	4.0		
Storage Time	$T_J = 25^\circ\text{C}$	t_{sv}	—	2.2	6.5		
Crossover Time	t_c	—	1.0	3.0			
C-E DIODE CHARACTERISTICS							
Power Dissipation ($I_g = 0$)	P_D	—	—	125	W		
Single Cycle Surge Current (60 Hz)	I_{FSM}	—	—	250	Apk		
Forward Voltage (1)	V_F	MJ10041	—	2.7	5.0	Vdc	
($I_F = 25\text{ Adc}$)		MJ10044	—	1.7	5.0		
($I_F = 50\text{ Adc}$)		MJ10047	—	2.5	5.0		
Reverse Recovery Time	t_{rr}	MJ10041	—	0.2	1.0	μs	
($I_F = 25\text{ Adc}$, $di/dt = 25\text{ A}/\mu\text{s}$)		MJ10044	—	0.4	1.0		
($I_F = 50\text{ Adc}$, $di/dt = 50\text{ A}/\mu\text{s}$)		MJ10047	—	0.4	1.0		
Reverse Recovery Current	$I_{RM(rec)}$	MJ10041	—	3.5	12.5	A	
($I_F = 25\text{ A}$, $di/dt = 25\text{ A}/\mu\text{s}$)		MJ10044	—	10	25		
($I_F = 50\text{ A}$, $di/dt = 50\text{ A}/\mu\text{s}$)		MJ10047	—	25	50		
Forward Turn-On Time (Compliance Voltage = 250 V)	t_{on}	MJ10041	—	0.1	1.0	μs	
($I_F = 25\text{ Adc}$)		MJ10044	—	0.1	0.5		
($I_F = 50\text{ Adc}$)		MJ10047	—	0.4	1.0		
($I_F = 100\text{ Adc}$)							

(1) Pulse Test: Pulse width of 300 μs , duty cycle $\leq 2.0\%$.

1.3

TYPICAL ELECTRICAL CHARACTERISTICS

MJ10041

FIGURE 1 — DC CURRENT GAIN





FIGURE 2 — DC CURRENT GAIN



MJ10044

FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — DC CURRENT GAIN



MJ10047

FIGURE 5 — DC CURRENT GAIN





FIGURE 6 — DC CURRENT GAIN



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

MJ10041

FIGURE 7 — DC CURRENT GAIN





FIGURE 8 — COLLECTOR SATURATION VOLTAGE



MJ10044

FIGURE 9 — DC CURRENT GAIN





FIGURE 10 — COLLECTOR SATURATION REGION



MJ10047

FIGURE 11 — DC CURRENT GAIN





FIGURE 12 — COLLECTOR SATURATION REGION



1.3

TYPICAL ELECTRICAL CHARACTERISTICS (continued)

MJ10041

FIGURE 13 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 14 — PEAK REVERSE BASE CURRENT



MJ10044

FIGURE 15 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 16 — PEAK REVERSE BASE CURRENT



MJ10047

FIGURE 17 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 18 — PEAK REVERSE BASE CURRENT



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

MJ10041

FIGURE 19 — TYPICAL INDUCTIVE SWITCHING TIMES





FIGURE 20 — TYPICAL TURN-ON SWITCHING TIMES



MJ10044

FIGURE 21 — TYPICAL INDUCTIVE SWITCHING TIMES





FIGURE 22 — TYPICAL TURN-ON SWITCHING TIMES



MJ10047

FIGURE 23 — TYPICAL INDUCTIVE SWITCHING TIMES





FIGURE 24 — TYPICAL TURN-ON SWITCHING TIMES



1.3

TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 25 — TYPICAL TURN-OFF SWITCHING TIMES
MJ10041




FIGURE 26 — EMITTER-COLLECTOR DIODE
FORWARD VOLTAGE




FIGURE 27 — TYPICAL TURN-OFF SWITCHING TIMES
MJ10044




FIGURE 28 — POWER DERATING




FIGURE 29 — TYPICAL TURN-OFF SWITCHING TIMES
MJ10047




TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO(aus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>5.0 V 0 PW varied to Attain I_C = 125 mA</p>	<p>DRIVER SCHEMATIC</p> <p>For inductive loads pulse width is adjusted to obtain specified I_C</p> <p>Adjust R1 to obtain desired I_{B1}</p>	<p>TURN ON TIME</p> <p>I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN-OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit.</p>
CIRCUIT VALUES	<p>L_{coil} = 10 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{clamp} = V_{CEO(aus)}</p>	<p>L_{coil} = 5.0 μH V_{CC} = 20 V</p>	<p>V_{CC} = 150 to 300 V Pulse Width = 50 μs Adjust R_L for I_{CM}</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> <p>t₁ = L_{coil} (I_{CM}) / V_{clamp}</p> <p>t₂ = L_{coil} (I_{CM}) / V_{clamp}</p> <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>

*Adjust — V such that V_{BE(off)} = 5.0 V except as required for RBSOA

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCH-MODE power supplies and motor controls, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}
- t_{RV} = Voltage Rise Time, 10–90% V_{CEM}
- t_{FI} = Current Fall Time, 90–10% I_{CM}
- t_{FJ} = Current Tail, 10–2% I_{CM}
- t_C = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the inductive switching wave-

form is shown in Figure 30 to aid on the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = \frac{1}{2} V_{CC} I_C (t_C) f$$

In general, t_{RV} + t_{FJ} = t_C. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_C and t_{SV}) which are guaranteed at 100°C.

FIGURE 30 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 31 — THERMAL RESPONSE



1.3

SAFE OPERATING AREA INFORMATION

MJ10041

FIGURE 32 — MAXIMUM RATED FORWARD-BIAS SAFE OPERATING AREA (FBSOA)





FIGURE 33 — MAXIMUM RATED REVERSE-BIAS SAFE OPERATING AREA (RBSOA)



MJ10044

FIGURE 34 — MAXIMUM RATED FORWARD-BIAS SAFE OPERATING AREA (FBSOA)





FIGURE 35 — MAXIMUM RATED REVERSE-BIAS SAFE OPERATING AREA (RBSOA)



MJ10047

FIGURE 36 — MAXIMUM RATED FORWARD-BIAS SAFE OPERATING AREA (FBSOA)





FIGURE 37 — MAXIMUM RATED REVERSE-BIAS SAFE OPERATING AREA (RBSOA)



OVERLOAD CHARACTERISTICS

MJ10041

FIGURE 38 — OVERLOAD SAFE OPERATING AREA
TYPE I (OLSOA)





FIGURE 39 — OVERLOAD SAFE OPERATING AREA
TYPE II (OLSOA)



MJ10044

FIGURE 40 — OVERLOAD SAFE OPERATING AREA
TYPE I (OLSOA)





FIGURE 41 — OVERLOAD SAFE OPERATING AREA
TYPE II (OLSOA)



MJ10047

FIGURE 42 — OVERLOAD SAFE OPERATING AREA
TYPE I (OLSOA)





FIGURE 43 — OVERLOAD SAFE OPERATING AREA
TYPE II (OLSOA)



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 32, 34, and 36 are based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on these figures may be found at any case temperature by using the appropriate curve on Figure 28.

$T_{J(pk)}$ may be calculated from the data in Figure 31. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figures 33, 35 and 37 give the RBSOA characteristics.

OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in these figures adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figures 38, 40 and 42 depict the Type I OLSOA rating for these devices. Maximum allowable collector-emitter voltage versus collec-

tor current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, these figures define the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 44) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.


This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus determined by the circuit parameters. Type II OLSOA, as shown in Figures 39, 41 and 43 are measured in the circuit shown in Figure 45, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NON-REPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for these devices is 100 occurrences. Another factor is the form of turn-off bias. For these devices, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from $I_{B2} = 0$ (soft) to $V_{BE(off)} = 5.0\text{ V}$ (stiff).

OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.


OVERLOAD SAFE OPERATING TEST CIRCUITS

FIGURE 44 — OVERLOAD SOA TEST CIRCUIT TYPE I (OLSOA)



- Notes:**
- $V_{CE} = V_{CC} + V_{BE}$
 - Adjust pulsed current source for desired I_C , t_p

FIGURE 45 — OVERLOAD SOA TEST CIRCUIT TYPE II (OLSOA)






- Notes:**
- Rep Rate $\leq 10\ \text{Hz}$
 - Adjust R1 for desired I_B
 - Pulse delay time at the generator determines pulse width at the device under test

Designer's Data Sheet

**25 KVA ENERGY MANAGEMENT SERIES
SWITCHMODE DARLINGTON TRANSISTORS
25, 50 and 100 Ampere Operating Current**

These Darlington transistors are designed for industrial service under practical operating environments found in switching high power inductive loads off 120, 230 and 460 Volt lines.



*Emitter-Collector Diode is a high power diode.

MAXIMUM RATINGS

Mechanical Ratings

Rating	Value	Unit
Mounting Torque (To heat sink with 6-32 Screw) (Note 1)	8.0	in.-lb
Lead Torque (Lead to bus with 5 mm Screw) (Note 2)	20	in.-lb
Per Unit Weight	41	grams

THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.5	$^{\circ}C/W$
---	-----	---------------

Mica Insulators available as separate items.
0.003" thick. Motorola Part Number 14CSB12387B003.

Notes:


1. A Belleville washer of 0.281" O.D., 0.138" I.D., 0.013" thick and 43 pounds flat is recommended.
2. The maximum penetration of the screw should be limited to 0.50".
3. To adapt the collector and emitter terminals to quick connect terminals, AMP 250 Series Faston tab P/N 61499-1 is suggested.
4. The mounting holes of this package are compatible with TO-204 (formerly TO-3) mounting holes.

**25, 50, and 100 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTOR**

**250, 450 and 850 VOLTS
250 WATTS**

**Designer's Data for
"Worst-Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristics boundaries—are given to facilitate "worst-case" design.



NOTES:

1. DIMENSIONS A AND B ARE DATUMS AND T IS BOTH A DATUM SURFACE AND SEATING PLANE.
2. POSITIONAL TOLERANCE FOR MOUNTING HOLES:
 $\pm 0.25 (0.010) \text{ (M)} \text{ (T)} \text{ (A)} \text{ (B)} \text{ (W)}$
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1982.
4. CONTROLLING DIMENSION: INCH EXCEPT FOR METRICALLY THREADED INSERTS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	39.11	40.13	1.540	1.580
B	33.93	34.95	1.336	1.376
C	—	20.32	—	0.800
D	0.68	0.83	0.027	0.033
E	8.30	8.81	0.327	0.347
F	—	4.44	—	0.175
G	29.67	BSC	1.168	BSC
H	5.08	BSC	0.200	BSC
J	0.93	1.09	0.037	0.043
K	—	25.40	—	1.000
L	2.92	3.30	0.115	0.130
N	17.14	17.39	0.675	0.685
Q	3.73	3.88	0.147	0.153
R	10.41	10.79	0.410	0.425
S	5.84	6.35	0.230	0.250
U	M5.8 (METRIC THRD)			
V	1.27	1.52	0.050	0.060
W	4.69	4.85	0.185	0.191
X	30.15	BSC	1.187	BSC

CASE 353-01

MAXIMUM RATINGS (Continued) ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Rating	Symbol	MJ10042	MJ10045	MJ10048	Unit
Collector-Emitter Voltage ($I_B = 0$)	V_{CE0}	850	450	250	Vdc
Collector-Emitter Voltage ($R_{BE} = 10\ \Omega$)	V_{CER}	900	500	300	Vdc
Collector-Base Voltage	V_{CB}	900	500	300	Vdc
Emitter-Base Voltage	V_{EB}	8.0			Vdc
Collector Current — Operating ($T_C = 115^\circ\text{C}$) ($T_C = 85^\circ\text{C}$) ($T_C = 85^\circ\text{C}$)	$I_{C(op)}$	25 — —	— 50 —	— — 100*	A
Collector Current — Continuous — Peak Repetitive — Peak Nonrepetitive	I_C	37.5 75 125	75 150 250	100 300 500	A
Base Current — Continuous — Peak Nonrepetitive	I_B	25 50			A
Total Device Dissipation Derate above $T_C = 25^\circ\text{C}$ For 1-minute overload	P_D	250 2.0 333			Watts W/ $^\circ\text{C}$ Watts
Operating Junction and Storage Temperature Range For 1-minute overload	T_J, T_{stg}	-55 to +150 -55 to 200			$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 125\ \text{mA}$)	MJ10042 MJ10045 MJ10048	$V_{CE0(sus)}$	850 450 250	— — —	Vdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CB}, V_{BE(off)} = 1.5\ \text{Vdc}$) ($V_{CE} = \text{Rated } V_{CB}, V_{BE(off)} = 1.5\ \text{Vdc}, T_C = 150^\circ\text{C}$)		I_{CEV}	— —	2.0 10	mA
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CER}, R_{BE} = 10\ \Omega, T_C = 100^\circ\text{C}$)		I_{CER}	—	10	mA
Emitter Cutoff Current ($V_{EB} = 4.0\ \text{Vdc}, I_C = 0$)		I_{EBO}	—	350	mA

SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	See Figures 32, 34 & 36
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	See Figures 33, 35 & 37
Overload Safe Operating Area	OLSOA	See Figures 38, 39, 40, 41, 42 & 43

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\ \text{Vdc}, I_E = 0, f_{test} = 1.0\ \text{kHz}$)	C_{ob}	—	2000	pF
--	----------	---	------	----

(1) Pulse Test. Pulse width of 300 μs , duty cycle $\leq 2.0\%$.

* This rating is with a 50% duty cycle, and is limited by power dissipation. Higher operating currents are allowable at lower duty cycles.

MJ10042, MJ10045, MJ10048

1.3

ELECTRICAL CHARACTERISTICS (Continued) ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
MJ10042				
DC Current Gain ($I_C = 25 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 25 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$)	h_{FE}	35 40	— —	
Collector-Emitter Saturation Voltage ($I_C = 25 \text{ Adc}$, $I_B = 2.0 \text{ Adc}$) ($I_C = 37.5 \text{ Adc}$, $I_B = 7.5 \text{ Adc}$) ($I_C = 25 \text{ Adc}$, $I_B = 2.0 \text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	2.0 5.0 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 25 \text{ Adc}$, $I_B = 2.0 \text{ Adc}$) ($I_C = 25 \text{ Adc}$, $I_B = 2.0 \text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	3.0 3.0	Vdc
MJ10045				
DC Current Gain ($I_C = 50 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 50 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$)	h_{FE}	50 60	— —	
Collector-Emitter Saturation Voltage ($I_C = 50 \text{ Adc}$, $I_B = 1.67 \text{ Adc}$) ($I_C = 75 \text{ Adc}$, $I_B = 6.0 \text{ Adc}$) ($I_C = 50 \text{ Adc}$, $I_B = 1.67 \text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	2.0 3.3 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 50 \text{ Adc}$, $I_B = 1.67 \text{ Adc}$) ($I_C = 50 \text{ Adc}$, $I_B = 1.67 \text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	3.0 3.0	Vdc
MJ10048				
DC Current Gain ($I_C = 100 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 100 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$)	h_{FE}	75 90	— —	
Collector-Emitter Saturation Voltage ($I_C = 100 \text{ Adc}$, $I_B = 2.75 \text{ Adc}$) ($I_C = 100 \text{ Adc}$, $I_B = 2.75 \text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— —	2.0 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 100 \text{ Adc}$, $I_B = 2.75 \text{ Adc}$) ($I_C = 100 \text{ Adc}$, $I_B = 2.75 \text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	3.0 3.0	Vdc

(1) Pulse Test: Pulse width of 300 μs , duty cycle $\leq 2.0\%$.

ELECTRICAL CHARACTERISTICS (Continued) (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
SWITCHING CHARACTERISTICS						
MJ10042						
Resistive Load						
Delay Time	(V _{CC} = 300 Vdc, I _C = 25 A, I _{B1} = 2.0 A, R _{BE} = 10 Ω, t _p = 50 μs, Duty Cycle ≤ 2.0%)	t _d	—	0.03	0.25	μs
Rise Time		t _r	—	1.2	5.0	
Storage Time		t _s	—	35	100	
Fall Time		t _f	—	8.5	35	
Inductive Load, Clamped						
Storage Time	(I _{CM} = 25 A, V _{CEM} = 350 V, R _{BE} = 10 Ω, I _{B1} = 2.0 A)	T _J = 100°C	t _{sv}	—	50	μs
Crossover Time		t _c	—	20	60	
Storage Time	(I _{CM} = 25 A, V _{CEM} = 350 V, R _{BE} = 10 Ω, I _{B1} = 2.0 A)	T _J = 25°C	t _{sv}	—	35	μs
Crossover Time		t _c	—	10	35	
MJ10045						
Resistive Load						
Delay Time	(V _{CC} = 250 Vdc, I _C = 50 A, I _{B1} = 1.67 A, R _{BE} = 10 Ω, t _p = 50 μs, Duty Cycle ≤ 2.0%)	t _d	—	0.03	0.25	μs
Rise Time		t _r	—	0.9	3.0	
Storage Time		t _s	—	10	25	
Fall Time		t _f	—	3.0	10	
Inductive Load, Clamped						
Storage Time	(I _{CM} = 50 A, V _{CEM} = 250 V, R _{BE} = 10 Ω, I _{B1} = 1.67 A)	T _J = 100°C	t _{sv}	—	15	μs
Crossover Time		t _c	—	4.0	15	
Storage Time	(I _{CM} = 50 A, V _{CEM} = 250 V, R _{BE} = 10 Ω, I _{B1} = 1.67 A)	T _J = 25°C	t _{sv}	—	10	μs
Crossover Time		t _c	—	2.7	10	
MJ10048						
Resistive Load						
Delay Time	(V _{CC} = 150 Vdc, I _C = 100 A, I _{B1} = 2.75 A, R _{BE} = 10 Ω, t _p = 50 μs, Duty Cycle ≤ 2.0%)	t _d	—	0.035	0.25	μs
Rise Time		t _r	—	1.2	4.0	
Storage Time		t _s	—	6.3	20	
Fall Time		t _f	—	2.5	8.0	
Inductive Load, Clamped						
Storage Time	(I _{CM} = 100 A, V _{CEM} = 150 V, R _{BE} = 10 Ω, I _{B1} = 2.75 A)	T _J = 100°C	t _{sv}	—	9.0	μs
Crossover Time		t _c	—	3.3	12	
Storage Time	(I _{CM} = 100 A, V _{CEM} = 150 V, R _{BE} = 10 Ω, I _{B1} = 2.75 A)	T _J = 25°C	t _{sv}	—	6.5	μs
Crossover Time		t _c	—	2.3	8.0	
C-E DIODE CHARACTERISTICS						
Power Dissipation (I _B = 0)	P _D	—	—	125	W	
Single Cycle Surge Current (60 Hz)	I _{FSM}	—	—	250	Apk	
Forward Voltage (1)	V _F	MJ10042	—	—	1.5	Vdc
(I _F = 25 Adc)		MJ10045	—	—	1.5	
(I _F = 100 Adc)		MJ10048	—	—	2.0	
Reverse Recovery Time (d _i /d _t = 25 A/μs)	t _{rr}	MJ10042	—	4.0	12	μs
(I _F = 25 Adc)		MJ10045	—	3.3	10	
(I _F = 100 Adc)		MJ10048	—	2.5	8.0	
Forward Turn-On Time (Compliance Voltage = 250 V)	t _{on}	MJ10042	—	0.3	1.2	μs
(I _F = 25 Adc)		MJ10045	—	0.3	1.0	
(I _F = 100 Adc)		MJ10048	—	1.0	3.5	

(1) Pulse Test. Pulse width of 300 μs, duty cycle ≤ 2.0%

1.3

TYPICAL ELECTRICAL CHARACTERISTICS

MJ10042

FIGURE 1 — DC CURRENT GAIN





FIGURE 2 — DC CURRENT GAIN



MJ10045

FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — DC CURRENT GAIN



MJ10048

FIGURE 5 — DC CURRENT GAIN





FIGURE 6 — DC CURRENT GAIN



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

MJ10042

FIGURE 7 — DC CURRENT GAIN





FIGURE 8 — COLLECTOR SATURATION VOLTAGE



MJ10045

FIGURE 9 — DC CURRENT GAIN





FIGURE 10 — COLLECTOR SATURATION REGION



MJ10048

FIGURE 11 — DC CURRENT GAIN





FIGURE 12 — COLLECTOR SATURATION REGION



1.3

TYPICAL ELECTRICAL CHARACTERISTICS (continued)

MJ10042

FIGURE 13 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 14 — TYPICAL PEAK REVERSE BASE CURRENT



MJ10045

FIGURE 15 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 16 — TYPICAL PEAK REVERSE BASE CURRENT



MJ10048

FIGURE 17 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 18 — TYPICAL PEAK REVERSE BASE CURRENT



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

MJ10042

FIGURE 19 — TYPICAL INDUCTIVE SWITCHING TIMES





FIGURE 20 — TYPICAL TURN-ON SWITCHING TIMES



MJ10045

FIGURE 21 — TYPICAL INDUCTIVE SWITCHING TIMES





FIGURE 22 — TYPICAL TURN-ON SWITCHING TIMES



MJ10048

FIGURE 23 — TYPICAL INDUCTIVE SWITCHING TIMES





FIGURE 24 — TYPICAL TURN-ON SWITCHING TIMES



1.3

TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 25 — TYPICAL TURN-OFF SWITCHING TIMES
MJ10042




FIGURE 26 — EMITTER-COLLECTOR DIODE
FORWARD VOLTAGE




FIGURE 27 — TYPICAL TURN-OFF SWITCHING TIMES
MJ10045




FIGURE 28 — POWER DERATING




FIGURE 29 — TYPICAL TURN-OFF SWITCHING TIMES
MJ10048




TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
INPUT CONDITIONS	<p>PW varied to Attain I_C = 125 mA</p>	<p>DRIVER SCHEMATIC</p> <p>For inductive loads pulse width is adjusted to obtain specified I_C</p>		<p>TURN ON TIME</p> <p>I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit</p>
CIRCUIT VALUES	<p>L_{coil} = 10 mH V_{CC} = 10 V</p> <p>R_{coil} = 0.7 Ω</p> <p>V_{clamp} = V_{CEO(sus)}</p>	<p>L_{coil} = 5.0 μH</p> <p>V_{CC} = 20 V</p>		<p>V_{CC} = 150 to 300 V</p> <p>Pulse Width = 50 μs</p> <p>Adjust R_L for I_{CM}</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> $t_1 = \frac{L_{coil} (I_{CM})}{V_{CC}}$ $t_2 = \frac{L_{coil} (I_{CM})}{V_{clamp}}$ <p>Test Equipment Scope - Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>	

*Adjust - V such that V_{BE(off)} = 5.0 V except as required for RBSOA


SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and motor controls, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}
- t_{rv} = Voltage Rise Time, 10—90% V_{CEM}
- t_{fi} = Current Fall Time, 90—10% I_{CM}
- t_{ti} = Current Tail, 10—2% I_{CM}
- t_c = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the inductive switching waveform

FIGURE 30 - INDUCTIVE SWITCHING MEASUREMENTS



is shown in Figure 30 to aid on the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A.

$$PSWT = 1/2 V_{CC} I_{CM} t_c / f$$

In general, t_{rv} + t_{fi} = t_c. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

FIGURE 31 - THERMAL RESPONSE



1.3

SAFE OPERATING AREA INFORMATION

MJ10042

FIGURE 32 — MAXIMUM RATED FORWARD-BIAS SAFE OPERATING AREA (FBSOA)





FIGURE 33 — MAXIMUM RATED REVERSE-BIAS SAFE OPERATING AREA (RBSOA)



MJ10045

FIGURE 34 — MAXIMUM RATED FORWARD-BIAS SAFE OPERATING AREA (FBSOA)





FIGURE 35 — MAXIMUM RATED REVERSE-BIAS SAFE OPERATING AREA (RBSOA)



MJ10048

FIGURE 36 — MAXIMUM RATED FORWARD-BIAS SAFE OPERATING AREA (FBSOA)





FIGURE 37 — MAXIMUM RATED REVERSE-BIAS SAFE OPERATING AREA (RBSOA)



OVERLOAD CHARACTERISTICS

MJ10042

FIGURE 38 — OVERLOAD SAFE OPERATING AREA TYPE I (OLSOA)





FIGURE 39 — OVERLOAD SAFE OPERATING AREA TYPE II (OLSOA)



MJ10045

FIGURE 40 — OVERLOAD SAFE OPERATING AREA TYPE I (OLSOA)





FIGURE 41 — OVERLOAD SAFE OPERATING AREA TYPE II (OLSOA)



MJ10048

FIGURE 42 — OVERLOAD SAFE OPERATING AREA TYPE I (OLSOA)





FIGURE 43 — OVERLOAD SAFE OPERATING AREA TYPE II (OLSOA)



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 32, 34 and 36 are based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on these figures may be found at any case temperature by using the appropriate curve on Figure 28.

$T_{J(pk)}$ may be calculated from the data in Figure 31. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figures 33, 35 and 37 give the RBSOA characteristics.

OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in these figures adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figures 38, 40 and 42 depict the Type I OLSOA rating for these devices. Maximum allowable collector-

emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, these figures define the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 44) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.


This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus determined by the circuit parameters. Type II OLSOA, as shown in Figures 39, 41 and 43 are measured in the circuit shown in Figure 45, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NON-REPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for these devices is 100 occurrences. Another factor is the form of turn-off bias. For these devices, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from $I_{B2} = 0$ (soft) to $V_{BE(off)} = 5\text{ V}$ (stiff).

OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.


OVERLOAD SAFE OPERATING TEST CIRCUITS

FIGURE 44 — OVERLOAD SOA TEST CIRCUIT TYPE I (OLSOA)



- Notes:
- $V_{CE} = V_{CC} + V_{BE}$
 - Adjust pulsed current source for desired I_C, t_p

FIGURE 45 — OVERLOAD SOA TEST CIRCUIT TYPE II (OLSOA)





1.3

Designer's Data Sheet

**50 KVA SWITCHMODE TRANSISTOR
50-Ampere Operating Current**

The MJ10050 Darlington transistor is designed for industrial service under practical operating environments found in switching high power inductive loads off 460-Volt lines.



*Emitter-Collector Diode is a high power diode.

MAXIMUM RATINGS

Mechanical Ratings		
Rating	Value	Unit
Mounting Torque (To heat sink with 10-32 Screw) (Note 1)	20	in.-lb
Lead Torque (Lead to bus with 1/4-20 Screw) (Note 2)	20	in.-lb
Per Unit Weight	120	grams

THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.25	°C/W
---	------	------

Mica Insulators available as separate items.
 0.003" thick, Motorola Part Number 14ASB12387B001.
 0.006" thick, Motorola Part Number 14ASB12387B002.


Notes:

1. A Belleville washer of 0.472" O.D., 0.205" I.D., 0.024" thick and 150 pounds flat is recommended.
2. The lead torque should be limited to 20 in.-lb, unsupported to prevent rotation of the terminal in the package. The torque may be increased to 50 in.-lb if support is used to prevent rotation. The maximum penetration of the screw should be limited to 0.75".

**50 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTOR
850 VOLTS
500 WATTS**

**Designer's Data for
"Worst-Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristics boundaries—are given to facilitate "worst-case" design.



- NOTES:**
1. DIMENSION A AND B ARE DATUMS.
 2. [Symbol] IS SEATING PLANE.
 3. POSITIONAL TOLERANCE FOR MOUNTING HOLES:
 $\text{M} \begin{matrix} \text{H} \\ \text{K} \end{matrix} \begin{matrix} \text{0.36} \\ \text{0.014} \end{matrix} \text{M} \begin{matrix} \text{T} \\ \text{A} \end{matrix} \begin{matrix} \text{C} \\ \text{C} \end{matrix} \begin{matrix} \text{B} \\ \text{C} \end{matrix} \text{C}$

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	53.09	53.84	2.090	2.120
B	55.37	56.39	2.180	2.220
C	—	26.67	—	1.050
D	6.10	6.60	0.240	0.260
E	6.60	7.11	0.260	0.280
F	0.71	0.81	0.028	0.032
G	43.31	BSC	1.705	BSC
H	12.57	12.82	0.495	0.505
J	1.52	1.62	0.060	0.064
K	9.50	9.75	0.374	0.384
L	10.21	10.46	0.402	0.412
M	18.92	19.18	0.745	0.755
N	23.67	23.93	0.932	0.942
P	5.08	5.21	0.200	0.205
Q	3.53	3.78	0.139	0.149
R	6.76	7.26	0.266	0.286
S	14.73	15.24	0.580	0.600
V	5.33	5.84	0.210	0.230
W	6.40	6.65	0.252	0.262
X	7.37	7.87	0.290	0.310

CASE 346-01

MAXIMUM RATINGS (Continued)

Electrical Ratings			
Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V _{CEO}	850	Vdc
Collector-Emitter Voltage (R _{BE} = 10 Ohms)	V _{CER}	900	Vdc
Collector-Base Voltage	V _{CB}	900	Vdc
Emitter-Base Voltage	V _{EB}	8.0	Vdc
Collector Current — Operating, T _C = 125°C — Continuous, T _C = 25°C — Peak Repetitive, T _C = 25°C — Peak Nonrepetitive, T _C = 25°C	I _C	50 75 150 250	A
Base Current — Continuous — Peak Nonrepetitive	I _B	50 100	A
Total Device Dissipation @ T _C = 25°C Derate above 25°C For 1-minute overload	P _D	500 4.0 667	Watts W/°C Watts
Operating Junction and Storage Temperature Range For 1-minute overload	T _J , T _{stg}	-55 to +150 -55 to 200	°C

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 250 mAdc, I _B = 0)	V _{CEO(sus)}	850	—	—	Vdc
Collector Cutoff Current (V _{CE} = 900 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 900 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEV}	—	—	2.0 10	mAdc
Collector Cutoff Current (V _{CE} = 900 Vdc, R _{BE} = 10 Ω, T _C = 100°C)	I _{CER}	—	—	10	mAdc
Emitter Cutoff Current (V _{EB} = 4.0 Vdc, I _C = 0)	I _{EBO}	—	—	650	mAdc

SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	See Figure 13
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	See Figure 14
Overload SOA	OLSOA	See Figures 16 and 17

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 50 Adc, V _{CE} = 5.0 Vdc) (I _C = 50 A, V _{CE} = 10 V)	h _{FE}	35 40	— —	— —	
Collector-Emitter Saturation Voltage (I _C = 50 A, I _B = 4.0 A) (I _C = 75 Adc, I _B = 15 A) (I _C = 50 Adc, I _B = 4.0 A, T _C = 100°C)	V _{CE(sat)}	— — —	— — —	2.0 5.0 2.5	Vdc
Base-Emitter Saturation Voltage (I _C = 50 Adc, I _B = 4.0 Adc) (I _C = 50 Adc, I _B = 4.0 Adc, T _C = 100°C)	V _{BE(sat)}	— —	— —	3.0 3.0	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	—	—	4000	pF
---	-----------------	---	---	------	----

(1) Pulse Test. Pulse width of 300 μs, duty cycle ≤ 2.0%.

1.3

ELECTRICAL CHARACTERISTICS (Continued) ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit		
SWITCHING CHARACTERISTICS							
Resistive Load							
Delay Time	$(V_{CC} = 300 \text{ Vdc}, I_C = 50 \text{ A}, I_{B1} = 4.0 \text{ A}, R_{BE} = 10 \Omega, t_p = 50 \mu\text{s}, \text{Duty Cycle} \leq 2.0\%)$	t_d	—	0.03	0.25	μs	
Rise Time		t_r	—	1.2	5.0	μs	
Storage Time		t_s	—	35	100	μs	
Fall Time		t_f	—	8.5	35	μs	
Inductive Load, Clamped							
Storage Time	$(I_{CM} = 50 \text{ A}, V_{CEM} = 300 \text{ V}, R_{BE} = 10 \Omega, I_{B1} = 4.0 \text{ A})$	$T_J = 100^\circ\text{C}$	t_{sv}	—	50	150	μs
Crossover Time			t_c	—	20	60	μs
Storage Time	$(I_{CM} = 50 \text{ A}, V_{CEM} = 300 \text{ V}, R_{BE} = 10 \Omega, I_{B1} = 4.0 \text{ A})$	$T_J = 25^\circ\text{C}$	t_{sv}	—	35	100	μs
Crossover Time			t_c	—	10	35	μs
C-E DIODE CHARACTERISTICS							
Power Dissipation ($I_B = 0$)	P_D	—	—	250	W		
Forward Voltage (1) ($I_F = 50 \text{ A}$)	V_F	—	1.0	1.5	V		
		—	1.2	2.0	V		
Reverse Recovery Time ($d_i/d_t = 25 \text{ A}/\mu\text{s}, I_F = 50 \text{ A}$)	t_{rr}	—	4.0	12	μs		
Forward Turn-On Time (Compliance Voltage = 50 V, $I_F = 50 \text{ A}$)	t_{on}	—	0.3	1.2	μs		
Single Cycle Surge Current (60 Hz)	I_{FSM}	—	—	500	A		

(1) Pulse Test. Pulse width of 300 μs , duty cycle $\leq 2.0\%$.

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — COLLECTOR SATURATION VOLTAGE



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 5 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 6 — EMITTER-COLLECTOR DIODE FORWARD VOLTAGE



TYPICAL SWITCHING CHARACTERISTICS

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 8 — TYPICAL INDUCTIVE SWITCHING TIMES




FIGURE 9 — TYPICAL TURN-ON SWITCHING TIMES





FIGURE 10 — TYPICAL TURN-OFF SWITCHING TIMES



1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

<p>INPUT CONDITIONS</p> <p>PW Varied to Attain $I_C = 100 \text{ mA}$</p>	<p>RBSOA AND INDUCTIVE SWITCHING</p> <p>DRIVER SCHEMATIC</p> <p>For inductive loads pulse width is adjusted to obtain specified I_C</p>	<p>RESISTIVE SWITCHING</p> <p>TURN ON TIME</p> <p>R_1 Adjust to obtain desired I_{B1}</p> <p>I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN-OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit</p>
<p>CIRCUIT VALUES</p> <p>$L_{coil} = 10 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CE0(sus)}$</p>	<p>$L_{coil} = 5.0 \mu\text{H}$ $V_{CC} = 20 \text{ V}$</p>	<p>$V_{CC} = 300 \text{ V}$ $R_L = 6.0 \Omega$ Pulse Width = $25 \mu\text{s}$</p>
<p>TEST CIRCUITS</p> <p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t_1 Adjusted to Obtain I_C</p> $t_1 = \frac{L_{coil} (I_{CM})}{V_{CC}}$ $t_2 = \frac{L_{coil} (I_{CM})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>

*Adjust $-V$ such that $V_{BE(off)} = 5 \text{ V}$ except as required for RBSOA (Figure 14).


SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}
- t_{rv} = Voltage Rise Time, 10–90% V_{CEM}
- t_{fi} = Current Fall Time, 90–10% I_{CM}
- t_{ti} = Current Tail, 10–2% I_{CM}
- t_c = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the inductive switching waveform

FIGURE 11 – TYPICAL PEAK REVERSE BASE CURRENT



is shown in Figure 7 to aid on the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} = t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

FIGURE 12 – THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

FIGURE 13 — MAXIMUM FORWARD-BIAS SAFE OPERATING AREA (FBSOA)




FIGURE 14 — MAXIMUM REVERSE-BIAS SAFE OPERATING AREA (RBSOA)





FIGURE 15 — POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC—VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on TC = 25°C; TJ(pk) is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when TC ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

TJ(pk) may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in Figure 13 adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figure 16 depicts the Type I OLSOA rating for the MJ10050. Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known,

(continued on back page)

1.3

OVERLOAD CHARACTERISTICS

FIGURE 16 — OVERLOAD SAFE OPERATING AREA TYPE I (OLSOA)




FIGURE 17 — OVERLOAD SAFE OPERATING AREA TYPE II (OLSOA)




FIGURE 18 — OVERLOAD SOA TEST CIRCUIT TYPE I

Notes:

- $V_{CE} = V_{CC} + V_{BE}$
- Adjust pulsed current source for desired I_C , t_p





FIGURE 19 — OVERLOAD SOA TEST CIRCUIT TYPE II

Notes:

- Rep Rate ≤ 10 Hz
- Adjust R1 for desired I_B
- Pulse delay time at the generator determines pulse width at the device under test



SAFE OPERATING AREA INFORMATION (continued)**TYPE I OLSOA** (continued)

Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.

This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus determined by the circuit parameters. Type II OLSOA, as

shown in Figure 17, is measured in the circuit shown in Figure 19, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NONREPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for the MJ10050 is 100 occurrences. Another factor is the form of turn-off bias. For the MJ10050, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from $I_{B2} = 0$ (soft) to $V_{BE(off)} = 5$ V (stiff).



OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.

1.3

Designer's Data Sheet

**50 KVA HIGH SPEED SWITCHMODE TRANSISTOR
50-Ampere Operating Current**

The MJ10051 Darlington transistor is designed for industrial service under practical operating environments requiring fast switching speed for highly efficient systems operating at high frequency such as inverters, PWM controllers and other high frequency system operating from 460 V lines.



*Emitter-Collector Diode is a fast recovery, high power diode.

MAXIMUM RATINGS

MECHANICAL RATINGS		
Rating	Value	Unit
Mounting Torque (To heat sink with 10-32 Screw) (Note 1)	20	in.-lb
Lead Torque (Lead to bus with 1/4-20 Screw) (Note 2)	20	in.-lb
Per Unit Weight	120	grams

THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.25	$^{\circ}C/W$
---	------	---------------

Mica Insulators available as separate items.
0.003" thick. Motorola Part Number B12387B001.
0.006" thick. Motorola Part Number B12387B002.


Notes:

1. A Belleville washer of 0.472" O.D., 0.205" I.D., 0.024" thick and 150 pounds flat is recommended such as P/N AM125206 available from National Disc Spring Div., 385 Hillside Ave., Hillside N.J. 07205.
2. The lead torque should be limited to 20 in.-lb, unsupported to prevent rotation of the terminal in the package. The torque may be increased to 50 in.-lb if support is used to prevent rotation. The maximum penetration of the screw should be limited to 0.75".

**50 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTOR
750 and 850 VOLTS
500 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.



NOTES:

1. DIMENSION A AND B ARE DATUMS.
2. [T] IS SEATING PLANE.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLES:
 $\pm 0.036 (0.014) \text{ (M)} \text{ (T)} \text{ (A)} \text{ (B)} \text{ (C)}$
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	53.09	53.84	2.090	2.120
B	55.37	56.39	2.180	2.220
C	—	26.67	—	1.050
D	6.10	6.60	0.240	0.260
E	6.60	7.11	0.260	0.280
F	0.71	0.81	0.028	0.032
G	43.31	BSC	1.705	BSC
H	12.57	12.82	0.495	0.505
J	1.52	1.62	0.060	0.064
K	9.50	9.75	0.374	0.384
L	10.21	10.46	0.402	0.412
M	18.92	19.18	0.745	0.755
N	23.67	23.93	0.932	0.942
P	5.08	5.21	0.200	0.205
Q	3.53	3.78	0.139	0.149
R	6.76	7.26	0.266	0.286
S	14.73	15.24	0.580	0.600
V	5.33	5.84	0.210	0.230
W	6.40	6.65	0.252	0.262
X	7.37	7.87	0.290	0.310

CASE 346-01

MAXIMUM RATINGS (Continued)

ELECTRICAL RATINGS				
Rating		Symbol	Value	Unit
Collector-Emitter Voltage	MJ10051 MJ10052	V _{CEO}	850 750	Vdc
Collector-Emitter Voltage (R _{BE} = 10 Ohms)		V _{CER}	900	Vdc
Collector-Base Voltage		V _{CB}	900	Vdc
Emitter-Base Voltage		V _{EB}	8.0	Vdc
Collector Current — Operating, T _C = 125°C — Continuous, T _C = 25°C — Peak Repetitive, T _C = 25°C — Peak Nonrepetitive, T _C = 25°C		I _C	50 75 150 250	A
Base Current — Continuous — Peak Nonrepetitive		I _B	50 100	A
Total Device Dissipation @ T _C = 25°C Derate above 25°C For 1-minute overload		P _D	500 4.0 667	Watts W/°C Watts
Operating Junction and Storage Temperature Range For 1-minute overload		T _J , T _{stg}	-55 to +150 -55 to +200	°C

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 250 mAdc, I _B = 0)	MJ10051 MJ10052	V _{CEO(sus)}	850 750	— —	Vdc
Collector Cutoff Current (V _{CE} = 900 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 900 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)		I _{CEV}	— —	— 2.0 10	mAdc
Emitter Cutoff Current (V _{EB} = 4.0 Vdc, I _C = 0)		I _{EBO}	—	— 950	mAdc

SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	—
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	—
Overload SOA	OLSOA	—

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 50 Adc, V _{CE} = 5.0 Vdc) (I _C = 50 A, V _{CE} = 10 V)	h _{FE}	25 40	— —	— —	
Collector-Emitter Saturation Voltage (I _C = 50 Adc, I _B = 5.0 A) (I _C = 75 Adc, I _B = 15 A) (I _C = 50 Adc, I _B = 5.0 A, T _C = 100°C)	V _{CE(sat)}	— — —	— — —	2.0 5.0 2.5	Vdc
Base-Emitter Saturation Voltage (I _C = 50 Adc, I _B = 5.0 Adc) (I _C = 50 Adc, I _B = 5.0 Adc, T _C = 100°C)	V _{BE(sat)}	— —	— —	3.0 3.0	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	—	—	4000	pF
---	-----------------	---	---	------	----





(1) Pulse Test. Pulse width of 300 μs, duty cycle ≤2.0%.

ELECTRICAL CHARACTERISTICS (Continued) ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
SWITCHING CHARACTERISTICS						
Resistive Load						
Delay Time	$(V_{CC} = 300\text{ Vdc}, I_C = 50\text{ A}, I_{B1} = 5.0\text{ A}, V_{BE(off)} = 5.0\text{ V}, t_p = 50\text{ }\mu\text{s}, \text{Duty Cycle} \leq 2.0\%)$	t_d	—	0.03	0.25 μs	
Rise Time		t_r	—	1.2	5.0 μs	
Storage Time		t_s	—	3.3	10 μs	
Fall Time		t_f	—	1.5	5.0 μs	
Inductive Load, Clamped						
Storage Time	$(I_{CM} = 50\text{ A}, V_{CEM} = 300\text{ V}, V_{BE(off)} = 5.0\text{ V}, I_{B1} = 5.0\text{ A})$	$T_J = 100^\circ\text{C}$	t_{sv}	—	5.0	15 μs
Crossover Time			t_c	—	3.0	10 μs
Storage Time	$(I_{CM} = 50\text{ A}, V_{CEM} = 300\text{ V}, V_{BE(off)} = 5.0\text{ V}, I_{B1} = 5.0\text{ A})$	$T_J = 25^\circ\text{C}$	t_{sv}	—	3.5	10 μs
Crossover Time			t_c	—	1.5	5.0 μs
C-E DIODE CHARACTERISTICS						
Power Dissipation ($I_B = 0$)	P_D	—	—	250	W	
Forward Voltage (1) ($I_F = 50\text{ A}$)	V_F	—	2.7	5.0	V	
Reverse Recovery Time* ($di/dt = 50\text{ A}/\mu\text{s}, I_F = 50\text{ A}, V_{BE(off)} = 5.0\text{ V}$)	t_{rr}	—	0.2	1.0	μs	
Forward Turn-On Time (Compliance Voltage = 50 V, $I_F = 50\text{ A}$)	t_{on}	—	0.1	1.0	μs	
Single Cycle Surge Current (60 Hz)	I_{FSM}	—	—	500	A	
Reverse Recovery Current ($I_F = 50\text{ A}, di/dt = 50\text{ A}/\mu\text{s}$)	$I_{RM(REC)}$	—	7.0	25	A	

(1) Pulse Test. Pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2.0\%$
 *Requires negative base-emitter voltage for fast recovery performance.

TYPICAL ELECTRICAL CHARACTERISTICS



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 5 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 6 — EMITTER-COLLECTOR DIODE FORWARD VOLTAGE



TYPICAL SWITCHING CHARACTERISTICS

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 8 — INDUCTIVE SWITCHING TIMES




FIGURE 9 — TYPICAL TURN-ON SWITCHING TIMES





FIGURE 10 — TURN-OFF SWITCHING TIMES



1.3

TABLE 1 — RBSOA AND INDUCTIVE SWITCHING DRIVER SCHEMATIC

	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
INPUT CONDITIONS	<p>5.0 V 0</p> <p>PW Varied to Attain I_C = 250 mA</p>	<p>DRIVER SCHEMATIC</p> <p>For inductive loads pulse width is adjusted to obtain specified I_C</p>		<p>TURN ON TIME</p> <p>I_{B1} adjusted to obtain the forced I_{CE} desired</p> <p>TURN-OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit</p>
CIRCUIT VALUES	<p>L_{coil} = 10 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{clamp} = V_{CEO(sus)}</p>	<p>L_{coil} = 5.0 μH V_{CC} = 20 V</p>		<p>V_{CC} = 300 V R_L = 6.0 Ω Pulse Width = 25 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> $t_1 = \frac{L_{coil} (I_{CM})}{V_{CC}}$ $t_1 = \frac{L_{coil} (I_{CM})}{V_{clamp}}$ <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>	

*Adjust - V such that V_{BE(off)} = 5 V except as required for RBSOA (Figure 14).

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and motor controls, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}
- t_{RV} = Voltage Rise Time, 10—90% V_{CEM}
- t_{fi} = Current Fall Time, 90—10% I_{CM}
- t_{ti} = Current Tail, 10—2% I_{CM}
- t_c = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the inductive switching waveform

is shown in Figure 7 to aid on the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$PSWT = 1/2 V_{CC} I_C (t_c) f$$

In general, t_{RV} + t_{fi} ≈ t_c. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{SV}) which are guaranteed at 100°C.

FIGURE 11 — PEAK REVERSE BASE CURRENT





FIGURE 12 — REVERSE RECOVERY WAVEFORM



The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

FIGURE 13 — MAXIMUM FORWARD-BIAS SAFE OPERATING AREA (FBSOA)




FIGURE 14 — MAXIMUM REVERSE-BIAS SAFE OPERATING AREA (RBSOA)





FIGURE 15 — POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_{J(pk)}$ may be calculated from the data in Figure 20. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in Figure 13 adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figure 16 depicts the Type I OLSOA rating for the devices. Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault

(continued on back page)

1.3

OVERLOAD CHARACTERISTICS

FIGURE 16 — OVERLOAD SAFE OPERATING AREA
TYPE I (OLSOA)




FIGURE 17 — OVERLOAD SAFE OPERATING AREA
TYPE II (OLSOA)




FIGURE 18 — OVERLOAD SOA TEST CIRCUIT
TYPE I

Notes:

- $V_{CE} = V_{CC} + V_{BE}$
- Adjust pulsed current source for desired I_C , t_p





FIGURE 19 — OVERLOAD SOA TEST CIRCUIT
TYPE II

Notes:

- Rep Rate \leq 10 Hz
- Adjust R1 for desired I_B
- Pulse delay time at the generator determines pulse width at the device under test



SAFE OPERATING AREA INFORMATION (continued)

TYPE I OLSOA (continued)

condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.


This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus

determined by the circuit parameters. Type II OLSOA, as shown in Figure 17, is measured in the circuit shown in Figure 19, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NONREPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for the devices are 100 occurrences. Another factor is the form of turn-off bias. For the devices, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from $I_{B2} = 0$ (soft) to $V_{BE(off)} = 5\text{ V}$ (stiff).

OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.

FIGURE 20 — THERMAL RESPONSE





1.3

Designer's Data Sheet

50 KVA SWITCHMODE TRANSISTOR 100-Ampere Operating Current

The MJ10100 Darlington transistor is designed for industrial service under practical operating environments found in switching high power inductive loads off 230-Volt lines.



* Emitter-Collector Diode is a high power diode.

MAXIMUM RATINGS

Mechanical Ratings

Rating	Value	Unit
Mounting Torque (To heat sink with 10-32 Screw) (Note 1)	20	in.-lb
Lead Torque (Lead to bus with 1/4-20 Screw) (Note 2)	20	in.-lb
Per Unit Weight	120	grams

THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.25	$^{\circ}\text{C}/\text{W}$
---	------	-----------------------------

Mica Insulators available as separate items.

0.003" thick, Motorola Part Number 14ASB12387B001.

0.006" thick, Motorola Part Number 14ASB12387B002.


Notes:

- A Belleville washer of 0.472" O.D., 0.205" I.D., 0.024" thick and 150 pounds flat is recommended.
- The lead torque should be limited to 20 in.-lb, unsupported to prevent rotation of the terminal in the package. The torque may be increased to 50 in.-lb if support is used to prevent rotation. The maximum penetration of the screw should be limited to 0.75"

100 AMPERE NPN SILICON POWER DARLINGTON TRANSISTOR 450 VOLTS 500 WATTS

Designer's Data for "Worst-Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristics boundaries—are given to facilitate "worst-case" design.



NOTES:

- DIMENSION A AND B ARE DATUMS.
- \square IS SEATING PLANE.
- POSITIONAL TOLERANCE FOR MOUNTING HOLES:

$$\text{MOUNTING HOLES: } \text{M} \text{ } \text{T} \text{ } \text{A} \text{ } \text{B} \text{ } \text{C}$$

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	53.09	53.84	2.090	2.120
B	55.37	56.39	2.180	2.220
C	—	26.67	—	1.050
D	6.10	6.60	0.240	0.260
E	6.60	7.11	0.260	0.280
F	0.71	0.81	0.028	0.032
G	43.31 BSC		1.705 BSC	
H	12.57	12.82	0.495	0.505
J	1.52	1.62	0.060	0.064
K	9.50	9.75	0.374	0.384
L	10.21	10.46	0.402	0.412
M	18.92	19.18	0.745	0.755
N	23.67	23.93	0.932	0.942
P	5.08	5.21	0.200	0.205
Q	3.53	3.78	0.139	0.149
R	6.76	7.26	0.266	0.286
S	14.73	15.24	0.580	0.600
V	5.33	5.84	0.210	0.230
W	6.40	6.65	0.252	0.262
X	7.37	7.87	0.290	0.310

CASE 346-01
MO-040AA

MAXIMUM RATINGS (Continued)

Electrical Ratings				
Rating	Symbol	Value	Unit	
Collector-Emitter Voltage	V _{CEO}	450	Vdc	
Collector-Emitter Voltage (R _{BE} = 10 Ohms)	V _{CER}	500	Vdc	
Collector-Base Voltage	V _{CB}	500	Vdc	
Emitter-Base Voltage	V _{EB}	8.0	Vdc	
Collector Current — Operating, T _C = 87.5°C	I _C	100	A	
— Continuous, T _C = 25°C		150		
— Peak Repetitive, T _C = 25°C		300		
— Peak Nonrepetitive, T _C = 25°C		500		
Base Current — Continuous	I _B	50	A	
— Peak Nonrepetitive		100		
Total Device Dissipation @ T _C = 25°C	P _D	500	Watts	
Derate above 25°C		4.0	W/°C	
For 1-minute overload		667	Watts	
Operating Junction and Storage Temperature Range For 1-minute overload	T _J , T _{stg}	-55 to +150 -55 to +200	°C	

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) (I _C = 250 mAdc, I _B = 0)	V _{CEO(sus)}	450	—	—	Vdc
Collector Cutoff Current (V _{CE} = 500 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 500 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEV}	—	—	2.0 10	mAdc
Collector Cutoff Current (V _{CE} = 500 Vdc, R _{BE} = 10 Ω, T _C = 100°C)	I _{CER}	—	—	10	mAdc
Emitter Cutoff Current (V _{EB} = 4.0 Vdc, I _C = 0)	I _{EBO}	—	—	650	mAdc

SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	See Figure 13
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	See Figure 14
Overload SOA	OLSOA	See Figures 16 and 17

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 100 Adc, V _{CE} = 5.0 Vdc) (I _C = 100 A, V _{CE} = 10 V)	h _{FE}	50 60	— —	— —	
Collector-Emitter Saturation Voltage (I _C = 100 Adc, I _B = 3.3 A) (I _C = 150 Adc, I _B = 12 A) (I _C = 100 Adc, I _B = 3.3 A, T _C = 100°C)	V _{CE(sat)}	— — —	— — —	2.0 3.3 2.5	Vdc
Base-Emitter Saturation Voltage (I _C = 100 Adc, I _B = 3.3 Adc) (I _C = 100 Adc, I _B = 3.3 Adc, T _C = 100°C)	V _{BE(sat)}	— —	— —	3.0 3.0	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	—	—	4000	pF
---	-----------------	---	---	------	----





(1) Pulse Test. Pulse width of 300 μs, duty cycle ≤ 2.0%.

ELECTRICAL CHARACTERISTICS (Continued) ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit		
SWITCHING CHARACTERISTICS							
Resistive Load							
Delay Time	$(V_{CC} = 250 \text{ Vdc}, I_C = 100 \text{ A}, I_{B1} = 3.3 \text{ A},$ $R_{BE} = 10 \Omega, t_p = 50 \mu\text{s},$ $\text{Duty Cycle} \leq 2.0\%)$	t_d	—	0.03	0.25	μs	
Rise Time		t_r	—	0.9	3.0	μs	
Storage Time		t_s	—	10	25	μs	
Fall Time		t_f	—	3.0	10	μs	
Inductive Load, Clamped							
Storage Time	$(I_{CM} = 100 \text{ A},$ $V_{CEM} = 250 \text{ V}, R_{BE} = 10 \Omega,$ $I_{B1} = 3.3 \text{ A})$	$T_J = 100^\circ\text{C}$	t_{sv}	—	15	50	μs
Crossover Time			t_c	—	4.0	15	μs
Storage Time		$T_J = 25^\circ\text{C}$	t_{sv}	—	10	25	μs
Crossover Time			t_c	—	2.7	10	μs
C-E DIODE CHARACTERISTICS							
Power Dissipation ($I_B = 0$)	P_D	—	—	250	W		
Forward Voltage (1) ($I_F = 100 \text{ A}$)	V_F	—	1.1	1.5	V		
		($I_F = 200 \text{ A}$)	—	1.4	2.0	V	
Reverse Recovery Time ($d_i/d_t = 25 \text{ A}/\mu\text{s}, I_F = 100 \text{ A}$)	t_{rr}	—	3.3	10	μs		
Forward Turn-On Time (Compliance Voltage = 250 V, $I_F = 100 \text{ A}$)	t_{on}	—	0.3	1.0	μs		
Single Cycle Surge Current (60 Hz)	I_{FSM}	—	—	500	A		

(1) Pulse Test. Pulse width of 300 μs , duty cycle $\leq 2.0\%$.

TYPICAL ELECTRICAL CHARACTERISTICS



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 5 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 6 — EMITTER-COLLECTOR DIODE FORWARD VOLTAGE



TYPICAL SWITCHING CHARACTERISTICS

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 8 — INDUCTIVE SWITCHING TIMES




FIGURE 9 — TURN-ON SWITCHING TIMES




FIGURE 10 — TURN-OFF SWITCHING TIMES




TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CE0(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>20 Ω</p> <p>5 V</p> <p>PW Varied to Attain I_C = 250 mA</p>	<p>DRIVER SCHEMATIC</p> <p>For inductive loads pulse width is adjusted to obtain specified I_C</p>	<p>RESISTIVE SWITCHING</p> <p>TURN ON TIME</p> <p>IB1</p> <p>RL</p> <p>TURN-OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit</p>
CIRCUIT VALUES	<p>L_{coil} = 10 mH V_{CC} = 10 V</p> <p>R_{coil} = 0.7 Ω</p> <p>V_{clamp} = V_{CE0(sus)}</p>	<p>L_{coil} = 5.0 μH</p> <p>V_{CC} = 20 V</p>	<p>V_{CC} = 250 V</p> <p>R_L = 2.5 Ω</p> <p>Pulse Width = 25 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> <p>t₁ = $\frac{L_{coil} (I_{CM})}{V_{CC}}$</p> <p>t₂ = $\frac{L_{coil} (I_{CM})}{V_{clamp}}$</p> <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>


*Adjust — V such that V_{BE(off)} = 5 V except as required for RBSOA (Figure 14).

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and motor controls, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}
- t_{RV} = Voltage Rise Time, 10—90% V_{CEM}
- t_{fi} = Current Fall Time, 90—10% I_{CM}
- t_{ti} = Current Tail, 10—2% I_{CM}
- t_C = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the inductive switching waveform




is shown in Figure 7 to aid on the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$PSWT = 1/2 V_{CC} I_C (t_c) f$$

In general, t_{RV} + t_{fi} ≈ t_C. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_C and t_{SV}) which are guaranteed at 100°C.



The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

FIGURE 13 — MAXIMUM RATED FORWARD BIAS, SAFE OPERATING AREA (FBSOA)




FIGURE 14 — MAXIMUM RATED REVERSE-BIAS, SAFE OPERATING AREA (RBSOA)





FIGURE 15 — POWER DERATING



SAFE OPERATING AREA INFORMATION
FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C — V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_J(\text{pk})$ may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in Figure 13 adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figure 16 depicts the Type I OLSOA rating for the MJ10100. Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known,

(continued on back page)

1.3

OVERLOAD CHARACTERISTICS

FIGURE 16 — OVERLOAD SAFE OPERATING AREA TYPE I (OLSOA)




FIGURE 17 — OVERLOAD SAFE OPERATING AREA TYPE II (OLSOA)




FIGURE 18 — OVERLOAD SOA TEST CIRCUIT TYPE I

Notes:

- $V_{CE} = V_{CC} + V_{BE}$
- Adjust pulsed current source for desired I_C , t_p





FIGURE 19 — OVERLOAD SOA TEST CIRCUIT TYPE II

Notes:

- Rep Rate ≤ 10 Hz
- Adjust R1 for desired I_B
- Pulse delay time at the generator determines pulse width at the device under test



SAFE OPERATING AREA INFORMATION (continued)

TYPE I OLSOA (continued)

Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.

This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus determined by the circuit parameters. Type II OLSOA, as

shown in Figure 17, is measured in the circuit shown in Figure 19, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NONREPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for the MJ10100 is 100 occurrences. Another factor is the form of turn-off bias. For the MJ10100, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from $I_{B2} = 0$ (soft) to $V_{BE(off)} = 5$ V (stiff).

OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.

MJ10101 MJ10102





1.3

Designer's Data Sheet

50 KVA HIGH SPEED SWITCHMODE TRANSISTOR 100-Ampere Operating Current

The MJ10101 Darlington transistor is designed for industrial service under practical operating environments requiring fast switching speed for highly efficient systems operating at high frequency such as inverters, PWM controllers and other high frequency systems operating from 230 V lines.



*Emitter-Collector Diode is a fast recovery, high power diode.

MAXIMUM RATINGS

Mechanical Ratings			
Rating	Value	Unit	
Mounting Torque (To heat sink with 10-32 Screw) (Note 1)	20	in.-lb	
Lead Torque (Lead to bus with 1/4-20 Screw) (Note 2)	20	in.-lb	
Per Unit Weight	120	grams	


THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.25	$^{\circ}\text{C}/\text{W}$
Mica Insulators available as separate items. 0.003" thick. Motorola Part Number B12387B001. 0.006" thick. Motorola Part Number B12387B002.		
Notes:		
1. A Belleville washer of 0.472" O.D., 0.205" I.D., 0.024" thick and 150 pounds flat is recommended such as P/N AM125206 available from National Disc Spring Div., 385 Hillside Ave., Hillside N.J. 07205.		
2. The lead torque should be limited to 20 in.-lb, unsupported to prevent rotation of the terminal in the package. The torque may be increased to 50 in.-lb if support is used to prevent rotation. The maximum penetration of the screw should be limited to 0.75".		

100 AMPERE NPN SILICON POWER DARLINGTON TRANSISTOR 350 and 450 VOLTS 500 WATTS

Designer's Data for "Worst-Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristics boundaries—are given to facilitate "worst-case" design.



- NOTES:
- DIMENSION A AND B ARE DATUMS.
 - T IS SEATING PLANE.
 - POSITIONAL TOLERANCE FOR MOUNTING HOLES:
 $\varnothing \pm 0.36 (0.014) \text{ (M)} \text{ T A (M) B (M)}$
 - DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	53.09	53.84	2.090	2.120
B	55.37	56.39	2.180	2.220
C	—	26.67	—	1.050
D	6.10	6.60	0.240	0.260
E	6.60	7.11	0.260	0.280
F	0.71	0.81	0.028	0.032
G	43.31 BSC	—	1.705 BSC	—
H	12.57	12.82	0.495	0.505
J	1.52	1.62	0.060	0.064
K	9.50	9.75	0.374	0.384
L	10.21	10.46	0.402	0.412
M	18.92	19.18	0.745	0.755
N	23.67	23.93	0.932	0.942
P	5.08	5.21	0.200	0.205
Q	3.53	3.78	0.139	0.149
R	6.76	7.26	0.266	0.286
S	14.73	15.24	0.580	0.600
V	5.33	5.84	0.210	0.230
W	6.40	6.65	0.252	0.262
X	7.37	7.87	0.290	0.310

CASE 346-01

MAXIMUM RATINGS (Continued)

Electrical Ratings				
Rating	Symbol	Value	Unit	
Collector-Emitter Voltage MJ10101 MJ10102	V _{CEO}	450 350	Vdc	
Collector-Emitter Voltage (R _{BE} = 10 Ohms)	V _{CER}	500	Vdc	
Collector-Base Voltage	V _{CB}	500	Vdc	
Emitter-Base Voltage	V _{EB}	8.0	Vdc	
Collector Current — Operating, T _C = 87.5°C — Continuous, T _C = 25°C — Peak Repetitive, T _C = 25°C — Peak Nonrepetitive, T _C = 25°C	I _C	100 150 300 500	A	
Base Current — Continuous — Peak Nonrepetitive	I _B	50 100	A	
Total Device Dissipation @ T _C = 25°C Derate above 25°C For 1-minute overload	P _D	500 4.0 667	Watts W/°C Watts	
Operating Junction and Storage Temperature Range For 1-minute overload	T _J , T _{stg}	-55 to +150 -55 to +200	°C	

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) (I _C = 250 mAdc, I _B = 0)	MJ10101 MJ10102 V _{CEO(sus)}	450 350	—	—	Vdc
Collector Cutoff Current (V _{CE} = 500 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 500 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEV}	— —	— —	2.0 10	mAdc
Emitter Cutoff Current (V _{EB} = 4.0 Vdc, I _C = 0)	I _{EBO}	—	—	5.0	mAdc

SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	See Figure 13
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	See Figure 14
Overload SOA	OLSOA	See Figures 16 and 17

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 100 Adc, V _{CE} = 5.0 Vdc) (I _C = 100 A, V _{CE} = 10 V)	h _{FE}	50 60	— —	— —	
Collector-Emitter Saturation Voltage (I _C = 100 Adc, I _B = 3.3 A) (I _C = 150 Adc, I _B = 12 A) (I _C = 100 Adc, I _B = 3.3 A, T _C = 100°C)	V _{CE(sat)}	— — —	— — —	2.0 3.3 2.5	Vdc
Base-Emitter Saturation Voltage (I _C = 100 Adc, I _B = 3.3 Adc) (I _C = 100 Adc, I _B = 3.3 Adc, T _C = 100°C)	V _{BE(sat)}	— —	— —	3.0 3.0	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	—	—	4000	pF
---	-----------------	---	---	------	----

(1) Pulse Test. Pulse width of 300 μs, duty cycle ≤ 2.0%.

ELECTRICAL CHARACTERISTICS (Continued) ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit		
SWITCHING CHARACTERISTICS							
Resistive Load							
Delay Time	$(V_{CC} = 250\text{ Vdc}, I_C = 100\text{ A}, I_{B1} = 3.3\text{ A}, V_{BE(off)} = 5.0\text{ V}, t_D = 50\text{ }\mu\text{s}, \text{Duty Cycle} \leq 2.0\%)$	t_d	—	0.03	0.25	μs	
Rise Time		t_r	—	0.9	3.0	μs	
Storage Time		t_s	—	1.5	3.75	μs	
Fall Time		t_f	—	0.4	1.25	μs	
Inductive Load, Clamped							
Storage Time	$(I_{CM} = 100\text{ A}, V_{BE(off)} = 5.0\text{ V}, V_{CEM} = 250\text{ V}, I_{B1} = 3.3\text{ A})$	$T_J = 100^\circ\text{C}$	t_{sv}	—	2.5	7.5	μs
Crossover Time			t_c	—	0.8	3.0	μs
Storage Time		$T_J = 25^\circ\text{C}$	t_{sv}	—	1.5	3.75	μs
Crossover Time			t_c	—	0.5	1.5	μs
C-E DIODE CHARACTERISTICS							
Power Dissipation ($I_B = 0$)	P_D	—	—	250	W		
Forward Voltage (1) ($I_F = 100\text{ A}$)	V_F	—	1.7	5.0	V		
Reverse Recovery Current	$(I_F = 100\text{ A}, di/dt = 100\text{ A}/\mu\text{s})$	$I_{RM(rec)}$	—	20	50	A	
Reverse Recovery Time		t_{rr}	—	0.4	1.0	μs	
Forward Turn-On Time (Compliance Voltage = 250 V, $I_F = 100\text{ A}$)	t_{on}	—	0.1	0.5	μs		
Single Cycle Surge Current (60 Hz)	I_{FSM}	—	—	500	A		

(1) Pulse Test. Pulse width of 300 μs , duty cycle $\leq 2.0\%$.

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — COLLECTOR SATURATION REGION



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 5 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 6 — EMITTER-COLLECTOR DIODE FORWARD VOLTAGE



TYPICAL SWITCHING CHARACTERISTICS

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 8 — INDUCTIVE SWITCHING TIMES




FIGURE 9 — TURN-ON SWITCHING TIMES











FIGURE 10 — TURN-OFF SWITCHING TIMES



1.3

TABLE 1 — RBSOA AND INDUCTIVE SWITCHING DRIVER SCHEMATIC

<p>INPUT CONDITIONS</p>  <p>PW Varied to Attain $I_C = 250 \text{ mA}$</p>	<p>RBSOA AND INDUCTIVE SWITCHING DRIVER SCHEMATIC</p> 	<p>RESISTIVE SWITCHING</p>  <p>TURN ON TIME</p> <p>I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN-OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit</p> <p>$V_{CC} = 250 \text{ V}$ $R_L = 2.5 \Omega$ Pulse Width = 25 μs</p>
<p>CIRCUIT VALUES</p> <p>$L_{coil} = 10 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CEO(sus)}$</p>	<p>INDUCTIVE TEST CIRCUIT</p>  <p>OUTPUT WAVEFORMS</p>  <p>t_1 Adjusted to Obtain I_C</p> <p>$t_1 \approx L_{coil} / I_{CM}$ $t_1 \approx V_{CC} / V_{CEM}$ $t_1 \approx L_{coil} / V_{clamp}$</p> <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

*Adjust - V such that $V_{BE(off)} = 5 \text{ V}$ except as required for RBSOA (Figure 14).

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and motor controls, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}
- t_{rv} = Voltage Rise Time, 10—90% V_{CEM}
- t_{fi} = Current Fall Time, 90—10% I_{CM}
- t_{ti} = Current Tail, 10—2% I_{CM}
- t_c = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the inductive switching waveform

is shown in Figure 7 to aid on the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C t_c f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

FIGURE 11 — PEAK REVERSE BASE CURRENT





FIGURE 12 — REVERSE RECOVERY WAVEFORM



The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

FIGURE 13 — MAXIMUM RATED FORWARD BIAS, SAFE OPERATING AREA




FIGURE 14 — MAXIMUM REVERSE-BIAS SAFE OPERATING AREA (RBSOA)





FIGURE 15 — POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_{J(pk)}$ may be calculated from the data in Figure 20. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in Figure 13 adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figure 16 depicts the Type I OLSOA rating for the MJ10101. Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known,

(continued on back page)

1.3

OVERLOAD CHARACTERISTICS

FIGURE 16 — OVERLOAD SAFE OPERATING AREA TYPE I (OLSOA)




FIGURE 17 — OVERLOAD SAFE OPERATING AREA TYPE II (OLSOA)




FIGURE 18 — OVERLOAD SOA TEST CIRCUIT TYPE I

Notes:

- $V_{CE} = V_{CC} + V_{BE}$
- Adjust pulsed current source for desired I_C , t_p





FIGURE 19 — OVERLOAD SOA TEST CIRCUIT TYPE II

Notes:

- Rep Rate ≤ 10 Hz
- Adjust R1 for desired I_B
- Pulse delay time at the generator determines pulse width at the device under test



SAFE OPERATING AREA INFORMATION (continued)

TYPE I OLSOA (continued)

Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.


This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus determined by the circuit parameters. Type II OLSOA, as

shown in Figure 17, is measured in the circuit shown in Figure 19, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NONREPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for the MJ10101 is 100 occurrences. Another factor is the form of turn-off bias. For the MJ10101, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from $I_{B2} = 0$ (soft) to $V_{BE(off)} = 5 V$ (stiff).

OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.

FIGURE 20 — THERMAL RESPONSE





1.3

Designer's Data Sheet

**50 KVA SWITCHMODE TRANSISTOR
200-Ampere Operating Current**

The MJ10200 Darlingtion transistor is designed for industrial service under practical operating environments found in switching high power inductive loads off 120-Volt lines.



*Emitter-Collector Diode is a high power diode.

MAXIMUM RATINGS

Mechanical Ratings

Rating	Value	Unit
Mounting Torque (To heat sink with 10-32 Screw) (Note 1)	20	in.-lb
Lead Torque (Lead to bus with 1/4-20 Screw) (Note 2)	20	in.-lb
Per Unit Weight	120	grams

THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.25	$^{\circ}C/W$
---	------	---------------

Mica Insulators available as separate items.
0.003" thick. Motorola Part Number 14ASB12387B001.
0.006" thick. Motorola Part Number 14ASB12387B002.


Notes:

- A Belleville washer of 0.472" O.D., 0.205" I.D., 0.024" thick and 150 pounds flat is recommended.
- The lead torque should be limited to 20 in.-lb, unsupported to prevent rotation of the terminal in the package. The torque may be increased to 50 in.-lb if support is used to prevent rotation. The maximum penetration of the screw should be limited to 0.75".

**200 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTOR
250 VOLTS
500 WATTS**

**Designer's Data for
"Worst-Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristics boundaries—are given to facilitate "worst-case" design.



- NOTES:**
- DIMENSION A AND B ARE DATUMS.
 - [T] IS SEATING PLANE.
 - POSITIONAL TOLERANCE FOR MOUNTING HOLES:
 $\pm \begin{matrix} \text{M} \\ \text{H} \end{matrix} \begin{matrix} \text{0.38} \\ \text{(0.014)} \end{matrix} \begin{matrix} \text{M} \\ \text{M} \end{matrix} \begin{matrix} \text{T} \\ \text{A} \end{matrix} \begin{matrix} \text{M} \\ \text{M} \end{matrix} \begin{matrix} \text{B} \\ \text{M} \end{matrix}$

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	53.09	53.84	2.090	2.120
B	55.37	56.39	2.180	2.220
C	—	26.67	—	1.050
D	6.10	6.60	0.240	0.260
E	6.60	7.11	0.260	0.280
F	0.71	0.81	0.028	0.032
G	43.31	BSC	1.705	BSC
H	12.57	12.82	0.495	0.505
J	1.52	1.62	0.060	0.064
K	9.50	9.75	0.374	0.384
L	10.21	10.46	0.402	0.412
M	18.92	19.18	0.745	0.755
N	23.67	23.93	0.932	0.942
P	5.08	5.21	0.200	0.205
Q	3.53	3.78	0.139	0.149
R	5.76	7.26	0.226	0.286
S	14.73	15.24	0.580	0.600
V	5.33	5.84	0.210	0.230
W	6.40	6.65	0.252	0.262
X	7.37	7.87	0.290	0.310

CASE 346-01

MAXIMUM RATINGS (Continued)

Electrical Ratings				
Rating	Symbol	Value	Unit	
Collector-Emitter Voltage	V_{CE0}	250	Vdc	
Collector-Emitter Voltage ($R_{BE} = 10$ Ohms)	V_{CER}	300	Vdc	
Collector-Base Voltage	V_{CB}	300	Vdc	
Emitter-Base Voltage	V_{EB}	8.0	Vdc	
Collector Current — Operating, $T_C = 50^\circ\text{C}$ — Continuous, $T_C = 25^\circ\text{C}$ — Peak Repetitive, $T_C = 25^\circ\text{C}$ — Peak Nonrepetitive, $T_C = 25^\circ\text{C}$	I_C	200 300 600 1000	A	
Base Current — Continuous — Peak Nonrepetitive	I_B	50 100	A	
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C For 1-minute overload	P_D	500 4.0 667	Watts W/ $^\circ\text{C}$ Watts	
Operating Junction and Storage Temperature Range For 1-minute overload	T_J, T_{stg}	-55 to +150 -55 to 200	$^\circ\text{C}$	

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ($I_C = 250$ mAdc, $I_B = 0$)	$V_{CE0(sus)}$	250	—	—	Vdc
Collector Cutoff Current ($V_{CE} = 300$ Vdc, $V_{BE(off)} = 1.5$ Vdc) ($V_{CE} = 300$ Vdc, $V_{BE(off)} = 1.5$ Vdc, $T_C = 150^\circ\text{C}$)	I_{CEV}	—	—	2.0 10	mAdc
Collector Cutoff Current ($V_{CE} = 300$ Vdc, $R_{BE} = 10$ Ω , $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	10	mAdc
Emitter Cutoff Current ($V_{EB} = 4.0$ Vdc, $I_C = 0$)	I_{EBO}	—	—	650	mAdc

SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	See Figure 13			
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	See Figure 14			
Overload SOA	OLSOA	See Figures 16 and 17			

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 200$ Adc, $V_{CE} = 5.0$ Vdc) ($I_C = 200$ A, $V_{CE} = 10$ V)	h_{FE}	75 90	— —	— —	— —
Collector-Emitter Saturation Voltage ($I_C = 200$ Adc, $I_B = 5.5$ A) ($I_C = 200$ Adc, $I_B = 5.5$ A, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— —	— —	2.0 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 200$ Adc, $I_B = 5.5$ Adc) ($I_C = 200$ Adc, $I_B = 5.5$ Adc, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	3.5 3.5	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10$ Vdc, $I_E = 0$, $f_{test} = 1.0$ kHz)	C_{ob}	—	—	4000	pF
--	----------	---	---	------	----

(1) Pulse Test. Pulse width of 300 μs , duty cycle $\leq 2.0\%$.

ELECTRICAL CHARACTERISTICS (Continued) ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
SWITCHING CHARACTERISTICS						
Resistive Load						
Delay Time	$(V_{CC} = 150\text{ Vdc}, I_C = 200\text{ A}, I_{B1} = 5.5\text{ A}, R_{BE} = 10\ \Omega, t_p = 50\ \mu\text{s}, \text{Duty Cycle} \leq 2.0\%)$	t_d	—	0.035	μs	
Rise Time		t_r	—	1.2	μs	
Storage Time		t_s	—	6.3	μs	
Fall Time		t_f	—	2.5	μs	
Inductive Load, Clamped						
Storage Time	$(I_{CM} = 200\text{ A}, V_{CEM} = 150\text{ V}, R_{BE} = 10\ \Omega, I_{B1} = 5.5\text{ A})$	$T_J = 100^\circ\text{C}$	t_{sv}	—	9.0	μs
Crossover Time			t_c	—	3.3	μs
Storage Time	$(I_{CM} = 200\text{ A}, V_{CEM} = 150\text{ V}, R_{BE} = 10\ \Omega, I_{B1} = 5.5\text{ A})$	$T_J = 25^\circ\text{C}$	t_{sv}	—	6.5	μs
Crossover Time			t_c	—	2.3	μs
C-E DIODE CHARACTERISTICS						
Power Dissipation ($I_B = 0$)	P_D	—	—	250	W	
Forward Voltage (1) ($I_F = 200\text{ A}$)	V_F	—	1.4	2.0	V	
Reverse Recovery Time ($d_i/d_t = 25\text{ A}/\mu\text{s}, I_F = 200\text{ A}$)	t_{rr}	—	2.5	8.0	μs	
Forward Turn-On Time (Compliance Voltage = 250 V, $I_F = 100\text{ A}$)	t_{on}	—	1.0	3.5	μs	
Single Cycle Surge Current ($f = 60\text{ Hz}$)	I_{FSM}	—	—	500	A	

(1) Pulse Test. Pulse width of 300 μs , duty cycle $\leq 2.0\%$.

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — COLLECTOR SATURATION REGION



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 5 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 6 — EMITTER-COLLECTOR DIODE FORWARD VOLTAGE



TYPICAL SWITCHING CHARACTERISTICS

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 8 — TYPICAL INDUCTIVE SWITCHING TIMES




FIGURE 9 — TYPICAL TURN-ON SWITCHING TIMES





FIGURE 10 — TURN-OFF SWITCHING TIMES



1.3

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CE0(sus)}	RBSOA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
INPUT CONDITIONS	<p>20 Ω</p> <p>5 V</p> <p>PW Varied to Attain I_C = 250 mA</p>	<p>DRIVER SCHEMATIC</p> <p>For inductive loads pulse width is adjusted to obtain specified I_C</p>		<p>TURN ON TIME</p> <p>I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN-OFF TIME</p> <p>Use inductive switching circuit as the input to the resistive test circuit.</p>
CIRCUIT VALUES	<p>L_{coil} = 10 mH V_{CC} = 10 V</p> <p>R_{coil} = 0.7 Ω</p> <p>V_{clamp} = V_{CE0(sus)}</p>	<p>L_{coil} = 3.0 μH</p> <p>V_{CC} = 20 V</p>		<p>V_{CC} = 150 V</p> <p>R_L = .75 Ω</p> <p>Pulse Width = 25 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> <p>t₁ ≈ $\frac{L_{coil}(I_{CM})}{V_{CC}}$</p> <p>t₂ ≈ $\frac{L_{coil}(I_{CM})}{V_{clamp}}$</p> <p>Test Equipment Scope - Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>	

*Adjust - V such that V_{BE(off)} = 5 V except as required for RBSOA (Figure 14).


SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and motor controls, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}
- t_{RV} = Voltage Rise Time, 10—90% V_{CEM}
- t_{fi} = Current Fall Time, 90—10% I_{CM}
- t_{ti} = Current Tail, 10—2% I_{CM}
- t_c = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the inductive switching waveform

FIGURE 11 - TYPICAL PEAK REVERSE BASE CURRENT



is shown in Figure 7 to aid on the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC}I_C(t_c/f)$$

In general, t_{rv} + t_{fi} ≈ t_c. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

FIGURE 12 - THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

FIGURE 13 — MAXIMUM RATED FORWARD-BIAS SAFE OPERATING AREA (FBSOA)




FIGURE 14 — MAXIMUM RATED REVERSE-BIAS SAFE OPERATING AREA (RBSOA)





FIGURE 15 — POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C — V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_{J(pk)}$ may be calculated from the data in Figure 12. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in Figure 13 adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figure 16 depicts the Type I OLSOA rating for the MJ10200. Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known,

(continued on back page)

1.3

OVERLOAD CHARACTERISTICS

FIGURE 16 — RATED OVERLOAD SAFE OPERATING AREA TYPE I (OLSOA)




FIGURE 17 — RATED OVERLOAD SAFE OPERATING AREA TYPE II (OLSOA)




FIGURE 18 — OVERLOAD SOA TEST CIRCUIT TYPE I

Notes:

- $V_{CE} = V_{CC} + V_{BE}$
- Adjust pulsed current source for desired I_C , t_p





FIGURE 19 — OVERLOAD SOA TEST CIRCUIT TYPE II

Notes:

- Rep Rate ≤ 10 Hz
- Adjust R1 for desired I_B
- Pulse delay time at the generator determines pulse width at the device under test



SAFE OPERATING AREA INFORMATION (continued)

TYPE I OLSOA (continued)

Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.

This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus determined by the circuit parameters. Type II OLSOA, as

shown in Figure 17, is measured in the circuit shown in Figure 19, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NONREPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for the MJ10200 is 100 occurrences. Another factor is the form of turn-off bias. For the MJ10200, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from $I_{B2} = 0$ (soft) to $V_{BE(off)} = 5$ V (stiff).

OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.

MJ10201 MJ10202





1.3

Designer's Data Sheet

50 KVA HIGH SPEED SWITCHMODE TRANSISTOR 200-Ampere Operating Current

The MJ10201 Darlington transistor is designed for industrial service under practical operating environments requiring fast switching speed for highly efficient systems operating at high frequency such as inverters, PWM controllers and other high frequency system operating from 120 V lines or batteries.




*Emitter-Collector Diode is a fast recovery, high power diode.

200 AMPERE NPN SILICON POWER DARLINGTON TRANSISTOR 200 and 250 VOLTS 500 WATTS

Designer's Data for "Worst-Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data—representing device characteristics boundaries—are given to facilitate "worst-case" design.



STYLE 1:
PIN 1. BASE
2. EMITTER
3. EMITTER
4. COLLECTOR
5. COLLECTOR

- NOTES:
- DIMENSION A AND B ARE DATUMS.
 - \square IS SEATING PLANE.
 - POSITIONAL TOLERANCE FOR MOUNTING HOLES:
 $\pm 0.36 (0.014) \text{ T A } \text{B}$
 - DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

MAXIMUM RATINGS

Mechanical Ratings		
Rating	Value	Unit
Mounting Torque (To heat sink with 10-32 Screw) (Note 1)	20	in.-lb
Lead Torque (Lead to bus with 1/4-20 Screw) (Note 2)	20	in.-lb
Per Unit Weight	120	grams

THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case, $R_{\theta JC}$	0.25	$^{\circ}\text{C}/\text{W}$
---	------	-----------------------------

Mica Insulators available as separate items.
0.003" thick. Motorola Part Number B12387B001.
0.006" thick. Motorola Part Number B12387B002.

Notes:

- A Belleville washer of 0.472" O.D., 0.205" I.D., 0.024" thick and 150 pounds flat is recommended such as P/N AM125206 available from National Disc Spring Div., 385 Hillside Ave., Hillside N.J. 07205.
- The lead torque should be limited to 20 in.-lb, unsupported to prevent rotation of the terminal in the package. The torque may be increased to 50 in.-lb if support is used to prevent rotation. The maximum penetration of the screw should be limited to 0.75".

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	53.09	53.84	2.090	2.120
B	55.37	56.39	2.180	2.220
C	—	26.67	—	1.060
D	6.10	6.60	0.240	0.260
E	6.60	7.11	0.260	0.280
F	0.71	0.81	0.028	0.032
G	43.31	BSC	1.705	BSC
H	12.57	12.82	0.495	0.505
J	1.62	1.62	0.060	0.064
K	9.50	9.75	0.374	0.384
L	10.21	10.46	0.402	0.412
M	18.32	19.18	0.745	0.755
N	23.67	23.93	0.932	0.942
P	5.08	5.21	0.200	0.205
Q	3.53	3.78	0.139	0.149
R	6.76	7.26	0.266	0.286
S	14.73	15.24	0.580	0.600
V	5.33	5.84	0.210	0.230
W	6.40	6.65	0.252	0.262
X	7.37	7.87	0.290	0.310

CASE 346-01

MAXIMUM RATINGS (Continued)

Electrical Ratings				
Rating	Symbol	Value	Unit	
Collector-Emitter Voltage MJ10201 MJ10202	V _{CEO}	250 200	Vdc	
Collector-Emitter Voltage (R _{BE} = 10 Ohms)	V _{CER}	300	Vdc	
Collector-Base Voltage	V _{CB}	300	Vdc	
Emitter-Base Voltage	V _{EB}	8.0	Vdc	
Collector Current — Operating, T _C = 50°C — Continuous, T _C = 25°C — Peak Repetitive, T _C = 25°C — Peak Nonrepetitive, T _C = 25°C	I _C	200 300 600 1000	A	
Base Current — Continuous — Peak Nonrepetitive	I _B	50 100	A	
Total Device Dissipation @ T _C = 25°C Derate above 25°C For 1-minute overload	P _D	500 4.0 667	Watts W/°C Watts	
Operating Junction and Storage Temperature Range For 1-minute overload	T _J , T _{stg}	-55 to +150 -55 to +200	°C	

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) (I _C = 250 mAdc, I _B = 0)	MJ10201 MJ10202 V _{CEO(sus)}	250 200	—	—	Vdc
Collector Cutoff Current (V _{CE} = 500 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CE} = 500 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEV}	—	—	2.0 10	mAdc
Emitter Cutoff Current (V _{EB} = 4.0 Vdc, I _C = 0)	I _{EBO}	—	—	5.0	mAdc

SAFE OPERATING AREA

Second Breakdown Collector Current with Base Forward-Biased	FBSOA	See Figure 13			
Clamped Inductive SOA with Base Reverse-Biased	RBSOA	See Figure 14			
Overload SOA	OLSOA	See Figures 16 and 17			

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 200 Adc, V _{CE} = 5.0 Vdc) (I _C = 200 A, V _{CE} = 10 V)	h _{FE}	75 90	— —	— —	
Collector-Emitter Saturation Voltage (I _C = 200 Adc, I _B = 5.5 A) (I _C = 200 Adc, I _B = 5.5 A, T _C = 100°C)	V _{CE(sat)}	— —	— —	2.0 2.5	Vdc
Base-Emitter Saturation Voltage (I _C = 200 Adc, I _B = 5.5 Adc) (I _C = 200 Adc, I _B = 5.5 Adc, T _C = 100°C)	V _{BE(sat)}	— —	— —	3.5 3.5	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	—	—	4000	pF
---	-----------------	---	---	------	----

(1) Pulse Test. Pulse width of 300 μs, duty cycle ≤2.0%.

ELECTRICAL CHARACTERISTICS (Continued) ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
SWITCHING CHARACTERISTICS					
Resistive Load					
Delay Time	$(V_{CC} = 150\text{ Vdc}, I_C = 200\text{ A}, I_{B1} = 5.5\text{ A}, t_p = 50\ \mu\text{s}, V_{BE(\text{off})} = 5.0\text{ V}, \text{Duty Cycle} \leq 2.0\%)$	t_d	—	0.035	0.25 μs
Rise Time		t_r	—	1.2	4.0 μs
Storage Time		t_s	—	1.4	4.0 μs
Fall Time		t_f	—	0.25	1.0 μs
Inductive Load, Clamped					
Storage Time	$(I_{CM} = 200\text{ A}, V_{CEM} = 150\text{ V}, I_{B1} = 5.5\text{ A}, I_{B2} = 5.5\text{ A})$	$T_J = 100^\circ\text{C}$	t_{sv}	—	2.8, 8.0 μs
Crossover Time		$T_J = 25^\circ\text{C}$	t_c	—	1.4, 4.0 μs
Storage Time	$(I_{CM} = 200\text{ A}, V_{CEM} = 150\text{ V}, I_{B1} = 5.5\text{ A}, I_{B2} = 5.5\text{ A})$	$T_J = 100^\circ\text{C}$	t_{sv}	—	2.2, 6.5 μs
Crossover Time		$T_J = 25^\circ\text{C}$	t_c	—	1.0, 3.0 μs
C-E DIODE CHARACTERISTICS					
Power Dissipation ($I_B = 0$)	P_D	—	—	250	W
Forward Voltage (1) ($I_F = 200\text{ A}$)	V_F	—	2.5	5.0	V
Reverse Recovery Time ($d_i/d_t = 25\text{ A}/\mu\text{s}, I_F = 200\text{ A}$)	t_{rr}	—	0.4	1.0	μs
Forward Turn-On Time (Compliance Voltage = 200 V, $I_F = 100\text{ A}$)	t_{on}	—	0.4	1.0	μs
Single Cycle Surge Current ($f = 60\text{ Hz}$)	I_{FSM}	—	—	500	A
Reverse Recovery Current ($I_F = 200\text{ A}, d_i/d_t = 200\text{ A}/\mu\text{s}$)	$I_{RM(\text{REC})}$	—	50	100	A

(1) Pulse Test. Pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2.0\%$.

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — DC CURRENT GAIN




FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — COLLECTOR SATURATION REGION



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 5 — BASE-EMITTER SATURATION VOLTAGE





FIGURE 6 — EMITTER-COLLECTOR DIODE FORWARD VOLTAGE



TYPICAL SWITCHING CHARACTERISTICS

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 8 — INDUCTIVE SWITCHING TIMES




FIGURE 9 — TYPICAL TURN-ON SWITCHING TIMES





FIGURE 10 — TURN-OFF SWITCHING TIMES



1.3

TABLE 1 — RBSOA AND INDUCTIVE SWITCHING DRIVER SCHEMATIC

<p>INPUT CONDITIONS</p>	<p>V_{CEO}(sus)</p>	<p>RBSOA AND INDUCTIVE SWITCHING DRIVER SCHEMATIC</p> <p>For inductive loads pulse width is adjusted to obtain specified I_C</p>	<p>RESISTIVE SWITCHING</p> <p>TURN ON TIME</p> <p>TURN-OFF TIME</p> <p>I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>Use inductive switching circuit as the input to the resistive test circuit</p>
<p>CIRCUIT VALUES</p> <p>$L_{coil} = 10 \text{ mH}$ $V_{CC} = 10 \text{ V}$ $R_{coil} = 0.7 \Omega$ $V_{clamp} = V_{CEO}(sus)$</p>	<p>$L_{coil} = 3.0 \mu\text{H}$ $V_{CC} = 20 \text{ V}$</p>	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions</p>	<p>$V_{CC} = 150 \text{ V}$ $R_L = 0.75 \Omega$ Pulse Width = 25 μs</p>
<p>TEST CIRCUITS</p>	<p>OUTPUT WAVEFORMS</p> <p>t_1 Adjusted to Obtain I_C</p> <p>$t_1 = \frac{L_{coil}(I_{CM})}{V_{CC}}$</p> <p>$t_1 = \frac{L_{coil}(I_{CM})}{V_{clamp}}$</p> <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>	

*Adjust -V such that $V_{BE(off)} = 5 \text{ V}$ except as required for RBSOA (Figure 14).

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and motor controls, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}
- t_{RV} = Voltage Rise Time, 10—90% V_{CEM}
- t_{fi} = Current Fall Time, 90—10% I_{CM}
- t_{ti} = Current Tail, 10—2% I_{CM}
- t_c = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the inductive switching waveform

is shown in Figure 7 to aid on the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-22A:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{RV} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{SV}) which are guaranteed at 100°C.

FIGURE 11 — PEAK REVERSE BASE CURRENT





FIGURE 12 — REVERSE RECOVERY WAVEFORM



The Safe Operating Area figures shown in Figures 13 and 14 are specified for these devices under the test conditions shown.

FIGURE 13 — MAXIMUM RATED FORWARD-BIAS SAFE OPERATING AREA (FBSOA)




FIGURE 14 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA (RBSOA)





FIGURE 15 — POWER DERATING



SAFE OPERATING AREA INFORMATION
FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 13 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_{J(pk)}$ may be calculated from the data in Figure 20. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse-Bias Safe Operating Area and represents the voltage-current condition allowable during reverse-biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives the RBSOA characteristics.

OVERLOAD SAFE OPERATING AREA

The forward-bias safe operating area (FBSOA) specification given in Figure 13 adequately describes transistor capability for normal repetitive operation. When short circuit or fault conditions occur, these transistor specifications are not always adequate. A specification called overload safe operating area (OLSOA) has been developed to describe the transistor's ability to survive under fault conditions. OLSOA is specified under two types of conditions.

TYPE I OLSOA

Type I OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known. Figure 16 depicts the Type I OLSOA rating for the devices. Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known,

(continued on back page)

1.3

OVERLOAD CHARACTERISTICS

FIGURE 16 — RATED OVERLOAD SAFE OPERATING AREA TYPE I (OLSOA)




FIGURE 17 — RATED OVERLOAD SAFE OPERATING AREA TYPE II (OLSOA)




FIGURE 18 — OVERLOAD SOA TEST CIRCUIT TYPE I

Notes:

- $V_{CE} = V_{CC} + V_{BE}$
- Adjust pulsed current source for desired I_C , t_p





FIGURE 19 — OVERLOAD SOA TEST CIRCUIT TYPE II

Notes:

- Rep Rate ≤ 10 Hz
- Adjust R1 for desired I_B
- Pulse delay time at the generator determines pulse width at the device under test



SAFE OPERATING AREA INFORMATION (continued)

TYPE I OLSOA (continued)

Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

Type I OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

TYPE II OLSOA

Type II OLSOA applies when maximum collector current is not limited by circuit design, but is limited only by the gain of the transistor. Therefore, collector current does not appear on the Type II OLSOA curve. This curve defines a safe region of operation from the information that is usually available to the designer.


This information is normally base drive, bus voltage and time. In terms of the OLSOA curve, bus voltage is assumed to be worst-case collector-emitter voltage, and time is defined to be the same pulse width that was described for Type I OLSOA. Using these variables, maximum collector-emitter voltage versus base drive is plotted for several values of pulse width. A safe region of operation is thus determined by the circuit parameters. Type II OLSOA, as

shown in Figure 17, is measured in the circuit shown in Figure 19, and measurement is made as follows: Base current is applied while the collector is open, allowing a highly overdriven saturated condition. Next, a stiff voltage source is applied to the collector. The rising voltage at the collector of the transistor triggers a delay function. At the end of this delay, base drive is removed. The delay time is the variable on the Type II OLSOA curve. The storage time of the transistor is thereby factored into the rating.

There are several additional aspects to be considered regarding OLSOA. The first consideration is that OLSOA is strictly a NONREPETITIVE rating. It is intended to describe the survivability of the transistor during an accidental overload and is not intended to describe a stress level which can be sustained indefinitely. The number of nonrepetitive faults for which OLSOA is defined for the devices are 100 occurrences. Another factor is the form of turn-off bias. For the devices, turn-off bias has relatively little effect on its OLSOA capability. This observation is valid from $I_{B2} = 0$ (soft) to $V_{BE(off)} = 5\text{ V}$ (stiff).

OLSOA is subject to the same derating with temperature as normal FBSOA. The second breakdown derating curve is applied to the allowable current at any given voltage, using the same procedure that is followed with pulsed FBSOA.

FIGURE 20 — THERMAL RESPONSE



PNP
**MJ11011, MJ11013,
 MJ11015**



NPN
**MJ11012, MJ11014,
 MJ11016**

1.3

**HIGH-CURRENT COMPLEMENTARY
 SILICON TRANSISTORS**

... for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain – $h_{FE} = 1000$ (Min) @ $I_C = 20$ Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistor
- Junction Temperature to +200°C

**30 AMPERE
 DARLINGTON
 POWER TRANSISTORS
 COMPLEMENTARY SILICON**

**60-120 VOLTS
 200 WATTS**

MAXIMUM RATINGS

Rating	Symbol	MJ11011 MJ11012	MJ11013 MJ11014	MJ11015 MJ11016	Unit
Collector-Emitter Voltage	V_{CEO}	60	90	120	Vdc
Collector-Base Voltage	V_{CB}	60	90	120	Vdc
Emitter-Base Voltage	V_{EB}	5			Vdc
Collector Current	I_C	30			Adc
Base Current	I_B	1			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C @ $T_C = 100^\circ\text{C}$	P_D	200 1.15			Watts W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +200			°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.87	°C/W
Maximum Lead Temperature for Soldering Purposes for ≤ 10 Seconds.	T_L	275	°C





FIGURE 1 – DARLINGTON CIRCUIT SCHEMATIC



STYLE 1
 PIN 1. BASE
 CASE 2. EMITTER
 CASE 3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE1-04

NOTES:
 1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

MJ11011, MJ11013, MJ11015PNP/MJ11012, MJ11014, MJ11016NPN

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage(1) (I _C = 100 mA, I _B = 0)	BV _{CEO}	60 90 120	—	V _{dc}
Collector-Emitter Leakage Current (V _{CE} = 60 Vdc, R _{BE} = 1 k ohm) (V _{CE} = 90 Vdc, R _{BE} = 1 k ohm) (V _{CE} = 120 Vdc, R _{BE} = 1 k ohm) (V _{CE} = 60 Vdc, R _{BE} = 1 k ohm, T _C = 150°C) (V _{CE} = 90 Vdc, R _{BE} = 1 k ohm, T _C = 150°C) (V _{CE} = 120 Vdc, R _{BE} = 1 k ohm, T _C = 150°C)	I _{CER}	— — — — — —	1 1 1 5 5 5	mA _{dc}
Emitter Cutoff Current (V _{BE} = 5 Vdc, I _C = 0)	I _{EBO}	—	5	mA _{dc}
Collector-Emitter Leakage Current (V _{CE} = 50 Vdc, I _B = 0)	I _{CEO}	—	1	mA _{dc}
ON CHARACTERISTICS(1)				
DC Current Gain (I _C = 20 A, V _{CE} = 5 Vdc) (I _C = 30 A, V _{CE} = 5 Vdc)	h _{FE}	1000 200	—	—
Collector-Emitter Saturation Voltage (I _C = 20 A, I _B = 200 mA) (I _C = 30 A, I _B = 300 mA)	V _{CE(sat)}	—	3 4	V _{dc}
Base-Emitter Saturation Voltage (I _C = 20 A, I _B = 200 mA) (I _C = 30 A, I _B = 300 mA)	V _{BE(sat)}	—	3.5 5	V _{dc}
DYNAMIC CHARACTERISTICS				
Magnitude of Common Emitter Small-Signal Short-Circuit Forward Current Transfer Ratio (I _C = 10 A, V _{CE} = 3 Vdc, f = 1 MHz)	h _{fe}	4	—	MHz

(1) Pulse Test Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%

FIGURE 2 — DC CURRENT GAIN (1)





FIGURE 4 — "ON" VOLTAGES (1)



There are two limitations on the power handling ability of a transistor: average junction temperature and secondary breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation, e.g., the transistor

FIGURE 3 — SMALL-SIGNAL CURRENT GAIN





FIGURE 5 — ACTIVE REGION DC SAFE OPERATING AREA



must not be subjected to greater dissipation than the curves indicate. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

PNP NPN
MJ11017 MJ11018
MJ11019 MJ11020
MJ11021 MJ11022



MOTOROLA

1.3


COMPLEMENTARY DARLINGTON SILICON POWER TRANSISTORS

... designed for use as general purpose amplifiers, low frequency switching and motor control applications.

- High dc Current Gain @ 10 Adc — $h_{FE} = 400$ Min (All Types)
- Collector-Emitter Sustaining Voltage
 $V_{CE(sus)} = 150$ Vdc (Min) — MJ11018, 17
 $= 200$ Vdc (Min) — MJ11020, 19
 $= 250$ Vdc (Min) — MJ11022, 21
- Low Collector-Emitter Saturation
 $V_{CE(sat)} = 1.0$ V (Typ) @ $I_C = 5.0$ A
 $= 1.8$ V (Typ) @ $I_C = 10$ A
- Monolithic Construction
- 100% SOA Tested @ $V_{CE} = 44$ V, $I_C = 4.0$ A, $t = 250$ ms.

15 AMPERE
DARLINGTON
POWER TRANSISTORS
COMPLEMENTARY SILICON

150, 200, 250 VOLTS
175 WATTS



MAXIMUM RATINGS



Rating	Symbol	MJ11018 MJ11017	MJ11020 MJ11019	MJ11022 MJ11021	Unit
Collector-Emitter Voltage	V_{CEO}	150	200	250	Vdc
Collector-Base Voltage	V_{CB}	150	200	250	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current — Continuous Peak	I_C	15 30			Adc
Base Current	I_B	0.5			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate Above 25°C	P_D	175 1.16			Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J T_{stg}	-65 to +175 -65 to +200			$^\circ\text{C}$ $^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.86	$^\circ\text{C}/\text{W}$

(1) Pulse Test: Pulse Width 5.0 ms, Duty Cycle $\leq 10\%$

FIGURE 1 — POWER DERATING



STYLE 1
 PIN 1. BASE
 2. EMITTER
 CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04

NOTES:
 1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ Unless Otherwise Noted)

Characteristics	Symbol	Min	Max	Unit
-----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ($I_C = 0.1 \text{ Adc}$, $I_B = 0$)	MJ11017, MJ11018 MJ11019, MJ11020 MJ11021, MJ11022	$V_{CE(sus)}$	150 200 250	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 75$, $I_B = 0$) ($V_{CE} = 100$, $I_B = 0$) ($V_{CE} = 125$, $I_B = 0$)	MJ11017, MJ11018 MJ11019, MJ11020 MJ11021, MJ11022	I_{CEO}	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = \text{Rated } V_{CB}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_J = 150^\circ\text{C}$)		I_{CEV}	— —	0.5 5.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	2.0	mAdc

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 10 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 15 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$)		h_{FE}	400 100	15,000 —	—
Collector-Emitter Saturation Voltage ($I_C = 10 \text{ Adc}$, $I_B = 100 \text{ mA}$) ($I_C = 15 \text{ Adc}$, $I_B = 150 \text{ mA}$)		$V_{CE(sat)}$	— —	2.0 3.4	Vdc
Base-Emitter On Voltage $I_C = 10 \text{ A}$, $V_{CE} = 5.0 \text{ Vdc}$		$V_{BE(on)}$	—	2.8	Vdc
Base-Emitter Saturation Voltage ($I_C = 15 \text{ Adc}$, $I_B = 150 \text{ mA}$)		$V_{BE(sat)}$	—	3.8	Vdc

DYNAMIC CHARACTERISTICS


Magnitude of Common Emitter Small Signal Short Circuit Forward Current Transfer Ratio ($I_C = 10 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)		$[h_{fe}]$	3.0	—	—
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$) MJ11018, MJ11020, MJ11022 MJ11017, MJ11019, MJ11021		C_{ob}	— —	400 600	pF
Small-Signal Current Gain ($I_C = 10 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)		h_{fe}	100	—	—

SWITCHING CHARACTERISTICS

Characteristics	Symbol	Typical		Unit
		NPN	PNP	
Delay Time	t_d	150	75	ns
Rise Time	t_r	1.2	0.5	μs
Storage Time	t_s	4.4	2.7	μs
Fall Time	t_f	10.0	2.5	μs

(1) Pulsed Test Pulse Width = 300 μs , Duty Cycle $\leq 2\%$

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT



For NPN test circuit reverse diode and voltage polarities.

1.3

FIGURE 3 — THERMAL RESPONSE





FIGURE 4 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA (FBSOA)




FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 4 is based on $T_{j(pk)} = 175^\circ C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{j(pk)} \leq 175^\circ C$. $T_{j(pk)}$ may be calculated from the data in Figure 3. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 5 — MAXIMUM RBSOA, REVERSE BIAS SAFE OPERATING AREA



REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 5 gives RBSOA characteristics.

FIGURE 6 — DC CURRENT GAIN





FIGURE 7 — COLLECTOR SATURATION REGION







FIGURE 8 — "ON" VOLTAGES



NPN PNP
MJ11028 MJ11029
MJ11030 MJ11031
MJ11032 MJ11033



1.3


HIGH-CURRENT COMPLEMENTARY SILICON TRANSISTORS

... for use as output devices in complementary general purpose amplifier applications.

- High DC Current Gain — $h_{FE} = 1000$ (Min) @ $I_C = 25$ Adc
 $h_{FE} = 400$ (Min) @ $I_C = 50$ Adc
- Curves to 100 A (Pulsed)
- Diode Protection to Rated I_C
- Monolithic Construction with Built-In Base-Emitter Shunt Resistor
- Junction Temperature to $+200^{\circ}\text{C}$


50 AMPERE
COMPLEMENTARY SILICON
DARLINGTON
POWER TRANSISTOR

60-120 VOLTS
300 WATTS




MAXIMUM RATINGS

Rating	Symbol	MJ11028 MJ11029	MJ11030 MJ11031	MJ11032 MJ11033	Unit
Collector-Emitter Voltage	V_{CEO}	60	90	120	Vdc
Collector-Base Voltage	V_{CB}	60	90	120	Vdc
Emitter-Base Voltage	V_{EB}	5			Vdc
Collector Current—Continuous	I_C	50			Adc
Peak	I_{CM}	100			
Base Current—Continuous	I_B	2			Adc
Total Power Dissipation @ $T_C = 25^{\circ}\text{C}$ Derate above 25°C @ $T_C = 100^{\circ}\text{C}$	P_D	300			Watts
		1.71			W/ $^{\circ}\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +200			$^{\circ}\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Maximum Lead Temperature for Soldering Purposes for ≤ 10 seconds	T_L	275	$^{\circ}\text{C}$
Thermal Resistance Junction to Case	$R_{\theta JC}$	0.584	$^{\circ}\text{C}$



STYLE 1:
 PIN 1. BASE
 2. EMITTER
 CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.90	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01
 (TO-3 Except Pin Diameter)

MJ11028, MJ11030, MJ11032 NPN/ MJ11029, MJ11031, MJ11033 PNP


1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) (I _C = 100 mA dc, I _B = 0)	BV _{CEO}	60 90 120	— — —	V _{dc}
Collector-Emitter Leakage Current (V _{CE} = 60 V dc, R _{BE} = 1 k ohm)	I _{CER}	—	2	mA dc
(V _{CE} = 90 V dc, R _{BE} = 1 k ohm)		—	2	
(V _{CE} = 120 V dc, R _{BE} = 1 k ohm)		—	2	
(V _{CE} = 60 V dc, R _{BE} = 1 k ohm, T _C = 150°C)		—	10	
(V _{CE} = 90 V dc, R _{BE} = 1 k ohm, T _C = 150°C)		—	10	
(V _{CE} = 120 V dc, R _{BE} = 1 k ohm, T _C = 150°C)		—	10	
Emitter Cutoff Current (V _{BE} = 5 V dc, I _C = 0)	I _{EBO}	—	5	mA dc
Collector-Emitter Leakage Current (V _{CE} = 50 V dc, I _B = 0)	I _{CEO}	—	2	mA dc
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 25 A dc, V _{CE} = 5 V dc) (I _C = 50 A dc, V _{CE} = 5 V dc)	h _{FE}	1 k 400	18 k —	—
Collector-Emitter Saturation Voltage (I _C = 25 A dc, I _B = 250 mA dc) (I _C = 50 A dc, I _B = 500 mA dc)	V _{CE(sat)}	—	2.5 3.5	V _{dc}
Base-Emitter Saturation Voltage (I _C = 25 A dc, I _B = 200 mA dc) (I _C = 50 A dc, I _B = 300 mA dc)	V _{BE(sat)}	—	3.0 4.5	V _{dc}

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 — DC SAFE OPERATING AREA



There are two limitations on the power-handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on T_{J(pk)} = 200°C; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — "ON" VOLTAGE





1.3

Designers Data Sheet

HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in large screen color deflection circuits.

- Collector-Emitter Voltage –
V_{CEX} = 1500 Volts
- Glassivated Base-Collector Junction
- Forward Bias Safe Operating Area @ 50 μs = 15 A, 300 V
- Switching Times with Inductive Loads –
t_f = 0.65 μs (Typ) @ I_C = 2.0 A

**2.5 AMPERE
NPN SILICON
POWER TRANSISTOR**

**1500 VOLTS
75 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	750	Vdc
Collector-Emitter Voltage	V _{CEX}	1500	Vdc
Emitter-Base Voltage	V _{EBO}	5.0	Vdc
Collector Current – Continuous	I _C	2.5	Adc
Base Current – Continuous	I _B	2.0	Adc
Emitter Current – Continuous	I _E	4.5	Adc
Total Power Dissipation @ T _C = 25°C	P _D	75	Watts
@ T _C = 100°C		30	Watts
Derate above 25°C		0.6	W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.67	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

NOTES

- DIMENSIONS Q AND V ARE DATUMS
- IS SEATING PLANE AND DATUM
- POSITIONAL TOLERANCE FOR MOUNTING HOLE Q

FOR LEADS:

□ ± 0.13 (0.005) □ □ T V □ □

□ ± 0.13 (0.005) □ □ T V □ □ □ □

4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.37	1.06	0.038	0.043
E	1.40	1.78	0.065	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	4.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165


CASE 1-05

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage ($I_C = 50 \text{ mA}, I_B = 0$)	$V_{CE(sus)}$	750	—	—	Vdc
Collector Cutoff Current ($V_{CE} = 1500 \text{ Vdc}, V_{BE} = 0$)	I_{CES}	—	—	1.0	mA
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	—	0.1	mA
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage ($I_C = 2.0 \text{ A}, I_B = 1.8 \text{ A}$)	$V_{CE(sat)}$	—	—	5.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 2.0 \text{ A}, I_B = 1.8 \text{ A}$)	$V_{BE(sat)}$	—	—	1.5	Vdc
Second Breakdown Collector Current with Base-Forward Biased	$I_{S/B}$	—	See Figure 14	—	—
DYNAMIC CHARACTERISTICS					
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 0.1 \text{ MHz}$)	C_{ob}	—	50	—	pF
Current Gain – Bandwidth Product (1) ($I_C = 0.1 \text{ A}, V_{CE} = 5.0 \text{ Vdc}, f_{test} = 1.0 \text{ MHz}$)	f_T	—	4.0	—	MHz
SWITCHING CHARACTERISTICS					
Fall Time ($I_C = 2.0 \text{ A}, I_{B1} = 1.0 \text{ A}, L_B = 12 \mu\text{H}$, See Figure 1)	t_f	—	0.65	1.0	μs

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle = 2%.

FIGURE 1 – TEST CIRCUIT



DRIVER TRANSFORMER (T1)

Motorola part number 25D68782A-05-1/4" laminate "E" iron core. Primary Inductance – 39 mH. Secondary Inductance – 22 mH, Leakage Inductance with primary shorted – 2.0 μH , Primary 260 turns #28 AWG enamel wire, Secondary 17 turns, #22 AWG enamel wire.

BASE DRIVE: The Key to Performance

By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough I_{B1} to satisfy the lowest gain output device h_{FE} at the end of scan I_{CM} . Worst case component variations and maximum high voltage loading must also be taken into account.

If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right L_B is usually done empirically, since the equivalent circuit is complex, and since there are several important variables (I_{CM} , I_{B1} , and h_{FE} at I_{CM}). One method is to plot fall time as a function of L_B , at the desired conditions, for several devices within the h_{FE} specification. A more informative method is to plot power dissipation versus I_{B1} for a range of values of L_B as shown

in Figures 4 and 5. This shows the parameter that really matters, dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low I_{B1}) is caused by saturation losses. The positive slope portion at higher I_{B1} , and low values of L_B is due to switching losses as described above. Note that for very low L_B a very narrow optimum is obtained. This occurs when $I_{B1} h_{FE} = I_{CM}$, and therefore would be acceptable only for the "typical" device with constant I_{CM} . As L_B is increased, the curves become broader and flatter above the $I_{B1} h_{FE} = I_{CM}$ point as the turn-off "tails" are brought under control. Eventually, if L_B is raised too far, the dissipation all across the curve will rise, due to poor initiation of switching rather than tailing. Plotting this type of curve family for devices of different h_{FE} , essentially moves the curves to the left or right according to the relation $I_{B1} h_{FE} = \text{constant}$. It then becomes obvious that, for a specified I_{CM} , an L_B can be chosen which will give low dissipation over a range of h_{FE} and/or I_{B1} . The only remaining decision is to pick I_{B1} high enough to accommodate the lowest h_{FE} part specified. Figure 8 gives values recommended for L_B and I_{B1} for this device over a wide range of I_{CM} . These values were chosen from a large number of curves like Figure 4 and Figure 5. Neither L_B nor I_{B1} are absolutely critical, as can be seen from the examples shown, and values of Figure 8 are provided for guidance only.

TEST CIRCUIT WAVEFORMS

FIGURE 2





FIGURE 3

**TEST CIRCUIT OPTIMIZATION**

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental importance.

Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.

FIGURE 4 – OPTIMIZING DRIVE @ $I_C = 0.75$ A




FIGURE 5 – OPTIMIZING DRIVE @ $I_C = 1.5$ A




FIGURE 6 – OPTIMIZING DRIVE @ $I_C = 2.0$ A




FIGURE 7 – SWITCHING BEHAVIOR versus TEMPERATURE




FIGURE 8 – OPTIMUM DRIVE CONDITIONS





FIGURE 9 – SWITCHING BEHAVIOR versus I_{CM}



1.3

FIGURE 10 – THERMAL RESPONSE




FIGURE 11 – COLLECTOR SATURATION REGION




FIGURE 12 – DC CURRENT GAIN




FIGURE 13 – "ON" VOLTAGES





FIGURE 14 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA



NOTE:

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC — VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The 50 μs SB curve is beyond the thermal limits of this part. However, the parts will survive a transient that remains within these SB limits without failing.



1.3

HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in CRT deflection circuits.

- Collector-Emitter Voltage – $V_{CEX} = 1500$ Volts
- Glassivated Base-Collector Junction
- Forward Bias Safe Operating Area @ $50 \mu s = 20 A, 300 V$
- Switching Times with Inductive Loads –
 $t_f = 0.5 \mu s$ (Typ) @ $I_C = 3.0 A$

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	750	Vdc
Collector-Emitter Voltage	V_{CEX}	1500	Vdc
Emitter-Base Voltage	V_{EBO}	5.0	Vdc
Collector-Current – Continuous	I_C	4.0	Adc
Base Current – Continuous	I_B	3.0	Adc
Emitter Current – Continuous	I_E	7.0	Adc
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	100	Watts
Derate above $25^\circ C$		40	Watts
$T_C = 100^\circ C$		0.8	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	°C



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 5 Seconds	T_L	275	°C


4 AMPERE

**NPN SILICON
POWER TRANSISTOR**

• 1500 VOLTS
100 WATTS



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE-COLLECTOR



NOTES

1. DIMENSIONS Q AND V ARE DATUMS
2. \square IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

FOR LEADS:

± 0.13 (0.005) \odot T V \odot
± 0.13 (0.005) \odot T V \odot \odot Q

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.89	BSC	0.665	BSC
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

FIGURE 1 – TEST CIRCUIT




FIGURE 1 – SWITCHING TIMES TEST CIRCUIT

I_C	L	C
A	mH	μF
3.0	1.00	0.012

DRIVER TRANSFORMER (T1)

Motorola part number 25D68782A-05-1/4" laminate "E" iron core.
Primary Inductance – 39 mH, Secondary Inductance – 0.22 mH,
Leakage Inductance with primary shorted – 2.0 μH . Primary 260
turns, #28 AWG enamel wire, Secondary 17 turns, #22 AWG
enamel wire.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	$V_{CEO(sus)}$	750	—	—	Vdc
Collector Cutoff Current ($V_{CE} = 1500 \text{ Vdc}$, $V_{BE} = 0$)	I_{CES}	—	—	1.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage ($I_C = 3.0 \text{ Adc}$, $I_B = 1.2 \text{ Adc}$)	$V_{CE(sat)}$	—	—	5.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 3.0 \text{ Adc}$, $I_B = 1.2 \text{ Adc}$)	$V_{BE(sat)}$	—	—	1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 5			—
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product ($I_C = 0.1 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f_{test} = 1.0 \text{ MHz}$)	f_T	—	4	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	—	90	—	pF
SWITCHING CHARACTERISTICS					
Fall Time ($I_C = 3.0 \text{ Adc}$, $I_{B1} = 1.2 \text{ Adc}$, $L_B = 8.0 \mu\text{H}$, See Figure 1)	t_f	—	0.5	1.0	μs

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle = 2%.

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – COLLECTOR SATURATION REGION




FIGURE 4 – "ON" VOLTAGES





FIGURE 5 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA



NOTE.

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The $50 \mu\text{s}$ and 1 ms curves are beyond the thermal limits of this part. However, the parts will survive a transient that remains within these SB limits without failing.



MOTOROLA

**MJ12004
MJH12004**

1.3

Designers Data Sheet

HORIZONTAL DEFLECTION TRANSISTOR

... specifically designed for use in large screen color deflection circuits.

- Collector-Emitter Voltage — $V_{CEX} = 1500 \text{ Vdc}$
- Glassivated Base-Collector Junction
- Safe Operating Area @ $50 \mu\text{s} = 20 \text{ A}, 400 \text{ V}$
- Switching Times with Inductive Loads —
 $t_f = 0.4 \mu\text{s} (\text{Typ}) @ I_C = 4.5 \text{ A}$

MAXIMUM RATINGS

Rating	Symbol	MJ12004 MJH12004	Unit
Collector-Emitter Voltage	$V_{CE0}(\text{sus})$	750	Vdc
Collector-Emitter Voltage	V_{CEX}	1500	Vdc
Emitter Base Voltage	V_{EB}	5.0	Vdc
Collector Current — Continuous	I_C	5.0	Adc
Base Current — Continuous	I_B	4.0	Adc
Emitter Current — Continuous	I_E	9.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$ Derate above 25°C	P_D	100 40 0.8	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$


Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

5.0 AMPERE

**NPN SILICON
POWER TRANSISTORS**

**1500 VOLTS
100 WATTS**



MJ12004


PIN 1 BASE
2 EMITTER
CASE COLLECTOR

NOTES

- 1 DIMENSIONS Q AND V ARE DATUMS
- 2 \square IS SEATING PLANE AND DATUM
- 3 POSITIONAL TOLERANCE FOR MOUNTING HOLE \varnothing
- 4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	39.37	—	1.550	—
B	27.08	—	0.820	—
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.028	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	19.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	18.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	26.67	—	1.050	—
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

**CASE 1-05
TO-204AA
(Formerly TO-3)**



MJH12004

1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.30	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.168

**CASE 340-01
TO-218C**

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25° unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (I _C = 50 mAdc, I _B = 0)	V _{CEO(sus)}	750	—	—	Vdc
Collector Cutoff Current (V _{CE} = 1500 Vdc, V _{BE} = 0)	I _{CES}	—	—	1.0	mAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	—	1.0	mAdc
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage (I _C = 4.5 Adc, I _B = 1.8 Adc) (I _C = 3.5 Adc, I _B = 1.5 Adc)	V _{CE(sat)}	—	—	5.0	Vdc
Base Emitter Saturation Voltage (I _C = 4.5 Adc, I _B = 1.8 Adc) (I _C = 3.5 Adc, I _B = 1.5 Adc)	V _{BE(sat)}	—	—	1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased	I _{S/b}	See Figure 14			
DYNAMIC CHARACTERISTICS					
Current-Gain — Bandwidth Product (I _C = 0.1 Adc, V _{CE} = 5.0 Vdc, f _{test} = 1 MHz)	f _T	—	4	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	125	—	pF
SWITCHING CHARACTERISTICS					
Fall Time (I _C = 4.5 Adc, I _{B1} = 1.8 Adc, L _B = 8.0 μH, See Figure 1)	t _f	—	0.4	1.0	μs
		—	0.6	—	

(1) Pulse Test: Pulse Width < 300 μs, Duty Cycle = 2%.




FIGURE 1 — SWITCHING TIMES TEST CIRCUIT

I _C A	L mH	C μF
3.5	0.87	0.013
4.5	0.67	0.017

DRIVER TRANSFORMER (T1)
 Motorola part number 25D68782A-05-1/4" laminate "E" iron core.
 Primary Inductance — 39 mH, Secondary Inductance — 0.22 mH,
 Leakage Inductance with primary shorted — 2.0 μH. Primary 260
 turns, #28 AWG enamel wire, Secondary 17 turns, #22 AWG
 enamel wire.

BASE DRIVE: The Key to Performance

By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough I_{B1} to satisfy the lowest gain output device h_{FE} at the end of scan I_{CM} . Worst-case component variations and maximum high voltage loading must also be taken into account.

If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right L_B is usually done empirically, since the equivalent circuit is complex, and since there are several important variables (I_{CM} , I_{B1} , and h_{FE} at I_{CM}). One method is to plot fall time as a function of L_B , at the desired conditions, for several devices within the h_{FE} specification. A more informative method is to plot power dissipation versus I_{B1} for a range of values of L_B as shown

in Figures 4 and 5. This shows the parameter that really matters, dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low I_{B1}) is caused by saturation losses. The positive slope portion at higher I_{B1} , and low values of L_B is due to switching losses as described above. Note that for very low L_B a very narrow optimum is obtained. This occurs when $I_{B1} h_{FE} = I_{CM}$, and therefore would be acceptable only for the "typical" device with constant I_{CM} . As L_B is increased, the curves become broader and flatter above the $I_{B1} h_{FE} = I_{CM}$ point as the turn-off "tails" are brought under control. Eventually, if L_B is raised too far, the dissipation all across the curve will rise, due to poor initiation of switching rather than tailing. Plotting this type of curve family for devices of different h_{FE} , essentially moves the curves to the left or right according to the relation $I_{B1} h_{FE} = \text{constant}$. It then becomes obvious that, for a specified I_{CM} , an L_B can be chosen which will give low dissipation over a range of h_{FE} and/or I_{B1} . The only remaining decision is to pick I_{B1} high enough to accommodate the lowest h_{FE} part specified. Figure 8 gives values recommended for L_B and I_{B1} for this device over a wide range of I_{CM} . These values were chosen from a large number of curves like Figure 4 and Figure 5. Neither L_B nor I_{B1} are absolutely critical, as can be seen from the examples shown, and values of Figure 8 are provided for guidance only.

TEST CIRCUIT WAVEFORMS

FIGURE 2





FIGURE 3



TEST CIRCUIT OPTIMIZATION

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental importance.

Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.

1.3

FIGURE 4 – OPTIMIZING DRIVE @ 3.5 A




FIGURE 5 – OPTIMIZING DRIVE @ 4.5 A




FIGURE 6 – SWITCHING BEHAVIOR versus TEMPERATURE

$I_{CM} = 3.5 \text{ A}$, $I_B = 1.5 \text{ A}$, $L_B = 14 \mu\text{H}$




FIGURE 7 – SWITCHING BEHAVIOR versus TEMPERATURE

$I_{CM} = 4.5 \text{ A}$, $I_B = 1.75 \text{ A}$, $L_B = 8 \mu\text{H}$




FIGURE 8 – OPTIMUM DRIVE CONDITIONS





FIGURE 9 – SWITCHING BEHAVIOR versus I_{CM}



TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 10 — DC CURRENT GAIN






FIGURE 12 — COLLECTOR SATURATION REGION



SAFE OPERATING AREA INFORMATION


FIGURE 11 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA



NOTE:

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C — V_{CE} limits of the transistor must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The $50 \mu\text{s}$ SB curve is beyond the thermal limits of this part. However, the parts will survive a transient that remains within these SB limits without failing.

FIGURE 13 — "ON" VOLTAGES



1.3

THERMAL RESPONSE

FIGURE 14 — MJ12004





FIGURE 15 — MJH12004





HORIZONTAL DEFLECTION TRANSISTOR


... specifically designed for use in deflection circuits.

- $V_{CEX} = 1500$ V
- Glassivated Base-Collector Junction
- Safe Operating Area @ $50 \mu s = 20$ A, 400 V

8 AMPERE

NPN SILICON
POWER TRANSISTOR

1500 VOLTS
100 WATTS





MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEX}	1500	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current – Continuous	I_C	8.0	Adc
Base Current – Continuous	I_B	4.0	Adc
Emitter Current – Continuous	I_E	12	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	100 0.8	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to + 150	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 5 Seconds	T_L	275	$^\circ C$

FIGURE 1 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA



- NOTES
1. DIMENSIONS Q AND V ARE DATUMS.
 2. [T] IS SEATING PLANE AND DATUM.
 3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q

$\phi \pm 0.13$ (0.005) \ominus T V \oplus

FOR LEADS:

$\phi \pm 0.13$ (0.005) \ominus T V \oplus Q \oplus

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage ($V_C = 50 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	750	—	—	Vdc
Collector Cutoff Current ($V_{CE} = 1500 \text{ Vdc}$, $V_{BE} = 0$)	I_{CES}	—	—	0.25	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	0.1	mAdc
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage ($I_C = 5.0 \text{ Adc}$, $I_B = 1.0 \text{ Adc}$)	$V_{CE(sat)}$	—	—	5.0	Vdc
Base Emitter Saturation Voltage ($I_C = 5.0 \text{ Adc}$, $I_B = 1.0 \text{ Adc}$)	$V_{BE(sat)}$	—	—	1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	—	—	See Figure 1	
SWITCHING CHARACTERISTICS					
Fall Time ($I_C = 5.0 \text{ Adc}$, $I_{B1} = 1.0 \text{ Adc}$, $L_B = 8.0 \mu\text{H}$)	t_f	—	0.4	1.0	μs

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle = 2%.

FIGURE 2 – DC CURRENT GAIN





FIGURE 3 – SWITCHING TIMES TEST CIRCUIT

DRIVER TRANSFORMER (T1)
 Motorola part number 25D68782A-05-1/4" laminate "E" iron core.
 Primary Inductance - 39 mH, Secondary Inductance - 0.22 mH,
 Leakage Inductance with primary shorted - 2.0 μH . Primary 260
 turns, #28 AWG enamel wire, Secondary 17 turns, #22 AWG
 enamel wire.

I_C A	L mH	C μF
5.0	0.575	0.018

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	400	—	—	Vdc
Collector Cutoff Current ($V_{CE} = 950 \text{ Vdc}$, $V_{BE} = 0$)	I_{CES}	—	—	1.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage ($I_C = 5.0 \text{ Adc}$, $I_B = 1.2 \text{ Adc}$)	$V_{CE(sat)}$	—	—	5.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 5.0 \text{ Adc}$, $I_B = 1.2 \text{ Adc}$)	$V_{BE(sat)}$	—	—	1.5	Vdc
Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 5			—
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product ($I_C = 0.1 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f_{test} = 1.0 \text{ MHz}$)	f_T	—	6.0	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	—	150	—	pF
SWITCHING CHARACTERISTICS					
Fall Time ($I_C = 5.0 \text{ Adc}$, $I_{B1} = 1.2 \text{ Adc}$, $L_B = 8.0 \mu\text{H}$, See Figure 1)	t_f	—	0.5	1.0	μs

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle = 2%.

FIGURE 2 – DC CURRENT GAIN




FIGURE 4 – "ON" VOLTAGES




FIGURE 3 – COLLECTOR SATURATION REGION





FIGURE 5 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA



NOTE.

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The 50 μs and 1 ms curves are beyond the thermal limits of this part. However, the parts will survive a transient that remains within these SB limits without failing.



MOTOROLA

**MJ12020
MJ12021
MJ12022**

1.3

Designer's Data Sheet


**HIGH PERFORMANCE NPN
DEFLECTION TRANSISTORS**

These transistors are designed for high resolution video systems, such as, high density graphic displays, data terminals, video scanners . . . wherever high frequency deflection is required.

- Fast Turn-Off Times
- Maximum Storage and Fall Times Specified at 100°C
- Operating Junction Temperature Range -65°C to +200°C
- High f_T of 15 MHz

**5.0, 8.0 and 15 AMPERE
NPN SILICON
DEFLECTION
POWER TRANSISTORS
850 VOLTS
125, 150 and 175 WATTS**

**Designer's Data for
"Worst Case" Conditions**
The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



MAXIMUM RATINGS

Rating	Symbol	MJ12020	MJ12021	MJ12022	Unit	
Collector-Emitter Voltage	$V_{CE(sus)}$	450			Vdc	
Collector-Emitter Voltage	V_{CEV}	850			Vdc	
Emitter Base Voltage	V_{EB}	6.0			Vdc	
Collector Current — Continuous	I_C	5.0	8.0	15	Adc	
	— Peak (1)	I_{CM}	10	16	20	Adc
Base Current — Continuous	I_B	4.0	6.0	10	Adc	
	— Peak (1)	I_{BM}	8.0	12	15	Adc
Total Power Dissipation	P_D	@ $T_C = 25^\circ C$	125	150	175	Watts
		@ $T_C = 100^\circ C$	71.5	85.5	100	
		Derate above 25°C	0.714	0.86	1.0	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200			°C	

THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.4	1.17	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275			°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

STYLE 1
PIN 1. BASE
2. EMITTER
CASE COLLECTOR

NOTES:
1. DIMENSIONS D AND V ARE DATUMS
2. [T] IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE D.
 $\phi .13 (0.005) \text{ (M) } \text{ (T) } \text{ (V) } \text{ (W)}$
 FOR LEADS:
 $\phi .13 (0.005) \text{ (M) } \text{ (T) } \text{ (V) } \text{ (W) } \text{ (Q) } \text{ (U)}$
 4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.151	0.165

**CASE 1-05
TO-204AA (TO-3)**

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	450	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current ($V_{CE} = 850\text{ Vdc}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	2.5	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figures 19, 21 or 23			
Turn-Off SOA with Base Reverse Biased	RBSOA	See Figures 20, 22 or 24			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 3.0\text{ Adc}$, $I_B = 0.6\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$)	MJ12020 MJ12021 MJ12022	$V_{CE(sat)}$	— — —	— — —	1.2 1.2 1.2	Vdc
Base Emitter Saturation Voltage ($I_C = 3.0\text{ Adc}$, $I_B = 0.6\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$)	MJ12020 MJ12021 MJ12022	$V_{BE(sat)}$	— — —	— — —	1.5 1.5 1.5	Vdc
DC Current Gain ($I_C = 5.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 8.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$) ($I_C = 15\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	MJ12020 MJ12021 MJ12022	h_{FE}	5.0 5.0 5.0	— — —	— — —	—

DYNAMIC CHARACTERISTICS

Current Gain Bandwidth Product ($I_C = 0.3\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ MHz}$) ($I_C = 1.0\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ MHz}$) ($I_C = 1.3\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ MHz}$)	MJ12020 MJ12021 MJ12022	f_T	15 15 15	— — —	— — —	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 1.0\text{ kHz}$)	MJ12020 MJ12021 MJ12022	C_{ob}	— — —	— — —	200 350 400	pF

(1) Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit	
SWITCHING CHARACTERISTICS							
MJ12020							
Inductive Switching, Clamped Drive							
Storage Time	$(I_C = 3.0 \text{ Adc}, I_B = 0.6 \text{ Adc},$ $V_{CC} = 40 \text{ Vdc}, V_{BE(\text{off})} = 4.0 \text{ Vdc},$ Pulse Width = $8.0 \mu\text{s}$, Duty Cycle $\leq 2\%$) See Table 1	$T_J = 25^\circ\text{C}$	t_s	—	440	1200	ns
Fall Time			t_f	—	130	300	
Storage Time		$T_J = 100^\circ\text{C}$	t_s	—	550	1500	
Fall Time			t_f	—	200	500	
Inductive Switching, Series Base Inductance							
Fall Time	$(I_C = 3.0 \text{ Adc}, I_B = 0.6 \text{ Adc}, L_B = 24 \mu\text{H})$ See Table 2		t_f	—	175	—	ns
MJ12021							
Inductive Switching, Clamped Drive							
Storage Time	$(I_C = 5.0 \text{ Adc}, I_B = 1.0 \text{ Adc},$ $V_{CC} = 60 \text{ Vdc}, V_{BE(\text{off})} = 4.0 \text{ Vdc},$ Pulse Width = $8.0 \mu\text{s}$, Duty Cycle $\leq 2\%$) See Table 1	$T_J = 25^\circ\text{C}$	t_s	—	550	1200	ns
Fall Time			t_f	—	100	300	
Storage Time		$T_J = 100^\circ\text{C}$	t_s	—	750	1600	
Fall Time			t_f	—	180	500	
Inductive Switching, Series Base Inductance							
Fall Time	$(I_C = 5.0 \text{ Adc}, I_B = 1.0 \text{ Adc}, L_B = 24 \mu\text{H})$ See Table 2		t_f	—	300	—	ns
MJ12022							
Inductive Switching, Clamped Drive							
Storage Time	$(I_C = 10 \text{ Adc}, I_B = 2.0 \text{ Adc},$ $V_{CC} = 120 \text{ Vdc}, V_{BE(\text{off})} = 4.0 \text{ Vdc},$ Pulse Width = $8.0 \mu\text{s}$, Duty Cycle $\leq 2\%$) See Table 1	$T_J = 25^\circ\text{C}$	t_s	—	820	1800	ns
Fall Time			t_f	—	100	300	
Storage Time		$T_J = 100^\circ\text{C}$	t_s	—	1100	2500	
Fall Time			t_f	—	130	400	
Inductive Switching, Series Base Inductance							
Fall Time	$(I_C = 10 \text{ Adc}, I_B = 2.0 \text{ Adc}, L_B = 24 \mu\text{H})$ See Table 2		t_f	—	350	—	ns

1.3

TYPICAL ELECTRICAL CHARACTERISTICS

MJ12020

FIGURE 1 — DC CURRENT GAIN





FIGURE 2 — COLLECTOR SATURATION REGION



MJ12021

FIGURE 3 — DC CURRENT GAIN





FIGURE 4 — COLLECTOR SATURATION REGION



MJ12022

FIGURE 5 — DC CURRENT GAIN





FIGURE 6 — COLLECTOR SATURATION REGION



TYPICAL ELECTRICAL CHARACTERISTICS

MJ12020

FIGURE 7 — COLLECTOR-EMITTER SATURATION VOLTAGE





FIGURE 8 — BASE-EMITTER VOLTAGE



MJ12021

FIGURE 9 — COLLECTOR-EMITTER SATURATION VOLTAGE





FIGURE 10 — BASE-EMITTER VOLTAGE



MJ12022

FIGURE 11 — COLLECTOR-EMITTER SATURATION VOLTAGE





FIGURE 12 — BASE-EMITTER VOLTAGE



1.3

TYPICAL DYNAMIC CHARACTERISTICS

MJ12020

FIGURE 13 — STORAGE TIME





FIGURE 14 — FALL TIME



MJ12021

FIGURE 15 — STORAGE TIME





FIGURE 16 — FALL TIME



MJ12022

FIGURE 17 — STORAGE TIME





FIGURE 18 — FALL TIME



SAFE OPERATING AREA INFORMATION

MJ12020

FIGURE 19 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA





FIGURE 20 — MAXIMUM RATED TURN-OFF SAFE OPERATING AREA



MJ12021

FIGURE 21 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA





FIGURE 22 — MAXIMUM RATED TURN-OFF SAFE OPERATING AREA



MJ12022

FIGURE 23 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA





FIGURE 24 — MAXIMUM RATED TURN-OFF SAFE OPERATING AREA



1.3

SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 19, 21 and 23 are based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 19, 21 and 23 may be found at any case temperature by using the appropriate curve on Figure 28.

$T_{J(pk)}$ may be calculated from the data in Figures 29, 30 or 31. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TURN-OFF

In deflection circuits, high voltage and high current normally do not occur simultaneously during turn-off with the base-emitter reverse biased. The safe level of operating these devices is specified as the Turn-Off Safe Operating Area, and represents the area the lead line may traverse during reverse biased turn off. For reliable operation, all abnormal operating conditions should be checked for operation within this area.

FIGURE 25 — CAPACITANCE VARIATION MJ12020




FIGURE 26 — CAPACITANCE VARIATION MJ12021




FIGURE 27 — CAPACITANCE VARIATION MJ12022





FIGURE 28 — POWER DERATING



THERMAL RESPONSE

FIGURE 29 — MJ12020




FIGURE 30 — MJ12021






FIGURE 31 — MJ12022



1.3


TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE



T₁ adjusted to obtain I_{C(pk)}
 -V_A adjusted to obtain V_{BE(off)}

V _(BR) /CEO	Inductive Switching, Clamped Drive			Turn-Off SOA		
	MJ12020	MJ12021	MJ12022	MJ12020	MJ12021	MJ12022
L = 10 mH R _{B2} = ∞ V _{CC} = 20 Vdc S ₁ — Open *Tektronix P-6042 or Equivalent	C = 0.003 μF V _{CC} = 40 Vdc	C = 0.020 μF V _{CC} = 60 Vdc	C = 0.036 μF V _{CC} = 120 Vdc	C = 0.003 μF V _{CC} = 20 Vdc	C = 0.020 μF V _{CC} = 35 Vdc	C = 0.037 μF V _{CC} = 55 Vdc
	L = 100 μH, S ₁ — Closed R _{B2} = 0, R _{B1} selected for required I _{B1} Scope — Tektronix 7403 or Equivalent			L = 100 μH R _{B2} = 0, R _{B1} selected for required I _{B1} S ₁ — Closed		

TABLE 2 — TEST CIRCUIT FOR INDUCTIVE SWITCHING WITH BASE INDUCTANCE



DRIVER TRANSFORMER (T1)

Motorola part number 25D68782A-05-1/4" laminate "E" iron core.
 Primary Inductance — 39 mH, Secondary Inductance — 0.22 mH,
 Leakage Inductance with primary shorted — 2.0 μH. Primary 260 turns, #28 AWG enamel wire, Secondary 17 turns, #22 AWG enamel wire.

Device	V _{CC} (Volts)	I _{C(pk)} (Amp)	C (μF)
MJ12020	20	3.0	0.003
MJ12021	35	5.0	0.020
MJ12022	55	10	0.036



MOTOROLA

MJ13014 MJ13015

1.3

Designers Data Sheet

SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJ13014 and MJ13015 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn - Off Times:

- 60 ns Inductive Fall Time @ 25°C (Typ)
- 120 ns Inductive Crossover Time @ 25°C (Typ)
- 800 ns Inductive Storage Time @ 25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



10 AMPERE


NPN SILICON POWER TRANSISTORS

350 AND 400 VOLTS
150 WATTS



Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

MAXIMUM RATINGS				
Rating	Symbol	MJ13014	MJ13015	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	350	400	Vdc
Collector-Emitter Voltage	V_{CEV}	550	600	Vdc
Emitter Base Voltage	V_{EB}	6.0		Vdc
Collector Current — Continuous	I_C	10		A dc
— Peak (1)	I_{CM}	20		
Base Current — Continuous	I_B	5.0		A dc
— Peak (1)	I_{BM}	10		
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	150		Watts
@ $T_C = 100^\circ C$		85.5		
Derate above 25°C		0.86		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C
THERMAL CHARACTERISTICS				
Characteristic	Symbol	Max	Unit	
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	°C/W	
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C	
(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.				



- NOTES
1. DIMENSIONS Q AND V ARE DATUMS
 2. \square IS SEATING PLANE AND DATUM
 3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q



4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC 1.187 BSC			
G	10.92 BSC 0.430 BSC			
H	5.46 BSC 0.215 BSC			
J	16.89 BSC 0.665 BSC			
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	26.67 — 1.050			
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

STYLE 1
PIN 1 BASE
2 EMITTER
CASE COLLECTOR

CASE 1-05

MJ13014, MJ13015

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	350 400	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEV}	—	—	0.5 2.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	3.0	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 12		
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13		

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 2.5\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$)	h_{FE}	12	—	40	—
Collector-Emitter Saturation Voltage ($I_C = 5\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 5\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	—	—	1.4 5.0 2.4	Vdc
Base-Emitter Saturation Voltage ($I_C = 5\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 5\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	—	—	1.5 1.5	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	50	—	350	pF
--	----------	----	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	($V_{CC} = 250\text{ Vdc}$, $I_C = 5.0\text{ A}$, $I_{B1} = 1.0\text{ A}$,	t_d	—	0.01	0.1	μs
Rise Time	$t_p = 25\ \mu\text{s}$, Duty Cycle $\approx 2\%$)	t_r	—	0.085	0.5	μs
Storage Time	($V_{CC} = 250\text{ Vdc}$, $I_C = 5.0\text{ A}$, $I_{B1} = 1.0\text{ A}$,	t_s	—	0.8	2.0	μs
Fall Time	$V_{BE(off)} = 5.0\text{ Vdc}$, $t_p = 25\ \mu\text{s}$, Duty Cycle $\approx 2\%$)	t_f	—	0.095	0.5	μs
Inductive Load, Clamped (Table 1)						
Storage Time	($I_C = 5\text{ A (pk)}$, $V_{clamp} = 250\text{ Vdc}$, $I_{B1} = 1.0\text{ A}$,	t_{sv}	—	1.5	3.5	μs
Crossover Time	$V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_c	—	0.25	1.0	μs
Fall Time		t_{f1}	—	0.12	—	μs
Storage Time	($I_C = 5\text{ A (pk)}$, $V_{clamp} = 250\text{ Vdc}$, $I_{B1} = 1.0\text{ A}$,	t_{sv}	—	0.8	—	μs
Crossover Time	$V_{BE(off)} = 5\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_c	—	0.12	—	μs
Fall Time		t_{f1}	—	0.06	—	μs

(1) Pulse Test: PW = 300 μs , Duty Cycle $\leq 2\%$.

DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – CAPACITANCE



1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CE0(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>PW Varied to Attain I_C = 100 mA</p>	<p>All Diodes – 1N4934 All NPN – MJE200 All PNP – MJE210</p> <p>Adjust R1 to obtain I_{B1} For switching and RBSOA, R2 = 0 For BV_{CE0(sus)}, R2 = ∞</p>	<p>TURN ON TIME I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V</p> <p>V_{clamp} = 250 V R_B adjusted to attain desired I_{B1}</p>	<p>V_{CC} = 250 V R_L = 50 Ω Pulse Width = 10 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – PEAK REVERSE CURRENT



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage time have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
 - t_{rV} = Voltage Rise Time, 10–90% V_{clamp}
 - t_{fi} = Current Fall Time, 90–10% I_C
 - t_{ti} = Current Tail, 10–2% I_C
 - t_C = Crossover Time, 10% V_{clamp} to 10% I_C
- An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_C) f$$

In general, $t_{rV} + t_{fi} \approx t_C$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_C and t_{SV}) which are guaranteed at 100°C.

RESISTIVE SWITCHING

FIGURE 9 – TURN-ON SWITCHING TIMES




FIGURE 10 – TURN-OFF TIME





FIGURE 11 – THERMAL RESPONSE



1.3

The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.




FIGURE 13 - REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 14 - POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(\text{pk})$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.



MOTOROLA

**MJ13070
MJ13071**


1.3

Designer's Data Sheet

**SWITCHMODE II SERIES
NPN SILICON POWER TRANSISTORS**

The MJ13070 and MJ13071 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits



Fast Turn-Off Times

- 100 ns Inductive Fall Time @ 25°C (Typ)
- 150 ns Inductive Crossover Time @ 25°C (Typ)
- 400 ns Inductive Storage Time @ 25°C (Typ)

Operating Temperature Range -65 to +200°C


100°C Performance Specified for:

- Reverse-Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents

**5 AMPERE
NPN SILICON
POWER TRANSISTORS
400 AND 450 VOLTS
125 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



MAXIMUM RATINGS

Rating	Symbol	MJ13070	MJ13071	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	400	450	Vdc
Collector-Emitter Voltage	V _{CEV}	650	750	Vdc
Emitter Base Voltage	V _{EB}	6.0		Vdc
Collector Current — Continuous	I _C	5.0		Adc
— Peak (1)	I _{CM}	8.0		
Base Current — Continuous	I _B	2.0		Adc
— Peak (1)	I _{BM}	4.0		
Total Power Dissipation @ T _C = 25°C	P _D	125		Watts
Derate above 25°C		71.5		W/°C
@ T _C = 100°C		0.714		
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.4	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

NOTES

- DIMENSIONS Q AND V ARE DATUMS
- IS SEATING PLANE AND DATUM
- POSITIONAL TOLERANCE FOR MOUNTING HOLE Ø

▲ ± 0.13 (0.005) □ T V □
 FOR LEADS
 ▲ ± 0.13 (0.005) □ T V □ □

4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.91	1.00	0.036	0.040
E	1.40	1.90	0.055	0.076
F	30.15	88C	1.187	88C
G	19.92	88C	0.785	88C
H	3.46	88C	0.215	88C
J	15.89	88C	0.625	88C
K	11.10	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	25.47	—	1.000
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05 TO-3 TYPE

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS (1)

Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	MJ13070 MJ13071	$V_{CEO(sus)}$	400 450	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)		I_{CEV}	— —	— —	0.5 2.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)		I_{CER}	—	—	3.0	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 12
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 3.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	8.0	—	—	—
Collector-Emitter Saturation Voltage ($I_C = 3.0\text{ Adc}$, $I_B = 0.6\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 3.0\text{ Adc}$, $I_B = 0.6\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	— — —	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 3.0\text{ Adc}$, $I_B = 0.6\text{ Adc}$) ($I_C = 3.0\text{ Adc}$, $I_B = 0.6\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	—	—	250	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)

Delay Time	($V_{CC} = 250\text{ Adc}$, $I_C = 3.0\text{ Adc}$, $I_{B1} = 0.4\text{ Adc}$, $t_p = 30\ \mu\text{s}$, Duty Cycle $\leq 2\%$, $V_{BE(off)} = 5.0\text{ Vdc}$)	t_d	—	0.03	0.05	μs
Rise Time		t_r	—	0.10	0.40	
Storage Time		t_s	—	0.40	1.50	
Fall Time		t_f	—	0.175	0.50	

Inductive Load, Clamped (Table 1)

Storage Time	($I_{C(pk)} = 3.0\text{ A}$, $I_{B1} = 0.4\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 250\text{ V}$)	$(T_J = 100^\circ\text{C})$	t_{sv}	—	0.70	2.0	μs
Crossover Time			t_c	—	0.28	0.50	
Fall Time			t_{fi}	—	0.15	0.30	
Storage Time		$(T_J = 25^\circ\text{C})$	t_{sv}	—	0.40	—	
Crossover Time			t_c	—	0.15	—	
Fall Time			t_{fi}	—	0.10	—	

(1) Pulse Test PW - 300 μs , Duty Cycle $\leq 2\%$

$$\beta_f = \frac{I_C}{I_B}$$

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain I_C = 100 mA</p>	 <p>Adjust R1 to obtain I_{B1} For switching and RBSOA, R2 = 0 For BV_{CEO(sus)}, R2 = ∞</p>	 <p>TURN ON TIME I_{B1} adjusted to obtain the forced h_{FE} desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	<p>L_{coil} = 180 µH R_{coil} = 0.05 Ω V_{CC} = 20 V V_{clamp} = 250 V R_B adjusted to attain desired I_{B1}</p>	<p>V_{CC} = 250 V R_L = 83 Ω Pulse Width = 10 µs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – PEAK REVERSE CURRENT



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{RV} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{RV} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{SV}) which are guaranteed at 100°C.

INDUCTIVE SWITCHING

FIGURE 9 — STORAGE TIME




FIGURE 10 — CROSSOVER AND FALL TIMES





FIGURE 11 — THERMAL RESPONSE



1.3

The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA





FIGURE 14 — POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on T_C = 25°C; T_{J(pk)} is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when T_C ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

T_{J(pk)} may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.



MOTOROLA

**MJ13080
MJ13081**


1.3

Designer's Data Sheet

**SWITCHMODE II SERIES
NPN SILICON POWER TRANSISTORS**

The MJ13080 and MJ13081 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits



Fast Turn-Off Times

- 100 ns Inductive Fall Time @ 25°C (Typ)
- 150 ns Inductive Crossover Time @ 25°C (Typ)
- 400 ns Inductive Storage Time @ 25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reverse-Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents


8 AMPERE

**NPN SILICON
POWER TRANSISTORS**

**400 AND 450 VOLTS
150 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.




MAXIMUM RATINGS

Rating	Symbol	MJ13080	MJ13081	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	400	450	Vdc
Collector-Emitter Voltage	V _{CEV}	650	750	Vdc
Emitter Base Voltage	V _{EB}	6.0		Vdc
Collector Current — Continuous	I _C	8.0		Adc
— Peak (1)	I _{CM}	12		
Base Current — Continuous	I _B	3.0		Adc
— Peak (1)	I _{BM}	6.0		
Total Power Dissipation @ T _C = 25°C	P _D	150		Watts
@ T _C = 100°C		85.5		
Derate above 25°C		0.86		
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.17	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



- NOTES
1 DIMENSIONS Q AND V ARE DATUMS
2 [] IS SEATING PLANE AND DATUM
3 POSITIONAL TOLERANCE FOR MOUNTING HOLE Q



- 4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	29.37	31.50	1.156	1.240
B	27.08	28.50	1.066	1.125
C	0.35	1.62	0.014	0.064
D	0.97	1.09	0.038	0.043
E	1.40	1.75	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
I	16.88 BSC		0.665 BSC	
K	11.18 ± 0.10		0.440 ± 0.005	
Q	3.81	4.19	0.150	0.165
R	20.67		0.814	
S	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05 TO-3 TYPE

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 1) (I _C = 100 mA, I _B = 0)	V _{CEO(sus)}	400 450	— —	— —	Vdc
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)	I _{CEV}	— —	— —	0.5 2.5	mAdc
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)	I _{CER}	—	—	3.0	mAdc
Emitter Cutoff Current (V _{EB} = 6.0 Vdc, I _C = 0)	I _{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	I _{S/b}	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 5.0 Adc, V _{CE} = 3.0 Vdc)	h _{FE}	8.0	—	—	—
Collector-Emitter Saturation Voltage (I _C = 5.0 Adc, I _B = 1.0 Adc) (I _C = 8.0 Adc, I _B = 1.6 Adc) (I _C = 5.0 Adc, I _B = 1.0 Adc, T _C = 100°C)	V _{CE(sat)}	— — —	— — —	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage (I _C = 5.0 Adc, I _B = 1.0 Adc) (I _C = 5.0 Adc, I _B = 1.0 Adc, T _C = 100°C)	V _{BE(sat)}	— —	— —	1.5 1.5	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	—	—	300	pF
---	-----------------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	(V _{CC} = 250 Vdc, I _C = 5.0 Adc, I _{B1} = 0.7 Adc, t _p = 30 μs, Duty Cycle ≤ 2%, V _{BE(off)} = 5.0 Vdc)	t _d	—	0.025	0.05	μs
Rise Time		t _r	—	0.10	0.50	
Storage Time		t _s	—	0.50	1.50	
Fall Time		t _f	—	0.15	0.50	

Inductive Load, Clamped (Table 1)

Storage Time	(I _{C(pk)} = 5.0 A, I _{B1} = 0.7 Adc, V _{BE(off)} = 5.0 Vdc, V _{CE(pk)} = 250 V)	(T _J = 100°C)	t _{sv}	—	0.75	2.20	μs
Crossover Time			t _c	—	0.22	0.40	
Fall Time	(T _J = 25°C)	t _{fi}	—	0.175	0.35		
Storage Time		t _{sv}	—	0.40	—		
Crossover Time		t _c	—	0.15	—		
Fall Time		t _{fi}	—	0.10	—		

(1) Pulse Test: PW - 300 μs, Duty Cycle ≤ 2%.

$$\beta_f = \frac{I_C}{I_B}$$

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>PW Varied to Attain I_C = 100 mA</p>	<p>Adjust R1 to obtain I_{B1} For switching and R_{BSOA}, R2 = 0 For BV_{CEO(sus)}, R2 = ∞</p>	<p>TURN ON TIME I_{B1} adjusted to obtain the forced h_{FE} desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit.</p>
CIRCUIT VALUES	L _{coil} = 80 mH V _{CC} = 10 V R _{coil} = 0.7 Ω	L _{coil} = 180 μH R _{coil} = 0.05 Ω V _{CC} = 20 V V _{clamp} = 250 V R _B adjusted to attain desired I _{B1}	V _{CC} = 250 V R _L = 50 Ω Pulse Width = 30 μs
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>OUTPUT WAVEFORMS</p> <p>RESISTIVE TEST CIRCUIT</p> <p>t₁ Adjusted to Obtain I_C $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ Test Equipment Scope – Tektronix 475 or Equivalent</p>		

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – PEAK REVERSE CURRENT



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
 - t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
 - t_{fi} = Current Fall Time, 90–10% I_C
 - t_{ti} = Current Tail, 10–2% I_C
 - t_c = Crossover Time, 10% V_{clamp} to 10% I_C
- An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

INDUCTIVE SWITCHING

FIGURE 9 — STORAGE TIME




FIGURE 10 — CROSSOVER AND FALL TIMES





FIGURE 11 — THERMAL RESPONSE



The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 — FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 — REVERSE BIAS SAFE OPERATING AREA





FIGURE 14 — POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at any case temperature by using the appropriate curve on Figure 14.

$T_J(\text{pk})$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.



MOTOROLA

**MJ13090
MJ13091
MJH13090
MJH13091**

1.3


Designer's Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS**

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

100°C Performance Specified for:
 Reverse-Biased SOA with Inductive Loads
 Switching Times with Inductive Loads —
 150 ns Inductive Fall Time (Typ)
 Saturation Voltages
 Leakage Currents



MAXIMUM RATINGS

Rating	Symbol	MJ13090	MJ13091	MJH13090	MJH13091	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	400	450	400	450	Vdc
Collector-Emitter Voltage	V_{CEV}	650	750	650	750	Vdc
Emitter-Base Voltage	V_{EB}	6.0				Vdc
Collector Current						Adc
— Continuous	I_C	15				
— Peak (1)	I_{CM}	20				
Base Current						Adc
— Continuous	I_B	5.0				
— Peak (1)	I_{BM}	10				
Total Device Dissipation @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$ Derate above $25^\circ C$	P_D	175 100 1.0		125 50 1.0		Watts W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to 200		-55 to 150		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	°C/W
Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds.	T_L	275	°C

(1) Pulse Test: Pulse Width $\leq 5.0 \mu s$, Duty Cycle $\geq 10\%$.


Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

15 AMPERE

**NPN SILICON
POWER
TRANSISTORS**

**400 AND 450 VOLTS
125 and 175 WATTS**



**MJ13090
MJ13091**



STYLE 1
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

NOTES:
 1. DIMENSIONS Q AND V ARE DATUMS.
 2. \square IS SEATING PLANE AND DATUM.
 3. POSITIONAL TOLERANCE FOR
 MOUNTING HOLE Q:

$\pm 0.13 (0.005) \text{ } \ominus \text{ } T \text{ } | \text{ } V \text{ } \ominus$


FOR LEADS.

$\pm 0.13 (0.005) \text{ } \ominus \text{ } T \text{ } | \text{ } V \text{ } \ominus \text{ } Q \text{ } \ominus$

4. DIMENSIONS AND TOLERANCES PER
ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.06	—	0.830
C	6.35	7.62	0.250	0.300
D	0.37	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.191 BSC	—
G	10.82 BSC	—	0.430 BSC	—
H	5.46 BSC	—	0.215 BSC	—
J	16.90 BSC	—	0.665 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.37	—	1.035
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.151	0.165

**CASE 1-05
TO-204AA
(Formerly TO-3)**



**MJH13090
MJH13091**



1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.06	0.800	0.830
B	15.49	15.90	0.610	0.625
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

**CASE 340-01
TO-218AC**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$) MJ13090, MJH13090 MJ13091, MJH13091	$V_{CE(sus)}$	400 450	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	— —	— —	0.5 2.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	3.0	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figures 12 and 13		
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 14		

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 10\text{ Adc}$, $V_{CE} = 3.0\text{ Vdc}$)	h_{FE}	8.0	—	—	—
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 3.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	— — —	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	—	—	350	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	$(V_{CC} = 250\text{ Vdc}$, $I_C = 10\text{ Adc}$, $I_{B1} = 1.25\text{ Adc}$, $t_D = 30\ \mu\text{s}$, Duty Cycle $\leq 2\%$, $V_{BE(off)} = 5.0\text{ Vdc}$)	t_d	—	0.03	0.05	μs
Rise Time		t_r	—	0.13	0.50	
Storage Time		t_s	—	0.55	2.50	
Fall Time		t_f	—	0.10	0.50	

Inductive Load, Clamped (Table 1)							
Storage Time	$(I_{C(pk)} = 10\text{ A}$, $I_{B1} = 1.25\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 250\text{ V}$)	$(T_J = 100^\circ\text{C})$	t_{sv}	—	0.80	3.00	μs
Crossover Time			t_c	—	0.175	0.40	
Fall Time		$(T_J = 25^\circ\text{C})$	t_{fi}	—	0.15	0.30	
Storage Time			t_{sv}	—	0.50	—	
Crossover Time			t_c	—	0.15	—	
Fall Time			t_{fi}	—	0.10	—	

(1) Pulse Test: PW = 300 μs , Duty Cycle $\leq 2\%$.

$$*\beta_f = \frac{I_C}{I_B}$$

DC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER SATURATION VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION




FIGURE 6 — CAPACITANCE




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	<p>PW Varied to Attain I_C = 100 mA</p>	<p>Connect Point A to base of TUT Adjust -V to obtain desired V_{BE(off)} at Point A Adjust R1 to obtain I_{B1} For switching and RBSOA, R2 = 0 For BV_{CEO(sus)}, R2 = ∞</p>	<p>TURN ON TIME I_{B1} adjusted to obtain the forced h_{FE} desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V</p> <p>V_{clamp} = 250 V R_{B1} adjusted to attain desired I_{B1}</p>	<p>V_{CC} = 250 V R_C = 25 Ω Pulse Width = 30 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See Above for Detailed Conditions R_S = 0.1 Ω</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C $t_1 = \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 = \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$</p> <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – PEAK REVERSE CURRENT



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10—90% V_{clamp}
- t_{fi} = Current Fall Time, 90—10% I_C
- t_{ti} = Current Tail, 10—2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C t_c f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

INDUCTIVE SWITCHING

FIGURE 9 — STORAGE TIME




FIGURE 10 — CROSSOVER AND FALL TIMES





FIGURE 11 — THERMAL RESPONSE



1.3

The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 — FORWARD BIAS SAFE OPERATING AREA MJ13090 and MJ13091




FIGURE 13 — FORWARD BIAS SAFE OPERATING AREA MJH13090 and MJH13091




FIGURE 14 — REVERSE BIAS SAFE OPERATING AREA





FIGURE 15 — POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 12 and 13 are based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 12 and 13 may be found at any case temperature by using the appropriate curve on Figure 15.

$T_J(\text{pk})$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives RBSOA characteristics.



MOTOROLA

**MJ13100
MJ13101**


1.3

Designer's Data Sheet

**SWITCHMODE II SERIES
NPN SILICON POWER TRANSISTORS**

The MJ13100 and MJ13101 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits



Fast Turn-Off Times

- 30 ns Inductive Fall Time @ 25°C (Typ)
- 50 ns Inductive Crossover Time @ 25°C (Typ)
- 900 ns Inductive Storage Time @ 25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reverse-Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents


20 AMPERE

**NPN SILICON
POWER TRANSISTORS**

**400 AND 450 VOLTS
175 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.




MAXIMUM RATINGS

Rating	Symbol	MJ13100	MJ13101	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	400	450	V _{dc}
Collector-Emitter Voltage	V _{CEV}	650	750	V _{dc}
Emitter Base Voltage	V _{EB}	6.0		V _{dc}
Collector Current — Continuous	I _C	20		A _{dc}
— Peak (1)	I _{CM}	30		
Base Current — Continuous	I _B	10		A _{dc}
— Peak (1)	I _{BM}	15		
Total Power Dissipation @ T _C = 25°C	P _D	175		Watts
Derate above 25°C @ T _C = 100°C		100		
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



- NOTES
 1 DIMENSIONS Q AND V ARE DATUMS
 2 [] IS SEATING PLANE AND DATUM
 3 POSITIONAL TOLERANCE FOR MOUNTING HOLES Q
 4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973
- FOR LEADS
 ⌀ 13 (0.005) [] V [] Q []
- STYLE 1
 PIN 1 BASE
 PIN 2 EMITTER
 CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	39.37	1.550		
B	21.08	0.830		
C	6.35	0.250	0.500	
D	0.92	0.038	0.043	
E	1.40	0.055	0.070	
F	30.15 BSC	1.187 BSC		
G	10.92 BSC	0.430 BSC		
H	9.40 BSC	0.370 BSC		
J	16.89 BSC	0.665 BSC		
K	17.10 ± 0.25	0.640 ± 0.010		
Q	3.81	0.150	0.165	
R		26.67	1.050	
U	4.83	0.190	0.210	
V	3.81	0.150	0.165	

CASE 1-05 TO-3 TYPE

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CE0(sus)}$ MJ13100 MJ13101	400 450	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	— —	— —	0.5 2.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	3.0	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 15\text{ Adc}$, $V_{CE} = 3.0\text{ Vdc}$)	h_{FE}	8.0	—	40	—
Collector-Emitter Saturation Voltage ($I_C = 15\text{ Adc}$, $I_B = 3.0\text{ Adc}$) ($I_C = 20\text{ Adc}$, $I_B = 4.0\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 3.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	— — —	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 15\text{ Adc}$, $I_B = 3.0\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 3.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	—	—	450	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	$V_{CC} = 250\text{ Vdc}$, $I_C = 15\text{ Adc}$, $I_{B1} = 2.0\text{ Adc}$, $t_p = 30\ \mu\text{s}$, Duty Cycle $\leq 2\%$, $V_{BE(off)} = 5.0\text{ Vdc}$	t_d	—	0.02	0.05	μs
Rise Time		t_r	—	0.13	0.50	
Storage Time		t_s	—	0.90	3.5	
Fall Time		t_f	—	0.10	0.50	

Inductive Load, Clamped (Table 1)

Storage Time	$(I_{C(pk)} = 15\text{ A}$, $I_{B1} = 2.0\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 250\text{ V}$)	$(T_J = 100^\circ\text{C})$	t_{sv}	—	1.25	4.0	μs
Crossover Time			t_c	—	0.15	0.50	
Fall Time			t_{fi}	—	0.13	0.40	
Storage Time	$(T_J = 25^\circ\text{C})$	t_{sv}	—	0.90	—		
Crossover Time		t_c	—	0.05	—		
Fall Time		t_{fi}	—	0.03	—		

(1) Pulse Test: PW - 300 μs , Duty Cycle $\leq 2\%$

* $\beta_f = I_C / I_B$

DC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	$V_{CE0(sus)}$	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain $I_C = 100$ mA</p>	 <p>Adjust R_1 to obtain I_{B1} For switching and R_{BOA}, $R_2 = 0$ For $BV_{CE0(sus)}$, $R_2 = \infty$</p>	 <p>TURN ON TIME I_{B1} adjusted to obtain the forced hFE desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	$L_{coil} = 80$ mH $V_{CC} = 10$ V $R_{coil} = 0.7$ Ω	$L_{coil} = 180$ μ H $R_{coil} = 0.05$ Ω $V_{CC} = 20$ V $V_{clamp} = 250$ V R_B adjusted to attain desired I_{B1}	$V_{CC} = 250$ V $R_L = 16.6$ Ω Pulse Width = 30 μ s
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>OUTPUT WAVEFORMS</p>  <p>t_1 Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil} (I_{CM})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{CM})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 	

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – PEAK REVERSE CURRENT



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
 - t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
 - t_{fi} = Current Fall Time, 90–10% I_C
 - t_{ti} = Current Tail, 10–2% I_C
 - t_c = Crossover Time, 10% V_{clamp} to 10% I_C
- An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C t_c f$$

In general, $t_{rv} + t_{fi} \cong t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

INDUCTIVE SWITCHING

FIGURE 9 — STORAGE TIME




FIGURE 10 — CROSSOVER AND FALL TIMES







FIGURE 11 — THERMAL RESPONSE



1.3

The Safe Operating Area figures shown in figure 12 and 13 are specified for these devices under the test conditions shown



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C — V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14

$T_J(pk)$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the RBSOA characteristics.

FIGURE 14 — POWER DERATING





MOTOROLA

**MJ13330
MJ13331**

1.3

Designers Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS**

The MJ13330 and MJ13331 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn-Off Time

- 75 ns Inductive Fall Time—25°C (Typ)
- 150 ns Inductive Crossover Time—25°C (Typ)
- 900 ns Inductive Storage Time—25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



20 AMPERE

**NPN SILICON
POWER TRANSISTORS**

**200 and 250 VOLTS
175 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.


MAXIMUM RATINGS

Rating	Symbol	MJ13330	MJ13331	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	200	250	Vdc
Collector-Emitter Voltage	V_{CEV}	400	450	Vdc
Emitter Base Voltage	V_{EB}	6		Vdc
Collector Current — Continuous	I_C	20		Adc
— Peak (1)	I_{CM}	30		
Base Current — Continuous	I_B	10		Adc
— Peak (1)	I_{BM}	20		
Total Power Dissipation @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	P_D	175		Watts
Derate above 25°C		1		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



NOTES

1. DIMENSIONS Q AND V ARE DATUMS
2. T IS SEATING PLANE AND DATUM
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q

⌀ .13 (0.005) T V Q

FOR LEADS

⌀ .13 (0.005) T V Q Q

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC 1.187 BSC			
G	10.92 BSC 0.430 BSC			
H	5.46 BSC 0.215 BSC			
J	16.89 BSC 0.665 BSC			
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	26.67 — 1.050			
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

STYLE 1
PIN 1 BASE
2 EMITTER
CASE COLLECTOR

Similar device types with higher V_{CEO} ratings are: MJ13332 (350 V) thru MJ13335 (500 V).

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted).

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	200 250	— —	— —	Vdc	
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEV}	— —	— —	0.25 5	mAdc	
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	5	mAdc	
Emitter Cutoff Current ($V_{EB} = 6\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	0.5	mAdc	
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 12				
Clamped Inductive SOA with base reverse biased	RBSOA	See Figure 13				
ON CHARACTERISTICS (1)						
DC Current Gain ($I_C = 5\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$) ($I_C = 10\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$)	h_{FE}	15 8.0	— —	75 40	—	
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 1.5\text{ Adc}$) ($I_C = 20\text{ Adc}$, $I_B = 5\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.8\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	— — —	1.5 3.5 2.5	Vdc	
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 1.5\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.8\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	1.8 1.8	Vdc	
DYNAMIC CHARACTERISTICS						
Current-Gain-Bandwidth Product ($I_C = 300\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 1\text{ MHz}$)	f_T	5	—	40	MHz	
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 100\text{ kHz}$)	C_{ob}	100	—	400	pF	
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	$(V_{CC} = 175\text{ Vdc}$, $I_C = 10\text{ A}$, $I_{B1} = 1.5\text{ Adc}$, $V_{BE(off)} = 5\text{ Vdc}$, $t_P = 50\ \mu\text{s}$, Duty Cycle $\leq 2\%$)	t_d	—	0.08	0.20	μs
Rise Time		t_r	—	0.55	1.0	μs
Storage Time		t_s	—	0.70	3.5	μs
Fall Time		t_f	—	0.11	0.7	μs
Inductive Load, Clamped (Table 1)						
Storage Time	$(I_C = 10\text{ A(pk)}$, $V_{clamp} = 200\text{ Vdc}$, $I_{B1} = 1.8\text{ Adc}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	1.35	4.5	μs
Crossover Time		t_c	—	0.45	1.8	μs
Storage Time	$(I_C = 10\text{ A(pk)}$, $V_{clamp} = 200\text{ Vdc}$, $I_{B1} = 1.5\text{ Adc}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_{sv}	—	0.90	—	μs
Crossover Time		t_c	—	0.15	—	μs
Fall Time		t_{fi}	—	0.075	—	μs

(1) Pulse Test: $PW = 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

DC CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – OUTPUT CAPACITANCE



1.3

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – REVERSE BASE CURRENT versus BASE EMITTER VOLTAGE



RESISTIVE SWITCHING

FIGURE 9 – TURN-ON TIME





FIGURE 10 – TURN-OFF TIME



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, $90\% I_{B1}$ to $10\% V_{clamp}$
- t_{rv} = Voltage Rise Time, $10-90\% V_{clamp}$
- t_{fi} = Current Fall Time, $90-10\% I_C$
- t_{ti} = Current Tail, $10-2\% I_C$
- t_c = Crossover Time, $10\% V_{clamp}$ to $10\% I_C$

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.







For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.


As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C .

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain I_C = 100 mA</p>	 <p>All Diodes – 1N4934 All NPN – MJE200 All PNP – MJE210</p> <p>Adjust R1 to obtain I_{B1} For switching and RBSOA, R2 = 0 For BV_{CEO(sus)}, R2 = ∞</p>	 <p>TURN ON TIME I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V</p> <p>V_{clamp} = 200 V</p>	<p>V_{CC} = 175 V R_L = 17.5 Ω Pulse Width = 25 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil}(C_{pk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(C_{pk})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

1.3

FIGURE 11 – THERMAL RESPONSE



1.3

FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 – REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 14 – POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(pk)$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.



MOTOROLA

MJ13332 MJ13334
MJ13333 MJ13335

1.3

Designers Data Sheet

SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS

The MJ13332 through MJ13335 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn-Off Times

- 200 ns Inductive Fall Time—25°C (Typ)
- 1.8 μs Inductive Storage Time—25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents





20 AMPERE

NPN SILICON
POWER TRANSISTORS

350-500 VOLTS
175 WATTS

Designer's Data for
"Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented Limit data - representing device characteristics boundaries - are given to facilitate "worst case" design.



- NOTES
- 1 DIMENSIONS Q AND V ARE DATUMS
 - 2 IS SEATING PLANE AND DATUM
 - 3 POSITIONAL TOLERANCE FOR MOUNTING HOLE Q
- FOR LEADS
- ± 0.005 M T V Q
- 4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1975

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.05	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15	BSC	1.187	BSC
G	10.92	BSC	0.430	BSC
H	5.46	BSC	0.215	BSC
J	16.65	BSC	0.656	BSC
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05

MAXIMUM RATINGS

Rating	Symbol	MJ13332	MJ13333	MJ13334	MJ13335	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	350	400	450	500	Vdc
Collector-Emitter Voltage	V_{CEV}	650	700	750	800	Vdc
Emitter Base Voltage	V_{EB}	6.0				Vdc
Collector Current - Continuous Peak (1)	I_C I_{CM}	20				Adc
Base Current - Continuous Peak (1)	I_B I_{BM}	10			15	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	P_D	175			100	Watts
Derate above 25°C		1.0				W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.

Similar device types available with lower V_{CE0} ratings, see the MJ13330 (200 V) and MJ13331 (250 V).

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) ($I_C = 100\text{ mA}$, $I_B = 0$)	MJ13335 MJ13334 MJ13333 MJ13332	$V_{CEO(sus)}$	500 450 400 350	— — — —	— — — —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 150^\circ\text{C}$)		I_{CEV}	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)		I_{CER}	—	—	5.0	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	—	1.0	mAdc
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased	$I_{S/b}$					See Figure 12
Clamped Inductive SOA with Base Reverse Biased	RB SOA					See Figure 13
ON CHARACTERISTICS (1)						
DC Current Gain ($I_C = 5.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)		h_{FE}	10	—	60	—
Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 20\text{ Adc}$, $I_B = 6.7\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)		$V_{CE(sat)}$	— — —	— — —	1.8 5.0 2.4	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)		$V_{BE(sat)}$	— —	— —	1.8 1.8	Vdc
DYNAMIC CHARACTERISTICS						
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)		C_{ob}	125	—	500	pF
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	$(V_{CC} = 250\text{ Vdc}$, $I_C = 10\text{ A}$, $I_{B1} = 2.0\text{ A}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $t_p = 10\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	t_d	—	0.02	0.1	μs
Rise Time		t_r	—	0.3	0.7	μs
Storage Time		t_s	—	1.6	4.0	μs
Fall Time		t_f	—	0.3	0.7	μs
Inductive Load, Clamped (Table 1)						
Storage Time	$(I_C = 10\text{ A(pk)}$, $V_{clamp} = 250\text{ Vdc}$, $I_{B1} = 2.0\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	2.5	5.0	μs
Crossover Time		t_c	—	0.8	2.0	μs
Storage Time	$(I_C = 10\text{ A(pk)}$, $V_{clamp} = 250\text{ Vdc}$, $I_{B1} = 2.0\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_{sv}	—	1.8	—	μs
Crossover Time		t_c	—	0.4	—	μs
Fall Time		t_{fj}	—	0.2	—	μs

(1) Pulse Test: PW - 300 μs , Duty Cycle $\leq 2\%$.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION REGION




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – CAPACITANCE



1.3

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – REVERSE BASE CURRENT versus $V_{BE(off)}$ WITH NO EXTERNAL BASE RESISTANCE



RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 – TURN-ON SWITCHING TIMES





FIGURE 10 – TURN-OFF SWITCHING TIMES



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}

t_{rv} = Voltage Rise Time, 10–90% V_{clamp}

t_{fi} = Current Fall Time, 90–10% I_C

t_{ti} = Current Tail, 10–2% I_C

t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.







For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.


As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	$V_{CE0(sus)}$	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain $I_C = 100$ mA</p>	 <p>All Diodes – 1N4934 All NPN – MJE200 All PNP – MJE210</p> <p>Adjust R1 to obtain I_{B1} For switching and RBSOA, R2 = 0 For $BV_{CE0(sus)}$, R2 = ∞</p>	 <p>TURN ON TIME I_{B1} adjusted to obtain the forced h_{FE} desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	$L_{coil} = 80$ mH $V_{CC} = 10$ V $R_{coil} = 0.7$ Ω	$L_{coil} = 180$ μ H $R_{coil} = 0.05$ Ω $V_{CC} = 20$ V $V_{clamp} = 250$ V R_B adjusted to attain desired I_{B1}	$V_{CC} = 250$ V $R_L = 50$ Ω Pulse Width = 10 μ s
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t_1 Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

1.3

FIGURE 11 – THERMAL RESPONSE



1.3

FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA





FIGURE 14 – POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor, average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on TC = 25°C. TJ(pk) is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when TC ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

TJ(pk) may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.



NPN PNP
MJ14000 MJ14001
MJ14002 MJ14003

1.3

HIGH-CURRENT COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for use in high-power amplifier and switching circuit applications.


- High Current Capability — I_C Continuous = 60 Amperes
- DC Current Gain — $h_{FE} = 15-100$ @ $I_C = 50$ Adc
- Low Collector-Emitter Saturation Voltage — $V_{CE(sat)} = 2.5$ Vdc (Max) @ $I_C = 50$ Adc

MAXIMUM RATINGS

Rating	Symbol	MJ14000 MJ14001	MJ14002 MJ14003	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CBO}	60	80	Vdc
Emitter-Base Voltage	V_{EBO}	5		Vdc
Collector Current — Continuous	I_C	60		Adc
Base Current — Continuous	I_B	15		Adc
Emitter Current — Continuous	I_E	75		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	300	1.7	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ\text{C}$

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.584	$^\circ\text{C/W}$



60 AMPERES

**COMPLEMENTARY SILICON
POWER TRANSISTORS**

60-80 VOLTS
300 WATTS



STYLE 1.
 PIN 1, BASE
 2, EMITTER
 CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	24.89	26.67	0.980	1.050

CASE 197-01
TO-204AE

MJ14000, MJ14002 NPN, MJ14001, MJ14003 PNP


1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 200 mA, I _B = 0)	MJ14000, MJ14001 MJ14002, MJ14003	V _{CEO(sus)}	60 80	— —	V _{dc}
Collector Cutoff Current (V _{CE} = 30 V, I _B = 0) (V _{CE} = 40 V, I _B = 0)	MJ14000, MJ14001 MJ14402, MJ14003	I _{CEO}	— —	1.0 1.0	mA
Collector Cutoff Current (V _{CE} = 60 V, V _{BE(off)} = 1.5 V) (V _{CE} = 80 V, V _{BE(off)} = 1.5 V)	MJ14000, MJ14001 MJ14002, MJ14003	I _{CEX}	— —	1.0 1.0	mA
Collector Cutoff Current (V _{CB} = 60 V, I _E = 0) (V _{CB} = 80 V, I _E = 0)	MJ14000, MJ14001 MJ14002, MJ14003	I _{CBO}	— —	1.0 1.0	mA
Emitter Cutoff Current (V _{BE} = 5 V, I _C = 0)		I _{EBO}	—	1.0	mA
ON CHARACTERISTICS					
DC Current Gain (1) (I _C = 25 A, V _{CE} = 3.0 V) (I _C = 50 A, V _{CE} = 3.0 V) (I _C = 60 A, V _{CE} = 3.0 V)		h _{FE}	30 15 5	— 100 —	—
Collector-Emitter Saturation Voltage (1) (I _C = 25 A, I _B = 2.5 A) (I _C = 50 A, I _B = 5.0 A) (I _C = 60 A, I _B = 12 A)		V _{CE(sat)}	— — —	1 2.5 3	V _{dc}
Base-Emitter Saturation Voltage (1) (I _C = 25 A, I _B = 2.5 A) (I _C = 50 A, I _B = 5.0 A) (I _C = 60 A, I _B = 12 A)		V _{BE(sat)}	— — —	2 3 4	V _{dc}
DYNAMIC CHARACTERISTICS					
Output Capacitance (V _{CB} = 10 V, I _E = 0, f = 0.1 MHz)		C _{ob}	—	2000	pF

(1) Pulse Test: Pulse Width = 300 μs, Duty Cycle ≤ 2%.

FIGURE 2 — MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on T_{J(pk)} = 200°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 200°C. T_{J(pk)} may be calculated from the data in Figure 13. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. (See AN-415)

TYPICAL ELECTRICAL CHARACTERISTICS

NPN
MJ14000, MJ14002

FIGURE 3 — DC CURRENT GAIN




FIGURE 5 — COLLECTOR SATURATION REGION





FIGURE 7 — "ON" VOLTAGES



PNP
MJ14001, MJ14003

FIGURE 4 — DC CURRENT GAIN




FIGURE 6 — COLLECTOR SATURATION REGION





FIGURE 8 — "ON" VOLTAGES



1.3

FIGURE 9 – TURN-ON SWITCHING TIMES




FIGURE 10 - TURN-OFF SWITCHING TIMES




FIGURE 11 – CAPACITANCE VARIATION






FIGURE 12 – SWITCHING TEST CIRCUIT



FOR CURVES OF FIGURES 3 & 6, RB & RL ARE VARIED.
 INPUT LEVELS ARE APPROXIMATELY AS SHOWN.
 FOR NPN CIRCUITS, REVERSE ALL POLARITIES.

FIGURE 13 – THERMAL RESPONSE





MOTOROLA

**NPN
MJ15001
PNP
MJ15002**

1.3


COMPLEMENTARY SILICON POWER TRANSISTORS

The MJ15001 and MJ15002 are EPIBASE power transistors designed for high power audio, disk head positioners and other linear applications.

- High Safe Operating Area (100% Tested) –
200 W @ 40 V
50 W @ 100 V
- For Low Distortion Complementary Designs
- High DC Current Gain –
 $h_{FE} = 25$ (Min) @ $I_C = 4$ Adc

**15 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON**

**140 VOLTS
200 WATTS**




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	140	Vdc
Collector-Base Voltage	V_{CB0}	140	Vdc
Emitter-Base Voltage	V_{EBO}	5	Vdc
Collector Current – Continuous	I_C	15	Aadc
Base Current – Continuous	I_B	5	Aadc
Emitter Current – Continuous	I_E	20	Aadc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	200 1.14	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.875	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case for ≤ 10 s.	T_L	265	$^\circ\text{C}$



PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
TO-3

MJ15001 NPN
MJ15002PNP


1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	140	—	Vdc
Collector Cutoff Current ($V_{CE} = 140 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 140 \text{ Vdc}$, $V_{BE(off)} = 1.5 \text{ Vdc}$, $T_C = 150^\circ\text{C}$)	I_{CEX}	—	100 2	μAdc mAdc
Collector Cutoff Current ($V_{CE} = 140 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	250	μAdc
Emitter Cutoff Current ($V_{EB} = 5 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	100	μAdc
SECOND BREAKDOWN				
Second Breakdown Collector Current with Base Forward Biased ($V_{CE} = 40 \text{ Vdc}$, $t = 1 \text{ s}$ (non-repetitive)) ($V_{CE} = 100 \text{ Vdc}$, $t = 1 \text{ s}$ (non-repetitive))	$I_{S/b}$	5 0.5	— —	Adc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 4 \text{ Adc}$, $V_{CE} = 2 \text{ Vdc}$)	h_{FE}	25	150	—
Collector-Emitter Saturation Voltage ($I_C = 4 \text{ Adc}$, $I_B = 0.4 \text{ Adc}$)	$V_{CE(sat)}$	—	1	Vdc
Base-Emitter On Voltage ($I_C = 4 \text{ Adc}$, $V_{CE} = 2 \text{ Vdc}$)	$V_{BE(on)}$	—	2	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain — Bandwidth Product ($I_C = 0.5 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 0.5 \text{ MHz}$)	f_T	2	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f_{test} = 1 \text{ MHz}$)	C_{ob}	—	1000	pF

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

MJ15001NPN
MJ15002PNP

TYPICAL CHARACTERISTICS

1.3

FIGURE 2 – CAPACITANCES




FIGURE 3 – CURRENT-GAIN – BANDWIDTH PRODUCT




FIGURE 4 – DC CURRENT GAIN







FIGURE 5 – "ON" VOLTAGE



MJ15003 NPN

MJ15004 PNP



MOTOROLA

1.3


COMPLEMENTARY SILICON POWER TRANSISTORS

The MJ15003 and MJ15004 are PowerBase power transistors designed for high power audio, disk head positioners and other linear applications.

- High Safe Operating Area (100% Tested) – 250 W @ 50 V
- For Low Distortion Complementary Designs
- High DC Current Gain – $h_{FE} = 25$ (Min) @ $I_C = 5$ Adc

**20 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON**

**140 VOLTS
250 WATTS**




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	140	Vdc
Collector-Base Voltage	V_{CBO}	140	Vdc
Emitter-Base Voltage	V_{EBO}	5	Vdc
Collector Current – Continuous	I_C	20	Adc
Base Current – Continuous	I_B	5	Adc
Emitter Current – Continuous	I_E	25	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	250 1.43	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.70	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case for $\leq 10s$.	T_L	265	$^\circ C$



PIN 1. BASE
2. EMITTER
CASE: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.93	5.69	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.

CASE 11-01


TO-3

***ELECTRICAL CHARACTERISTICS** ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mAdc}, I_B = 0$)	$V_{CE(sus)}$	140	—	Vdc
Collector Cutoff Current ($V_{CE} = 140 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 140 \text{ Vdc}, V_{BE(off)} = 1.5 \text{ Vdc}, T_C = 150^\circ\text{C}$)	I_{CEX}	— —	100 2	μAdc mAdc
Collector Cutoff Current ($V_{CE} = 140 \text{ Vdc}, I_B = 0$)	I_{CEO}	—	250	μAdc
Emitter Cutoff Current ($V_{EB} = 5 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	100	μAdc
SECOND BREAKDOWN				
Second Breakdown Collector Current with Base Forward Biased ($V_{CE} = 50 \text{ Vdc}, t = 1 \text{ s}$ (non-repetitive)) ($V_{CE} = 100 \text{ Vdc}, t = 1 \text{ s}$ (non-repetitive))	$I_{S/b}$	5 1	— —	A dc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 5 \text{ Adc}, V_{CE} = 2 \text{ Vdc}$)	h_{FE}	25	150	
Collector-Emitter Saturation Voltage ($I_C = 5 \text{ Adc}, I_B = 0.5 \text{ Adc}$)	$V_{CE(sat)}$	—	1	Vdc
Base-Emitter On Voltage ($I_C = 5 \text{ Adc}, V_{CE} = 2 \text{ Vdc}$)	$V_{BE(on)}$	—	2	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain – Bandwidth Product ($I_C = 0.5 \text{ Adc}, V_{CE} = 10 \text{ Vdc}, f_{test} = 0.5 \text{ MHz}$)	f_T	2	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f_{test} = 1 \text{ MHz}$)	C_{ob}	—	1000	pF

(1) Pulse Test Pulse Width = 300 μs , Duty Cycle = 2%.

FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

1.3

TYPICAL CHARACTERISTICS

FIGURE 2 – CAPACITANCES




FIGURE 3 – CURRENT GAIN – BANDWIDTH PRODUCT




FIGURE 4 – DC CURRENT GAIN







FIGURE 5 – "ON" VOLTAGE





MOTOROLA

NPN PNP
MJ15011 MJ15012

1.3

Advance Information

COMPLEMENTARY SILICON POWER TRANSISTORS


The MJ15011 and MJ15012 are PowerBase power transistors designed for high-power audio, disk head positioners, and other linear applications. These devices can also be used in power switching circuits such as relay or solenoid drivers, dc-to-dc converters or inverters.

- High Safe Operating Area (100% Tested)
1.2 A @ 100 V
- Completely Characterized for Linear Operation
- High DC Current Gain and Low Saturation Voltage
h_{FE} = 20 (Min) @ 2 A, 2 V
V_{CE(sat)} = 2.5 V (Max) @ I_C = 4 A, I_B = 0.4 A
- For Low Distortion Complementary Designs

10 AMPERE

**COMPLEMENTARY
POWER TRANSISTORS**

250 VOLTS
200 WATTS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	250	Vdc
Collector-Emitter Voltage	V _{CEX}	250	Vdc
Emitter-Base Voltage	V _{EB}	5	Vdc
Collector Current — Continuous	I _C	10	A dc
— Peak (1)	I _{CM}	15	A dc
Base Current — Continuous	I _B	2	A dc
— Peak (1)	I _{BM}	5	A dc
Emitter Current — Continuous	I _E	12	A dc
— Peak (1)	I _{EM}	20	A dc
Total Power Dissipation @ T _C = 25°C	P _D	200	Watts
Derate above 25°C		1.14	W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	0.875	°C/W
Maximum Lead Temperature for Soldering Purposes	T _L	265	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



STYLE 1:
PIN 1: BASE
2: EMITTER
CASE: COLLECTOR

NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.
CASE 11-01
(TO-3)

This is advance information and specifications are subject to change without notice.

MJ15011 NPN, MJ15012 PNP

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 100\text{ mA}$)	$V_{CE0(sus)}$	250	—	Vdc
Collector Cutoff Current ($V_{CE} = 200\text{ Vdc}$)	I_{CEO}	—	1	mA _{dc}
Collector Cutoff Current ($V_{CE} = 250\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$)	I_{CEX}	—	500	μA_{dc}
Emitter Cutoff Current ($V_{BE} = 5\text{ Vdc}$)	I_{EBO}	—	500	μA_{dc}
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 2\text{ A}_{dc}$, $V_{CE} = 2\text{ Vdc}$) ($I_C = 4\text{ A}_{dc}$, $V_{CE} = 2\text{ Vdc}$)	h_{FE}	20 5	100 —	—
Collector-Emitter Saturation Voltage ($I_C = 2\text{ A}_{dc}$, $I_B = 0.2\text{ A}_{dc}$) ($I_C = 4\text{ A}_{dc}$, $I_B = 0.4\text{ A}_{dc}$)	$V_{CE(sat)}$	— —	0.8 2.5	Vdc
Base-Emitter On Voltage ($I_C = 4\text{ A}_{dc}$, $V_{CE} = 2\text{ Vdc}$)	$V_{BE(on)}$	—	2	Vdc
DYNAMIC CHARACTERISTICS				
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $f = 1\text{ MHz}$)	C_{ob}	—	750	μF
SECOND BREAKDOWN				
Second Breakdown Collector Current with Base Forward Biased ($V_{CE} = 40\text{ Vdc}$, $t = 0.5\text{ s}$) ($V_{CE} = 100\text{ Vdc}$, $t = 0.5\text{ s}$)	$I_{S/b}$	5 1.4	— —	A _{dc}

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

FIGURE 1 – DC CURRENT GAIN





FIGURE 2 – ACTIVE REGION SAFE OPERATING AREA





MOTOROLA

**NPN
MJ15022
MJ15024**

1.3


SILICON POWER TRANSISTORS

The MJ15022 and MJ15024 are PowerBase power transistors designed for high power audio, disk head positioners and other linear applications.

- High Safe Operating Area (100% Tested) —
2 A @ 80 V
- High DC Current Gain —
hFE = 15 (Min) @ IC = 8 Adc

**16 AMPERE
SILICON
POWER TRANSISTORS**

**200 and 250 VOLTS
250 WATTS**




MAXIMUM RATINGS

Rating	Symbol	MJ15022	MJ15024	Unit
Collector-Emitter Voltage	V _{CEO}	200	250	Vdc
Collector-Base Voltage	V _{CBO}	350	400	Vdc
Emitter-Base Voltage	V _{EBO}	5		Vdc
Collector-Emitter Voltage	V _{CEX}	400		Vdc
Collector Current — Continuous	I _C	16		Adc
Peak (1)		30		
Base Current — Continuous	I _B	5		Adc
Total Power Dissipation @ T _C = 25°C	P _D	250		Watts
Derate above 25°C		1.43		W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +200		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	0.70	°C/W

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



STYLE 1:
PIN 1: BASE
PIN 2: EMITTER
CASE: COLLECTOR

NOTE:
1. DIM "Q" IS DIA.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.99	1.09	0.039	0.043
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.09	0.151	0.161
R	—	26.67	—	1.050

Collector connected to case.

**CASE 1-04
(TO-204AA)**

MJ15022, MJ15024 NPN


1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 100 mA _{dc} , I _B = 0)	MJ15022 MJ15024	200 250	— —	
Collector Cutoff Current (V _{CE} = 200 V _{dc} , V _{BE(off)} = 1.5 V _{dc}) (V _{CE} = 250 V _{dc} , V _{BE(off)} = 1.5 V _{dc})	MJ15022 MJ15024	— —	250 250	μA _{dc}
Collector Cutoff Current (V _{CE} = 150 V _{dc} , I _B = 0) (V _{CE} = 200 V _{dc} , I _B = 0)	MJ15022 MJ15024	— —	500 500	μA _{dc}
Emitter Cutoff Current (V _{CE} = 5 V _{dc} , I _B = 0)	Both	—	500	μA _{dc}
SECOND BREAKDOWN				
Second Breakdown Collector Current with Base Forward Biased (V _{CE} = 50 V _{dc} , t = 0.5 s (non-repetitive)) (V _{CE} = 80 V _{dc} , t = 0.5 s (non-repetitive))	I _{S/b}	5 2	— —	A _{dc}
ON CHARACTERISTICS				
DC Current Gain (I _C = 8 A _{dc} , V _{CE} = 4 V _{dc}) (I _C = 16 A _{dc} , V _{CE} = 4 V _{dc})	h _{FE}	15 5	60 —	—
Collector-Emitter Saturation Voltage (I _C = 8 A _{dc} , I _B = 0.8 A _{dc}) (I _C = 16 A _{dc} , I _B = 3.2 A _{dc})	V _{CE(sat)}	— —	1.4 4.0	V _{dc}
Base-Emitter On Voltage (I _C = 8 A _{dc} , V _{CE} = 4 V _{dc})	V _{BE(on)}	—	2.2	V _{dc}
DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product (I _C = 1 A _{dc} , V _{CE} = 10 V _{dc} , f _{test} = 1 MHz)	f _T	4	—	MHz
Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f _{test} = 1 MHz)	C _{ob}	—	500	pF

(1) Pulse Test: Pulse Width = 300 μs, Duty Cycle ≤ 2%.






FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C – V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on T_{J(pk)} = 200°C; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL CHARACTERISTICS



PNP
MJ15023
MJ15025



1.3


SILICON POWER TRANSISTORS

The MJ15023 and MJ15025 are PowerBase power transistors designed for high power audio, disk head positioners and other linear applications.

- High Safe Operating Area (100% Tested) – 2 A @ 80 V
- High DC Current Gain – $h_{FE} = 15$ (Min) @ $I_C = 8$ Adc

16 AMPERE
SILICON
POWER TRANSISTORS

200 and 250 VOLTS
250 WATTS




MAXIMUM RATINGS

Rating	Symbol	MJ15023	MJ15025	Unit
Collector-Emitter Voltage	V_{CEO}	200	250	Vdc
Collector-Base Voltage	V_{CBO}	350	400	Vdc
Emitter-Base Voltage	V_{EBO}	5		Vdc
Collector-Emitter Voltage	V_{CEX}	400		Vdc
Collector Current – Continuous	I_C	16		Adc
Collector Current – Peak (1)		30		
Base Current – Continuous	I_B	5		Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	250	1.43	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200		$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.70	$^\circ C/W$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ~ 10%.



STYLE 1
 PIN 1: BASE
 2: EMITTER
 CASE: COLLECTOR
 NOTE
 1 DIM "Q" IS DIA

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC		1.187 BSC	
G	10.92 BSC		0.430 BSC	
H	5.46 BSC		0.215 BSC	
J	16.89 BSC		0.665 BSC	
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120
V	3.81	4.19	0.150	0.165


CASE I-04
 (TO-204AA)

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 100\text{ mAdc}$, $I_B = 0$)	MJ15023 MJ15025	$V_{CE(sus)}$	200 250	—
Collector Cutoff Current ($V_{CE} = 200\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CE} = 250\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$)	MJ15023 MJ15025	I_{CEX}	— —	250 250
Collector Cutoff Current ($V_{CE} = 150\text{ Vdc}$, $I_B = 0$) ($V_{CE} = 200\text{ Vdc}$, $I_B = 0$)	MJ15023 MJ15025	I_{CEO}	— —	500 500
Emitter Cutoff Current ($V_{CE} = 5\text{ Vdc}$, $I_B = 0$)	Both	I_{EBO}	—	500
SECOND BREAKDOWN				
Second Breakdown Collector Current with Base Forward Biased ($V_{CE} = 50\text{ Vdc}$, $\tau = 0.5\text{ s}$ (non-repetitive)) ($V_{CE} = 80\text{ Vdc}$, $\tau = 0.5\text{ s}$ (non-repetitive))		$I_{S/b}$	5 2	— —
ON CHARACTERISTICS				
DC Current Gain ($I_C = 8\text{ Adc}$, $V_{CE} = 4\text{ Vdc}$) ($I_C = 16\text{ Adc}$, $V_{CE} = 4\text{ Vdc}$)		h_{FE}	15 5	60 —
Collector-Emitter Saturation Voltage ($I_C = 8\text{ Adc}$, $I_B = 0.8\text{ Adc}$) ($I_C = 16\text{ Adc}$, $I_B = 3.2\text{ Adc}$)		$V_{CE(sat)}$	— —	1.4 4.0
Base-Emitter On Voltage ($I_C = 8\text{ Adc}$, $V_{CE} = 4\text{ Vdc}$)		$V_{BE(on)}$	—	2.2
DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product ($I_C = 1\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$, $f_{test} = 1\text{ MHz}$)		f_T	4	—
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1\text{ MHz}$)		C_{ob}	—	600

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$.

FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the powerhandling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL CHARACTERISTICS

FIGURE 2 – CAPACITANCES




FIGURE 3 – CURRENT-GAIN-BANDWIDTH PRODUCT




FIGURE 4 – DC CURRENT GAIN





FIGURE 5 – "ON" VOLTAGE





MJ15026 NPN MJ15027 PNP

1.3

SILICON POWER TRANSISTORS


The MJ15026 and MJ15027 are PowerBase transistors designed for high power audio, disk head positioners and other linear applications.

- High Gain, Complimentary Silicon Power Transistors for Audio and Other Power Amplifiers
- High Safe Operating Area (100% Tested)
50 V — 5.0 A
80 V — 2.0 A
- Excellent Frequency Response
 $f_T = 24$ MHz (Typ)

16 AMPERE

SILICON POWER TRANSISTORS

200 VOLTS
NPN and PNP




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	200	Vdc
Collector-Base Voltage	V_{CBO}	200	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current — Continuous	I_C	16	Adc
— Peak (1)		32	
Base Current — Continuous	I_B	70	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	250	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	200	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.7	$^\circ\text{C}/\text{W}$

(1) Pulse Test Pulse Width = 5.0 ms, Duty Cycle $\leq 10\%$.



STYLE 1
PIN 1. BASE
2. EMITTER
CASE COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.33	5.59	0.210	0.220
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	—	26.67	—	1.050
U	2.54	3.05	0.100	0.120

CASE 1-04


1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 20\text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	200	—	Vdc
Collector Cutoff Current ($V_{CE} = 200\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$)	I_{CEX}	—	1.0	mA
Collector Cutoff Current ($V_{CE} = 120\text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	1.0	mA
Emitter Cutoff Current ($V_{CE} = 5.0\text{ V}$, $I_B = 0$)	I_{EBO}	—	1.0	mA
SECOND BREAKDOWN				
Second Breakdown Collector Current with Base Forward-Biased ($V_{CE} = 50\text{ Vdc}$, $t = 0.5\text{ s}$ (non-repetitive))	$I_{S/b}$	—	5.0	Adc
($V_{CE} = 80\text{ Vdc}$, $t = 0.5\text{ s}$ (non-repetitive))	—	—	2.0	—
*ON CHARACTERISTICS				
DC Current Gain ($I_C = 5.0\text{ Adc}$, $V_{CE} = 5.0\text{ V}$) ($I_C = 16\text{ Adc}$, $V_{CE} = 5.0\text{ V}$)	h_{FE}	25 6.0	150 —	—
Collector-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 0.5\text{ Adc}$) ($I_C = 16\text{ Adc}$, $I_B = 4.0\text{ Adc}$)	$V_{CE(sat)}$	— —	1.0 3.0	Vdc
Base-Emitter On Voltage ($I_C = 5.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	$V_{BE(sat)}$	—	2.0	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain — Bandwidth Product ($I_C = 1.0\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$, $f_{rest} = 1.0\text{ MHz}$)	f_T	15	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{rest} = 1.0\text{ MHz}$)	C_{ob}	—	750	pF

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2\%$

FIGURE 1 — ACTIVE-REGION SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C — V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 200^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL ELECTRICAL CHARACTERISTICS

MJ15026 NPN

FIGURE 2 — DC CURRENT GAIN



MJ15027 PNP

FIGURE 3 — DC CURRENT GAIN




FIGURE 4 — COLLECTOR SATURATION REGION




FIGURE 5 — COLLECTOR SATURATION REGION




FIGURE 6 — "ON" VOLTAGE






FIGURE 7 — "ON" VOLTAGE



TYPICAL ELECTRICAL CHARACTERISTICS (continued)

MJ15026 NPN

FIGURE 8 — CURRENT GAIN-BANDWIDTH PRODUCT



MJ15027 PNP

FIGURE 9 — CURRENT GAIN-BANDWIDTH PRODUCT




FIGURE 10 — CAPACITANCE VARIATION




FIGURE 11 — CAPACITANCE VARIATION





FIGURE 12 — TYPICAL THERMAL RESPONSE





MOTOROLA

**MJ16002
MJ16004**

1.3

Designers Data Sheet

**SWITCHMODE III SERIES
NPN SILICON POWER TRANSISTORS**

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications. The MJ16004 is a selected high-gain version of the MJ16002 for applications where drive current is limited.

Typical Applications:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times
 - 50 ns Inductive Fall Time — 75°C (Typ)
 - 70 ns Inductive Crossover Time — 75°C (Typ)
 - 500 ns Inductive Storage Time — 75°C (Typ)
- Operating Temperature Range -65 to +200°C
- 100°C Performance Specified for:
 - Reverse-Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents




5 AMPERE

**NPN SILICON
POWER TRANSISTORS**

**450 VOLTS
125 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



STYLE 1
PIN 1, BASE
2, EMITTER
CASE, COLLECTOR

NOTES
1 DIMENSIONS Q AND V ARE DATUMS
2 T IS SEATING PLANE AND DATUM
3 POSITIONAL TOLERANCE FOR MOUNTING HOLE Q

FOR LEADS
⌀ 13 (0.005) T V Q

4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.92	0.250	0.310
D	0.97	1.09	0.038	0.043
E	1.40	3.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	19.92 BSC	—	0.784 BSC	—
H	5.48 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.18 12.19	—	0.440 0.480	—
Q	3.81	4.19	0.150	0.165
R	—	26.87	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

CASE 1-05 TO-3 TYPE

MAXIMUM RATINGS

Rating	Symbol	Max	Unit
Collector-Emmitter Voltage	$V_{CEO(sus)}$	450	Vdc
Collector-Emmitter Voltage	V_{CEV}	850	Vdc
Emitter Base Voltage	V_{EB}	6.0	Vdc
Collector Current — Continuous	I_C	5.0	Adc
— Peak (1)	I_{CM}	10	Adc
Base Current — Continuous	I_B	4.0	Adc
— Peak (1)	I_{BM}	8.0	Adc
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	125	Watts
@ $T_C = 100^\circ C$		71.5	
Derate above 25°C		0.714	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.4	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test. Pulse Width = 5 ms, Duty Cycle ≤ 10%

MJ16002

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 2) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CE0(sus)}$	450	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current ($V_{CE} = 850\text{ Vdc}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	2.5	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 1.5\text{ Adc}$, $I_B = 0.2\text{ Adc}$) ($I_C = 3.0\text{ Adc}$, $I_B = 0.4\text{ Adc}$) ($I_C = 3.0\text{ Adc}$, $I_B = 0.4\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	—	—	1.0 2.5 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 3.0\text{ Adc}$, $I_B = 0.4\text{ Adc}$) ($I_C = 3.0\text{ Adc}$, $I_B = 0.4\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	—	—	1.5 1.5	Vdc
DC Current Gain ($I_C = 5.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	5.0	—	—	—

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	—	—	200	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	($I_C = 3.0\text{ Adc}$, $V_{CC} = 250\text{ Vdc}$, $I_{B1} = 0.4\text{ Adc}$, $PW = 30\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	($I_{B2} = 0.8\text{ Adc}$, $R_{B2} = 8.0\ \Omega$)	t_d	—	30	100	ns
Rise Time			t_r	—	100	300	
Storage Time			t_s	—	1000	3000	
Fall Time			t_f	—	60	300	
Storage Time			$t_{s'}$	—	400	—	
Fall Time			$t_{f'}$	—	130	—	
Inductive Load (Table 2)							
Storage Time	($I_C = 3.0\text{ Adc}$, $I_{B1} = 0.4\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 400\text{ Vdc}$)	$(T_J = 100^\circ\text{C})$	t_{sv}	—	500	1600	ns
Fall Time			t_{fi}	—	100	200	
Crossover Time			t_c	—	120	250	
Storage Time			t_{sv}	—	600	—	
Fall Time	$(T_J = 150^\circ\text{C})$		t_{fi}	—	120	—	
Crossover Time			t_c	—	160	—	

(1) Pulse Test: $PW = 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

$$*\beta_f = \frac{I_C}{I_{B1}}$$

MJ16004

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 2) (I _C = 100 mA, I _B = 0)	V _{CEO(sus)}	450	—	—	Vdc
Collector Cutoff Current (V _{CEV} = 850 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = 850 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)	I _{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current (V _{CE} = 850 Vdc, R _{BE} = 50 Ω, T _C = 100°C)	I _{CER}	—	—	2.5	mAdc
Emitter Cutoff Current (V _{EB} = 6.0 Vdc, I _C = 0)	I _{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	I _{S/b}	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage (I _C = 1.5 Adc, I _B = 0.15 Adc) (I _C = 3.0 Adc, I _B = 0.3 Adc) (I _C = 3.0 Adc, I _B = 0.3 Adc, T _C = 100°C)	V _{CE(sat)}	—	—	1.0 2.5 2.5	Vdc
Base-Emitter Saturation Voltage (I _C = 3.0 Adc, I _B = 0.3 Adc) (I _C = 3.0 Adc, I _B = 0.3 Adc, T _C = 100°C)	V _{BE(sat)}	—	—	1.5 1.5	Vdc
DC Current Gain (I _C = 5.0 Adc, V _{CE} = 5.0 Vdc)	h _{FE}	7.0	—	—	—

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	—	—	200	pF
---	-----------------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	I _C = 3.0 Adc, V _{CC} = 250 Vdc, I _{B1} = 0.3 Adc, PW = 30 μs, Duty Cycle ≤ 2.0%	I _{B2} = 0.6 Adc, R _{B2} = 8.0 Ω	t _d	—	30	100	ns
Rise Time			t _r	—	130	300	
Storage Time			t _s	—	800	2700	
Fall Time			t _f	—	80	350	
Storage Time			t _s	—	250	—	
Fall Time	t _f	—	60	—			
Inductive Load (Table 2)							
Storage Time	I _C = 3.0 Adc, I _{B1} = 0.3 Adc, V _{BE(off)} = 5.0 Vdc, V _{CE(pk)} = 400 Vdc	T _J = 100°C	t _{sv}	—	400	1300	ns
Fall Time			t _{fi}	—	80	150	
Crossover Time			t _c	—	90	200	
Storage Time			t _{sv}	—	450	—	
Fall Time	T _J = 150°C	t _{fi}	—	100	—		
Crossover Time		t _c	—	110	—		

(1) Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%.

$$*\beta_f = \frac{I_C}{I_{B1}}$$

1.3

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — CROSSOVER TIME




FIGURE 12 — CROSSOVER TIME




FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 — PEAK REVERSE BASE CURRENT



GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 16 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 is based on $T_C = 25^\circ\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.

$T_J(pk)$ may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will reduce

the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

FIGURE 17 — THERMAL RESPONSE




FIGURE 18 — POWER DERATING






TABLE 1 — RESISTIVE LOAD SWITCHING



$V_{CC} = 250 \text{ Vdc}$
 $R_L = 83 \Omega$
 $I_C = 3.0 \text{ Adc}$
 $I_B = 0.3 \text{ Adc}$

$V_{in} \approx 11 \text{ V}$
 $t_r \leq 15 \text{ ns}$

*Tektronix P-6042 or Equivalent




$V_{CC} = 250$
 $R_L = 83 \Omega$
 $I_C = 3.0 \text{ Adc}$
 $I_{B1} = 0.3 \text{ Adc}$
 $I_{B2} = 0.6 \text{ Adc}$
 $R_{B1} = 33 \Omega$
 $R_{B2} = 8.0 \Omega$
 $R_B = 0 \Omega$
 For $V_{BE}(\text{off}) = 5.0 \text{ V}$

*Note: Adjust -V to obtain desired $V_{BE}(\text{off})$ at Point A.

1.3

TABLE 2 — INDUCTIVE LOAD SWITCHING



$T_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$
 T_1 adjusted to obtain $I_{C(pk)}$

BV_{CEO}
 $L = 10 \text{ mH}$
 $R_{B2} = \infty$
 $V_{CC} = 20 \text{ Volts}$

*Tektronix
 P-6042 or
 Equivalent


Inductive Switching
 $L = 200 \mu\text{H}$
 $R_{B2} = 0$
 $V_{CC} = 20 \text{ Volts}$
 R_{B1} selected for desired I_{B1}

Scope - Tektronix
 7403 or
 Equivalent


RBSOA
 $L = 200 \mu\text{H}$
 $R_{B2} = 0$
 $V_{CC} = 20 \text{ Volts}$
 R_{B1} selected for desired I_{B1}

Note: Adjust -V to obtain desired $V_{BE(off)}$ at Point A

TYPICAL INDUCTIVE SWITCHING WAVEFORMS



$I_{C(pk)} = 3.0 \text{ Amps}$
 $I_{B1} = 0.3 \text{ Amp}$
 $V_{BE(off)} = 5.0 \text{ Volts}$
 $V_{CE(pk)} = 300 \text{ Volts}$
 $T_C = 25^\circ\text{C}$
 Time Base =
 20 ns/cm



$I_{C(pk)} = 3.0 \text{ Amps}$
 $I_{B1} = 0.3 \text{ Amp}$
 $V_{BE(off)} = 5.0 \text{ Volts}$
 $V_{CE(pk)} = 300 \text{ Volts}$
 $T_C = 25^\circ\text{C}$
 Time Base =
 20 ns/cm



MOTOROLA

**MJ16002A
MJH16002A**

1.3

Designer's Data Sheet

**SWITCHMODE III SERIES
NPN SILICON POWER TRANSISTORS**


These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

Typical Applications:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Features:

- Fast Turn-Off Times
 - 100 ns Inductive Fall Time — 100°C (Typ)
 - 120 ns Inductive Crossover Time — 100°C (Typ)
 - 500 ns Inductive Storage Time — 100°C (Typ)
- Operating Temperature Range — -65 to +200°C
- 100°C Performance Specified for:
 - Reverse-Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents



MAXIMUM RATINGS

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	500	Vdc
Collector-Emitter Voltage	V_{CEV}	1000	Vdc
Emitter-Base Voltage	V_{EB}	6.0	Vdc
Collector Current — Continuous	I_C	5.0	Adc
— Peak (1)	I_{CM}	10	
Base Current — Continuous	I_B	4.0	Adc
— Peak (1)	I_{SM}	8.0	
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	°C

MJ16002A MJH16002A

Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	125	100	Watts
@ $T_C = 100^\circ\text{C}$		71.5	40	
Derate above 25°C		0.714	0.833	W/°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit	
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.4	1.25	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 5 Seconds	T_L	275	275	°C

(1) Pulse Test Pulse Width = 5 ms, Duty Cycle ≤ 10%

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

5.0 AMPERE

**NPN SILICON
POWER TRANSISTORS**

**1000 VOLTS
125 WATTS**

MJ16002A

STYLE 1
PIN 1 BASE
2 EMITTER
CASE COLLECTOR

NOTES
1 DIMENSIONS Q AND V ARE DATUMS
2 □ IS SEATING PLANE AND DATUM
3 POSITIONAL TOLERANCE FOR MOUNTING HOLE Q
FOR LEADS
4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	35.31	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	1.87 BSC		
G	10.92 BSC	0.430 BSC		
H	5.46 BSC	0.215 BSC		
J	16.80 BSC	0.665 BSC		
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.151	0.165

± 0.13 (0.005) \odot T V \odot
 ± 0.13 (0.005) \odot T V \odot \odot

**CASE 1-05
TO-204AA
(Formerly TO-3)**

MJH16002A

STYLE 1
PIN 1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.46	15.90	0.610	0.626
C	4.79	5.08	0.189	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
M	12.19	12.00	0.480	0.500
O	4.04	4.27	0.158	0.166

**CASE 340-01
TO-218AC
PLASTIC PACKAGE**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 2) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	500	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = 1000\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 1000\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current ($V_{CE} = 850\text{ Vdc}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	2.5	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 1.5\text{ Adc}$, $I_B = 0.2\text{ Adc}$) ($I_C = 3.0\text{ Adc}$, $I_B = 0.4\text{ Adc}$) ($I_C = 3.0\text{ Adc}$, $I_B = 0.4\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	—	—	1.0 2.5 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 3.0\text{ Adc}$, $I_B = 0.4\text{ Adc}$) ($I_C = 3.0\text{ Adc}$, $I_B = 0.4\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	—	—	1.5 1.5	Vdc
DC Current Gain ($I_C = 5.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	5.0	—	—	—

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	—	—	200	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	($I_C = 3.0\text{ Adc}$, $V_{CC} = 250\text{ Vdc}$, $I_{B1} = 0.4\text{ Adc}$, $PW = 30\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	($I_{B2} = 0.8\text{ Adc}$, $R_{B2} = 8.0\ \Omega$)	t_d	—	30	100	ns
Rise Time			t_r	—	100	300	
Storage Time			t_s	—	1000	3000	
Fall Time		t_f	—	60	300		
Storage Time		($V_{BE(off)} = 5.0\text{ Vdc}$)	t_s	—	400	—	
Fall Time			t_f	—	130	—	
Inductive Load (Table 2)							
Storage Time	($I_C = 3.0\text{ Adc}$, $I_{B1} = 0.4\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 400\text{ Vdc}$)	($T_J = 100^\circ\text{C}$)	t_{sv}	—	500	1600	ns
Fall Time			t_{fi}	—	100	200	
Crossover Time			t_c	—	120	250	
Storage Time		($T_J = 150^\circ\text{C}$)	t_{sv}	—	600	—	
Fall Time			t_{fi}	—	120	—	
Crossover Time			t_c	—	160	—	

(1) Pulse Test. PW - 300 μs , Duty Cycle $\leq 2\%$

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE






FIGURE 5 — COLLECTOR CUTOFF REGION



$$*\beta_f = \frac{I_C}{I_{B1}}$$

FIGURE 6 — CAPACITANCE



1.3

TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — CROSSOVER TIME





FIGURE 12 — CROSSOVER TIME



$$*\beta_f = \frac{I_C}{I_{B1}}$$

FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 — PEAK REVERSE BASE CURRENT



GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 16 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA



$$\beta_f = \frac{I_C}{I_{B1}}$$

SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C — V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.

$T_{J(pk)}$ may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will reduce

the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

1.3

FIGURE 17 — THERMAL RESPONSE




FIGURE 18 — POWER DERATING







TABLE 1 — RESISTIVE LOAD SWITCHING



Note: Adjust -V to obtain desired $V_{BE(off)}$ at Point A.

TABLE 2 — INDUCTIVE LOAD SWITCHING



$$T_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$$

T_1 adjusted to obtain $I_{C(pk)}$


BV_{CEO}(sus)
 L = 10 mH
 R_{B2} = ∞
 V_{CC} = 20 Volts
 I_{C(pk)} = 100 mA
 *Tektronix AM503
 P6302 or Equivalent

Inductive Switching
 L = 200 μH
 R_{B2} = 0
 V_{CC} = 20 Volts
 R_{B1} selected for desired I_{B1}
 Scope — Tektronix
 7403 or Equivalent

RBSOA
 L = 200 μH
 R_{B2} = 0
 V_{CC} = 20 Volts
 R_{B1} selected for desired I_{B1}


Note: Adjust -V to obtain desired V_{BE(off)} at Point A.

TYPICAL INDUCTIVE SWITCHING WAVEFORMS



I_{C(pk)} = 3.0 Amps
 I_{B1} = 0.3 Amp
 V_{BE(off)} = 5.0 Volts
 V_{CE(pk)} = 300 Volts
 T_C = 25°C
 Time Base =
 20 ns/cm

I_{C(pk)} = 3.0 Amps
 I_{B1} = 0.3 Amp
 V_{BE(off)} = 5.0 Volts
 V_{CE(pk)} = 300 Volts
 T_C = 25°C
 Time Base =
 20 ns/cm



MJ16006 MJ16008 MJH16006 MJH16008



1.3


Designers Data Sheet

SWITCHMODE III SERIES NPN SILICON POWER TRANSISTORS

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications. The MJ16008 and MJH16008 are selected high gain versions of the MJ16006 and MJH16006 for applications where drive current is limited.

Typical Applications: Features:

- Switching Regulators
- Inverters
- Solenoids
- Relay Drivers
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times
 - 70 ns Inductive Fall Time - 100°C (Typ)
 - 100 ns Inductive Crossover Time - 100°C (Typ)
 - 500 ns Inductive Storage Time - 100°C (Typ)
- 100°C Performance Specified for:
 - Reverse-Biased SOA with Inductive Load
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents



MAXIMUM RATINGS

Rating	Symbol	MJ16006 MJ16008	MJH16006 MJH16008	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	450		Vdc
Collector-Emitter Voltage	V_{CEV}	850		Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current				Adc
— Continuous	I_C	8.0		
— Peak (1)	I_{CM}	16		
Base Current				Adc
— Continuous	I_B	6.0		
— Peak (1)	I_{BM}	12		
Total Device Dissipation	P_D			Watts
@ $T_C = 25^\circ\text{C}$		150	125	
@ $T_C = 100^\circ\text{C}$		85.5	50	
Derate above 25°C		0.86	1.0	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to 200	-55 to 150	°C

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max		Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	1.0	°C/W
Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds.	T_L	275		°C

(1) Pulse Test: Pulse Width $\leq 5.0 \mu\text{s}$, Duty Cycle $\geq 10\%$.


Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit Curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

8.0 AMPERE
NPN SILICON
POWER TRANSISTORS
450 VOLTS
125 AND 150 WATTS



**MJ16006
MJ16008**




STYLE 1
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

- NOTES
1 DIMENSIONS Q AND V ARE DATUMS
2 \square IS SEATING PLANE AND DATUM.
3 POSITIONAL TOLERANCE FOR MOUNTING HOLE Q
4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	-	21.08	-	0.830
C	8.35	7.52	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	1.187 BSC		
G	16.92 BSC	0.665 BSC		
H	5.46 BSC	0.215 BSC		
J	16.89 BSC	0.663 BSC		
K	11.18 12.18	0.440 0.480		
Q	3.81	4.19	0.151	0.165
R	26.67	1.050		
U	4.53	5.33	0.180	0.210
V	3.81	4.19	0.151	0.165

**CASE 1-05
TO-204AA
(Formerly TO-3)**



**MJH16006
MJH16008**



1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.48	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	3.05	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.48	0.500	0.610
L	15.88	16.91	0.626	0.665
M	12.19	13.70	0.480	0.500
Q	4.04	4.22	0.158	0.166

**CASE 340-01
TO-218AC**

**MJ16006
MJH16006**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 2) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	450	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current ($V_{CE} = 850\text{ Vdc}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	2.5	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 3.0\text{ Adc}$, $I_B = 0.4\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 0.66\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 0.66\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	— — —	2.5 3.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 0.66\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 0.66\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DC Current Gain ($I_C = 8.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	5.0	—	—	—

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	—	—	350	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	$I_C = 5.0\text{ Adc}$, $V_{CC} = 250\text{ Vdc}$, $I_{B1} = 0.66\text{ Adc}$, $PW = 30\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$	$I_{B2} = 1.3\text{ Adc}$, $R_{B2} = 4.0\ \Omega$	t_d	—	20	50	ns
Rise Time			t_r	—	85	250	
Storage Time			t_s	—	1000	2500	
Fall Time			t_f	—	70	250	
Storage Time			t_s	—	500	—	
Fall Time			t_f	—	100	—	
Inductive Load (Table 2)							
Storage Time	$I_C = 5.0\text{ Adc}$, $I_{B1} = 0.66\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 400\text{ Vdc}$	$(T_J = 100^\circ\text{C})$	t_{sv}	—	700	1800	ns
Fall Time			t_{fi}	—	80	200	
Crossover Time			t_c	—	150	250	
Storage Time			t_{sv}	—	800	—	
Fall Time			t_{fi}	—	80	—	
Crossover Time			t_c	—	200	—	

(1) Pulse Test: $PW = 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

**MJ16008
MJH16008**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 2) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	450	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current ($V_{CE} = 850\text{ Vdc}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	2.5	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 3.0\text{ Adc}$, $I_B = 0.3\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 0.5\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 0.5\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	— — —	2.5 3.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 0.5\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 0.5\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DC Current Gain ($I_C = 8.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	7.0	—	—	—

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	—	—	350	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	$(I_C = 5.0\text{ Adc}$, $V_{CC} = 250\text{ Vdc}$, $I_B = 0.5\text{ Adc}$, $PW = 30\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	$(I_B = 1.0\text{ Adc}$, $R_{B2} = 4.0\ \Omega)$	t_d	—	20	50	ns
Rise Time			t_r	—	100	250	
Storage Time			t_s	—	900	2200	
Fall Time			t_f	—	70	250	
Storage Time		$(V_{BE(off)} = 5.0\text{ Vdc})$	t_s	—	400	—	
Fall Time			t_f	—	50	—	
Inductive Load (Table 2)							
Storage Time	$(I_C = 5.0\text{ Adc}$, $I_B = 0.5\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 400\text{ Vdc}$)	$(T_J = 100^\circ\text{C})$	t_{sv}	—	500	1400	ns
Fall Time			t_{fi}	—	70	150	
Crossover Time			t_c	—	100	200	
Storage Time		$(T_J = 150^\circ\text{C})$	t_{sv}	—	600	—	
Fall Time			t_{fi}	—	100	—	
Crossover Time			t_c	—	150	—	

(1) Pulse Test: $PW = 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



1.3

TYPICAL INDUCTIVE SWITCHING CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — CROSSOVER TIME





FIGURE 12 — CROSSOVER TIME



$^*\beta_f = \frac{I_C}{I_{B1}}$

FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 14 — PEAK REVERSE BASE CURRENT







TABLE 1 — RESISTIVE LOAD SWITCHING



Note: Adjust -V to obtain desired $V_{BE(off)}$ at Point A.

1.3

TABLE 2 — INDUCTIVE LOAD SWITCHING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C — V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 and 15A are based on T_C = 25°C; T_{J(pk)} is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when T_C ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 and 15A may be found at any case temperature by using the appropriate curve on Figure 17.

T_{J(pk)} may be calculated from the data in Figure 18. At high case temperatures, thermal limitations will re-

duce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA, MJ16006 & MJ16008




FIGURE 15A — SAFE OPERATING AREA, MJH16006 & MJH16008




FIGURE 16 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA




FIGURE 17 — POWER DERATING





FIGURE 18 — THERMAL RESPONSE



MJ16006A MJH16006A



1.3

Designer's Data Sheet

1.0 kV SWITCHMODE III SERIES NPN SILICON POWER TRANSISTORS


These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

Typical Applications:

- Switching Regulators
- Inverters
- Solenoids
- Relay Drivers
- Motor Controls
- Deflection Circuits

Features:

- Collector-Emitter Voltage — $V_{CEX} = 1000$ Vdc
- Fast Turn-Off Times
80 ns Inductive Fall Time — 100°C (Typ)
120 ns Inductive Crossover Time — 100°C (Typ)
800 ns Inductive Storage Time — 100°C (Typ)
- 100°C Performance Specified for:
Reverse-Biased SOA with Inductive Load
Switching Times with Inductive Loads
Saturation Voltages
Leakage currents



MAXIMUM RATINGS

Rating	Symbol	MJ16006A	MJH16006A	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	500		Vdc
Collector-Emitter Voltage	V_{CEV}	1000		Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current — Continuous	I_C	8.0		Adc
— Peak (1)	I_{CM}	16		
Base Current — Continuous	I_B	6.0		Adc
— Peak (1)	I_{BM}	12		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	150	125	Watts
@ $T_C = 100^\circ\text{C}$		85	50	
Derate above $T_C = 25^\circ\text{C}$		0.86	1.0	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to 200	-55 to 150	°C

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.17	1.0 °C/W
Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle ≤ 10%.

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit Curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

8.0 AMPERE
NPN SILICON
POWER TRANSISTORS
500 VOLTS
125 and 150 WATTS



MJ16006A




STYLE 1
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

- NOTES
1 DIMENSIONS D AND V ARE DATUMS
2 [] IS SEATING PLANE AND DATUM
3 POSITIONAL TOLERANCE FOR MOUNTING HOLE Ø
4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	39.37	-	1.550
B	21.08	0.850		
C	6.35	7.82	0.250	0.300
D	0.97	1.08	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	1.187 BSC		
G	10.92 BSC	0.430 BSC		
H	5.46 BSC	0.215 BSC		
J	16.88 BSC	0.665 BSC		
K	11.81	12.19	0.460	0.480
Q	3.91	4.19	0.151	0.165
R	-	28.67	-	1.050
U	4.83	5.33	0.190	0.210
V	3.91	4.19	0.151	0.165

CASE 1-05
TO-204AA
(Formerly TO-3)



MJH16006A



STYLE 1
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
Q	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
M	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.168

CASE 340-01
TO-218AC

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 2) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	500	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = 1000\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 1000\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current ($V_{CE} = 1000\text{ Vdc}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	2.5	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$			See Figures 14 or 15	
Clamped Inductive SOA with Base Reverse Biased	RBSOA			See Figure 16	

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 3.0\text{ Adc}$, $I_B = 0.6\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	—	—	1.0 1.5 1.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	—	—	1.5 1.5	Vdc
DC Current Gain ($I_C = 8.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	5.0	—	—	—

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	—	—	350	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1) MJ16006A							
Delay Time	($I_C = 5.0\text{ Adc}$, $V_{CC} = 250\text{ Vdc}$, $I_{B1} = 0.66\text{ Adc}$, $PW = 30\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	($I_{B2} = 1.3\text{ Adc}$, $R_{B2} = 4.0\ \Omega$)	t_d	—	25	100	ns
Rise Time			t_r	—	400	700	
Storage Time			t_s	—	1400	3000	
Fall Time			t_f	—	175	400	
Storage Time			t_s	—	475	—	
Fall Time			t_f	—	100	—	
Inductive Load (Table 2) MJ16006A							
Storage Time	($I_C = 5.0\text{ Adc}$, $I_{B1} = 0.66\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 400\text{ Vdc}$)	($T_J = 100^\circ\text{C}$)	t_{sv}	—	800	2000	ns
Fall Time			t_{fi}	—	80	200	
Crossover Time			t_c	—	120	300	
Storage Time		($T_J = 150^\circ\text{C}$)	t_{sv}	—	1000	—	
Fall Time			t_{fi}	—	90	—	
Crossover Time			t_c	—	150	—	

(1) Pulse Test: $PW = 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

1.3

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER SATURATION VOLTAGE




FIGURE 5 — CAPACITANCE




FIGURE 6 — PEAK REVERSE BASE CURRENT







TABLE 1 — RESISTIVE LOAD SWITCHING



*Tektronix
AM503
P6302 or Equivalent

V _{CC}	250 V
R _L	50 Ω
I _C	5.0 A
I _B	0.66 A




V _{CC}	250 V
R _L	50 Ω
I _C	5.0 A
I _{B1}	0.66 A
I _{B2}	1.0 A
R _{B1}	20 Ω
R _{B2}	4.0 Ω

*Note: Adjust -V to obtain desired V_{BE(off)} at Point A.




For V_{BE(off)} = 5.0 V, R_{B2} = 0

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS



1.3

TABLE 2 — INDUCTIVE LOAD SWITCHING



$$T_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$$

T_1 adjusted to obtain $I_{C(pk)}$

BV_{CEO}
 $L = 10 \text{ mH}$
 $R_{B2} = \infty$
 $V_{CC} = 20 \text{ Volts}$

Inductive Switching
 $L = 750 \mu\text{H}$
 $R_{B2} = 0$
 $V_{CC} = 20 \text{ Volts}$
 R_{B1} selected for desired I_{B1}

RBSOA
 $L = 750 \mu\text{H}$
 $R_{B2} = 0$
 $V_{CC} = 20 \text{ Volts}$
 R_{B1} selected for desired I_{B1}

*Tektronix AM503
 P6302 or Equivalent


Scope — Tektronix
 7403 or
 Equivalent

Note: Adjust $-V$ to obtain desired $V_{BE(off)}$ at Point A.

TYPICAL INDUCTIVE SWITCHING CHARACTERISTICS


$I_C/I_{B1} = 5.0, T_C = 100^\circ\text{C}, V_{CE(pk)} = 400 \text{ V}$

FIGURE 8 — STORAGE TIME



$I_C/I_{B1} = 10, T_C = 100^\circ\text{C}, V_{CE(pk)} = 400 \text{ V}$

FIGURE 9 — STORAGE TIME



GUARANTEED SAFE OPERATING AREA LIMITS (Continued)

FIGURE 16 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA





FIGURE 17 — POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 14 and 15 are based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 14 and 15 may be found at any case temperature by using the appropriate curve on Figure 17.


$T_J(\text{pk})$ may be calculated from the data in Figure 18. At high case temperatures, thermal limitations will re-

duce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable putting reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.


FIGURE 18 — THERMAL RESPONSE MJ16006A




1.3

TYPICAL INDUCTIVE SWITCHING CHARACTERISTICS (Continued)

$I_C/I_{B1} = 5.0$, $T_C = 100^\circ\text{C}$, $V_{CE(pk)} = 400\text{ V}$



$I_C/I_{B1} = 10$, $T_C = 100^\circ\text{C}$, $V_{CE(pk)} = 400\text{ V}$



$$\beta_f = \frac{I_C}{I_{B1}}$$

FIGURE 12 — CROSSOVER TIME






FIGURE 13 — CROSSOVER TIME




GUARANTEED SAFE OPERATING AREA LIMITS

MJ16006A



MJH16006A





MOTOROLA

**MJ16010
MJ16012
MJH16010
MJH16012**

1.3


Designer's Data Sheet

**SWITCHMODE III SERIES
NPN SILICON POWER TRANSISTORS**

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications. The MJ16012 and MJH16012 are selected high gain versions of the MJ16010 and MJH16010 for applications where drive current is limited.

Typical Applications: Features:

- Switching Regulators
- Inverters
- Solenoids
- Relay Drivers
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times — $T_C = 100^\circ\text{C}$
50 ns Inductive Fall Time (Typ)
- 90 ns Inductive Crossover Time (Typ)
- 800 ns Inductive Storage Time (Typ)
- 100°C Performance Specified for:
Reverse-Biased SOA with Inductive Loads
Switching Times with Inductive Loads
Saturation Voltages
Leakage Currents



MAXIMUM RATINGS

Rating	Symbol	MJ16010 MJ16012	MJH16010 MJH16012	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	450		Vdc
Collector-Emitter Voltage	V_{CEV}	850		Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current — Continuous	I_C	15		Adc
— Peak (1)	I_{CM}	20		Adc
Base Current — Continuous	I_B	10		Adc
— Peak (1)	I_{BM}	15		Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$ Derate above 25°C	P_D	175 100 1.0	135 53.8 1.11	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to 200	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max		Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	0.93	$^\circ\text{C}/\text{W}$
Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds	T_L	275		$^\circ\text{C}$

(1) Pulse Test. Pulse Width $\leq 5.0 \mu\text{s}$, Duty Cycle $\geq 10\%$


Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.


15 AMPERE

**NPN SILICON
POWER TRANSISTORS**

**450 VOLTS
135 AND 175 WATTS**



**MJ16010
MJ16012**




STYLE 1
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

- NOTES
- DIMENSIONS D AND V ARE DATUMS.
 - \square IS SEATING PLANE AND DATUM.
 - POSITIONAL TOLERANCE FOR MOUNTING HOLE D:
 $\pm \text{ } \phi .13 (0.005) \text{ } \textcircled{T} \text{ } \textcircled{V} \text{ } \textcircled{D}$
 FOR LEADS
 $\pm \text{ } \phi .13 (0.005) \text{ } \textcircled{T} \text{ } \textcircled{V} \text{ } \textcircled{D}$
 - DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

DIM	MILLIMETERS			INCHES		
	MIN	MAX	TYP	MIN	MAX	TYP
A	—	39.37	—	1.550	—	—
B	—	21.08	—	0.830	—	—
C	6.35	7.62	0.260	0.250	—	—
D	0.37	1.09	0.038	0.043	—	—
E	1.07	1.78	0.055	0.010	—	—
F	30.15	BSC	—	1.187	BSC	—
G	10.92	BSC	—	0.430	BSC	—
H	5.48	BSC	—	0.215	BSC	—
J	16.89	BSC	—	0.665	BSC	—
K	11.18	12.19	0.440	0.480	—	—
L	3.81	4.19	0.151	0.165	—	—
M	—	26.67	—	1.050	—	—
N	4.83	5.33	0.190	0.210	—	—
V	3.81	4.19	0.151	0.165	—	—

**CASE 1-05
TO-204AA
(Formerly TO-3)**



**MJH16010
MJH16012**



1. BASE
2. COLLECTOR
3. SWITTER
4. COLLECTOR

DIM	MILLIMETERS			INCHES		
	MIN	MAX	TYP	MIN	MAX	TYP
A	20.32	21.08	0.800	0.830	—	—
B	15.49	15.90	0.610	0.626	—	—
C	4.19	5.08	0.165	0.200	—	—
D	1.02	1.65	0.040	0.065	—	—
E	1.35	1.65	0.053	0.065	—	—
G	5.21	5.72	0.205	0.225	—	—
H	2.41	3.30	0.095	0.126	—	—
J	0.38	0.64	0.015	0.025	—	—
K	12.70	15.49	0.500	0.610	—	—
L	15.88	16.51	0.625	0.650	—	—
M	12.19	12.70	0.480	0.500	—	—
Q	4.04	4.22	0.159	0.166	—	—

**CASE 340-01
TO-218AC**

**MJ16010
MJH16010**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 2) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	450	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current ($V_{CE} = 850\text{ Vdc}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	2.5	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 0.7\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.3\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.3\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	— — —	2.5 3.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 1.3\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.3\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DC Current Gain ($I_C = 15\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	5.0	—	—	—

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{rest} = 1.0\text{ kHz}$)	C_{ob}	—	—	400	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	$(I_C = 10\text{ Adc}$, $V_{CC} = 250\text{ Vdc}$, $I_{B1} = 1.3\text{ Adc}$, $PW = 30\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	$(I_{B2} = 2.6\text{ Adc}$, $R_B = 1.6\ \Omega)$	t_d	—	20	—	ns
Rise Time			t_r	—	200	—	
Storage Time			t_s	—	1200	—	
Fall Time		t_f	—	200	—		
Storage Time		$(V_{BE(off)} = 5.0\text{ Vdc})$	t_s	—	650	—	
Fall Time			t_f	—	80	—	
Inductive Load (Table 2)							
Storage Time	$(I_C = 10\text{ Adc}$, $I_{B1} = 1.3\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 400\text{ Vdc}$)	$(T_C = 100^\circ\text{C})$	t_{sv}	—	800	1800	ns
Fall Time			t_{fi}	—	50	200	
Crossover Time			t_c	—	90	250	
Storage Time		$(T_C = 150^\circ\text{C})$	t_{sv}	—	1050	—	
Fall Time			t_{fi}	—	70	—	
Crossover Time			t_c	—	120	—	

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2.0\%$

**MJ16012
MJH16012**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (Table 2) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	450	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current ($V_{CE} = 850\text{ Vdc}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	2.5	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 0.5\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	— — —	2.5 3.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc
DC Current Gain ($I_C = 15\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	7.0	—	—	—

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	—	—	400	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	$I_C = 10\text{ Adc}$, $V_{CC} = 250\text{ Vdc}$, $I_{B1} = 1.0\text{ Adc}$, $PW = 30\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$	$I_{B2} = 2.0\text{ Adc}$, $R_B = 1.6\ \Omega$	t_d	—	20	—	ns
Rise Time			t_r	—	200	—	
Storage Time			t_s	—	900	—	
Fall Time		t_f	—	150	—		
Storage Time		$(V_{BE(off)} = 5.0\text{ Vdc})$	t_s	—	500	—	
Fall Time			t_f	—	40	—	
Inductive Load (Table 2)							
Storage Time	$I_C = 10\text{ Adc}$, $I_{B1} = 1.0\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 400\text{ Vdc}$	$(T_C = 100^\circ\text{C})$	t_{sv}	—	650	1500	ns
Fall Time			t_{fi}	—	30	150	
Crossover Time			t_c	—	50	200	
Storage Time		$(T_C = 150^\circ\text{C})$	t_{sv}	—	850	—	
Fall Time			t_{fi}	—	30	—	
Crossover Time			t_c	—	70	—	

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2.0\%$.

1.3

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — CROSSOVER TIME





FIGURE 12 — CROSSOVER TIME



$$\beta_f^* = \frac{I_C}{I_{B1}}$$

1.3

FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS






FIGURE 14 — PEAK REVERSE BASE CURRENT




GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA



$$*\beta_f = \frac{I_c}{I_{B1}}$$

FIGURE 16 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.

$T_{J(pk)}$ may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will re-

duce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

FIGURE 17 — THERMAL RESPONSE




FIGURE 18 — POWER DERATING






TABLE 1 — RESISTIVE LOAD SWITCHING





*Tektronix AM503
 P6302 or Equivalent



Note: Adjust -V to obtain desired $V_{BE(off)}$ at Point A.

1.3

TABLE 2 — INDUCTIVE SWITCHING



$$T_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$$

T_1 adjusted to obtain $I_{C(pk)}$

BV_{CEO}
 L = 10 mH
 R_{B2} = ∞
 V_{CC} = 20 V Its

*Tektronix AM503
 P6302 or Equivalent

Inductive Switching
 L = 200 μH
 R_{B2} = 0
 V_{CC} = 20 V
 R_{B1} selected for desired I_{B1}


Scope — Tektronix
 7403 or Equivalent

RBSOA
 L = 200 μH
 R_{B2} = 0
 V_{CC} = 20 V
 R_{B1} selected for desired I_{B1}


Note: Adjust -V to obtain desired V_{BE(off)} at Point A.

TYPICAL INDUCTIVE SWITCHING WAVEFORMS

I_{C(pk)} = 10 A
 I_{B1} = 1.0 A
 V_{BE(off)} = 5.0 V
 V_{CE(pk)} = 400 V
 T_C = 25°C
 Time Base =
 100 ns/cm



I_{C(pk)} = 10 A
 I_{B1} = 1.0 A
 V_{BE(off)} = 5.0 V
 V_{CE(pk)} = 400 V
 T_C = 25°C
 Time Base =
 20 ns/cm




Designer's Data Sheet
**1.0 kV SWITCHMODE III SERIES
NPN SILICON POWER TRANSISTORS**

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

Typical Applications: Features:

- Switching Regulators
- Inverters
- Solenoids
- Relay Drivers
- Motor Controls
- Deflection Circuits
- Collector-Emitter Voltage — $V_{CEX} = 1000 \text{ Vdc}$
- Fast Turn-Off Times
 - 50 ns Inductive Fall Time — 100°C (Typ)
 - 90 ns Inductive Crossover Time — 100°C (Typ)
 - 900 ns Inductive Storage Time — 100°C (Typ)
- 100°C Performance Specified for:
 - Reverse-Biased SOA with Inductive Load
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage currents


MAXIMUM RATINGS

Rating	Symbol	MJ16010A	MJH16010A	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	500		Vdc
Collector-Emitter Voltage	V_{CEV}	1000		Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current — Continuous	I_C	15		A dc
— Peak (1)	I_{CM}	20		A dc
Base Current — Continuous	I_B	10		A dc
— Peak (1)	I_{BM}	15		A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	175	135	Watts
Derate above $T_C = 25^\circ\text{C}$		100	54	$\text{W}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}			$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit	
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	0.92	$^\circ\text{C}/\text{W}$
Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275		$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle $\leq 10\%$.

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit Curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.


**15 AMPERE
NPN SILICON
POWER TRANSISTORS**
**500 VOLTS
125 and 175 WATTS**
MJ16010A


STYLE 1
PIN 1 BASE
2 EMITTER
CASE COLLECTOR

NOTES

- 1 DIMENSIONS Q AND V ARE DATUMS
- 2 \square IS SEATING PLANE AND DATUM
- 3 POSITIONAL TOLERANCE FOR MOUNTING HOLE ϕ
- 4 DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	39.57	—	1.560
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.37	1.08	0.039	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.32 BSC	—	0.406 BSC	—
H	5.48 BSC	—	0.215 BSC	—
J	16.89 BSC	—	0.665 BSC	—
K	11.78	12.19	0.460	0.480
L	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.151	0.165

**CASE 1-05
TO-204AA
(Formerly TO-3)**
MJH16010A


STYLE 1
PIN 1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.48	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.95	0.040	0.065
E	1.95	1.95	0.063	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.125
J	0.38	0.64	0.015	0.025
K	12.70	15.48	0.500	0.610
L	15.88	16.51	0.625	0.650
M	12.19	12.70	0.480	0.500
N	4.84	4.22	0.159	0.168

**CASE 340-01
TO-218AC**

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 2) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	500	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = 1000\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 1000\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current ($V_{CE} = 1000\text{ Vdc}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	2.5	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$		See Figures 14 or 15		
Clamped Inductive SOA with Base Reverse Biased	RBSOA		See Figure 16		

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	—	—	1.0 1.5 1.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	—	—	1.5 1.5	Vdc
DC Current Gain ($I_C = 15\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	5.0	—	—	—

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	—	—	400	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	($I_C = 10\text{ Adc}$, $V_{CC} = 250\text{ Vdc}$, $I_{B1} = 1.3\text{ Adc}$, $PW = 30\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	($I_{B2} = 2.6\text{ Adc}$, $R_{B2} = 1.6\ \Omega$)	t_d	—	25	100	ns
Rise Time			t_r	—	325	600	
Storage Time			t_s	—	1300	3000	
Fall Time			t_f	—	175	400	
Storage Time		($V_{BE(off)} = 5.0\text{ Vdc}$)	t_s	—	700	—	
Fall Time			t_f	—	80	—	
Inductive Load (Table 2)							
Storage Time	($I_C = 10\text{ Adc}$, $I_{B1} = 1.3\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 400\text{ Vdc}$)	($T_J = 100^\circ\text{C}$)	t_{sv}	—	900	2000	ns
Fall Time			t_{fi}	—	50	250	
Crossover Time			t_c	—	90	300	
Storage Time		($T_J = 150^\circ\text{C}$)	t_{sv}	—	1100	—	
Fall Time			t_{fi}	—	70	—	
Crossover Time			t_c	—	120	—	

(1) Pulse Test: $PW = 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER SATURATION VOLTAGE




FIGURE 5 — CAPACITANCE







FIGURE 6 — PEAK REVERSE BASE CURRENT



1.3

TABLE 1 — RESISTIVE LOAD SWITCHING

t_d and t_r





*Tektronix
AM503
P6302 or
Equivalent

V _{CC}	250 V
R _L	50 Ω
I _C	5.0 A
I _{B1}	0.66 A
I _{B2}	1.0 A
R _{B1}	20 Ω
R _{B2}	4.0 Ω

*Note: Adjust -V to obtain desired V_{BE(off)} at Point A.


For V_{BE(off)} = 5.0 V, R_{B2} = 0

t_s and t_f



V _{CC}	250 V
R _L	50 Ω
I _C	5.0 A
I _B	0.66 A

TABLE 2 — INDUCTIVE LOAD SWITCHING



$$T_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$$

T_1 adjusted to obtain $I_C(pk)$

BV_{CEO}
 $L = 10 \text{ mH}$
 $R_{B2} = \infty$
 $V_{CC} = 20 \text{ Volts}$

*Tektronix AM503
 P6302 or Equivalent


Inductive Switching
 $L = 200 \mu\text{H}$
 $R_{B2} = 0$
 $V_{CC} = 20 \text{ Volts}$
 R_{B1} selected for desired I_{B1}

Scope — Tektronix
 7403 or
 Equivalent

RBSOA
 $L = 200 \mu\text{H}$
 $R_{B2} = 0$
 $V_{CC} = 20 \text{ Volts}$
 R_{B1} selected for desired I_{B1}

Note: Adjust $-V$ to obtain desired $V_{BE(off)}$ at Point A.


FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS



TYPICAL INDUCTIVE SWITCHING CHARACTERISTICS

$I_C/I_{B1} = 5.0$, $T_C = 100^\circ\text{C}$, $V_{CE(pk)} = 400\text{ V}$

FIGURE 8 — STORAGE TIME



$I_C/I_{B1} = 10$, $T_C = 100^\circ\text{C}$, $V_{CE(pk)} = 400\text{ V}$

FIGURE 9 — STORAGE TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — COLLECTOR CURRENT FALL TIME




FIGURE 12 — CROSSOVER TIME





FIGURE 13 — CROSSOVER TIME



GUARANTEED OPERATING AREA INFORMATION

FIGURE 14 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA — MJ16010A




FIGURE 15 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA — MJH16010A




FIGURE 16 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA





FIGURE 17 — POWER DERATING



FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC — VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 14 and 15 are based on TC = 25°C; TJ(pk) is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when TC ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 14 and 15 may be found at any case temperature by using the appropriate curve on Figure 17.

TJ(pk) may be calculated from the data in Figure 18. At high case temperatures, thermal limitations will re-


duce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable putting reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

1.3

FIGURE 18 — THERMAL RESPONSE





MOTOROLA

**MJ16014
MJ16016**

1.3

Designer's Data Sheet

**SWITCHMODE III SERIES
NPN SILICON POWER TRANSISTORS**

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications. The MJ16016 is a selected high-gain version of the MJ16014 for applications where drive current is limited.

Typical Applications:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits
- Fast Turn-Off Times
 - 40 ns Inductive Fall Time — 75°C (Typ)
 - 40 ns Inductive Crossover Time — 75°C (Typ)
 - 800 ns Inductive Storage Time — 75°C (Typ)
- Operating Temperature Range -65 to +200°C
- 100°C Performance Specified for:
 - Reverse-Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents

MAXIMUM RATINGS

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	450	Vdc
Collector-Emitter Voltage	V_{CEV}	850	Vdc
Emitter Base Voltage	V_{EB}	6.0	Vdc
Collector Current — Continuous	I_C	20	Adc
— Peak (1)	I_{CM}	30	
Base Current — Continuous	I_B	10	Adc
— Peak (1)	I_{BM}	20	
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	250	Watts
@ $T_C = 100^\circ\text{C}$		143	
Derate above 25°C		1.43	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +200	°C

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.7	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%

20 AMPERE



**NPN SILICON
POWER TRANSISTORS**

**450 VOLTS
250 WATTS**



**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



STYLE 1:
PIN 1. BASE
2. EMITTER
CASE. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	38.35	39.37	1.510	1.550
B	19.30	21.08	0.760	0.830
C	6.35	7.62	0.250	0.300
D	1.45	1.60	0.057	0.063
E	—	3.43	—	0.135
F	29.90	30.40	1.177	1.197
G	10.67	11.18	0.420	0.440
H	5.21	5.72	0.205	0.225
J	16.64	17.15	0.655	0.675
K	11.18	12.19	0.440	0.480
Q	3.84	4.08	0.151	0.161
R	24.89	26.67	0.980	1.050

**CASE 197-01
MODIFIED TO-3**

MJ16014

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (Table 2) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CEQ(sus)}$	450	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 850\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current ($V_{CE} = 850\text{ Vdc}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	2.5	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 10\text{ Adc}$, $I_B = 1.3\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	—	—	2.5 3.0 3.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 15\text{ Adc}$, $I_B = 2.0\text{ Adc}$) ($I_C = 15\text{ Adc}$, $I_B = 2.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	—	—	1.5 1.5	Vdc
DC Current Gain ($I_C = 20\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	hFE	5.0	—	—	—

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	—	—	500	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	($I_C = 15\text{ Adc}$, $V_{CC} = 250\text{ Vdc}$, $I_{B1} = 2.0\text{ Adc}$, $PW = 30\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	($I_{B2} = 4.0\text{ Adc}$, $R_B = 1.6\ \Omega$)	t_d	—	20	50	ns
Rise Time			t_r	—	200	500	
Storage Time			t_s	—	1200	2700	
Fall Time			t_f	—	200	350	
Storage Time			$t_{s'}$	—	650	—	
Fall Time			$t_{f'}$	—	80	—	
Inductive Load (Table 2)							
Storage Time	($I_C = 15\text{ Adc}$, $I_{B1} = 2.0\text{ Adc}$, $V_{BE(off)} = 5.0\text{ Vdc}$, $V_{CE(pk)} = 400\text{ Vdc}$)	$(T_C = 100^\circ\text{C})$	t_{sv}	—	800	2700	ns
Fall Time			t_{fi}	—	50	200	
Crossover Time			t_c	—	90	250	
Storage Time			t_{sv}	—	1050	—	
Fall Time			t_{fi}	—	70	—	
Crossover Time			t_c	—	120	—	

(1) Pulse Test: PW - 300 μs , Duty Cycle $\leq 2\%$.

* $\beta_t = \frac{I_C}{I_{B1}}$

MJ16016

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 2) (I _C = 100 mA, I _B = 0)	V _{CEO(sus)}	450	—	—	Vdc
Collector Cutoff Current (V _{CEV} = 850 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = 850 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)	I _{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current (V _{CE} = 850 Vdc, R _{BE} = 50 Ω, T _C = 100°C)	I _{CER}	—	—	2.5	mAdc
Emitter Cutoff Current (V _{EB} = 6.0 Vdc, I _C = 0)	I _{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	I _{S/b}	See Figure 15			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 16			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 1.0 Adc) (I _C = 15 Adc, I _B = 1.5 Adc) (I _C = 15 Adc, I _B = 1.5 Adc, T _C = 100°C)	V _{CE(sat)}	—	—	2.5 3.0 3.0	Vdc
Base-Emitter Saturation Voltage (I _C = 15 Adc, I _B = 1.5 Adc) (I _C = 15 Adc, I _B = 1.5 Adc, T _C = 100°C)	V _{BE(sat)}	—	—	1.5 1.5	Vdc
DC Current Gain (I _C = 20 Adc, V _{CE} = 5.0 Vdc)	h _{FE}	7.0	—	—	—

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	—	—	500	pF
---	-----------------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)

Delay Time	(I _C = 15 Adc, V _{CC} = 250 Vdc, I _{B1} = 1.5 Adc, PW = 30 μs, Duty Cycle ≤ 2.0%)	(I _{B2} = 3.0 Adc, R _B = 1.6 Ω)	t _d	—	20	50	ns
Rise Time			t _r	—	200	500	
Storage Time			t _s	—	900	2200	
Fall Time			t _f	—	100	250	
Storage Time			t _s	—	500	—	
Fall Time	(V _{BE(off)} = 5.0 Vdc)	t _f	—	40	—		

Inductive Load (Table 2)

Storage Time	(I _C = 15 Adc, I _{B1} = 1.5 Adc, V _{BE(off)} = 5.0 Vdc, V _{CE(pk)} = 400 Vdc)	(T _C = 100°C)	t _{sv}	—	750	2500	ns
Fall Time			t _{fi}	—	30	150	
Crossover Time			t _c	—	50	200	
Storage Time	(T _C = 150°C)	t _{sv}	—	900	—		
Fall Time		t _{fi}	—	30	—		
Crossover Time		t _c	—	70	—		

(1) Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%.

$$*\beta_f = \frac{I_C}{I_B}$$

1.3

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION REGION




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME




FIGURE 10 — COLLECTOR CURRENT FALL TIME




FIGURE 11 — CROSSOVER TIME





FIGURE 12 — CROSSOVER TIME



1.3

FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 14 — REVERSE BASE CURRENT



GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 15 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 16 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C — V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 15 is based on $T_C = 25^\circ C$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 15 may be found at any case temperature by using the appropriate curve on Figure 18.


$T_J(pk)$ may be calculated from the data in Figure 17. At high case temperatures, thermal limitations will reduce

the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 16 gives the RBSOA characteristics.

FIGURE 17 — THERMAL RESPONSE



1.3

FIGURE 18 — POWER DERATING






TABLE 1 — RESISTIVE LOAD SWITCHING



$V_{CC} = 250$ Vdc
 $R_L = 16 \Omega$
 $I_C = 15$ A
 $I_B = 1.5$ A

*Tektronix P-6042 or Equivalent




$V_{CC} = 250$
 $R_L = 16 \Omega$
 $I_C = 15$ A
 $I_{B1} = 1.5$ A
 $I_{B2} = 3.0$ A
 For $V_{BE(off)} = 5.0$ V $R_{B2} = 0 \Omega$
 $R_{B1} = 7.5 \Omega$
 $R_{B2} = 1.6 \Omega$

*Note Adjust -V to obtain desired $V_{BE(off)}$ at Point A.

1.3

TABLE 2 - INDUCTIVE LOAD SWITCHING





*Tektronix
 P-6042 or
 Equivalent

Scope - Tektronix
 7403 or
 Equivalent

Note Adjust -V to obtain desired V_{BE(off)} at Point A.

TYPICAL INDUCTIVE SWITCHING WAVEFORMS





MOTOROLA

**MJ16018
MJH16018**

1.3


Designers Data Sheet

**1.5 kV SWITCHMODE III SERIES
NPN SILICON POWER TRANSISTORS**

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications.

Typical Applications: Features:

- Switching Regulators
- Inverters
- Solenoids
- Relay Drivers
- Motor Controls
- Deflection Circuits
- Collector-Emitter Voltage — $V_{CEX} = 1500$ Vdc
- Fast Turn-Off Times
- 280 ns Inductive Fall Time — 100°C (Typ)
- 470 ns Inductive Crossover Time — 100°C (Typ)
- 2.6 μ s Inductive Storage Time — 100°C (Typ)
- 100°C Performance Specified for: Reverse-Biased SOA with Inductive Load
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



MAXIMUM RATINGS

Rating	Symbol	MJ16018	MJH16018	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	800		Vdc
Collector-Emitter Voltage	V_{CEX}	1500		Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current				Adc
— Continuous	I_C	10		
— Peak (1)	I_{CM}	15		
Base Current				Adc
— Continuous	I_B	8.0		
— Peak (1)	I_{BM}	12		
Total Device Dissipation	P_D			Watts
@ $T_C = 25^\circ\text{C}$		175	150	
@ $T_C = 100^\circ\text{C}$		100	50	
Derate above 25°C		1.0	1.0	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to 200	-55 to 150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	°C/W
Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds.	T_L	275	°C

(1) Pulse Test: Pulse Width ≤ 5.0 μ s, Duty Cycle $\geq 10\%$.


Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit Curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.


10 AMPERE

**NPN SILICON
POWER TRANSISTORS**

**800 VOLTS
150 AND 175 WATTS**



MJ16018




STYLE 1
PIN 1. BASE
2. EMITTER
CASE COLLECTOR

NOTES:
1. DIMENSIONS Q AND V ARE DATUMS.
2. \square IS SEATING PLANE AND DATUM
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	38.37	—	1.550
B	—	21.08	—	0.830
C	6.35	7.62	0.250	0.300
D	0.97	1.09	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15 BSC	—	1.187 BSC	—
G	10.92 BSC	—	0.430 BSC	—
H	5.48 BSC	—	0.215 BSC	—
J	16.80 BSC	—	0.660 BSC	—
K	11.18	12.19	0.440	0.480
Q	3.81	4.19	0.151	0.165
R	—	26.67	—	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.151	0.165

FOR LEADS:
 $\phi \pm 0.13$ (0.005) \odot T V \odot
 $\phi \pm 0.13$ (0.005) \odot T V \odot \square \odot
4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

**CASE 1-05
TO-204AA
(TO-3 TYPE)**



MJH16018



STYLE 1
1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.36	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

**CASE 340-01
TO-218AC**

**MJ16018
MJH16018**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 2) ($I_C = 100\text{ mA}$, $I_B = 0$)	$V_{CEO(sus)}$	800	—	—	Vdc
Collector Cutoff Current ($V_{CEV} = 1500\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = 1500\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current ($V_{CE} = 1500\text{ Vdc}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)	I_{CER}	—	—	2.5	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	$I_{S/b}$	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 10\text{ Adc}$, $I_B = 4.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	—	—	1.5 1.5 2.0	Vdc
Base-Emitter Saturation Voltage ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 5.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	—	—	1.5 1.5	Vdc
DC Current Gain ($I_C = 5.0\text{ Adc}$, $V_{CE} = 5.0\text{ Vdc}$)	h_{FE}	7.0	—	—	—

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{test} = 1.0\text{ kHz}$)	C_{ob}	—	—	400	pF
--	----------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)							
Delay Time	($I_C = 5.0\text{ Adc}$, $V_{CC} = 250\text{ Vdc}$, $I_{B1} = 1.0\text{ Adc}$, $PW = 30\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$)	($I_{B2} = 2.0\text{ Adc}$, $R_{B2} = 3.0\ \Omega$)	t_d	—	50	100	ns
Rise Time			t_r	—	300	400	
Storage Time			t_s	—	2000	3000	
Fall Time			t_f	—	900	1200	
Storage Time			t_s	—	1600	2400	
Fall Time			t_f	—	500	650	
Inductive Load (Table 2)							
Storage Time	($I_C = 5.0\text{ Adc}$, $I_{B1} = 1.0\text{ Adc}$, $V_{BE(off)} = 2.0\text{ Vdc}$, $V_{CE(pk)} = 400\text{ Vdc}$)	$(T_J = 25^\circ\text{C})$	t_{sv}	—	2000	3000	ns
Fall Time			t_{fi}	—	200	400	
Crossover Time			t_c	—	350	500	
Storage Time			t_{sv}	—	2600	3600	
Fall Time			t_{fi}	—	280	460	
Crossover Time			t_c	—	470	620	

(1) Pulse Test: $PW = 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

TYPICAL STATIC CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



1.3

TYPICAL INDUCTIVE SWITCHING CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — COLLECTOR CURRENT FALL TIME




FIGURE 9 — CROSSOVER TIME




FIGURE 10 — INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 11 — POWER DERATING



$$\beta^* = \frac{I_C}{I_{B1}}$$

GUARANTEED SAFE OPERATING AREA LIMITS

FIGURE 12 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 13 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 11.


$T_J(\text{pk})$ may be calculated from the data in Figure 14. At high case temperatures, thermal limitations will re-

duce the power that can be handled to values less than the limitations imposed by second breakdown.



REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the RBSOA characteristics.

FIGURE 14 — THERMAL RESPONSE



1.3






MEDIUM-POWER PNP SILICON TRANSISTOR

... for use as an output device in complementary audio amplifiers up to 20-Watts music power per channel.

- High DC Current Gain – $h_{FE} = 25-100 @ I_C = 2.0 \text{ A}$
- Thermopad High-Efficiency Compact Package
- Complementary to NPN MJE205

5 AMPERE POWER TRANSISTOR PNP SILICON

50 VOLTS
65 WATTS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	50	Vdc
Collector-Base Voltage	V_{CB}	50	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current	I_C	5.0	Adc
Base Current	I_B	2.5	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	$P_D(1)$	65 0.522	Watts $\text{W}/^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.92	$^\circ\text{C}/\text{W}$

(1) Safe Area Curves are indicated by Figure 1. Both limits are applicable and must be observed

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------



OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage (2) ($I_C = 100 \text{ mA dc}, I_B = 0$)	BV_{CEO}	50	—	Vdc
Collector Cutoff Current ($V_{CB} = 50 \text{ Vdc}, I_E = 0$) ($V_{CB} = 50 \text{ Vdc}, I_E = 0, T_C = 150^\circ\text{C}$)	I_{CBO}	—	0.1 2.0	mAdc
Emitter Cutoff Current ($V_{BE} = 4.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	1.0	mAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 2.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)	h_{FE}	25	100	—
Base-Emitter Voltage ($I_C = 2.0 \text{ Adc}, V_{CE} = 2.0 \text{ Vdc}$)	V_{BE}	—	1.2	Vdc

(2) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.




DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—

CASE 90-05
TO-187

1.3

FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor; average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 – "ON" VOLTAGES




FIGURE 3 – DC CURRENT GAIN





FIGURE 4 – POWER DERATING





MOTOROLA

MJE170 thru MJE172 PNP
MJE180 thru MJE182 NPN

1.3


**COMPLEMENTARY PLASTIC SILICON
 POWER TRANSISTORS**

... designed for low power audio amplifier and low current, high speed switching applications.

- Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 40 \text{ Vdc} - \text{MJE170, MJE180}$
 $= 60 \text{ Vdc} - \text{MJE171, MJE181}$
 $= 80 \text{ Vdc} - \text{MJE172, MJE182}$
- DC Current Gain –
 $h_{FE} = 30 \text{ (Min) @ } I_C = 0.5 \text{ Adc}$
 $= 12 \text{ (Min) @ } I_C = 1.5 \text{ Adc}$
- Current-Gain – Bandwidth Product –
 $f_T = 50 \text{ MHz (Min) @ } I_C = 100 \text{ mAdc}$
- Annular Construction for Low Leakages –
 $I_{CBO} = 100 \text{ nA (Max) @ Rated } V_{CB}$

**3 AMPERE
 POWER TRANSISTORS
 COMPLEMENTARY SILICON**

**40-60-80 VOLTS
 12.5 WATTS**





MAXIMUM RATINGS

Rating	Symbol	MJE170 MJE180	MJE171 MJE181	MJE172 MJE182	Unit
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	← 7.0 →			Vdc
Collector Current – Continuous	I_C	← 3.0 →			Adc
Peak		← 6.0 →			Adc
Base Current	I_B	← 1.0 →			Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	← 1.5 →			Watts
Derate above 25°C		← 0.012 →			W/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 12.5 →			Watts
Derate above 25°C		← 0.1 →			W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	10	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	83.4	$^\circ\text{C/W}$

FIGURE 1 – POWER DERATING



STYLE 1
 PIN 1. EMITTER
 2. COLLECTOR
 3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	30 TYP		30 TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

**CASE 77-04
 TC-126**

MJE170, MJE171, MJE172, PNP MJE180, MJE181, MJE182 NPN

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (I _C = 10 mA _{dc} , I _B = 0)	MJE170, MJE180 MJE171, MJE181 MJE172, MJE182	V _{CEO(sus)}	40 60 80	— — —	V _{dc}
Collector Cutoff Current (V _{CB} = 60 V _{dc} , I _E = 0) (V _{CB} = 80 V _{dc} , I _E = 0) (V _{CB} = 100 V _{dc} , I _E = 0) (V _{CB} = 60 V _{dc} , I _E = 0, T _C = 150°C) (V _{CB} = 80 V _{dc} , I _E = 0, T _C = 150°C) (V _{CB} = 100 V _{dc} , I _E = 0, T _C = 150°C)	MJE170, MJE180 MJE171, MJE181 MJE172, MJE182 MJE170, MJE180 MJE171, MJE181 MJE172, MJE182	I _{CBO}	— — — — —	0.1 0.1 0.1 0.1 0.1	μA _{dc} mA _{dc}
Emitter Cutoff Current (V _{BE} = 7.0 V _{dc} , I _C = 0)		I _{EBO}	—	0.1	μA _{dc}

ON CHARACTERISTICS


DC Current Gain (I _C = 100 mA _{dc} , V _{CE} = 1.0 V _{dc}) (I _C = 500 mA _{dc} , V _{CE} = 1.0 V _{dc}) (I _C = 1.5 A _{dc} , V _{CE} = 1.0 V _{dc})		h _{FE}	50 30 12	250 — —	—
Collector-Emitter Saturation Voltage (I _C = 500 mA _{dc} , I _B = 50 mA _{dc}) (I _C = 1.5 A _{dc} , I _B = 150 mA _{dc}) (I _C = 3.0 A _{dc} , I _B = 600 mA _{dc})		V _{CE(sat)}	— — —	0.3 0.9 1.7	V _{dc}
Base-Emitter Saturation Voltage (I _C = 1.5 A _{dc} , I _B = 150 mA _{dc}) (I _C = 3.0 A _{dc} , I _B = 600 mA _{dc})		V _{BE(sat)}	— —	1.5 2.0	V _{dc}
Base-Emitter On Voltage (I _C = 500 mA _{dc} , V _{CE} = 1.0 V _{dc})		V _{BE(on)}	—	1.2	V _{dc}

DYNAMIC CHARACTERISTICS

Current-Gain – Bandwidth Product (1) (I _C = 100 mA _{dc} , V _{CE} = 10 V _{dc} , f _{test} = 10 MHz)		f _T	50	—	MHz
Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f = 0.1 MHz)	MJE170/MJE172 MJE180/MJE182	C _{ob}	— —	60 40	pF


(1) $f_T = |h_{fe}| \cdot f_{test}$

FIGURE 2 – SWITCHING TIME TEST CIRCUIT



For PNP test circuit, reverse all polarities.


FIGURE 3 – TURN-ON TIME



MJE170, MJE171, MJE172, PNP MJE180, MJE181, MJE182 NPN

1.3

FIGURE 4 - THERMAL RESPONSE



ACTIVE-REGION SAFE OPERATING AREA

FIGURE 5 - MJE170, MJE171, MJE172





FIGURE 6 - MJE180, MJE181, MJE182



There are two limitations on the power handling ability of a transistor - average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figures 5 and 6 is based on $T_J(pk) = 150^\circ\text{C}$; T_C is

variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) < 150^\circ\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperature, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 7 - TURN-OFF TIME





FIGURE 8 - CAPACITANCE



MJE170, MJE171, MJE172, PNP MJE180, MJE181, MJE182 NPN

1.3

PNP
MJE170, MJE171, MJE172

NPN
MJE180, MJE181, MJE182

FIGURE 9 – DC CURRENT GAIN





FIGURE 10 – "ON" VOLTAGES







FIGURE 11 – TEMPERATURE COEFFICIENTS



COMPLEMENTARY SILICON POWER PLASTIC TRANSISTORS

... designed for low voltage, low-power, high-gain audio amplifier applications.




- Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 25 \text{ Vdc (Min) @ } I_C = 10 \text{ mAdc}$
- High DC Current Gain – $h_{FE} = 70 \text{ (Min) @ } I_C = 500 \text{ mAdc}$
 $= 45 \text{ (Min) @ } I_C = 2.0 \text{ Adc}$
 $= 10 \text{ (Min) @ } I_C = 5.0 \text{ Adc}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 0.3 \text{ Vdc (Max) @ } I_C = 500 \text{ mAdc}$
 $= 0.75 \text{ Vdc (Max) @ } I_C = 2.0 \text{ Adc}$
- High Current-Gain – Bandwidth Product –
 $f_T = 65 \text{ MHz (Min) @ } I_C = 100 \text{ mAdc}$
- Annular Construction for Low Leakage – $I_{CBO} = 100 \text{ nAdc @ Rated } V_{CB}$

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Base Voltage	V_{CB}	40	Vdc
Collector-Emitter Voltage	V_{CEO}	25	Vdc
Emitter-Base Voltage	V_{EB}	8.0	Vdc
Collector Current – Continuous	I_C	5.0	Adc
Peak		10	
Base Current	I_B	1.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	15	Watts
Derate above 25°C		0.12	W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.5	Watts
Derate above 25°C		0.012	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	8.34	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	83.4	$^\circ\text{C/W}$


5 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON
25 VOLTS
15 WATTS

STYLE 1
PIN 1. EMITTER
2. COLLECTOR
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.57	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	³⁰ TYP		³⁰ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04
TO-126

MJE200, NPN MJE210 PNP

1.3


ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 10 mA, I _B = 0)	V _{CEO(sus)}	25	—	Vdc
Collector Cutoff Current (V _{CB} = 40 Vdc, I _E = 0) (V _{CB} = 40 Vdc, I _E = 0, T _J = 125°C)	I _{CBO}	—	100	nA μA
Emitter Cutoff Current (V _{BE} = 8.0 Vdc, I _C = 0)	I _{EBO}	—	100	nA
ON CHARACTERISTICS				
DC Current Gain (1) (I _C = 500 mA, V _{CE} = 1.0 Vdc) (I _C = 2.0 A, V _{CE} = 1.0 Vdc) (I _C = 5.0 A, V _{CE} = 2.0 Vdc)	h _{FE}	70 45 10	— 180 —	—
Collector-Emitter Saturation Voltage (1) (I _C = 500 mA, I _B = 50 mA) (I _C = 2.0 A, I _B = 200 mA) (I _C = 5.0 A, I _B = 1.0 A)	V _{CE(sat)}	— — —	0.3 0.75 1.8	Vdc
Base-Emitter Saturation Voltage (1) (I _C = 5.0 A, I _B = 1.0 A)	V _{BE(sat)}	—	2.5	Vdc
Base-Emitter On Voltage (1) (I _C = 2.0 A, V _{CE} = 1.0 Vdc)	V _{BE(on)}	—	1.6	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain — Bandwidth Product (2) (I _C = 100 mA, V _{CE} = 10 Vdc, f _{test} = 10 MHz)	f _T	65	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	— —	80 120	pF

(1) Pulse test: Pulse Width = 300 μs, Duty Cycle ≈ 2.0%.

(2) f_T = |h_{fe}| • f_{test}

FIGURE 2 — SWITCHING TIME TEST CIRCUIT



FOR PNP TEST CIRCUIT, REVERSE ALL POLARITIES

FIGURE 3 — TURN-ON TIME




FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ C$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE



MJE200, NPN MJE210 PNP

1.3

NPN
MJE200

PNP
MJE210

FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – "ON" VOLTAGE







FIGURE 10 – TEMPERATURE COEFFICIENTS





MEDIUM-POWER NPN SILICON TRANSISTOR

... for use as an output device in complementary audio amplifiers up to 20-Watts music power per channel.

- High DC Current Gain — $h_{FE} = 25-100$ @ $I_C = 2.0$ A
- Thermopad High-Efficiency Compact Package
- Complementary to PNP MJE 105

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	50	Vdc
Collector-Base Voltage	V_{CB}	50	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current	I_C	5.0	Adc
Base Current	I_B	2.5	Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D^\dagger	65 0.522	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.92	$^\circ\text{C}/\text{W}$

† Safe Area Curves are indicated by Figure 1. Both limits are applicable and must be observed.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ‡ ($I_C = 100$ mAdc, $I_B = 0$)	BV_{CEO}^\ddagger	50	—	Vdc
Collector Cutoff Current ($V_{CB} = 50$ Vdc, $I_E = 0$) ($V_{CB} = 50$ Vdc, $I_E = 0$, $T_C = 150^\circ\text{C}$)	I_{CBO}	—	0.1 2.0	mAdc
Emitter Cutoff Current ($V_{BE} = 4.0$ Vdc, $I_C = 0$)	I_{EBO}	—	1.0	mAdc



ON CHARACTERISTICS

DC Current Gain ($I_C = 2.0$ Adc, $V_{CE} = 2.0$ Vdc)	h_{FE}	25	100	—
Base-Emitter Voltage ($I_C = 2.0$ Adc, $V_{CE} = 2.0$ Vdc)	V_{BE}	—	1.2	Vdc

‡ Pulse Test: Pulse Width ≤ 300 μs , Duty Cycle $\leq 2.0\%$.

5 AMPERE POWER TRANSISTOR NPN SILICON

50 VOLTS
65 WATTS




STYLE 2:
PIN 1. EMITTER
2. COLLECTOR
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22	BSC	0.166	BSC
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	—	0.080	—

CASE 90-05
TO-127

1.3

FIGURE 1 – ACTIVE REGION SAFE OPERATING AREA



Note 1:

There are two limitations on the power handling ability of a transistor; average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 – "ON" VOLTAGES




FIGURE 3 – DC CURRENT GAIN





FIGURE 4 – POWER DERATING





MOTOROLA

NPN
MJE240 thru MJE244
 PNP
MJE250 thru MJE254

1.3


COMPLEMENTARY SILICON POWER PLASTIC TRANSISTORS

... designed for low power audio amplifier and low-current, high-speed switching applications.

- High Collector-Emitter Sustaining Voltage –
 $V_{CE(sus)} = 80 \text{ Vdc (Min) – MJE240/2, MJE250/2}$
 $= 100 \text{ Vdc (Min) – MJE243/4, MJE253/4}$
- High DC Current Gain @ $I_C = 200 \text{ mAdc}$
 $h_{FE} = 40\text{-}200 \text{ – MJE240, MJE250}$
 $= 40\text{-}120 \text{ – MJE241,243, MJE251,253}$
 $= 25 \text{ (Min) – MJE242,44, MJE252,54}$
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 0.3 \text{ Vdc (Max) @ } I_C = 500 \text{ mAdc}$
- High Current Gain Bandwidth Product –
 $f_T = 40 \text{ MHz (Min) @ } I_C = 100 \text{ mAdc}$
- Annular Construction for Low Leakages
 $I_{CBO} = 100 \text{ nA (Max) @ Rated } V_{CB}$

4 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

**80, 100 VOLTS
 15 WATTS**





MAXIMUM RATINGS

Rating	Symbol	MJE240 MJE241 MJE242 MJE250 MJE251 MJE252	MJE243 MJE244 MJE253 MJE254	Unit
Collector-Emitter Voltage	V_{CEO}	80	100	Vdc
Collector-Base Voltage	V_{CB}	80	100	Vdc
Emitter-Base Voltage	V_{EB}	7.0		Vdc
Collector Current – Continuous	I_C	4.0	8.0	Adc
Peak				
Base Current	I_B	1.0		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	15		Watts
Derate above 25°C		0.12		W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.5		Watts
Derate above 25°C		0.012		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	8.34	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	θ_{JA}	83.4	$^\circ\text{C/W}$

FIGURE 1 – POWER DERATING



STYLE 1
 PIN 1 EMITTER
 2 COLLECTOR
 3 BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M			3° TYP	3° TYP
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	-	0.040	-

**CASE 77-04
 TO-126**

MJE240 thru MJE244, NPN, MJE250 thru MJE254, PNP

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage ($I_C = 10 \text{ mA}$, $I_B = 0$)	$V_{CE(sus)}$	80	—	Vdc
MJE240, MJE241, MJE242, MJE250, MJE251, MJE252 MJE243, MJE244 MJE253, MJE254		100	—	
Collector Cutoff Current ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	0.1	μAdc
MJE240, MJE241, MJE242, MJE250, MJE251, MJE252		—	0.1	
($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$)		—	0.1	
MJE243, MJE244, MJE253, MJE254		—	0.1	
($V_{CE} = 80 \text{ Vdc}$, $I_E = 0$, $T_C = 125^\circ\text{C}$)		—	0.1	mAdc
MJE240, MJE241, MJE242, MJE250, MJE251, MJE252,		—	0.1	
($V_{CE} = 100 \text{ Vdc}$, $I_E = 0$, $T_C = 125^\circ\text{C}$)		—	0.1	
MJE243, MJE244 MJE253, MJE254		—	0.1	
Emitter Cutoff Current ($V_{BE} = 7.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	0.1	μAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 200 \text{ mA}$, $V_{CE} = 1.0 \text{ Vdc}$)	h_{FE}	40	200	—
MJE240, MJE250		40	120	
MJE241, MJE251,		40	180	
MJE243, MJE253		25	—	
MJE242, MJE252, } MJE244, MJE254 }		—	—	
($I_C = 1.0 \text{ Adc}$, $V_{CE} = 1.0 \text{ Vdc}$)		20	—	
MJE241, MJE251,		15	—	
MJE243, MJE253		10	—	
($I_C = 1.0 \text{ Adc}$, $V_{CE} = 1.0 \text{ Vdc}$)		—	—	
MJE242, MJE252 } MJE244, MJE254 }		15	—	
($I_C = 2.0 \text{ Adc}$, $V_{CE} = 1.0 \text{ Vdc}$)		15	—	
MJE240, MJE250		—	—	
Collector-Emitter Saturation Voltage ($I_C = 500 \text{ mA}$, $I_B = 50 \text{ mA}$)	$V_{CE(sat)}$	—	0.3	Vdc
($I_C = 1.0 \text{ Adc}$, $I_B = 100 \text{ mA}$)		—	0.6	
($I_C = 2.0 \text{ Adc}$, $I_B = 200 \text{ mA}$)		—	0.8	
All Types		—	—	
MJE241, MJE251, } MJE243, MJE253 }		—	—	
MJE240, MJE250		—	—	
Base-Emitter Saturation Voltage ($I_C = 2.0 \text{ Adc}$, $I_B = 200 \text{ mA}$)	$V_{BE(sat)}$	—	1.8	Vdc
Base-Emitter On Voltage ($I_C = 500 \text{ mA}$, $V_{CE} = 1.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.5	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain – Bandwidth Product ($I_C = 100 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 10 \text{ MHz}$)	f_T	40	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	—	50	pF
MJE240/MJE244		—	70	
MJE250/MJE254		—	—	

FIGURE 2 – SWITCHING TIME TEST CIRCUIT





FIGURE 3 – TURN-ON TIME



MJE240 thru MJE244, NPN,
MJE250 thru MJE254, PNP

1.3

FIGURE 4 - THERMAL RESPONSE





FIGURE 5 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor - average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 - TURN-OFF TIME





FIGURE 7 - CAPACITANCE



MJE240 thru MJE244, NPN,
MJE250 thru MJE254, PNP

1.3

NPN
MJE240 thru MJE244




FIGURE 8 – DC CURRENT GAIN

PNP
MJE250 thru MJE254




FIGURE 9 – "ON" VOLTAGES







FIGURE 10 – TEMPERATURE COEFFICIENTS






PLASTIC MEDIUM POWER NPN SILICON TRANSISTOR

... useful for high-voltage general purpose applications.

- Suitable for Transformerless, Line-Operated Equipment
- Thermopad Construction Provides High Power Dissipation Rating for High Reliability

**0.5 AMPERE
POWER TRANSISTOR
NPN SILICON**

**300 VOLTS
20 WATTS**



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	300	Vdc
Emitter-Base Voltage	V_{EB}	3.0	Vdc
Collector Current – Continuous	I_C	500	mA dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20 0.16	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	6.25	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage ($I_C = 1.0 \text{ mA dc}, I_B = 0$)	$V_{CEO(sus)}$	300	—	Vdc
Collector Cutoff Current ($V_{CB} = 300 \text{ Vdc}, I_E = 0$)	I_{CBO}	—	100	$\mu\text{A dc}$
Emitter Cutoff Current ($V_{EB} = 3.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	100	$\mu\text{A dc}$

ON CHARACTERISTICS

DC Current Gain ($I_C = 50 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	30	240	—
--	----------	----	-----	---



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04
TO-126

1.3

FIGURE 1 – POWER TEMPERATURE DERATING






FIGURE 2 – "ON" VOLTAGES



ACTIVE-REGION SAFE OPERATING AREA


FIGURE 3 – MJE340



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 4 – DC CURRENT GAIN





MOTOROLA

**MJE341
MJE344**

1.3


**PLASTIC NPN SILICON
MEDIUM-POWER TRANSISTORS**

... useful for medium voltage applications requiring high f_T such as converters and extended range amplifiers.

**0.5 AMPERE
POWER TRANSISTORS
NPN SILICON
150-200 VOLTS
20 WATTS**

MAXIMUM RATINGS


Rating	Symbol	MJE341	MJE344	Unit
Collector-Emitter Voltage	V_{CE0}	150	200	Vdc
Collector-Base Voltage	V_{CB}	175	200	Vdc
Emitter-Base Voltage	V_{EB}	3.0	5.0	Vdc
Collector Current - Continuous	I_C	← 500 →		mAdc
Base Current	I_B	← 250 →		mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20	0.16	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →		$^\circ\text{C}$



THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	6.25	$^\circ\text{C}/\text{W}$

FIGURE 1 - ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



STYLE 1
PIN 1. EMITTER
2. COLLECTOR
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	-	0.040	-

CASE 77-04
TO-126

MJE341, MJE344

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage ($I_C = 1.0 \text{ mAdc}$, $I_B = 0$)	MJE341 MJE344	$V_{CE(sus)}$	150 200	— —	Vdc
Collector Cutoff Current ($V_{CE} = 150 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 200 \text{ Vdc}$, $I_B = 0$)	MJE341 MJE344	I_{CEO}	— —	1.0 1.0	mAdc
Collector Cutoff Current ($V_{CB} = 175 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 200 \text{ Vdc}$, $I_E = 0$)	MJE341 MJE344	I_{CBO}	— —	0.3 0.1	mAdc
Emitter Cutoff Current ($V_{EB} = 3.0 \text{ Vdc}$, $I_C = 0$) ($V_{EB} = 5.0 \text{ Vdc}$, $I_C = 0$)	MJE341 MJE344	I_{EBO}	— —	0.1 0.1	mAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 10 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 150 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	MJE341 MJE341 MJE344 MJE341	h_{FE}	20 25 30 20	— 200 300 —	—
Collector-Emitter Saturation Voltage ($I_C = 50 \text{ mAdc}$, $I_B = 5.0 \text{ mAdc}$) ($I_C = 150 \text{ mAdc}$, $I_B = 15 \text{ mAdc}$)	MJE344 MJE341	$V_{CE(sat)}$	— —	1.0 2.3	Vdc
Base-Emitter On Voltage ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)		$V_{BE(on)}$	—	1.0	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 50 \text{ mAdc}$, $V_{CE} = 25 \text{ Vdc}$, $f = 10 \text{ MHz}$)		f_T	15	—	MHz
Output Capacitance ($V_{CB} = 20 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)		C_{ob}	—	15	pF
Small-Signal Current Gain ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)		h_{fe}	25	—	—

FIGURE 2 – DC CURRENT GAIN





FIGURE 3 – "ON" VOLTAGES





MOTOROLA

1.3


PLASTIC MEDIUM POWER PNP SILICON TRANSISTOR

... designed for use in line-operated applications such as low power, line-operated series pass and switching regulators requiring PNP capability.

- High Collector-Emitter Sustaining Voltage – $V_{CEO(sus)} = 300 \text{ Vdc}$ @ $I_C = 1.0 \text{ mAdc}$
- Excellent DC Current Gain – $h_{FE} = 30\text{-}240$ @ $I_C = 50 \text{ mAdc}$
- Plastic Thermopad Package

**0.5 AMPERE
POWER TRANSISTOR
PNP SILICON**

**300 VOLTS
20 WATTS**



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	300	Vdc
Emitter-Base Voltage	V_{EB}	3.0	Vdc
Collector Current – Continuous	I_C	500	mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20	Watts
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	6.25	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)


Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage ($I_C = 1.0 \text{ mAdc}, I_B = 0$)	$V_{CEO(sus)}$	300	—	Vdc
Collector Cutoff Current ($V_{CB} = 300 \text{ Vdc}, I_E = 0$)	I_{CBO}	—	100	μAdc
Emitter Cutoff Current ($V_{EB} = 3.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	—	100	μAdc

ON CHARACTERISTICS





DC Current Gain ($I_C = 50 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	30	240	—
--	----------	----	-----	---



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.61	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—


CASE 77-04
TO-126

1.3



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.





MOTOROLA

MJE370

1.3


PLASTIC MEDIUM-POWER PNP SILICON TRANSISTOR

... designed for use in general-purpose amplifiers and switching circuits. Recommended for use in 5 to 10 Watt audio amplifiers utilizing complementary symmetry circuitry.

- DC Current Gain – $h_{FE} = 25$ (Min) @ $I_C = 1.0$ Adc
- Complementary to NPN MJE520

3 AMPERE POWER TRANSISTOR PNP SILICON

**30 VOLTS
25 WATTS**



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	30	Vdc
Collector-Base Voltage	V_{CB}	30	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current – Continuous	I_C	3.0	Adc
– Peak		7.0	
Base Current – Continuous	I_B	2.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	25	Watts
Derate above 25°C		0.2	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	5.0	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------


OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ($I_C = 100$ mAdc, $I_B = 0$)	$V_{CEO(sus)}$	30	–	Vdc
Collector-Base Cutoff Current ($V_{CB} = 30$ Vdc, $I_E = 0$)	I_{CBO}	–	100	μAdc
Emitter-Base Cutoff Current ($V_{EB} = 4.0$ Vdc, $I_C = 0$)	I_{EBO}	–	100	μAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 1.0$ Adc, $V_{CE} = 1.0$ Vdc)	h_{FE}	25	–	–
---	----------	----	---	---

(1) Pulse Test: Pulse Width ≤ 300 μs , Duty Cycle $\leq 2.0\%$.




STYLE 1
PIN 1. EMITTER
2. COLLECTOR
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	–	0.040	–




CASE 77-04
TO-126

1.3



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.





MOTOROLA

MJE371

1.3


PLASTIC MEDIUM-POWER PNP SILICON TRANSISTORS

... designed for use in general-purpose amplifier and switching circuits. Recommended for use in 5 to 20 Watt audio amplifiers utilizing complementary symmetry circuitry.

- DC Current Gain $-h_{FE} = 40$ (Min) @ $I_C = 1.0$ Adc
- MJE371 is Complementary to NPN MJE521

**4 AMPERE
POWER TRANSISTORS
PNP SILICON**

**40 VOLTS
40 WATTS**



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	40	Vdc
Collector-Base Voltage	V_{CB}	40	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current – Continuous	I_C	4.0	Adc
– Peak		8.0	
Base Current – Continuous	I_B	2.0	Adc
Total Power Dissipation @ $T_C = 25^{\circ}C$	P_D	40	Watts
Derate above $25^{\circ}C$		320	mW/ $^{\circ}C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^{\circ}C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	3.12	$^{\circ}C/W$

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------


OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ($I_C = 100$ mA dc, $I_B = 0$)	$V_{CEO(sus)}$	40	–	Vdc
Collector-Base Cutoff Current ($V_{CB} = 40$ Vdc, $I_E = 0$)	I_{CBO}	–	100	μ Adc
Emitter-Base Cutoff Current ($V_{EB} = 4.0$ Vdc, $I_C = 0$)	I_{EBO}	–	100	μ Adc

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 1.0$ Adc, $V_{CE} = 1.0$ Vdc)	h_{FE}	40	–	–
---	----------	----	---	---

(1) Pulse Test: Pulse Width ≤ 300 μ s Duty Cycle $\leq 2.0\%$.




STYLE 1
PIN 1. EMITTER
2. COLLECTOR
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 ϕ TYP		3 ϕ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.88	3.94	0.145	0.155
V	1.02	–	0.040	–

CASE 77-04
TO-126

1.3

FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided T_{J(pk)} ≤ 150°C. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – "ON" VOLTAGE





FIGURE 4 – THERMAL RESPONSE





1.3

PLASTIC MEDIUM-POWER NPN SILICON TRANSISTOR

... designed for use in general-purpose amplifier and switching circuits. Recommended for use in 5 to 10 Watt audio amplifiers utilizing complementary symmetry circuitry.

- DC Current Gain – $h_{FE} = 25$ (Min) @ $I_C = 1.0$ Adc
- Complementary to PNP MJE370

3 AMPERE POWER TRANSISTOR NPN SILICON

30 VOLTS
25 WATTS

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	30	Vdc
Collector-Base Voltage	V_{CB}	30	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current – Continuous	I_C	3.0	A dc
– Peak		7.0	
Base Current – Continuous	I_B	2.0	A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	25 0.2	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	5.0	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------



OFF CHARACTERISTICS

Collector-Emitter Sustaining Voltage (1) ($I_C = 100$ mAdc, $I_B = 0$)	$V_{CEO(sus)}$	30	–	Vdc
Collector-Base Cutoff Current ($V_{CB} = 30$ Vdc, $I_E = 0$)	I_{CBO}	–	100	$\mu\text{A dc}$
Emitter-Base Cutoff Current ($V_{EB} = 4.0$ Vdc, $I_C = 0$)	I_{EBO}	–	100	$\mu\text{A dc}$

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 1.0$ Adc, $V_{CE} = 1.0$ Vdc)	h_{FE}	25	–	–
---	----------	----	---	---

(1) Pulse Test: Pulse Width ≤ 300 μs , Duty Cycle $\leq 2.0\%$.




STYLE 1
PIN 1. EMITTER
2. COLLECTOR
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	–	0.040	–

CASE 77-04
TO-126

1.3

FIGURE 1 ACTIVE-REGION SAFE OPERATING AREA



The data of Figure 1 based on $T_{J(pk)} = 150^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $(T_{J(pk)} \leq 150^{\circ}\text{C})$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

FIGURE 2 - DC CURRENT GAIN




FIGURE 3 - "ON" VOLTAGE





FIGURE 4 - THERMAL RESPONSE





MOTOROLA

PNP
MJE700, T thru MJE703, T
 NPN
MJE800, T thru MJE803, T

1.3

PLASTIC DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –
 $h_{FE} = 2000$ (Typ) @ $I_C = 2.0$ Adc
- Monolithic Construction with Built-in Base-Emitter Resistors to Limit Leakage Multiplication
- Choice of Packages –
 TO126, MJE700 and MJE800 series
 TO220AB, MJE700T and MJE800T series


MAXIMUM RATINGS

Rating	Symbol	MJE700, T MJE701, T MJE800, T MJE801, T	MJE702, T MJE703, T MJE802, T MJE803, T	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current	I_C	4.0		Adc
Base Current	I_B	0.1		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	TO-126	TO-220	Watts $W/^\circ\text{C}$
		40	50	
		0.32	0.40	
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$		$^\circ\text{C}/\text{W}$
		TO-126	3.13
		TO-220	2.50



FIGURE 1 – POWER DERATING



4.0 AMPERE

DARLINGTON POWER TRANSISTORS COMPLEMENTARY SILICON

40 WATT – TO-126
 50 WATT – TO-220AB





**MJE700-703
 MJE800-803**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	2.49	2.79	0.292	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.56	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	9° TYP			
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.63	3.94	0.145	0.155
V	1.02	-	0.040	-

STYLE 1
 1. PIN 1 EMITTER
 2. COLLECTOR
 3. BASE

NOTES
 1. MT – MAIN TERMINAL
 2. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA. TO DIM. "A" "B" "F" AT MAXIMUM MATERIAL CONDITION.

CASE 77-04



**TO-220AB
 MJE700T-703T
 MJE800T-803T**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	3.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.79	0.142	0.147
G	2.41	2.57	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

STYLE 1
 PIN 1 BASE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

NOTES
 1. DIMENSION H APPLIES TO ALL LEADS
 2. DIMENSION L APPLIES TO LEADS 1 AND 3

CASE 221A-02

PNP MJE700,T thru MJE703,T NPN MJE800,T thru MJE803,T

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	BV_{CEO}	60 80	— —	Vdc
Collector Cutoff Current ($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 80 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— —	100 100	μAdc
Collector Cutoff Current ($V_{CB} = \text{Rated } BV_{CEO}$, $I_E = 0$) ($V_{CB} = \text{Rated } BV_{CEO}$, $I_E = 0$, $T_C = 100^\circ\text{C}$)	I_{CBO}	— —	100 500	μAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	2.0	mAdc
ON CHARACTERISTICS				
DC Current Gain (1) ($I_C = 1.5 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	h_{FE}	750 750 100	— — —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 1.5 \text{ Adc}$, $I_B = 30 \text{ mAdc}$) ($I_C = 2.0 \text{ Adc}$, $I_B = 40 \text{ mAdc}$) ($I_C = 4.0 \text{ Adc}$, $I_B = 40 \text{ mAdc}$)	$V_{CE(sat)}$	— — —	2.5 2.8 3.0	Vdc
Base-Emitter On Voltage (1) ($I_C = 1.5 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$) ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$)	$V_{BE(on)}$	— — —	2.5 2.5 3.0	Vdc
DYNAMIC CHARACTERISTICS				
Small-Signal Current Gain ($I_C = 1.5 \text{ Adc}$, $V_{CE} = 3.0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	$ h_{fe} $	1.0	—	—

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




FIGURE 3 – SWITCHING TIMES






FIGURE 4 – THERMAL RESPONSE (MJE700T, 800T series)



PNP MJE700,T thru MJE703,T
NPN MJE800,T thru MJE803,T

1.3

FIGURE 5 – THERMAL RESPONSE (MJE700, 800 series)



ACTIVE-REGION SAFE-OPERATING AREA

FIGURE 6 – MJE700 series





FIGURE 7 – MJE800 series



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 6 and 7 are based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4 or 5. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 8 – MJE700T series





FIGURE 9 – MJE800T series



PNP MJE700,T thru MJE703,T
NPN MJE800,T thru MJE803,T

1.3

PNP
MJE700,T series

NPN
MJE800,T series

FIGURE 10 – DC CURRENT GAIN





FIGURE 11 – COLLECTOR SATURATION REGION







FIGURE 12 – "ON" VOLTAGES





MOTOROLA

MJE1290 MJE1291 PNP
MJE1660 MJE1661 NPN

1.3


**COMPLEMENTARY SILICON
MEDIUM-POWER TRANSISTORS**

... designed for use in power amplifier and switching applications.

- High Collector Current –
 $I_C = 15 \text{ Adc}$
- High DC Current Gain –
 $h_{FE} = 10 \text{ (Min) @ } I_C = 15 \text{ Adc}$

**15 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON**

**40-60 VOLTS
90 WATTS**





MAXIMUM RATINGS

Rating	Symbol	MJE1290 MJE1660	MJE1291 MJE1661	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	Vdc
Collector-Base Voltage	V_{CB}	40	60	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current-Continuous	I_C	15		A dc
Base Current	I_B	5.0		A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	90	0.72	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.39	$^\circ\text{C/W}$

FIGURE 1 – POWER TEMPERATURE DERATING CURVE



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03	-	0.080	-

**CASE 90-05
TD-127**

When mounting the device, torque not to exceed 8.0 in.-lb.

If lead bending is required, use suitable clamps or other supports between transistor case and point of bend.

MJE1290, MJE1291 PNP/MJE1660, MJE1661 NPN


1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 200 \text{ mA dc}, I_B = 0$)	MJE1290, MJE1660 MJE1291, MJE1661	$V_{CE(sus)}$	40 60	— —	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}, I_B = 0$)		I_{CEO}	—	1.0	mA dc
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}, V_{BE} = 0$) ($V_{CE} = 60 \text{ Vdc}, V_{BE} = 0$)	MJE1290, MJE1660 MJE1291, MJE1661	I_{CES}	— —	0.7 0.7	mA dc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}, I_E = 0$) ($V_{CB} = 60 \text{ Vdc}, I_E = 0$)	MJE1290, MJE1660 MJE1291, MJE1661	I_{CBO}	— —	0.7 0.7	mA dc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}, I_E = 0$)		I_{EBO}	—	1.0	mA dc
ON CHARACTERISTICS					
DC Current Gain (1) ($I_C = 5.0 \text{ A dc}, V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 15 \text{ A dc}, V_{CE} = 4.0 \text{ Vdc}$)		h_{FE}	20 10	100 —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 15 \text{ A dc}, I_B = 1.5 \text{ A dc}$)		$V_{CE(sat)}$	—	1.8	Vdc
Base-Emitter on Voltage (1) ($I_C = 15 \text{ A dc}, V_{CE} = 4.0 \text{ Vdc}$)		$V_{BE(on)}$	—	2.5	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product ($I_C = 1.0 \text{ A dc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ MHz}$)		f_T	3.0	—	MHz
Small-Signal Current Gain ($I_C = 1.0 \text{ A dc}, V_{CE} = 10 \text{ Vdc}, f = 1.0 \text{ kHz}$)		h_{fe}	25	—	—

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$. Duty Cycle $\leq 2.0\%$.

FIGURE 2 — DC SAFE OPERATING AREA




The Safe Operating Area Curves indicate I_C - V_{CE} limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J , power-temperature derating must be observed for both steady state and pulse power conditions.

NPN SILICON HIGH-VOLTAGE TRANSISTOR

... useful for general-purpose, high voltage applications requiring high f_T .



- Collector-Emitter Sustaining Voltage –
 $V_{CE0(sus)} = 350 \text{ Vdc (Min) @ } I_C = 2.5 \text{ mAdc}$
- DC Current Gain –
 $h_{FE} = 40 \text{ (Min) @ } I_C = 100 \text{ mAdc - MJE2361T}$
- Current-Gain-Bandwidth Product –
 $f_T = 10 \text{ MHz (Typ) @ } I_C = 50 \text{ mAdc}$

**0.5 AMPERE
 POWER TRANSISTORS
 NPN SILICON**
**350 VOLTS
 30 WATTS**

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CE0}	350	Vdc
Collector-Base Voltage	V_{CB}	375	Vdc
Emitter-Base Voltage	V_{EB}	6.0	Vdc
Collector Current – Continuous	I_C	0.5	Adc
Base Current	I_B	0.25	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	30 0.24	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	4.167	$^\circ\text{C/W}$

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE


STYLE 1
 PIN 1 BASE
 2 COLLECTOR
 3 EMITTER
 4 COLLECTOR

NOTES
 1 DIMENSION N APPLIES TO ALL LEADS
 2 DIMENSION L APPLIES TO LEADS 1 AND 3

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	3.95	10.25	0.395	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.38	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.38	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02
 (TO-220 AB)**

MJE2360T , MJE2361T

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage(1) (I _C = 2.5 mAdc, I _B = 0)	V _{CEO(sus)}	350	—	—	Vdc
Collector Cutoff Current (V _{CE} = 250 Vdc, I _B = 0)	I _{CEO}	—	—	0.25	mAdc
Collector Cutoff Current (V _{CE} = 375 Vdc, V _{EB(off)} = 1.5 Vdc)	I _{CEX}	—	—	0.5	mAdc
Collector Cutoff Current (V _{CB} = 375 Vdc, I _E = 0)	I _{CBO}	—	—	0.1	mAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	—	0.1	mAdc

ON CHARACTERISTICS (1)


DC Current Gain (I _C = 50 mAdc, V _{CE} = 10 Vdc)	MJE2360T	h _{FE}	25	—	200	—	
	MJE2361T		50	—	250		
	(I _C = 100 mAdc, V _{CE} = 10 Vdc)	MJE2360T		15	—	—	
		MJE2361T		40	—	—	
Collector-Emitter Saturation Voltage (I _C = 100 mAdc, I _B = 10 mAdc)	V _{CE(sat)}		—	1.5	Vdc		
Base-Emitter On Voltage (I _C = 100 mAdc, V _{CE} = 10 Vdc)	V _{BE(on)}		—	1.0	Vdc		

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (I _C = 50 mAdc, V _{CE} = 10 Vdc, f = 10 MHz)	f _T	—	10	—	MHz
Output Capacitance (V _{CB} = 100 Vdc, I _E = 0, f = 100 kHz)	C _{ob}	—	20	—	pF

(1) Pulse Test Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%

FIGURE 2 – DC SAFE OPERATING AREA



The Safe Operating Area Curves indicate I_C-V_{CE} limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J, power-temperature derating must be observed for both steady state and pulse power conditions.



MOTOROLA

NPN
MJE2801, MJE2801T
PNP
MJE2901, MJE2901T

1.3

**COMPLEMENTARY SILICON PLASTIC
 POWER TRANSISTORS**

... for use as an output device in complementary audio amplifiers up to 35-Watts music power per channel.

- High DC Current Gain - $h_{FE} = 25-100$ @ $I_C = 3.0$ A
- Choice of Packages - MJE2801, 2901 - TO-225AB (TO-127)
 MJE2801T, 2901T - TO-220AB

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	60	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current	I_C	10	Adc
Base Current	I_B	5.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_{Df}	Watts	
MJE2801, 2901		90	
MJE2801T, 2901T		75	
Derate above 25°C			
MJE2801, 2901		0.72	W/ $^\circ\text{C}$
MJE2801T, 2901T		0.6	
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case MJE2801, 2901	θ_{JC}	1.39	$^\circ\text{C}/\text{W}$
MJE2801T, 2901T		1.67	

† Safe Area Curves are indicated by Figure 1. Both limits are applicable and must be observed.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) ($I_C = 200$ mA, $I_B = 0$)	BV_{CEO}	60	-	Vdc
Collector-Cutoff Current ($V_{CB} = 60$ Vdc, $I_E = 0$) ($V_{CB} = 60$ Vdc, $I_E = 0$, $T_C = 150^\circ\text{C}$)	I_{CBO}	-	0.1	mA
Emitter Cutoff Current ($V_{BE} = 4.0$ Vdc, $I_C = 0$)	I_{EBO}	-	1.0	mA


ON CHARACTERISTICS

DC Current Gain ($I_C = 3.0$ Adc, $V_{CE} = 2.0$ Vdc)	h_{FE}	25	100	-
Base-Emitter Voltage ($I_C = 3.0$ Adc, $V_{CE} = 2.0$ Vdc)	V_{BE}	-	1.4	Vdc

(1) Pulse Test: Pulse Width ≤ 300 μs , Duty Cycle $\leq 2.0\%$.

**10 AMPERE
 COMPLEMENTARY SILICON
 POWER TRANSISTORS**


**60 VOLTS
 75, 90 WATTS**



STYLE 2
 PIN 1 EMITTER
 2 COLLECTOR
 3 BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.27 BSC		0.166 BSC	
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	1.91	2.16	0.075	0.085
U	6.22	6.48	0.245	0.255
V	2.03		0.080	

MJE2801 CASE 90-05
 MJE2901 TO-225AB
 (TO-127)



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.80	15.75	0.575	0.620
B	9.65	10.39	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.02	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14		0.045	
Z	-	2.03	-	0.080

STYLE 1
 PIN 1 BASE
 2 COLLECTOR
 3 EMITTER
 4 COLLECTOR


NOTES
 1 DIMENSION H APPLIES TO ALL LEADS
 2 DIMENSION L APPLIES TO LEADS 1 AND 3
 3 DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
 4 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 5 CONTROLLING DIMENSION INCH

CASE 221A-02
 TO-220AB

MJE2801/MJE2801T NPN, MJE2901/MJE2901T PNP

1.3

FIGURE 1 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – POWER DERATING






FIGURE 4 – "ON" VOLTAGES



COMPLEMENTARY SILICON PLASTIC POWER TRANSISTORS

... designed for use in general-purpose amplifier and switching applications.

- DC Current Gain Specified to 10 Amperes
- High Current Gain – Bandwidth Product –
 $f_T = 2.0 \text{ MHz (Min) @ } I_C = 500 \text{ mAdc}$
- Choice of Packages – MJE3055, MJE2955 – TO-225AB (TO-127)
 MJE3055T, MJE2955T – TO-220AB

MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	60	Vdc
Collector-Base Voltage	V_{CB}	70	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current	I_C	10	Adc
Base Current	I_B	6.0	Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D		Watts
MJE3055, MJE2955		90	W/ $^\circ\text{C}$
MJE3055T, MJE2955T		75	W/ $^\circ\text{C}$
Derate above 25°C			
MJE3055, MJE2955		0.72	W/ $^\circ\text{C}$
MJE3055T, MJE2955T		0.6	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	1.39	$^\circ\text{C/W}$
MJE3055, MJE2955		1.39	
MJE3055T, MJE2955T		1.67	

† Safe Area Curves are indicated by Figure 1. Both limits are applicable and must be observed.

FIGURE 1 – ACTIVE-REGION SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C, V_{CE} limits of the transistor that must be observed for reliable operation; i.e. the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_{J(pk)} = 150^\circ\text{C}$. T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. At high-case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown. (See AN 415A)

10 AMPERE


COMPLEMENTARY SILICON POWER TRANSISTORS

60 VOLTS
75, 90 WATTS



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	16.13	16.38	0.635	0.645
B	12.57	12.83	0.495	0.505
C	3.18	3.43	0.125	0.135
D	1.09	1.24	0.043	0.049
F	3.51	3.76	0.138	0.148
G	4.22 BSC 0.166 BSC			
H	2.67	2.92	0.105	0.115
J	0.813	0.864	0.032	0.034
K	15.11	16.38	0.595	0.645
M	90 TYP		90 TYP	
Q	4.70	4.95	0.185	0.195
R	0.91	2.18	0.035	0.085
U	6.22	6.48	0.245	0.255
V	2.03	-	0.080	-

CASE 90-05
TO-225AB
(TO-127)



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.83	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.38	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.38	0.045	0.055
T	5.87	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

STYLE 1
PIN 1 BASE
PIN 2 COLLECTOR
PIN 3 EMITTER
PIN 4 COLLECTOR

- NOTES
- 1 DIMENSION H APPLIES TO ALL LEADS
 - 2 DIMENSION H APPLIES TO LEADS 1 AND 3
 - 3 DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
 - 4 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982
 - 5 CONTROLLING DIMENSION INCH

MJE2955T
MJE3055T

CASE 221A-02
TO-220AB

MJE2955, MJE2955T, PNP, MJE3055, MJE3055T, NPN

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 200 mAdc, I _B = 0)	V _{CEO(sus)}	60	—	Vdc
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0)	I _{CEO}	—	700	μAdc
Collector Cutoff Current (V _{CE} = 70 Vdc, V _{EB(off)} = 1.5 Vdc) (V _{CE} = 70 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 150°C)	I _{CEX}	—	1.0 5.0	mAdc
Collector Cutoff Current (V _{CB} = 70 Vdc, I _E = 0) (V _{CB} = 70 Vdc, I _E = 0, T _C = 150°C)	I _{CBO}	—	1.0 10	mAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	5.0	mAdc
ON CHARACTERISTICS				
DC Current Gain (1) (I _C = 4.0 Adc, V _{CE} = 4.0 Vdc) (I _C = 10 Adc, V _{CE} = 4.0 Vdc)	h _{FE}	20 5.0	100 —	—
Collector-Emitter Saturation Voltage (1) (I _C = 4.0 Adc, I _B = 0.4 Adc) (I _C = 10 Adc, I _B = 3.3 Adc)	V _{CE(sat)}	—	1.1 8.0	Vdc
Base-Emitter On Voltage (1) (I _C = 4.0 Adc, V _{CE} = 4.0 Vdc)	V _{BE(on)}	—	1.8	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product (I _C = 500 mAdc, V _{CE} = 10 Vdc, f = 500 kHz)	f _T	20	—	MHz

(1) Pulse Test. Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 – DC CURRENT GAIN







FIGURE 3 – POWER DERATING



MJE2955, 2955T

FIGURE 4 – "ON" VOLTAGES

MJE3055, 3055T





MJE3300 MJE3301 MJE3302 NPN

MJE3310 MJE3311 MJE3312 PNP

1.3

PLASTIC DARLINGTON COMPLEMENTARY SILICON ANNULAR POWER TRANSISTORS


... designed for general-purpose amplifier and high-speed switching applications.

- High DC Current Gain –
 $h_{FE} = 2000$ (Typ) @ $I_C = 1.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 10 mAdc
 $V_{CE(sus)} = 40$ Vdc (Min) – MJE3310/MJE3300
 $= 60$ Vdc (Min) – MJE3311/MJE3301
 $= 80$ Vdc (Min) – MJE3312/MJE3302
- Reverse Voltage Protection Diode
- Pinout Compatible with TO-220 Package
- Monolithic Construction with Built-In Base-Emitter Output Resistor
- Thermopad II Construction With Hard Solder for High Reliability

DARLINGTON 4-AMPERE

COMPLEMENTARY SILICON POWER TRANSISTORS

40, 60, 80 VOLTS
15 WATTS





MAXIMUM RATINGS

Rating	Symbol	MJE3310	MJE3311	MJE3312	Unit
		MJE3300	MJE3301	MJE3302	
Collector-Emitter Voltage	V_{CEO}	40	60	80	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current – Continuous	I_C	4.0			Adc
		6.0			
Collector Current – Peak		6.0			Adc
Base Current	I_B	100			mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	15			Watts
		0.12			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.5			Watts
		0.012			
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max.	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	8.33	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	83.3	$^\circ\text{C}/\text{W}$

FIGURE 1 – POWER DERATING



STYLE 3:

- PIN 1, BASE
- COLLECTOR
- EMITTER

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3° TYP			
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	-	0.040	-

CASE 77-04
TO-126

MJE3300, MJE3301, MJE3302 NPN MJE3310, MJE3311, MJE3312 PNP

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage(1) ($I_C = 10 \text{ mAdc}$, $I_B = 0$)	MJE3310, MJE3300 MJE3311, MJE3301 MJE3312, MJE3302	$V_{CE(sus)}$	40 60 80	Vdc
Collector-Cutoff Current ($V_{CE} = 20 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$)	MJE3310, MJE3300 MJE3311, MJE3301 MJE3312, MJE3302	I_{CEO}	— — —	μAdc 100 100 100
Collector Cutoff Current ($V_{CB} = \text{Rated } V_{CE(sus)}$, $I_E = 0$) ($V_{CB} = \text{Rated } V_{CE(sus)}$, $I_E = 0$, $T_C = 100^\circ\text{C}$)		I_{CBO}	— —	μAdc 1.0 100
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	1.0 μAdc
ON CHARACTERISTICS				
DC Current Gain ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 1.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)		h_{FE}	1000 750	— —
Collector-Emitter Saturation Voltage ($I_C = 1.5 \text{ Adc}$, $I_B = 6.0 \text{ mAdc}$)		$V_{CE(sat)}$	—	1.5 Vdc
Base-Emitter Saturation Voltage ($I_C = 1.5 \text{ Adc}$, $I_B = 6.0 \text{ mAdc}$)		$V_{BE(sat)}$	—	2.5 Vdc
Base-Emitter On Voltage ($I_C = 1.5 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)		$V_{BE(on)}$	—	2.5 Vdc
Output Diode Voltage Drop ($I_{EC} = 2.0 \text{ Adc}$)		V_{EC}	—	2.0 Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain — Bandwidth Product ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)		f_T	20	— MHz

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 2 — ACTIVE-REGION SAFE OPERATING AREA




FIGURE 3 — TYPICAL DC CURRENT GAIN






FIGURE 4 — DARLINGTON CIRCUIT SCHEMATIC





MOTOROLA

**MJE3439
MJE3440**

1.3


NPN SILICON HIGH-VOLTAGE POWER TRANSISTORS

... designed for use in line-operated equipment requiring high f_T .

- High DC Current Gain –
 $h_{FE} = 40-160 @ I_C = 20 \text{ mAdc}$
- Current-Gain-Bandwidth Product –
 $f_T = 15 \text{ MHz (Min) @ } I_C = 10 \text{ mAdc}$
- Low Output Capacitance –
 $C_{ob} = 10 \text{ pF (Max) @ } f = 1.0 \text{ MHz}$

**0.3 AMPERE
POWER TRANSISTORS
NPN SILICON**

**250-350 VOLTS
15 WATTS**





MAXIMUM RATINGS

Rating	Symbol	MJE3439	MJE3440	Unit
Collector-Emitter Voltage	V_{CEO}	350	250	Vdc
Collector-Base Voltage	V_{CB}	450	350	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →		Vdc
Collector Current – Continuous	I_C	← 0.3 →		Adc
Base Current	I_B	← 150 →		mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 15 →		Watts
		← 0.12 →		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	θ_{JC}	8.33	$^\circ\text{C/W}$

FIGURE 1 – POWER-TEMPERATURE DERATING CURVE



STYLE 1
PIN 1. EMITTER
2. COLLECTOR
3. BASE

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.64	0.015	0.025
K	15.11	18.64	0.595	0.655
M	3 $^\circ$ TYP		3 $^\circ$ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

CASE 77-04
TO-126


MJE3439, MJE3440

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage ($I_C = 5.0 \text{ mAdc}$, $I_B = 0$) ($I_C = 50 \text{ mAdc}$, $I_B = 0$)	MJE3439 MJE3440	$V_{CE(sus)}$	350 250	— —	Vdc
Collector Cutoff Current ($V_{CE} = 300 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 200 \text{ Vdc}$, $I_B = 0$)	MJE3439 MJE3440	I_{CEO}	— —	20 50	μA
Collector Cutoff Current ($V_{CE} = 450 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$) ($V_{CE} = 300 \text{ Vdc}$, $V_{EB(off)} = 1.5 \text{ Vdc}$)	MJE3439 MJE3440	I_{CEX}	— —	500 500	μA
Collector Cutoff Current ($V_{CB} = 350 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 250 \text{ Vdc}$, $I_E = 0$)	MJE3439 MJE3440	I_{CBO}	— —	20 20	μA
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	20	μA
ON CHARACTERISTICS					
DC Current Gain ($I_C = 2.0 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$) ($I_C = 20 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)		h_{FE}	30 50	— 200	—
Collector-Emitter Saturation Voltage ($I_C = 50 \text{ mAdc}$, $I_B = 4.0 \text{ mAdc}$)		$V_{CE(sat)}$	—	0.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 50 \text{ mAdc}$, $I_B = 4.0 \text{ mAdc}$)		$V_{BE(sat)}$	—	1.3	Vdc
Base-Emitter On Voltage ($I_C = 50 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)		$V_{BE(on)}$	—	0.8	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product ($I_C = 10 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 5.0 \text{ MHz}$)		f_T	15	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)		C_{ob}	—	10	pF
Small-Signal Current Gain ($I_C = 5.0 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1.0 \text{ kHz}$)		h_{fe}	25	—	—

FIGURE 2 – ACTIVE-REGION SAFE OPERATING AREA



The Safe Operating Area Curves indicate I_C - V_{CE} limits below which the device will not enter secondary breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J , power-temperature derating must be observed for both steady state and pulse power conditions.



MOTOROLA

NPN
MJE4340
MJE4341
MJE4342
MJE4343

PNP
MJE4350
MJE4351
MJE4352
MJE4353

1.3

HIGH-VOLTAGE — HIGH POWER TRANSISTORS

... designed for use in high power audio amplifier applications and high voltage switching regulator circuits.

- High Collector-Emitter Sustaining Voltage —

NPN PNP

$V_{CE(sus)} = 100 \text{ Vdc} \text{ — MJE4340 MJE4350}$
 $= 120 \text{ Vdc} \text{ — MJE4341 MJE4351}$
 $= 140 \text{ Vdc} \text{ — MJE4342 MJE4352}$
 $= 160 \text{ Vdc} \text{ — MJE4343 MJE4353}$

- High DC Current Gain — @ $I_C = 8.0 \text{ Adc}$
 $h_{FE} = 35 \text{ (Typ)}$
- Low Collector-Emitter Saturation Voltage —
 $V_{CE(sat)} = 2.0 \text{ Vdc (Max) @ } I_C = 8.0 \text{ Adc}$

MAXIMUM RATINGS


Rating	Symbol	MJE4340	MJE4341	MJE4342	MJE4343	Unit
		MJE4350	MJE4351	MJE4352	MJE4353	
Collector-Emitter Voltage	V_{CEO}	100	120	140	160	Vdc
Collector-Base Voltage	V_{CB}	100	120	140	160	Vdc
Emitter-Base Voltage	V_{EB}	← 70 →				Vdc
Collector Current — Continuous	I_C	← 16 →				Adc
Peak (1)		← 20 →				
Base Current — Continuous	I_B	← 5.0 →				Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	← 125 →				Watts
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C/W}$



(1) Pulse Test Pulse Width $\leq 5.0 \mu\text{s}$, Duty Cycle $\geq 10\%$

**FIGURE 1 — POWER DERATING
REFERENCE: AMBIENT TEMPERATURE**



**16 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON**

100-160 VOLTS



STYLE 1
1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

**CASE 340-01
TO-218AC**

MJE4340 thru MJE4343NPN, MJE4350 thru MJE4353PNP

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 200 mA, I _B = 0)	V _{CEO(sus)}	100	—	Vdc
MJE4340, MJE4350		120	—	
MJE4341, MJE4351		140	—	
MJE4342, MJE4352		160	—	
MJE4343, MJE4353				
Collector-Emitter Cutoff Current (V _{CE} = 50 Vdc, I _B = 0)	I _{CEO}	—	750	μAdc
(V _{CE} = 60 Vdc, I _B = 0)		—	750	
(V _{CE} = 70 Vdc, I _B = 0)		—	750	
(V _{CE} = 80 Vdc, I _B = 0)		—	750	
Collector-Emitter Cutoff Current (V _{CE} = Rated V _{CB} , V _{EB(off)} = 1.5 Vdc)	I _{CEX}	—	1.0	mAdc
(V _{CE} = Rated V _{CB} , V _{EB(off)} = 1.5 Vdc, T _C = 150°C)		—	5.0	
Collector-Base Cutoff Current (V _{CB} = Rated V _{CB} , I _E = 0)	I _{CBO}	—	750	μAdc
Emitter-Base Cutoff Current (V _{BE} = 7.0 Vdc, I _C = 0)	I _{EBO}	—	1.0	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 8.0 Adc, V _{CE} = 2.0 Vdc)	h _{FE}	15	35 (Typ)	—
(I _C = 16 Adc, V _{CE} = 4.0 Vdc)		8.0	15 (Typ)	
Collector-Emitter Saturation Voltage (I _C = 8.0 Adc, I _B = 800 mA)	V _{CE(sat)}	—	2.0	Vdc
(I _C = 16 Adc, I _B = 2.0 Adc)		—	3.5	
Base-Emitter Saturation Voltage (I _C = 16 Adc, I _B = 2.0 Adc)	V _{BE(sat)}	—	3.9	Vdc
Base-Emitter On Voltage (I _C = 16 Adc, V _{CE} = 4.0 Vdc)	V _{BE(on)}	—	3.9	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain—Bandwidth Product (2) (I _C = 1.0 Adc, V _{CE} = 20 Vdc, f _{test} = 0.5 MHz)	f _T	1.0	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	800	pF

- (1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≥ 2.0%.
- (2) f_T = |h_{fe}| • f_{test}

FIGURE 2 — SWITCHING TIMES TEST CIRCUIT





FIGURE 3 — TYPICAL TURN-ON TIME



Note: Reverse polarities to test PNP devices.

TYPICAL CHARACTERISTICS

FIGURE 4 — TURN-OFF TIME





FIGURE 5 — ON VOLTAGES



DC CURRENT GAIN

FIGURE 6 — MJE4340 SERIES (NPN)




FIGURE 7 — MJE4350 SERIES (PNP)




FIGURE 8 — COLLECTOR SATURATION REGION




FIGURE 9 — THERMAL RESPONSE





FIGURE 10 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on $T_C = 25^{\circ}\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^{\circ}\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 9.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 11 gives RBSOA characteristics.

FIGURE 11 — MAXIMUM REVERSE BIAS SAFE OPERATING AREA





NPN PNP
MJE5180 MJE5170
MJE5181 MJE5171
MJE5182 MJE5172

1.3

COMPLEMENTARY SILICON PLASTIC POWER TRANSISTOR

... designed for use in general purpose amplifier and switching applications.

- Collector-Emitter Saturation Voltage —
 $V_{CEO(sat)} = 1.5 \text{ Vdc (Max) @ } I_C = 6.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage —
 $V_{CEO(sus)} = 120 \text{ Vdc (Min) — MJE5170, MJE5180}$
 $= 140 \text{ Vdc (Min) — MJE5171, MJE5181}$
 $= 160 \text{ Vdc (Min) — MJE5172, MJE5182}$
- Compact TO-220 AB Package
- TO-66 Leadform Also Availability


MAXIMUM RATINGS

Rating	Symbol	MJE5180 MJE5170	MJE5181 MJE5171	MJE5182 MJE5172	Unit
Collector-Emitter Voltage	V_{CEO}	120	140	160	Vdc
Collector-Base Voltage	V_{CB}	120	140	160	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current — Continuous Peak	I_C	← 6 ← 10 →			Adc
Base Current	I_B	← 2.0 →			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 65 ← 0.52 →			Watts W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	← 2.0 ← 0.016 →			Watts W/ $^\circ\text{C}$
Unclamped Inductive Load Energy (1)	E	← 62.5 →			mJ
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS



Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.92	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

(1) $I_C = 2.8 \text{ A}$, $L = 50 \text{ mH}$, P.R.F. = 10 Hz, $V_{CC} = 10 \text{ V}$, $R_{BE} = 100 \Omega$.



6.0 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON

**120, 140, 160 VOLTS
65 WATTS**



STYLE 1
 PIN 1 BASE
 2 COLLECTOR
 3 EMITTER
 4 COLLECTOR

NOTES

- 1 DIMENSION H APPLIES TO ALL LEADS
- 2 DIMENSION L APPLIES TO LEADS 1 AND 3
- 3 DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
- 4 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- 5 CONTROLLING DIMENSION INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	16.75	0.575	0.620
B	9.85	10.25	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02
(TO-220AB)**

MJE170, MJE171, MJE172, MJE5180, MJE5181, MJE5182

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 30 mA, I _B = 0)	MJE5170, MJE5180 MJE5171, MJE5181 MJE5172, MJE5182	V _{CEO(sus)}	120 140 160	— — —	Vdc
Collector Cutoff Current (V _{CE} = 60 Vdc, I _B = 0) (V _{CE} = 70 Vdc, I _B = 0) (V _{CE} = 80 Vdc, I _B = 0)	MJE5170, MJE5180 MJE5171, MJE5181 MJE5172, MJE5182	I _{CEO}	— — —	0.7 0.7 0.7	mA
Collector Cutoff Current (V _{CE} = 120 Vdc, V _{EB} = 0) (V _{CE} = 140 Vdc, V _{EB} = 0) (V _{CE} = 160 Vdc, V _{EB} = 0)	MJE5170, MJE5180 MJE5171, MJE5181 MJE5172, MJE5182	I _{CES}	— — —	400 400 400	μA
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)		I _{EBO}	—	1.0	mA

ON CHARACTERISTICS (1)


DC Current Gain (I _C = 0.3 A, V _{CE} = 4.0 Vdc) (I _C = 3.0 A, V _{CE} = 4.0 Vdc)	h _{FE}	30 15	— 100	—
Collector-Emitter Saturation Voltage (I _C = 6.0 A, I _B = 600 mA)	V _{CE(sat)}	—	1.5	Vdc
Base-Emitter On Voltage (I _C = 6.0 A, V _{CE} = 4.0 Vdc)	V _{BE(on)}	—	2.0	Vdc

DYNAMIC CHARACTERISTICS

Current Gain — Bandwidth Product (2) (I _C = 500 mA, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz)	f _T	1.0	—	MHz
Small-Signal Current Gain (I _C = 0.5 A, V _{CE} = 10 Vdc, f = 1.0 kHz)	h _{fe}	20	—	—

- (1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
 (2) f_T = |h_{fe}| · f_{test}

***FIGURE 2 — SWITCHING TIME TEST CIRCUIT**



*FOR PNP'S REVERSE ALL POLARITIES

FIGURE 4 — TURN-OFF SWITCHING TIMES




FIGURE 3 — TURN-ON SWITCHING TIMES






FIGURE 5 — CAPACITANCE



TYPICAL ELECTRICAL CHARACTERISTICS

NPN — MJE5180, MJE5181, MJE5182

FIGURE 10 — COLLECTOR SATURATION REGION



PNP — MJE5170, MJE5171, MJE5172

FIGURE 11 — COLLECTOR SATURATION REGION




FIGURE 12 — COLLECTOR-EMITTER SATURATION REGION




FIGURE 13 — COLLECTOR-EMITTER SATURATION REGION




FIGURE 14 — BASE-EMITTER VOLTAGE





FIGURE 15 — BASE-EMITTER VOLTAGE



1.3

FIGURE 6 — THERMAL RESPONSE





FIGURE 7 — ACTIVE-REGION SAFE OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 7 is based on $T_{J(pk)} = 150^{\circ}\text{C}$; T_c is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

TYPICAL ELECTRICAL CHARACTERISTICS


NPN — MJE5180, MJE5181, MJE5182

FIGURE 8 — DC CURRENT GAIN



PNP — MJE5170, MJE5171, MJE5172

FIGURE 9 — DC CURRENT GAIN





MOTOROLA

**MJE5730
MJE5731
MJE5732**

1.3

HIGH VOLTAGE PNP SILICON POWER TRANSISTORS


... designed for line operated audio output amplifier, SWITCH-MODE power supply drivers and other switching applications.

- 300 V to 400 V (Min) — $V_{CE(sus)}$
- 1.0 A Rated Collector Current
- Popular TO-220 Plastic Package
- TO-66 Leadform Available
- PNP Complements to the TIP47 thru TIP50 Series

1.0 AMPERE

**POWER TRANSISTORS
PNP SILICON**

**300-350-400 VOLTS
40 WATTS**




MAXIMUM RATINGS

Rating	Symbol	MJE5730	MJE5731	MJE5732	Unit
Collector-Emitter Voltage	V_{CEO}	300	350	400	Vdc
Collector-Base Voltage	V_{CB}	300	350	400	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current — Continuous Peak	I_C	← 1.0 →			Adc
		← 3.0 →			
Base Current	I_B	← 1.0 →			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 40 →			Watts W/°C
		← 0.32 →			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	← 2.0 →			Watts W/°C
		← 0.016 →			
Unclamped Inducting Load Energy (See Figure 10)	E	← 20 →			mJ
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.125	°C/W
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	°C/W



- STYLE 1
PIN 1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

NOTES

- 1 DIMENSION H APPLIES TO ALL LEADS
- 2 DIMENSION L APPLIES TO LEADS 1 AND 3
- 3 DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED
- 4 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- 5 CONTROLLING DIMENSION INCH

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.92	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02
TO-220AB**

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 30\text{ mAdc}, I_B = 0$)	MJE5730 MJE5731 MJE5732	300 350 400	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 200\text{ Vdc}, I_B = 0$) ($V_{CE} = 250\text{ Vdc}, I_B = 0$) ($V_{CE} = 300\text{ Vdc}, I_B = 0$)	MJE5730 MJE5731 MJE5732	— — —	1.0 1.0 1.0	mAdc
Collector Cutoff Current ($V_{CE} = 300\text{ Vdc}, V_{BE} = 0$) ($V_{CE} = 350\text{ Vdc}, V_{BE} = 0$) ($V_{CE} = 400\text{ Vdc}, V_{BE} = 0$)	MJE5730 MJE5731 MJE5732	— — —	1.0 1.0 1.0	mAdc
Emitter Cutoff Current ($V_{BE} = 5.0\text{ Vdc}, I_C = 0$)		—	1.0	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 0.3\text{ Adc}, V_{CE} = 10\text{ Vdc}$) ($I_C = 1.0\text{ Adc}, V_{CE} = 10\text{ Vdc}$)	h_{FE}	30 10	150 —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0\text{ Adc}, I_B = 0.2\text{ Adc}$)	$V_{CE(sat)}$	—	1.0	Vdc
Base-Emitter On Voltage ($I_C = 1.0\text{ Adc}, V_{CE} = 10\text{ Vdc}$)	$V_{BE(on)}$	—	1.5	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain — Bandwidth Product ($I_C = 0.2\text{ Adc}, V_{CE} = 10\text{ Vdc}, f = 2.0\text{ MHz}$)	f_T	10	—	MHz
Small-Signal Current Gain ($I_C = 0.2\text{ Adc}, V_{CE} = 10\text{ Vdc}, f = 1.0\text{ kHz}$)	h_{fe}	25	—	—

(1) Pulse Test: Pulsewidth $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 3 — BASE-EMITTER VOLTAGE




FIGURE 4 — NORMALIZED POWER DERATING






FIGURE 5 — FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 6. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 — THERMAL RESPONSE



1.3

FIGURE 7 — SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 8 — TURN-ON RESISTIVE SWITCHING TIMES




FIGURE 9 — RESISTIVE TURN-OFF SWITCHING TIMES





FIGURE 10 — INDUCTIVE LOAD SWITCHING



Note 1: Input pulse width is increased until $I_{CM} = 0.63$ A.
 Note 2: For PNP testing, all polarities are reversed.



MOTOROLA


**MJE5740
MJE5741
MJE5742**

1.3


NPN SILICON POWER DARLINGTON TRANSISTORS

The MJE5740, 41, 42 darlington transistors are designed for high-voltage power switching in inductive circuits. They are particularly suited for operation in applications such as:

- Small Engine Ignition
- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls



**8 AMPERE
NPN SILICON
POWER DARLINGTON
TRANSISTORS
300, 350, 400 VOLTS
80 WATTS**



MAXIMUM RATINGS



Rating	Symbol	MJE5740	MJE5741	MJE5742	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	300	350	400	Vdc
Collector-Emitter Voltage	V_{CEV}	600	700	800	Vdc
Emitter Base Voltage	V_{EB}	← 8 →			Vdc
Collector Current					A dc
– Continuous	I_C	← 8 →			
– Peak (1)	I_{CM}	← 16 →			
Base Current—Continuous	I_B	← 2.5 →			A dc
–Peak (1)	I_{BM}	← 5 →			
Total Power Dissipation	P_D				Watts
@ $T_A = 25^\circ\text{C}$		← 2 →			
Derate above 25°C		← 16 →			mW/°C
Total Power Dissipation	P_D				Watts
@ $T_C = 25^\circ\text{C}$		← 80 →			
Derate above 25°C		← 640 →			mW/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →			°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	°C/W
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

FIGURE 1 – POWER DERATING



STYLE 1
PIN 1
2. BASE
3. COLLECTOR
4. EMITTER
COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.84	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.64	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02
TO-220AB**

MJE5740, MJE5741, MJE5742

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (I _C = 50 mA, I _B = 0)	MJE5740	300	—	—	Vdc
	MJE5741	350	—	—	
	MJE5742	400	—	—	
Collector Cutoff Current (V _{CE} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CE} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)	I _{CEV}	—	—	1 5	mAdc
Emitter Cutoff Current (V _{EB} = 8 Vdc, I _C = 0)	I _{EBO}	—	—	75	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	I _{S/b}	See Figure 6
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 7

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 0.5 Adc, V _{CE} = 5 Vdc) (I _C = 4 Adc, V _{CE} = 5 Vdc)	h _{FE}	50 200	100 400	— —	—
Collector-Emitter Saturation Voltage (I _C = 4 Adc, I _B = 0.2 Adc) (I _C = 8 Adc, I _B = 0.4 Adc) (I _C = 4 Adc, I _B = 0.2 Adc, T _C = 100°C)	V _{CE(sat)}	— — —	— — —	2 3 2.2	Vdc
Base-Emitter Saturation Voltage (I _C = 4 Adc, I _B = 0.2 Adc) (I _C = 8 Adc, I _B = 0.4 Adc) (I _C = 4 Adc, I _B = 0.2 Adc, T _C = 100°C)	V _{BE(sat)}	— — —	— — —	2.5 3.5 2.4	Vdc
Diode Forward Voltage (2) (I _F = 5 Adc)	V _f	—	—	2.5	Vdc

SWITCHING CHARACTERISTICS

Typical Resistive Load (Table 1)						
Delay Time	(V _{CC} = 250 Vdc, I _{C(pk)} = 6A)	t _d	—	0.04	—	μs
Rise Time	(I _{B1} = I _{B2} = 0.25A, t _p = 25 μs,	t _r	—	0.5	—	μs
Storage Time	Duty Cycle ≤ 1%)	t _s	—	8.0	—	μs
Fall Time		t _f	—	2.0	—	μs
Inductive Load, Clamped (Table 1)						
Voltage Storage Time	(I _{C(pk)} = 6A, V _{CE(pk)} = 250 Vdc)	t _{sv}	—	4.0	—	μs
Crossover Time	(I _{B1} = 0.06 A, V _{BE(off)} = 5 Vdc)	t _c	—	2.0	—	μs

(1) Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.

(2) The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads. Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.

FIGURE 2 – INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 3 – DC CURRENT GAIN




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
TEST CIRCUITS	<p>Duty Cycle $\leq 10\%$ $t_r, t_f < 10$ ns</p> <p>NOTE PW and V_{CC} Adjusted for Desired I_C R_B Adjusted for Desired I_{B1}</p>	
CIRCUIT VALUES	<p>Coil Data: Ferroxcube Core #6656 Full Bobbin (~16 Turns) #16</p> <p>GAP for 200 μH/20A $L_{coil} = 200$ μH</p> <p>$V_{CC} = 30$ V $V_{CE(pk)} = 250$ Vdc $I_C(pk) = 6$ A</p>	<p>$V_{CC} = 250$ V $D1 = 1N5820$ or Equiv.</p>
TEST WAVEFORMS	<p>OUTPUT WAVEFORMS</p> <p>t_1 Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>$t_r, t_f < 10$ ns Duty Cycle = 1.0% R_B and R_C adjusted for desired I_B and I_C</p>

TYPICAL CHARACTERISTICS

FIGURE 4 – BASE-EMITTER VOLTAGE





FIGURE 5 – COLLECTOR SATURATION VOLTAGE



1.3

The Safe Operating Area figures shown in Figures 6 and 7 are specified ratings for these devices under the test conditions shown.

FIGURE 6 – FORWARD BIAS SAFE OPERATING AREA





FIGURE 7 – REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 6 is based on TC = 25°C; TJ(pk) is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when TC ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 6 may be found at any case temperature by using the appropriate curve on Figure 1.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 7 gives the complete RBSOA characteristics.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME





FIGURE 9 – TURN-OFF TIME





MOTOROLA

**MJE5850
MJE5851
MJE5852**

1.3

Designers Data Sheet

**SWITCHMODE SERIES
PNP SILICON POWER TRANSISTORS**

The MJE5850, MJE5851 and the MJE5852 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn-Off Times

- 100 ns Inductive Fall Time @ 25°C (Typ)
- 125 ns Inductive Crossover Time @ 25°C (Typ)

Operating Temperature Range -65 to +150°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



MAXIMUM RATINGS

Rating	Symbol	MJE 5850	MJE 5851	MJE 5852	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	300	350	400	Vdc
Collector-Emitter Voltage	V _{CEV}	350	400	450	Vdc
Emitter Base Voltage	V _{EB}	6.0			Vdc
Collector Current — Continuous	I _C	8.0			Adc
Collector Current — Peak (1)	I _{CM}	16			
Base Current — Continuous	I _B	4.0			Adc
Base Current — Peak (1)	I _{BM}	8.0			
Total Power Dissipation @ T _C = 25°C	P _D	80			Watts
Derate above 25°C		0.640			W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to 150			°C

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.25	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

8 AMPERE


**PNP SILICON
POWER TRANSISTORS**

**300, 350, 400 VOLTS
80 WATTS**



**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



STYLE 1
PIN 1

- BASE
- COLLECTOR
- EMITTER
- COLLECTOR

NOTES
1. DIMENSION H APPLIES TO ALL LEADS
2. DIMENSION L APPLIES TO LEADS 1 AND 3

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02
TO-220AB**

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage ($I_C = 10\text{ mA}$, $I_B = 0$)	MJE5850 MJE5851 MJE5852	$V_{CE0(sus)}$	300 350 400	— — —	— — —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)		I_{CEV}	— —	— —	0.5 2.5	mAdc
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEV}$, $R_{BE} = 50\ \Omega$, $T_C = 100^\circ\text{C}$)		I_{CER}	—	—	3.0	mAdc
Emitter Cutoff Current ($V_{EB} = 6.0\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased Clamped Inductive SOA with base reverse biased	$I_{S/b}$ RBSOA	See Figure 12 See Figure 13
---	--------------------	--------------------------------

***ON CHARACTERISTICS**

DC Current Gain ($I_C = 2.0\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$) ($I_C = 5.0\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$)	h_{FE}	15 5	— —	— —	— —
Collector-Emitter Saturation Voltage ($I_C = 4.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 8.0\text{ Adc}$, $I_B = 3.0\text{ Adc}$) ($I_C = 4.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — —	— — —	2.0 5.0 2.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 4.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$) ($I_C = 4.0\text{ Adc}$, $I_B = 1.0\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— —	— —	1.5 1.5	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f_{rest} = 1.0\text{ kHz}$)	C_{ob}	—	270	—	pF
--	----------	---	-----	---	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	($V_{CC} = 250\text{ Vdc}$, $I_C = 4.0\text{ A}$, $I_{B1} = 1.0\text{ A}$, $t_p = 50\ \mu\text{s}$, Duty Cycle $\leq 2\%$)	t_d	—	0.025	0.1	μs
Rise Time		t_r	—	0.100	0.5	μs
Storage Time	($V_{CC} = 250\text{ Vdc}$, $I_C = 4.0\text{ A}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $t_p = 50\ \mu\text{s}$, Duty Cycle $\leq 2\%$)	t_s	—	0.60	2.0	μs
Fall Time		t_f	—	0.11	0.5	μs
Inductive Load, Clamped (Table 1)						
Storage Time	($I_{CM} = 4\text{ A}$, $V_{CEM} = 250\text{ V}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	0.8	3.0	μs
Crossover Time		t_c	—	0.4	1.5	μs
Fall Time		t_{fi}	—	0.1	—	μs
Storage Time	($I_{CM} = 4\text{ A}$, $V_{CEM} = 250\text{ V}$, $I_{B1} = 1.0\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 25^\circ\text{C}$)	t_{sv}	—	0.5	—	μs
Crossover Time		t_c	—	0.125	—	μs
Fall Time		t_{fi}	—	0.1	—	μs

* Pulse Test: PW = 300 μs , Duty Cycle $\leq 2\%$

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – CAPACITANCE



1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS		<p>-V adjusted to obtain desired I_{B1} +V adjusted to obtain desired V_{BE(off)}</p>	<p>TURN ON TIME I_{B1} adjusted to obtain the forced h_{FE} desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	<p>L_{coil} = 180 μH V_{clamp} = 250 V R_{coil} = 0.05 Ω R_B adjusted to attain I_{B1} V_{CC} = 20 V</p>	<p>V_{CC} = 250 V R_L = 62 Ω Pulse Width = 10 μs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> <p>See above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p> <p>t₁ Adjusted to Obtain I_C $t_1 = \frac{L_{coil}(I_{CM})}{V_{CC}}$ $t_2 = \frac{L_{coil}(I_{CM})}{V_{clamp}}$</p> <p>Test Equipment Scope - Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p>

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – INDUCTIVE SWITCHING TIMES



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}
 - t_{RV} = Voltage Rise Time, 10—90% V_{CEM}
 - t_{fi} = Current Fall Time, 90—10% I_{CM}
 - t_{ti} = Current Tail, 10—2% I_{CM}
 - t_c = Crossover Time, 10% V_{CEM} to 10% I_{CM}
- An enlarged portion of the inductive switching waveform

is shown in Figure 7 to aid on the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{RV} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{SV}) which are guaranteed at 100°C.

FIGURE 9 – TURN-ON SWITCHING TIMES




FIGURE 10 – TURN-OFF SWITCHING TIMES





FIGURE 11 – TYPICAL THERMAL RESPONSE [$Z_{\theta JC}(t)$]



1.3

The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 – MAXIMUM FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 – RBSOA, MAXIMUM REVERSE BIAS SAFE OPERATING AREA





FIGURE 14 PEAK REVERSE BASE CURRENT



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on TC = 25°C. TJ(pk) is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when TC ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 15.

TJ(pk) may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the RBSOA characteristics.

FIGURE 15 – FORWARD BIAS POWER DERATING





MOTOROLA

**MJE8500
MJE8501**

1.3

Designers Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS**

The MJE8500 and MJE8501 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

- 300 ns Inductive Fall Time – 25°C (Typ)
- 500 ns Inductive Crossover Time – 25°C (Typ)
- 900 ns Inductive Storage Time – 25°C (Typ)

Operating Temperature Range –65 to +125°C

100°C Performance Specified for:

- Reversed Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



2.5 AMPERE

**NPN SILICON
POWER TRANSISTORS**

**700 and 800 VOLTS
65 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

STYLE 1
PIN 1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

CASE 221A-02 TO-220

MAXIMUM RATINGS

Rating	Symbol	MJE8500	MJE8501	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	700	800	Vdc
Collector-Emitter Voltage	V_{CEV}	1200	1400	Vdc
Emitter Base Voltage	V_{EB}	8.0	8.0	Vdc
Collector Current – Continuous	I_C	2.5	2.5	Adc
Peak (1)	I_{CM}	5.0	5.0	
Base Current – Continuous	I_B	2.0	2.0	Adc
Peak (1)	I_{BM}	4.0	4.0	
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	65	65	Watts
@ $T_C = 100^\circ C$		17	17	
Derate above 25°C		0.65	0.65	W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to +125		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.54	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.

MJE8500, MJE8501

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) (I _C = 100 mA, I _B = 0)	MJE8500 MJE8501	V _{CEO(sus)}	700 800	— —	— —	Vdc
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)		I _{CEV}	— —	— —	0.25 5.0	mAdc
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)		I _{CER}	—	—	5.0	mAdc
Emitter Cutoff Current (V _{EB} = 7.0 Vdc, I _C = 0)		I _{EBO}	—	—	1.0	mAdc
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased	I _{S/b}	See Figure 12				
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13				
ON CHARACTERISTICS (1)						
DC Current Gain (I _C = 0.5 Adc, V _{CE} = 5.0 Vdc)	h _{FE}	7.5	—	—	—	
Collector-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 0.33 Adc) (I _C = 2.5 Adc, I _B = 1.0 Adc) (I _C = 1.0 Adc, I _B = 0.33 Adc, T _C = 100°C)	V _{CE(sat)}	— — —	— — —	2.0 5.0 3.0	Vdc	
Base-Emitter Saturation Voltage (I _C = 1.0 Adc, I _B = 0.33 Adc) (I _C = 1.0 Adc, I _B = 0.33 Adc, T _C = 100°C)	V _{BE(sat)}	— —	— —	1.5 1.5	Vdc	
DYNAMIC CHARACTERISTICS						
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	50	—	250	pF	
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)					ξ	
Delay Time	(V _{CC} = 500 Vdc, I _C = 1.0 A, I _{B1} = 0.33 A, V _{BE(off)} = 5.0 Vdc, t _p = 50 μs, Duty Cycle ≤ 2.0%)	t _d	—	0.045	0.20	μs
Rise Time		t _r	—	0.2	2.0	μs
Storage Time		t _s	—	1.0	4.0	μs
Fall Time		t _f	—	0.5	2.0	μs
Inductive Load, Clamped (Table 1)						
Storage Time	(I _C = 1.0 A(pk), V _{clamp} = 500 Vdc, I _{B1} = 0.33 A, V _{BE(off)} = 5 Vdc, T _C = 100°C)	t _{sv}	—	1.3	4.0	μs
Crossover Time		t _c	—	0.6	2.0	μs
Storage Time		t _{sv}	—	0.9	—	μs
Crossover Time	(I _C = 1.0 A(pk), V _{clamp} = 500 Vdc, I _{B1} = 0.33 A, V _{BE(off)} = 5 Vdc, T _C = 25°C)	t _c	—	0.5	—	μs
Fall Time		t _{fi}	—	0.3	—	μs

(1) Pulse Test: PW - 300 μs, Duty Cycle ≤ 2%.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – CAPACITANCE



1.3

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – PEAK REVERSE BASE CURRENT



TYPICAL RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 – TURN - ON SWITCHING TIMES





FIGURE 10 – TURN - OFF SWITCHING TIMES



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{SV} = Voltage Storage Time, 90% I_{B1} to 10% $V_{CE(pk)}$
- t_{RV} = Voltage Rise Time, 10–90% $V_{CE(pk)}$
- t_{FI} = Current Fall Time, 90–10% $I_C(pk)$
- t_{TI} = Current Tail, 10–2% I_C
- t_C = Crossover Time, 10% $V_{CE(pk)}$ to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$PSWT = 1/2 V_{CC} I_C (t_C) f$$

In general, $t_{RV} + t_{FI} \approx t_C$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_C and t_{SV}) which are guaranteed at 100°C.

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE








	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>+10 V</p> <p>PW Varied to Attain I_C = 100 mA</p>	 <p>All Diodes – 1N4934 All NPN – MJE200 All PNP – MJE210 Adjust R1 to obtain I_{B1} For switching and RBSOA, R2 = 0 For BV_{CEO(sus)}, R2 = ∞ V_{BE(off)} = 5.0 V</p>	 <p>TURN ON TIME I_{B1} adjusted to obtain the forced h_{FE} desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	<p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	<p>L_{coil} = 180 µH R_{coil} = 0.05 Ω V_{CC} = 20 V</p> <p>V_{clamp} = 500 V</p>	<p>V_{CC} = 500 V R_L = 500 Ω Pulse Width = 10 µs</p>
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p> 	<p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 11 – THERMAL RESPONSE



SAFE OPERATING AREA INFORMATION

FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA





FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA



FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on $T_C = 25^\circ\text{C}$. $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_{J(pk)}$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.

FIGURE 14 – POWER DERATING





MOTOROLA

**MJE8502
MJE8503**

1.3

Designers Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS**

The MJE8502 and MJE8503 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

- 150 ns Inductive Fall Time—25°C (Typ)
- 400 ns Inductive Crossover Time—25°C (Typ)
- 1200 ns Inductive Storage Time—25°C (Typ)

Operating Temperature Range —65 to +125°C

100°C Performance Specified for:

- Reverse-Biased SOA with Inductive Loads
- Switching Times with Inductive Loads
- Saturation Voltages
- Leakage Currents



5.0 AMPERE

**NPN SILICON
POWER TRANSISTORS**

**700 and 800 VOLTS
80 WATTS**

**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

- STYLE 1.
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

CASE 221A-02 TO-220

MAXIMUM RATINGS

Rating	Symbol	MJE8502	MJE8503	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	700	800	Vdc
Collector-Emitter Voltage	V_{CEV}	1200	1400	Vdc
Emitter Base Voltage	V_{EB}	8.0	8.0	Vdc
Collector Current — Continuous	I_C	5.0	5.0	Adc
Peak (1)	I_{CM}	10	10	
Base Current — Continuous	I_B	4.0	4.0	Adc
Peak (1)	I_{BM}	8.0	8.0	
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	80	80	Watts
@ $T_C = 100^\circ C$		21	21	
Derate above 25°C		0.80	0.80	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +125		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

MJE8502, MJE8503

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (Table 1) (I _C = 100 mA, I _B = 0)	MJE8502 MJE8503	V _{CEO(sus)}	700 800	— —	Vdc	
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)		I _{CEV}	— —	— —	mAdc	
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)		I _{CER}	—	—	mAdc	
Emitter Cutoff Current (V _{EB} = 7.0 Vdc, I _C = 0)		I _{EBO}	—	—	mAdc	
SECOND BREAKDOWN						
Second Breakdown Collector Current with base forward biased	I _{S/b}	See Figure 12				
Clamped Inductive SOA with Base Reverse Biased	RB _{SOA}	See Figure 13				
ON CHARACTERISTICS (1)						
DC Current Gain (I _C = 1.0 Adc, V _{CE} = 5.0 Vdc)	h _{FE}	7.5	—	—	—	
Collector-Emitter Saturation Voltage (I _C = 2.5 Adc, I _B = 1.0 Adc) (I _C = 5.0 Adc, I _B = 2.0 Adc) (I _C = 2.5 Adc, I _B = 1.0 Adc, T _C = 100°C)	V _{CE(sat)}	— — —	— — —	2.0 5.0 3.0	Vdc	
Base-Emitter Saturation Voltage (I _C = 2.5 Adc, I _B = 1.0 Adc) (I _C = 2.5 Adc, I _B = 1.0 Adc, T _C = 100°C)	V _{BE(sat)}	— —	— —	1.5 1.5	Vdc	
DYNAMIC CHARACTERISTICS						
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	60	—	300	pF	
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)						
Delay Time	(V _{CC} = 500 Adc, I _C = 2.5 A, I _{B1} = 1.0 A, V _{BE(off)} = 5.0 Vdc, t _p = 50 μs, Duty Cycle ≤ 2.0%)	t _d	—	0.040	0.20	μs
Rise Time		t _r	—	0.125	2.0	μs
Storage Time		t _s	—	1.2	4.0	μs
Fall Time		t _f	—	0.65	2.0	μs
Inductive Load, Clamped (Table 1)						
Storage Time	(I _C = 2.5 A(pk), V _{clamp} = 500 Vdc, I _{B1} = 1.0 A, V _{BE(off)} = 5 Vdc, T _C = 100°C)	t _{sv}	—	1.6	5.0	μs
Crossover Time		t _c	—	0.60	2.0	μs
Storage Time	(I _C = 2.5 A(pk), V _{clamp} = 500 Vdc, I _{B1} = 1.0 A, V _{BE(off)} = 5 Vdc, T _C = 25°C)	t _{sv}	—	1.2	—	μs
Crossover Time		t _c	—	0.4	—	μs
Fall Time		t _{fi}	—	0.15	—	μs

(1) Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%.

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – COLLECTOR-EMITTER SATURATION REGION




FIGURE 4 – BASE-EMITTER VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION






FIGURE 6 – CAPACITANCE



1.3

SWITCHING TIMES NOTE

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% $V_{CE(pk)}$
- t_{rv} = Voltage Rise Time, 10–90% $V_{CE(pk)}$
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% $V_{CE(pk)}$ to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

FIGURE 8 – PEAK REVERSE BASE CURRENT



TYPICAL RESISTIVE SWITCHING PERFORMANCE

FIGURE 9 – TURN-ON SWITCHING TIMES




FIGURE 10 – TURN-OFF SWITCHING TIMES




TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE








	V _{CEO(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
<p>INPUT CONDITIONS</p>  <p>PW Varied to Attain I_C = 100 mA</p>	 <p>All Diodes – 1N4934 All NPN – MJE200 All PNP – MJE210</p> <p>Adjust R1 to obtain I_{B1} For switching and R_{BSOA}, R2 = 0 For BV_{CEO(sus)}, R2 = ∞</p> <p>Adjust to obtain V_{BE(off)} = 5.0 V</p>	 <p>TURN ON TIME I_{B1} adjusted to obtain the forced hFE desired</p> <p>TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>	
<p>CIRCUIT VALUES</p> <p>L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω</p>	<p>L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V</p> <p>V_{clamp} = 500 V</p>	<p>V_{CC} = 500 V R_L = 200 Ω Pulse Width = 10 μs</p>	
<p>TEST CIRCUITS</p> <p>INDUCTIVE TEST CIRCUIT</p> 	<p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil}(I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil}(I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 	


FIGURE 11 – THERMAL RESPONSE



1.3

SAFE OPERATING AREA INFORMATION

FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(\text{pk})$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.


FIGURE 13 – RBSOA, REVERSE BIAS SWITCHING SAFE OPERATING AREA



REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.

FIGURE 14 – POWER DERATING





HORIZONTAL DEFLECTION TRANSISTOR


... specifically designed for use in small screen black and white deflection circuits.

- Collector-Emitter Voltage — $V_{CEX} = 1500$ Volts
- Glassivated Base-Collector Junction
- Switching Times with Inductive Loads —
 $t_f = 0.65 \mu s$ (Typ) @ $I_C = 2.0$ A

2.5 AMPERE

NPN SILICON POWER TRANSISTOR

1500 VOLTS
65 WATTS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	750	Vdc
Collector-Emitter Voltage	V_{CEX}	1500	Vdc
Emitter-Base Voltage	V_{EBO}	5.0	Vdc
Collector Current — Continuous	I_C	2.5	Adc
Base Current — Continuous	I_B	2.0	Adc
Emitter Current — Continuous	I_E	4.5	Adc
Total Power Dissipation @ $T_C = 25^\circ C$ Derate above $25^\circ C$	P_D	65 0.65	Watts W/ $^\circ C$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +125	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.54	$^\circ C/W$




STYLE 1
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.50	15.75	0.575	0.620
B	9.85	10.29	0.360	0.405
C	4.06	4.82	0.160	0.190
D	0.84	0.89	0.025	0.035
F	3.81	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.87	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02
TO-220AB

FIGURE 1 — TEST CIRCUIT



I_C	L	C
0.75 A	4.25 mH	.003 μF
1.5	2.18 mH	.006 μF
2.0	1.6 mH	.008 μF

DRIVER TRANSFORMER (T1)




Motorola part number 25068782A 05-1/4" laminate "E" iron core Primary Inductance — 39 mH, Secondary Inductance — 22 mH, Leakage Inductance with primary shorted — 2.0 μH , Primary 260 turns #28 AWG enamel wire, Secondary 17 turns, #22 AWG enamel wire

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (I _C = 50 mAdc, I _B = 0)	V _{CEO(sus)}	750	—	—	Vdc
Collector Cutoff Current (V _{CE} = 1500 Vdc, V _{BE} = 0)	I _{CES}	—	—	1.0	mAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	—	—	0.1	mAdc
ON CHARACTERISTICS (1)					
Collector-Emitter Saturation Voltage (I _C = 2.0 Adc, I _B = 1.8 Adc)	V _{CE(sat)}	—	—	5.0	Vdc
Base-Emitter Saturation Voltage (I _C = 2.0 Adc, I _B = 1.8 Adc)	V _{BE(sat)}	—	—	1.5	Vdc
DYNAMIC CHARACTERISTICS					
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	50	—	pF
Current Gain — Bandwidth Product (1) (I _C = 0.1 Adc, V _{CE} = 5.0 Vdc, f _{test} = 1.0 MHz)	f _T	—	4.0	—	MHz
SWITCHING CHARACTERISTICS					
Fall Time (I _C = 2.0 Adc, I _{B1} = 1.0 Adc, L _B = 12 μH)	t _f	—	0.65	1.0	μs

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle = 2%.





MOTOROLA

**MJE13002
MJE13003**

1.3

Designers Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS**

These devices are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V SWITCHMODE applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

SPECIFICATION FEATURES:

- Reverse Biased SOA with Inductive Loads @ $T_C = 100^\circ\text{C}$
- Inductive Switching Matrix 0.5 to 1.5 Amp, 25 and 100°C ... t_C @ 1 A, 100°C is 290 ns (Typ).
- 700 V Blocking Capability
- SOA and Switching Applications Information.

MAXIMUM RATINGS				
Rating	Symbol	MJE13002	MJE13003	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	300	400	Vdc
Collector-Emitter Voltage	V_{CEV}	600	700	Vdc
Emitter Base Voltage	V_{EBO}	9		Vdc
Collector Current — Continuous	I_C	1.5		Adc
— Peak (1)	I_{CM}	3		
Base Current — Continuous	I_B	0.75		Adc
— Peak (1)	I_{BM}	1.5		
Emitter Current — Continuous	I_E	2.25		Adc
— Peak (1)	I_{EM}	4.5		
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.4		Watts
Derate above 25°C		11.2		mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	40		Watts
Derate above 25°C		320		mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_{J,T_{stg}}$	-65 to +150		$^\circ\text{C}$


THERMAL CHARACTERISTICS			
Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.12	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	89	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.


Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

**1.5 AMPERE
NPN SILICON
POWER TRANSISTORS**
300 and 400 VOLTS
40 WATTS



CASE 77-04
TO-126



STYLE 3
PIN 1. BASE
2. COLLECTOR
3. EMITTER

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.80	11.05	0.425	0.435
B	7.49	7.75	0.295	0.305
C	2.41	2.67	0.095	0.105
D	0.51	0.66	0.020	0.026
F	2.92	3.18	0.115	0.125
G	2.31	2.46	0.091	0.097
H	1.27	2.41	0.050	0.095
J	0.38	0.34	0.015	0.025
K	15.11	16.64	0.595	0.655
M	3 ϕ TYP		3 ϕ TYP	
Q	3.76	4.01	0.148	0.158
R	1.14	1.40	0.045	0.055
S	0.64	0.89	0.025	0.035
U	3.68	3.94	0.145	0.155
V	1.02	—	0.040	—

MJE13002, MJE13003

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS (1)

Collector-Emitter Sustaining Voltage ($I_C = 10\text{ mA}$, $I_B = 0$)	MJE13002 MJE13003	$V_{CE(sus)}$	300 400	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)		I_{CEV}	— —	— —	1 5	mAdc
Emitter Cutoff Current ($V_{EB} = 9\text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	—	1	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 11			
Clamped Inductive SOA with base reverse biased	RBSOA	See Figure 12			

ON CHARACTERISTICS (1)

DC Current Gain ($I_C = 0.5\text{ Adc}$, $V_{CE} = 2\text{ Vdc}$) ($I_C = 1\text{ Adc}$, $V_{CE} = 2\text{ Vdc}$)	h_{FE}	8 5	— —	40 25	—
Collector-Emitter Saturation Voltage ($I_C = 0.5\text{ Adc}$, $I_B = 0.1\text{ Adc}$) ($I_C = 1\text{ Adc}$, $I_B = 0.25\text{ Adc}$) ($I_C = 1.5\text{ Adc}$, $I_B = 0.5\text{ Adc}$) ($I_C = 1\text{ Adc}$, $I_B = 0.25\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — — —	— — — —	0.5 1 3 1	Vdc
Base-Emitter Saturation Voltage ($I_C = 0.5\text{ Adc}$, $I_B = 0.1\text{ Adc}$) ($I_C = 1\text{ Adc}$, $I_B = 0.25\text{ Adc}$) ($I_C = 1\text{ Adc}$, $I_B = 0.25\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— — —	— — —	1 1.2 1.1	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain – Bandwidth Product ($I_C = 100\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1\text{ MHz}$)	f_T	4	10	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 0.1\text{ MHz}$)	C_{ob}	—	21	—	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	$(V_{CC} = 125\text{ Vdc}$, $I_C = 1\text{ A}$, $I_{B1} = I_{B2} = 0.2\text{ A}$, $t_p = 25\text{ }\mu\text{s}$, Duty Cycle $\leq 1\%$)	t_d	—	0.05	0.1	μs
Rise Time		t_r	—	0.5	1	μs
Storage Time		t_s	—	2	4	μs
Fall Time		t_f	—	0.4	0.7	μs
Inductive Load, Clamped (Table 1, Figure 13)						
Storage Time	$(I_C = 1\text{ A}$, $V_{clamp} = 300\text{ Vdc}$, $I_{B1} = 0.2\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	1.7	4	μs
Crossover Time		t_c	—	0.29	0.75	μs
Fall Time		t_{fi}	—	0.15	—	μs

(1) Pulse Test: $PW = 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2\%$.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – BASE-EMITTER VOLTAGE




FIGURE 4 – COLLECTOR-EMITTER SATURATION REGION




FIGURE 5 – COLLECTOR CUTOFF REGION





FIGURE 6 – CAPACITANCE



1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
TEST CIRCUITS	<p>Duty Cycle < 10% $t_r, t_f < 10$ ns</p> <p>NOTE PW and V_{CC} Adjusted for Desired I_C R_B Adjusted for Desired I_{B1}</p>	
CIRCUIT VALUES	<p>Coil Data: Ferroxcube Core #6656 Full Bobbin (~200 Turns) #20</p> <p>GAP for 30 mH/2A $L_{coil} = 50$ mH</p> <p>$V_{CC} = 20$ V $V_{clamp} = 300$ Vdc</p>	<p>$V_{CC} = 125$ V $R_C = 125 \Omega$ D1 = 1N5820 or Equiv. $R_B = 47 \Omega$</p>
TEST WAVEFORMS	<p>OUTPUT WAVEFORMS</p> <p>t_1 Adjusted to Obtain I_C</p> <p>Test Equipment Scope-Tektronics 475 or Equivalent</p> <p>$t_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$</p> <p>$t_2 \approx \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$</p>	<p>$t_r, t_f < 10$ ns Duty Cycle = 1.0% R_B and R_C adjusted for desired I_B and I_C</p>

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS




TABLE 2 – TYPICAL INDUCTIVE SWITCHING PERFORMANCE

I_C AMP	T_C °C	t_{sv} μs	t_{rv} μs	t_{fi} μs	t_{ti} μs	t_c μs
0.5	25	1.3	0.23	0.30	0.35	0.30
	100	1.6	0.26	0.30	0.40	0.36
1	25	1.5	0.10	0.14	0.05	0.16
	100	1.7	0.13	0.26	0.06	0.29
1.5	25	1.8	0.07	0.10	0.05	0.16
	100	3	0.08	0.22	0.08	0.28

NOTE: All Data Recorded in the Inductive Switching Circuit in Table 1

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
 - t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
 - t_{fi} = Current Fall Time, 90–10% I_C
 - t_{ti} = Current Tail, 10–2% I_C
 - t_c = Crossover Time, 10% V_{clamp} to 10% I_C
- An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME








FIGURE 10 – THERMAL RESPONSE



1.3

The Safe Operating Area figures shown in Figures 11 and 12 are specified ratings for these devices under the test conditions shown.



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_J(\text{pk})$ may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives RBSOA characteristics.



MOTOROLA

**MJE13004
MJE13005**

1.3

Designers Data Sheet

**SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS**

These devices are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V SWITCHMODE applications such as Switching Regulator's, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

SPECIFICATION FEATURES:

- $V_{CEO(sus)}$ 400 V and 300 V
- Reverse Bias SOA with Inductive Loads @ $T_C = 100^\circ\text{C}$
- Inductive Switching Matrix 2 to 4 Amp, 25 and 100°C
... t_c @ 3A, 100°C is 180 ns (Typ)
- 700 V Blocking Capability
- SOA and Switching Applications Information.

MAXIMUM RATINGS

Rating	Symbol	MJE13004	MJE13005	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	300	400	Vdc
Collector-Emitter Voltage	V_{CEV}	600	700	Vdc
Emitter Base Voltage	V_{EBO}		9	Vdc
Collector Current - Continuous	I_C		4	Adc
- Peak (1)	I_{CM}		8	Adc
Base Current - Continuous	I_B		2	Adc
- Peak (1)	I_{BM}		4	Adc
Emitter Current - Continuous	I_E		6	Adc
- Peak (1)	I_{EM}		12	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D		2	Watts
Derate above 25°C			16	mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D		75	Watts
Derate above 25°C			600	mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.

Designer's Data for "Worst Case" Conditions
The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data - representing device characteristics boundaries - are given to facilitate "worst case" design.

**4 AMPERE
NPN SILICON
POWER TRANSISTORS**
300 and 400 VOLTS
75 WATTS



STYLE 1:
PIN 1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02
TO-220AB

MJE13004, MJE13005

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (I _C = 10 mA, I _B = 0)	MJE13004 MJE13005 V _{CEO(sus)}	300 400	— —	— —	Vdc
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)	I _{CEV}	— —	— —	1 5	mAdc
Emitter Cutoff Current (V _{EB} = 9 Vdc, I _C = 0)	I _{EBO}	—	—	1	mAdc
SECOND BREAKDOWN					
Second Breakdown Collector Current with base forward biased	I _{S/b}	See Figure 11			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 12			
*ON CHARACTERISTICS					
DC Current Gain (I _C = 1 Adc, V _{CE} = 5 Vdc) (I _C = 2 Adc, V _{CE} = 5 Vdc)	h _{FE}	10 8	— —	60 40	—
Collector-Emitter Saturation Voltage (I _C = 1 Adc, I _B = 0.2 Adc) (I _C = 2 Adc, I _B = 0.5 Adc) (I _C = 4 Adc, I _B = 1 Adc) (I _C = 2 Adc, I _B = 0.5 Adc, T _C = 100°C)	V _{CE(sat)}	— — — —	— — — —	0.5 0.6 1 1	Vdc
Base-Emitter Saturation Voltage (I _C = 1 Adc, I _B = 0.2 Adc) (I _C = 2 Adc, I _B = 0.5 Adc) (I _C = 2 Adc, I _B = 0.5 Adc, T _C = 100°C)	V _{BE(sat)}	— — —	— — —	1.2 1.6 1.5	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain – Bandwidth Product (I _C = 500 mAdc, V _{CE} = 10 Vdc, f = 1 MHz)	f _T	4	—	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	65	—	pF
SWITCHING CHARACTERISTICS					
Resistive Load (Table 2)					
Delay Time	(V _{CC} = 125 Vdc, I _C = 2 A, I _{B1} = I _{B2} = 0.4 A, t _p = 25 μs, Duty Cycle ≤ 1%)	t _d	—	0.025	0.1 μs
Rise Time		t _r	—	0.3	0.7 μs
Storage Time		t _s	—	1.7	4 μs
Fall Time		t _f	—	0.4	0.9 μs
Inductive Load, Clamped (Table 2, Figure 13)					
Voltage Storage Time	(I _C = 2 A, V _{clamp} = 300 Vdc, I _{B1} = 0.4 A, V _{BE(off)} = 5 Vdc, T _C = 100°C)	t _{sv}	—	0.9	4 μs
Crossover Time		t _c	—	0.32	0.9 μs
Fall Time		t _{fi}	—	0.16	— μs

*Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – COLLECTOR SATURATION REGION




FIGURE 3 – BASE-EMITTER VOLTAGE




FIGURE 4 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 5 – COLLECTOR CUTOFF REGION






FIGURE 6 – CAPACITANCE



1.3

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

TABLE 1 – TYPICAL INDUCTIVE SWITCHING PERFORMANCE

I_C AMP	T_C °C	t_{sv} ns	t_{rv} ns	t_{fi} ns	t_{ti} ns	t_c ns
2	25	600	70	100	80	180
	100	900	110	240	130	320
3	25	650	60	140	60	200
	100	950	100	330	100	350
4	25	550	70	160	100	220
	100	850	110	350	160	390

NOTE: All Data recorded in the inductive switching circuit in Table 2.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 8 – TURN-ON TIME




FIGURE 9 – TURN-OFF TIME





TABLE 2 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
TEST CIRCUITS	<p>Duty Cycle $\leq 10\%$ $t_r, t_f \leq 10$ ns</p> <p>NOTE PW and V_{CC} Adjusted for Desired I_C R_B Adjusted for Desired I_{B1}</p>	
CIRCUIT VALUES	<p>Coil Data: Ferroxcube Core #6656 Full Bobbin (~16 Turns) #16</p> <p>GAP for 200 μH/20A $L_{coil} = 200 \mu$H</p> <p>$V_{CC} = 20$ V $V_{clamp} = 300$ Vdc</p>	<p>$V_{CC} = 125$ V $R_C = 62 \Omega$ $D1 = 1N5820$ or Equiv $R_B = 22 \Omega$</p>
TEST WAVEFORMS	<p>OUTPUT WAVEFORMS</p> <p>t_1 Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{Cpk})}{V_{clamp}}$ <p>Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>$t_r, t_f < 10$ ns Duty Cycle = 10% R_B and R_C adjusted for desired I_{B1} and I_C</p>

FIGURE 10 – TYPICAL THERMAL RESPONSE [$Z_{\theta JC}(t)$]



1.3

The Safe Operating Area Figures 11 and 12 are specified ratings for these devices under the test conditions shown.

FIGURE 11 – FORWARD BIAS SAFE OPERATING AREA





FIGURE 12 – REVERSE BIAS SWITCHING SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 11 is based on TC = 25°C; TJ(pk) is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when TC ≥ 25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

TJ(pk) may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete RBSOA characteristics.

FIGURE 13 – FORWARD BIAS POWER DERATING





MOTOROLA

**MJE13006
MJE13007**

1.3

Designers Data Sheet


**SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS**

The MJE13006 and MJE13007 are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V switch-mode applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

SPECIFICATION FEATURES:

- $V_{CE(sus)}$ 400 V and 300 V
- Reverse Bias SOA with Inductive Loads @ $T_C = 100^\circ\text{C}$
- Inductive Switching Matrix 3 to 8 Amp, 25 and 100°C ... t_c @ 5A, 100°C is 136 ns (Typ).
- 700 V Blocking Capability
- SOA and Switching Applications Information.

**8 AMPERE
NPN SILICON
POWER TRANSISTORS
300 and 400 VOLTS
80 WATTS**



**Designer's Data for
"Worst Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.


MAXIMUM RATINGS

Rating	Symbol	MJE13006	MJE13007	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	300	400	Vdc
Collector-Emitter Voltage	V_{CEV}	600	700	Vdc
Emitter Base Voltage	V_{EBO}	9		Vdc
Collector Current — Continuous	I_C	8		Adc
— Peak (1)	I_{CM}	16		
Base Current — Continuous	I_B	4		Adc
— Peak (1)	I_{BM}	8		
Emitter Current — Continuous	I_E	12		Adc
— Peak (1)	I_{EM}	24		
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2	16	Watts mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	80	640	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.



STYLE 1
PIN 1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR

NOTES
1 DIMENSION H APPLIES TO ALL LEADS
2 DIMENSION L APPLIES TO LEADS 1 AND 3

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02
TO-220AB

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage ($I_C = 10\text{ mA}$, $I_B = 0$)	MJE13006 MJE13007 $V_{CE(sus)}$	300 400	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	I_{CEV}	— —	— —	1 5	mAdc
Emitter Cutoff Current ($V_{EB} = 9\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 1			
Clamped Inductive SOA with Base Reverse Biased	—	See Figure 2			

***ON CHARACTERISTICS**

DC Current Gain ($I_C = 2\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$) ($I_C = 5\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$)	h_{FE}	8 5	— —	60 30	—
Collector-Emitter Saturation Voltage ($I_C = 2\text{ Adc}$, $I_B = 0.4\text{ Adc}$) ($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$) ($I_C = 8\text{ Adc}$, $I_B = 2\text{ Adc}$) ($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{CE(sat)}$	— — — —	— — — —	1 2 3 3	Vdc
Base-Emitter Saturation Voltage ($I_C = 2\text{ Adc}$, $I_B = 0.4\text{ Adc}$) ($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$) ($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{BE(sat)}$	— — —	— — —	1.2 1.6 1.5	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain – Bandwidth Product ($I_C = 500\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1\text{ MHz}$)	f_T	4	—	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 0.1\text{ MHz}$)	C_{ob}	—	110	—	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)					
Delay Time	$(V_{CC} = 125\text{ Vdc}$, $I_C = 5\text{ A}$, $I_{B1} = I_{B2} = 1\text{ A}$, $t_p = 25\text{ }\mu\text{s}$, Duty Cycle $\leq 1\%$)	t_d	—	0.05	0.1 μs
Rise Time		t_r	—	0.8	1.5 μs
Storage Time		t_s	—	1	3 μs
Fall Time		t_f	—	0.15	0.7 μs
Inductive Load, Clamped (Table 1, Figure 13)					
Voltage Storage Time	$(I_C = 5\text{ A}$, $V_{clamp} = 300\text{ Vdc}$, $I_{B1} = 1\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^\circ\text{C}$)	t_{sv}	—	0.86	2.3 μs
Crossover Time		t_c	—	0.14	0.7 μs

*Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2%.

FIGURE 1 – FORWARD BIAS SAFE OPERATING AREA






FIGURE 2 – REVERSE BIAS SWITCHING SAFE OPERATING AREA



The Safe Operating Area figures shown in Figures 1 and 2 are specified ratings for these devices under the test conditions shown.

FIGURE 3 – FORWARD BIAS POWER DERATING




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 1 may be found at any case temperature by using the appropriate curve on Figure 3.

$T_J(\text{pk})$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

Use of reverse biased safe operating area data (Figure 2) is discussed in the applications information section.

FIGURE 4 – TYPICAL THERMAL RESPONSE [$Z_{\theta JC}(t)$]



1.3

FIGURE 5 – DC CURRENT GAIN




FIGURE 6 – COLLECTOR SATURATION REGION




FIGURE 7 – BASE-EMITTER SATURATION VOLTAGE




FIGURE 8 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 9 – COLLECTOR CUTOFF REGION




FIGURE 10 – CAPACITANCE




TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
TEST CIRCUITS	<p>NOTE PW and V_{CC} Adjusted for Desired I_C R_B Adjusted for Desired I_{B1}</p>	<p>*Selected for ≥ 1 kV</p>
CIRCUIT VALUES	<p>Coil Data: Ferroxcube Core #6656 Full Bobbin (~16 Turns) #16</p> <p>GAP for 200 μH/20A $L_{coil} = 200 \mu$H</p> <p>$V_{CC} = 20$ V $V_{clamp} = 300$ V</p>	<p>$V_{CC} = 125$ V $R_C = 25 \Omega$ D1 = 1N5820 or Equiv $R_B = 10 \Omega$</p>
TEST WAVEFORMS	<p>OUTPUT WAVEFORMS</p> <p>t_1 Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil} (I_{CM})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{CM})}{V_{clamp}}$ <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p>$t_r, t_f < 10$ ns Duty Cycle = 1.0% R_B and R_C adjusted for desired I_B and I_C</p>

1.3

APPLICATIONS INFORMATION FOR SWITCHMODE SPECIFICATIONS

INTRODUCTION

The primary considerations when selecting a power transistor for SWITCHMODE applications are voltage and current ratings, switching speed, and energy handling capability. In this section, these specifications will be discussed and related to the circuit examples illustrated in Table 2.(1)

VOLTAGE REQUIREMENTS

Both blocking voltage and sustaining voltage are important in SWITCHMODE applications.

Circuits B and C in Table 2 illustrate applications that require high blocking voltage capability. In both circuits the switching transistor is subjected to voltages substantially higher than V_{CC} after the device is completely off (see load line diagrams at $I_C = I_{leakage} \approx 0$ in Table 2). The blocking capability at this point depends on the base to emitter conditions and the device junction temperature. Since the highest device capability occurs when the base to emitter junction is reverse biased (V_{CEV}), this is the recommended and specified use

condition. Maximum I_{CEV} at rated V_{CEV} is specified at a relatively low reverse bias (1.5 Volts) both at 25°C and 100°C. Increasing the reverse bias will give some improvement in device blocking capability.

The sustaining or active region voltage requirements in switching applications occur during turn-on and turn-off. If the load contains a significant capacitive component, high current and voltage can exist simultaneously during turn-on and the pulsed forward bias SOA curves (Figure 1) are the proper design limits.

For inductive loads, high voltage and current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as a Reverse Bias Safe Operating Area (Figure 2) which represents voltage-current conditions that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.

In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves.

(1) For detailed information on specific switching applications, see Motorola Application Notes AN-719, AN-737A, AN-767, and AN-752.

1.3

VOLTAGE REQUIREMENTS (continued)

In circuits A and D, inductive reactance is clamped by the diodes shown. In circuits B and C the voltage is clamped by the output rectifiers, however, the voltage induced in the primary leakage inductance is not clamped by these diodes and could be large enough to destroy the device. A snubber network or an additional clamp may be required to keep the turn-off load line within the Reverse Bias SOA curve.

Load lines that fall within the pulsed forward biased SOA curve during turn-on and within the reverse bias SOA curve during turn-off are considered safe, with the following assumptions:

- (1) The device thermal limitations are not exceeded.
- (2) The turn-on time does not exceed 10 μ s (see standard pulsed forward SOA curves in Figure 1).
- (3) The base drive conditions are within the specified limits shown on the Reverse Bias SOA curve (Figure 2).

CURRENT REQUIREMENTS

An efficient switching transistor must operate at the required current level with good fall time, high energy

handling capability and low saturation voltage. On this data sheet, these parameters have been specified at 5 amperes which represents typical design conditions for these devices. The current drive requirements are usually dictated by the $V_{CE(sat)}$ specification because the maximum saturation voltage is specified at a forced gain condition which must be duplicated or exceeded in the application to control the saturation voltage.

SWITCHING REQUIREMENTS

In many switching applications, a major portion of the transistor power dissipation occurs during the fall time (t_{fi}). For this reason considerable effort is usually devoted to reducing the fall time. The recommended way to accomplish this is to reverse bias the base-emitter junction during turn-off. The reverse biased switching characteristics for inductive loads are discussed in Figure 11 and Table 3 and resistive loads in Figures 13 and 14. Usually the inductive load component will be the dominant factor in SWITCHMODE applications and the inductive switching data will more closely represent the device performance in actual application. The inductive switching characteristics are derived from the same circuit used to specify the reverse biased SOA curves, (See Table 1) providing correlation between test procedures and actual use conditions.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 11 – TURN-ON TIME




FIGURE 12 – TURN-OFF TIME




FIGURE 13 – INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 14 – TYPICAL INDUCTIVE SWITCHING WAVEFORMS (at 300 V and 8A with $I_{B1} = 1.6A$ and $V_{BE(off)} = 5V$)
















TABLE 2 — APPLICATIONS EXAMPLES OF SWITCHING CIRCUITS

CIRCUIT	LOAD LINE DIAGRAMS	TIME DIAGRAMS
<p>SERIES SWITCHING REGULATOR</p> 	 <p>Notes:</p> <ul style="list-style-type: none"> ① MJE13007 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13006 Ratings are 100 V Lower. ② See AN-569 for Pulse Power Derating Procedure. 	
<p>RINGING CHoke INVERTER</p> 	 <p>Notes:</p> <ul style="list-style-type: none"> ① MJE13007 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13006 Ratings are 100 V Lower. ② See AN-569 For Pulse Power Derating Procedure 	
<p>PUSH-PULL INVERTER/CONVERTER</p> 	 <p>Notes:</p> <ul style="list-style-type: none"> ① MJE13007 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13006 Ratings are 100 V Lower. ② See AN-569 For Pulse Power Derating Procedure. 	
<p>SOLENOID DRIVER</p> 	 <p>Notes:</p> <ul style="list-style-type: none"> ① MJE13007 Voltage Ratings ($V_{CEO(sus)}$ and V_{CEV}) are Shown, MJE13006 Ratings are 100 V Lower. ② See AN-569 for Pulse Power Derating Procedure. 	

1.3

TABLE 3 – TYPICAL INDUCTIVE SWITCHING PERFORMANCE

I _C AMP	T _C °C	t _{sv} ns	t _{rv} ns	t _{fi} ns	t _{ti} ns	t _c ns
3	25	730	115	100	110	200
	100	1000	150	100	150	250
5	25	600	60	23	4	85
	100	860	84	50	10	136
8	25	650	25	26	4	42
	100	880	52	80	20	160

NOTE: All Data recorded in the inductive switching circuit in Table 1.

SWITCHING TIME NOTES

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}
- t_{rv} = Voltage Rise Time, 10–90% V_{CEM}
- t_{fi} = Current Fall Time, 90–10% I_{CM}
- t_{ti} = Current Tail, 10–2% I_{CM}
- t_c = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the turn-off waveforms is shown in Figure 13 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222A:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

Typical inductive switching waveforms are shown in Figure 14. In general, t_{rv} + t_{fi} ≈ t_c. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.



MOTOROLA

**MJE13008
MJE13009**

1.3

Designers Data Sheet


**SWITCHMODE SERIES
NPN SILICON POWER TRANSISTORS**

The MJE13008 and MJE13009 are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V switch-mode applications such as Switching Regulators, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

SPECIFICATION FEATURES:

- $V_{CE0(sus)}$ 400 V and 300 V
- Reverse Bias SOA with Inductive Loads @ $T_C = 100^\circ\text{C}$
- Inductive Switching Matrix 3 to 12 Amp, 25 and 100°C ... t_c @ 8 A, 100°C is 120 ns (Typ).
- 700 V Blocking Capability
- SOA and Switching Applications Information.

**12 AMPERE
NPN SILICON
POWER TRANSISTORS
300 and 400 VOLTS
100 WATTS**




**Designer's Data for
"Worst Case" Conditions**

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

MAXIMUM RATINGS				
Rating	Symbol	MJE13008	MJE13009	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	300	400	Vdc
Collector-Emitter Voltage	V_{CEV}	600	700	Vdc
Emitter Base Voltage	V_{EBO}	9		Vdc
Collector Current — Continuous	I_C	12		Adc
— Peak (1)	I_{CM}	24		
Base Current — Continuous	I_B	6		Adc
— Peak (1)	I_{BM}	12		
Emitter Current — Continuous	I_E	18		Adc
— Peak (1)	I_{EM}	36		
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2	16	Watts mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100	800	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS				
Characteristic	Symbol	Max	Unit	
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.25	$^\circ\text{C/W}$	
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$	
Maximum Lead Temperature for Soldering Purposes. 1/8" from Case for 5 Seconds	T_L	275	$^\circ\text{C}$	

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.08	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02
TO-220AB

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
*OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage ($I_C = 10\text{ mA}$, $I_B = 0$)	MJE13008 MJE13009 $V_{CE(sus)}$	300 400	— —	— —	Vdc
Collector Cutoff Current ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$) ($V_{CEV} = \text{Rated Value}$, $V_{BE(off)} = 1.5\text{ Vdc}$, $T_C = 100^{\circ}\text{C}$)	I_{CEV}	— —	— —	1 5	mAdc
Emitter Cutoff Current ($V_{EB} = 9\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	1	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	$I_{S/b}$	See Figure 1			
Clamped Inductive SOA with Base Reverse Biased	—	See Figure 2			

***ON CHARACTERISTICS**

DC Current Gain ($I_C = 5\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$) ($I_C = 8\text{ Adc}$, $V_{CE} = 5\text{ Vdc}$)	h_{FE}	8 6	— —	40 30	
Collector-Emitter Saturation Voltage ($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$) ($I_C = 8\text{ Adc}$, $I_B = 1.6\text{ Adc}$) ($I_C = 12\text{ Adc}$, $I_B = 3\text{ Adc}$) ($I_C = 8\text{ Adc}$, $I_B = 1.6\text{ Adc}$, $T_C = 100^{\circ}\text{C}$)	$V_{CE(sat)}$	— — — —	— — — —	1 1.5 3 2	Vdc
Base-Emitter Saturation Voltage ($I_C = 5\text{ Adc}$, $I_B = 1\text{ Adc}$) ($I_C = 8\text{ Adc}$, $I_B = 1.6\text{ Adc}$) ($I_C = 8\text{ Adc}$, $I_B = 1.6\text{ Adc}$, $T_C = 100^{\circ}\text{C}$)	$V_{BE(sat)}$	— — —	— — —	1.2 1.6 1.5	Vdc


DYNAMIC CHARACTERISTICS

Current-Gain – Bandwidth Product ($I_C = 500\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1\text{ MHz}$)	f_T	4	—	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 0.1\text{ MHz}$)	C_{ob}	—	180	—	pF

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	$V_{CC} = 125\text{ Vdc}$, $I_C = 8\text{ A}$, $I_{B1} = I_{B2} = 1.6\text{ A}$, $t_p = 25\text{ }\mu\text{s}$, Duty Cycle $\leq 1\%$	t_d	—	0.06	0.1	μs
Rise Time		t_r	—	0.45	1	μs
Storage Time		t_s	—	1.3	3	μs
Fall Time		t_f	—	0.2	0.7	μs
Inductive Load, Clamped (Table 1, Figure 13)						
Voltage Storage Time	$I_C = 8\text{ A}$, $V_{clamp} = 300\text{ Vdc}$, $I_{B1} = 1.6\text{ A}$, $V_{BE(off)} = 5\text{ Vdc}$, $T_C = 100^{\circ}\text{C}$	t_{sv}	—	0.92	2.3	μs
Crossover Time		t_c	—	0.12	0.7	μs

*Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2%.



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 1 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 1 may be found at any case temperature by using the appropriate curve on Figure 3.

$T_J(\text{pk})$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

Use of reverse biased safe operating area data (Figure 2) is discussed in the applications information section.





FIGURE 4 – TYPICAL THERMAL RESPONSE [$Z_{\theta JC}(t)$]



1.3

FIGURE 5 – DC CURRENT GAIN




FIGURE 6 – COLLECTOR SATURATION REGION




FIGURE 7 – BASE-EMITTER SATURATION VOLTAGE




FIGURE 8 – COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 9 – COLLECTOR CUTOFF REGION




FIGURE 10 – CAPACITANCE




TABLE 1 — TEST CONDITIONS FOR DYNAMIC PERFORMANCE

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING		RESISTIVE SWITCHING
TEST CIRCUITS	<p>Duty Cycle $\leq 10\%$ $t_r, t_f \leq 10$ ns</p> <p>NOTE PW and V_{CC} Adjusted for Desired I_C R_B Adjusted for Desired I_{B1}</p>	
CIRCUIT VALUES	Coil Data: Ferroxcube Core #6656 Full Bobbin (~16 Turns) #16 GAP for 200 μ H/20A $L_{coil} = 200 \mu$ H $V_{CC} = 20$ V $V_{clamp} = 300$ Vdc	$V_{CC} = 125$ V $R_C = 15 \Omega$ $D1 = 1N5820$ or Equiv $R_B = 5.6 \Omega$
TEST WAVEFORMS	<p>OUTPUT WAVEFORMS</p> <p>t_1 Adjusted to Obtain I_C</p> $t_1 \approx \frac{L_{coil} (I_{CM})}{V_{CC}}$ $t_2 \approx \frac{L_{coil} (I_{CM})}{V_{clamp}}$ <p>Test Equipment Scope — Tektronix 475 or Equivalent</p>	<p>$t_r, t_f < 10$ ns Duty Cycle = 10% R_B and R_C adjusted for desired I_B and I_C</p>

APPLICATIONS INFORMATION FOR SWITCHMODE SPECIFICATIONS

INTRODUCTION

The primary considerations when selecting a power transistor for SWITCHMODE applications are voltage and current ratings, switching speed, and energy handling capability. In this section, these specifications will be discussed and related to the circuit examples illustrated in Table 2.(1)

VOLTAGE REQUIREMENTS

Both blocking voltage and sustaining voltage are important in SWITCHMODE applications.

Circuits B and C in Table 2 illustrate applications that require high blocking voltage capability. In both circuits the switching transistor is subjected to voltages substantially higher than V_{CC} after the device is completely off (see load line diagrams at $I_C = I_{leakage} \approx 0$ in Table 2). The blocking capability at this point depends on the base to emitter conditions and the device junction temperature. Since the highest device capability occurs when the base to emitter junction is reverse biased (V_{CEV}), this is the recommended and specified use

condition. Maximum I_{CEV} at rated V_{CEV} is specified at a relatively low reverse bias (1.5 Volts) both at 25°C and 100°C. Increasing the reverse bias will give some improvement in device blocking capability.

The sustaining or active region voltage requirements in switching applications occur during turn-on and turn-off. If the load contains a significant capacitive component, high current and voltage can exist simultaneously during turn-on and the pulsed forward bias SOA curves (Figure 1) are the proper design limits.

For inductive loads, high voltage and current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as a Reverse Bias Safe Operating Area (Figure 2) which represents voltage-current conditions that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode.

In the four application examples (Table 2) load lines are shown in relation to the pulsed forward and reverse biased SOA curves.

(1) For detailed information on specific switching applications, see Motorola Application Notes AN-719, AN-737A, AN-752, AN-767.

1.3

VOLTAGE REQUIREMENTS (continued)

In circuits A and D, inductive reactance is clamped by the diodes shown. In circuits B and C the voltage is clamped by the output rectifiers, however, the voltage induced in the primary leakage inductance is not clamped by these diodes and could be large enough to destroy the device. A snubber network or an additional clamp may be required to keep the turn-off load line within the Reverse Bias SOA curve.

Load lines that fall within the pulsed forward biased SOA curve during turn-on and within the reverse bias SOA curve during turn-off are considered safe, with the following assumptions:

- (1) The device thermal limitations are not exceeded.
- (2) The turn-on time does not exceed 10 μ s (see standard pulsed forward SOA curves in Figure 1).
- (3) The base drive conditions are within the specified limits shown on the Reverse Bias SOA curve (Figure 2).

CURRENT REQUIREMENTS

An efficient switching transistor must operate at the required current level with good fall time, high energy

handling capability and low saturation voltage. On this data sheet, these parameters have been specified at 8 amperes which represents typical design conditions for these devices. The current drive requirements are usually dictated by the $V_{CE(sat)}$ specification because the maximum saturation voltage is specified at a forced gain condition which must be duplicated or exceeded in the application to control the saturation voltage.

SWITCHING REQUIREMENTS

In many switching applications, a major portion of the transistor power dissipation occurs during the fall time (t_f). For this reason considerable effort is usually devoted to reducing the fall time. The recommended way to accomplish this is to reverse bias the base-emitter junction during turn-off. The reverse biased switching characteristics for inductive loads are discussed in Figure 11 and Table 3 and resistive loads in Figures 13 and 14. Usually the inductive load component will be the dominant factor in SWITCHMODE applications and the inductive switching data will more closely represent the device performance in actual application. The inductive switching characteristics are derived from the same circuit used to specify the reverse biased SOA curves, (See Table 1) providing correlation between test procedures and actual use conditions.

RESISTIVE SWITCHING PERFORMANCE

FIGURE 11 – TURN-ON TIME




FIGURE 12 – TURN-OFF TIME




FIGURE 13 – INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 14 – TYPICAL INDUCTIVE SWITCHING WAVEFORMS (at 300 V and 12 A with $I_{B1} = 2.4$ A and $V_{BE(off)} = 5$ V)
















TABLE 2 – APPLICATIONS EXAMPLES OF SWITCHING CIRCUITS

CIRCUIT	LOAD LINE DIAGRAMS	TIME DIAGRAMS
<p>SERIES SWITCHING REGULATOR</p> 	 <p>Notes: ① MJE13009 Voltage Ratings ($V_{CE0(sus)}$ and V_{CEV}) are shown, MJE13008 Ratings are 100 V Lower. ② See AN-569 for Pulse Power Derating Procedure.</p>	
<p>RINGING CHOKE INVERTER</p> 	 <p>Notes: ① MJE13009 Voltage Ratings ($V_{CE0(sus)}$ and V_{CEV}) are shown, MJE13008 Ratings are 100 V Lower. ② See AN-569 For Pulse Power Derating Procedure</p>	
<p>PUSH-PULL INVERTER/CONVERTER</p> 	 <p>Notes: ① MJE13009 Voltage Ratings ($V_{CE0(sus)}$ and V_{CEV}) are shown, MJE13008 Ratings are 100 V Lower. ② See AN-569 for Pulse Power Derating Procedure.</p>	
<p>SOLENOID DRIVER</p> 	 <p>Notes: ① MJE13009 Voltage Ratings ($V_{CE0(sus)}$ and V_{CEV}) are shown, MJE13008 Ratings are 100 V Lower. ② See AN-569 for Pulse Power Derating Procedure.</p>	

1.3

TABLE 3 – TYPICAL INDUCTIVE SWITCHING PERFORMANCE

I _C AMP	T _C °C	t _{sv} ns	t _{rv} ns	t _{fi} ns	t _{ti} ns	t _c ns
3	25	770	100	150	200	240
	100	1000	230	160	200	320
5	25	630	72	26	10	100
	100	820	100	55	30	180
8	25	720	55	27	2	77
	100	920	70	50	8	120
12	25	640	20	17	2	41
	100	800	32	24	4	54

NOTE: All Data recorded in the inductive Switching Circuit in Table 1.

SWITCHING TIME NOTES

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{CEM}
- t_{rv} = Voltage Rise Time, 10–90% V_{CEM}
- t_{fi} = Current Fall Time, 90–10% I_{CM}
- t_{ti} = Current Tail, 10–2% I_{CM}
- t_c = Crossover Time, 10% V_{CEM} to 10% I_{CM}

An enlarged portion of the turn-off waveforms is shown in Figure 13 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

Typical inductive switching waveforms are shown in Figure 14. In general, t_{rv} + t_{fi} ≈ t_c. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.



MOTOROLA

**MJE13070
MJE13071**


1.3

Designer's Data Sheet

**SWITCHMODE II SERIES
NPN SILICON POWER TRANSISTORS**

The MJE13070 and MJE13071 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits



Fast Turn-Off Times

- 100 ns Inductive Fall Time @ 25°C (Typ)
- 150 ns Inductive Crossover Time @ 25°C (Typ)
- 400 ns Inductive Storage Time @ 25°C (Typ)

Operating Temperature Range -65 to +150°C

- 100°C Performance Specified for:
 - Reverse-Biased SOA with Inductive Loads
 - Switching Times with Inductive Loads
 - Saturation Voltages
 - Leakage Currents

MAXIMUM RATINGS


Rating	Symbol	MJE13070	MJE13071	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	400	450	Vdc
Collector-Emitter Voltage	V_{CEV}	650	750	Vdc
Emitter Base Voltage	V_{EB}	6.0		Vdc
Collector Current — Continuous	I_C	5.0		Adc
— Peak (1)	I_{CM}	8.0		
Base Current — Continuous	I_B	2.0		Adc
— Peak (1)	I_{BM}	4.0		
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	80		Watts
@ $T_C = 100^\circ\text{C}$		32		
Derate above 25°C		0.64		W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C


(1) Pulse Test. Pulse Width = 5 ms, Duty Cycle \leq 10%.

**5 AMPERE
NPN SILICON
POWER TRANSISTORS
400 AND 450 VOLTS
80 WATTS**



**Designer's Data for
"Worst Case" Conditions**

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



- STYLE 1
PIN 1 BASE
2 COLLECTOR
3 EMITTER
4 COLLECTOR
- NOTES
1 DIMENSION H APPLIES TO ALL LEADS
2 DIMENSION L APPLIES TO LEADS 1 AND 3

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02
TO-220AB**

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 1) (I _C = 100 mA, I _B = 0)	MJE13070 MJE13071 V _{CEO(sus)}	400 450	— —	— —	Vdc
Collector Cutoff Current (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)	I _{CEV}	—	—	0.5 2.5	mAdc
Collector Cutoff Current (V _{CE} = Rated V _{CEV} , R _{BE} = 50 Ω, T _C = 100°C)	I _{CER}	—	—	3.0	mAdc
Emitter Cutoff Current (V _{EB} = 6.0 Vdc, I _C = 0)	I _{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	I _{S/b}	See Figure 12			
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13			

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 3.0 Adc, V _{CE} = 5.0 Vdc)	h _{FE}	8.0	—	—	—
Collector-Emitter Saturation Voltage (I _C = 3.0 Adc, I _B = 0.6 Adc) (I _C = 5.0 Adc, I _B = 1.0 Adc) (I _C = 3.0 Adc, I _B = 0.6 Adc, T _C = 100°C)	V _{CE(sat)}	—	—	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage (I _C = 3.0 Adc, I _B = 0.6 Adc) (I _C = 3.0 Adc, I _B = 0.6 Adc, T _C = 100°C)	V _{BE(sat)}	—	—	1.5 1.5	Vdc

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	—	—	250	pF
---	-----------------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)						
Delay Time	(V _{CC} = 250 Vdc, I _C = 3.0 Adc, I _{B1} = 0.4 Adc, t _p = 30 μs, Duty Cycle ≤ 2%, V _{BE(off)} = 5.0 Vdc)	t _d	—	0.03	0.05	μs
Rise Time		t _r	—	0.10	0.40	
Storage Time		t _s	—	0.40	1.50	
Fall Time		t _f	—	0.175	0.50	

Inductive Load, Clamped (Table 1)

Storage Time	(I _{C(pk)} = 3.0 A, I _{B1} = 0.4 Adc, V _{BE(off)} = 5.0 Vdc, V _{CE(pk)} = 250 V)	(T _J = 100°C)	t _{sv}	—	0.70	2.0	μs
Crossover Time			t _c	—	0.28	0.50	
Fall Time			t _{fi}	—	0.15	0.30	
Storage Time	(I _{C(pk)} = 3.0 A, I _{B1} = 0.4 Adc, V _{BE(off)} = 5.0 Vdc, V _{CE(pk)} = 250 V)	(T _J = 25°C)	t _{sv}	—	0.40	—	μs
Crossover Time			t _c	—	0.15	—	
Fall Time			t _{fi}	—	0.10	—	

(1) Pulse Test: PW - 300 μs, Duty Cycle ≤ 2%

$$\beta_f = \frac{I_C}{I_B}$$

TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4 — BASE-EMITTER VOLTAGE




FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



1.3

TABLE 1 – TEST CONDITIONS FOR DYNAMIC PERFORMANCE







	V _{CE0(sus)}	RBSOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT CONDITIONS	 <p>PW Varied to Attain I_C = 100 mA</p>	 <p>Adjust R_{B1} to obtain I_{B1} For switching and R_{BSOA}, R₂ = 0 For BV_{CE0(sus)}, R₂ = ∞</p>	 <p>TURN ON TIME I_{B1} adjusted to obtain the forced hFE desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit</p>
CIRCUIT VALUES	L _{coil} = 80 mH V _{CC} = 10 V R _{coil} = 0.7 Ω	L _{coil} = 180 μH R _{coil} = 0.05 Ω V _{CC} = 20 V V _{clamp} = 250 V R _{B1} adjusted to attain desired I _{B1}	V _{CC} = 250 V R _L = 83 Ω Pulse Width = 10 μs
TEST CIRCUITS	<p>INDUCTIVE TEST CIRCUIT</p>  <p>See Above for Detailed Conditions</p>	<p>OUTPUT WAVEFORMS</p>  <p>t₁ Adjusted to Obtain I_C t₁ ≈ (L_{coil} I_{C(pk)}) / V_{CC} t₂ ≈ (L_{coil} I_{C(pk)}) / V_{clamp} Test Equipment Scope – Tektronix 475 or Equivalent</p>	<p>RESISTIVE TEST CIRCUIT</p> 

FIGURE 7 – INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 – PEAK REVERSE CURRENT



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

- t_{sv} = Voltage Storage Time, 90% I_{g1} to 10% V_{clamp}
- t_{rv} = Voltage Rise Time, 10–90% V_{clamp}
- t_{fi} = Current Fall Time, 90–10% I_C
- t_{ti} = Current Tail, 10–2% I_C
- t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_c and t_{sv}) which are guaranteed at 100°C.

INDUCTIVE SWITCHING

FIGURE 9 — STORAGE TIME




FIGURE 10 — CROSSOVER AND FALL TIMES





FIGURE 11 — THERMAL RESPONSE



1.3

The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 — MAXIMUM FORWARD BIAS SAFE OPERATING AREA





FIGURE 13 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on $T_C = 25^\circ\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

$T_J(pk)$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.

FIGURE 14 — POWER DERATING





MOTOROLA

NPN **MJE15028** PNP **MJE15029**
MJE15030 **MJE15031**

1.3

**COMPLEMENTARY SILICON PLASTIC
POWER TRANSISTORS**


... designed for use as high-frequency drivers in audio amplifiers.

- DC Current Gain Specified to 4.0 Amperes
 $h_{FE} = 40(\text{Min}) @ I_C = 3.0 \text{ Adc}$
 $= 20(\text{Min}) @ I_C = 4.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage –
 $V_{CEO}(\text{sus}) = 120 \text{ Vdc} (\text{Min}) - \text{MJE15028, MJE15029}$
 $= 150 \text{ Vdc} (\text{Min}) - \text{MJE15030, MJE15031}$
- High Current Gain – Bandwidth Product
 $f_T = 30 \text{ MHz} (\text{Min}) @ I_C = 500 \text{ mAdc}$
- TO-220AB Compact Package
- TO-66 Leadform Also Available

8 AMPERE

**POWER TRANSISTORS
COMPLEMENTARY SILICON**

**120-150 VOLTS
50 WATTS**




MAXIMUM RATINGS

Rating	Symbol	MJE15028 MJE15029	MJE15030 MJE15031	Unit
Collector-Emitter Voltage	V_{CEO}	120	150	Vdc
Collector-Base Voltage	V_{CB}	120	150	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous	I_C	8.0		Adc
– Peak		16		
Base Current	I_B	2.0		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	50		Watts
		0.40		W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0		Watts
		0.016		W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$




- STYLE 1.
 PIN 1. BASE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02
TO-220AB

FIGURE 1 – POWER DERATING



NPN MJE15028, MJE15030
PNP MJE15029, MJE15031

1.3


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) ($I_C = 10 \text{ mAdc}$, $I_B = 0$)	MJE15028, MJE15029 MJE15030, MJE15031	$V_{CE(sus)}$	120 150	— —	Vdc
Collector Cutoff Current ($V_{CE} = 120 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 150 \text{ Vdc}$, $I_B = 0$)	MJE15028, MJE15029 MJE15030, MJE15031	I_{CEO}	— —	0.1 0.1	mAdc
Collector Cutoff Current ($V_{CB} = 120 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 150 \text{ Vdc}$, $I_E = 0$)	MJE15028, MJE15029 MJE15030, MJE15031	I_{CBO}	— —	10 10	μAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	10	μAdc
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 0.1 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 2.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$) ($I_C = 4.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)		h_{FE}	40 40 40 20	— — — —	—
DC Current Gain Linearity (V_{CE} From 2.0V to 20V, I_C From 0.1A to 3A) (NPN TO PNP)		h_{FE}	Typ 2 3		
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 0.1 \text{ Adc}$)		$V_{CE(sat)}$	—	0.5	Vdc
Base-Emitter On Voltage ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 2.0 \text{ Vdc}$)		$V_{BE(on)}$	—	1.0	Vdc
DYNAMIC CHARACTERISTICS					
Current Gain – Bandwidth Product (2) ($I_C = 500 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 10 \text{ MHz}$)		f_T	30	—	MHz

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.


(2) $f_T = |h_{fe}| \cdot f_{rest}$

FIGURE 2 – THERMAL RESPONSE



NPN MJE15028, MJE15030
PNP MJE15029, MJE15031

FIGURE 3 – FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 3 and 4 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 2. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 4 – REVERSE-BIAS SWITCHING SAFE OPERATING AREA




FIGURE 5 – CAPACITANCES




FIGURE 6 – SMALL-SIGNAL CURRENT GAIN





FIGURE 7 – CURRENT GAIN-BANDWIDTH PRODUCT



NPN MJE15028, MJE15030
PNP MJE15029, MJE15031

1.3

FIGURE 8 – DC CURRENT GAIN





FIGURE 9 – “ON” VOLTAGE





FIGURE 10 – TURN-ON TIMES





FIGURE 11 – TURN-OFF TIMES





MOTOROLA

**MJE16002
MJE16004
MJH16002
MJH16004**

1.3

Designer's Data Sheet

**SWITCHMODE III SERIES
NPN SILICON POWER TRANSISTORS**

These transistors are designed for high-voltage, high-speed switching of inductive circuits where fall time and RBSOA are critical. They are particularly well-suited for line-operated switch-mode applications.

The MJE16004 and MJH16004 are high-gain versions of the MJE16002 and MJH16002 for applications where drive current is limited.

Typical Applications:

- Switching Regulators
- High Resolution Deflection Circuits
- Inverters
- Motor Drives
- Fast Switching Speeds
 - 50 ns Inductive Fall Time @ 75°C (Typ)
 - 70 ns Crossover Time @ 75°C (Typ)
- 100°C Performance Specified for:
 - Reverse-Biased SOA
 - Inductive Switching Times
 - Saturation Voltages
 - Leakage Currents

MAXIMUM RATINGS

Rating	Symbol	MJE16002 MJE16004	MJH16002 MJH16004	Unit
Collector-Emitter Voltage	$V_{CE0(sus)}$	450		Vdc
Collector-Emitter Voltage	V_{CEV}	850		Vdc
Emitter-Base Voltage	V_{EB}	6.0		Vdc
Collector Current — Continuous	I_C	5.0		Adc
— Peak (1)	I_{CM}	10		
Base Current — Continuous	I_B	4.0		Adc
— Peak (1)	I_{BM}	8.0		
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	80	100	Watts
@ $T_C = 100^\circ C$		32	40	
Derate above $T_C = 25^\circ C$		0.64	0.8	W/°C
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	1.25 °C/W
Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	T_L	275	°C


(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

Designer's Data for "Worst Case" Conditions


The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

**5.0 AMPERE
NPN SILICON
POWER TRANSISTORS
450 VOLTS
80 and 100 WATTS**

**MJE16002
MJE16004**




STYLE 1
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.630
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.61	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

**CASE 221A-02
TO-220AB**

**MJH16002
MJH16004**



STYLE 1:
1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.628
C	4.19	5.08	0.165	0.200
D	1.02	1.85	0.040	0.065
E	1.35	1.85	0.053	0.065
G	5.21	5.72	0.206	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

**CASE 340-01
TO-218AC**

MJE16002, MJE16004, MJH16002, MJH16004

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 2) (I _C = 100 mA, I _B = 0)	V _{CEO(sus)}	450	—	—	Vdc
Collector Cutoff Current (V _{CEV} = 850 Vdc, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = 850 Vdc, V _{BE(off)} = 1.5 Vdc, T _C = 100°C)	I _{CEV}	—	—	0.25 1.5	mAdc
Collector Cutoff Current (V _{CE} = 850 Vdc, R _{BE} = 50 Ω, T _C = 100°C)	I _{CER}	—	—	2.5	mAdc
Emitter Cutoff Current (V _{EB} = 6.0 Vdc, I _C = 0)	I _{EBO}	—	—	1.0	mAdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	I _{S/b}		See Figure 17 or 18		
Clamped Inductive SOA with Base Reverse Biased	RBSOA		See Figure 19		

ON CHARACTERISTICS (1)

Collector-Emitter Saturation Voltage (I _C = 1.5 Adc, I _B = 0.2 Adc) MJE16002/MJH16002 (I _C = 1.5 Adc, I _B = 0.15 Adc) MJE16004/MJH16004 (I _C = 3.0 Adc, I _B = 0.4 Adc) MJE16002/MJH16002 (I _C = 3.0 Adc, I _B = 0.3 Adc) MJE16004/MJH16004 (I _C = 3.0 Adc, I _B = 0.4 Adc, T _C = 100°C) MJE16002/MJH16002 (I _C = 3.0 Adc, I _B = 0.3 Adc, T _C = 100°C) MJE16004/MJH16004	V _{CE(sat)}	—	—	1.0 1.0 2.5 2.5 2.5 2.5	Vdc
Base-Emitter Saturation Voltage (I _C = 3.0 Adc, I _B = 0.4 Adc) MJE16002/MJH16002 (I _C = 3.0 Adc, I _B = 0.3 Adc) MJE16004/MJH16004 (I _C = 3.0 Adc, I _B = 0.4 Adc, T _C = 100°C) MJE16002/MJH16002 (I _C = 3.0 Adc, I _B = 0.3 Adc, T _C = 100°C) MJE16004/MJH16004	V _{BE(sat)}	—	—	1.5 1.5 1.5 1.5	Vdc
DC Current Gain (I _C = 5.0 Adc, V _{CE} = 5.0 Vdc) MJE16002/MJH16002 MJE16004/MJH16004	h _{FE}	5.0 7.0	—	—	—

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 1.0 kHz)	C _{ob}	—	—	200	pF
---	-----------------	---	---	-----	----

SWITCHING CHARACTERISTICS

Resistive Load (Table 1) MJE16002/MJH16002				t _d	—	30	100	ns
Delay Time	(I _C = 3.0 Adc, V _{CC} = 250 Vdc, I _{B1} = 0.4 Adc, PW = 30 μs, Duty Cycle ≤ 2.0%)	(I _{B2} = 0.8 Adc, R _{B2} = 8.0 Ω)	t _r	—	100	300		
Rise Time			t _s	—	1000	3000		
Storage Time			t _f	—	60	300		
Fall Time		(V _{BE(off)} = 5.0 Vdc)	t _s	—	400	—		
Storage Time			t _f	—	130	—		
Fall Time								
Resistive Load (Table 1) MJE16004/MJH16004				t _d	—	30	100	ns
Delay Time	(I _C = 3.0 Adc, V _{CC} = 250 Vdc, I _{B1} = 0.3 Adc, PW = 30 μs, Duty Cycle ≤ 2.0%)	(I _{B2} = 0.6 Adc, R _{B2} = 8.0 Ω)	t _r	—	130	300		
Rise Time			t _s	—	800	2700		
Storage Time			t _f	—	80	350		
Fall Time		(V _{BE(off)} = 5.0 Vdc)	t _s	—	250	—		
Storage Time			t _f	—	60	—		
Fall Time								

(1) Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%.

$$*\beta_f = \frac{I_C}{I_{B1}}$$

SWITCHING CHARACTERISTICS (continued)

Characteristics			Symbol	Min	Typ	Max	Unit
Inductive Load (Table 2) MJE16002/MJH16002							
Storage Time	$I_C = 3.0$ Adc, $I_{B1} = 0.4$ Adc,	$(T_J = 100^\circ\text{C})$	t_{sv}	—	500	1600	ns
Fall Time			t_{fi}	—	100	200	
Crossover Time			t_c	—	120	250	
Storage Time	$V_{BE(off)} = 5.0$ Vdc, $V_{CE(pk)} = 400$ Vdc)	$(T_J = 150^\circ\text{C})$	t_{sv}	—	600	—	
Fall Time			t_{fi}	—	120	—	
Crossover Time			t_c	—	160	—	
Inductive Load (Table 2) MJE16004/MJH16004							
Storage Time	$I_C = 3.0$ Adc, $I_{B1} = 0.3$ Adc,	$(T_J = 100^\circ\text{C})$	t_{sv}	—	400	1300	ns
Fall Time			t_{fi}	—	80	150	
Crossover Time			t_c	—	90	200	
Storage Time	$V_{BE(off)} = 5.0$ Vdc, $V_{CE(pk)} = 400$ Vdc)	$(T_J = 150^\circ\text{C})$	t_{sv}	—	450	—	
Fall Time			t_{fi}	—	100	—	
Crossover Time			t_c	—	110	—	

(1) Pulse Test. PW - 300 μ s. Duty Cycle \leq 2%.

$$\beta_f = \frac{I_C}{I_{B1}}$$

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — COLLECTOR SATURATION REGION




FIGURE 3 — COLLECTOR-EMITTER SATURATION VOLTAGE





FIGURE 4 — BASE-EMITTER VOLTAGE



1.3

TYPICAL STATIC CHARACTERISTICS (continued)

FIGURE 5 — COLLECTOR CUTOFF REGION





FIGURE 6 — CAPACITANCE



TYPICAL DYNAMIC CHARACTERISTICS

FIGURE 7 — STORAGE TIME




FIGURE 8 — STORAGE TIME




FIGURE 9 — COLLECTOR CURRENT FALL TIME





FIGURE 10 — COLLECTOR CURRENT FALL TIME



TYPICAL DYNAMIC CHARACTERISTICS (continued)

FIGURE 11 — CROSSOVER TIME





FIGURE 12 — CROSSOVER TIME



TYPICAL ELECTRICAL CHARACTERISTICS

FIGURE 13 — INDUCTIVE SWITCHING MEASUREMENTS




FIGURE 14 — PEAK REVERSE BASE CURRENT






FIGURE 15 — THERMAL RESPONSE (MJE16002 and MJE16004)



1.3

TYPICAL ELECTRICAL CHARACTERISTICS (continued)

FIGURE 16 — THERMAL RESPONSE (MJH16002 and MJH16004)



SAFE OPERATING AREA INFORMATION

FIGURE 17 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA (MJE16002 and MJE16004)




FIGURE 18 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA (MJH16002 and MJH16004)




FIGURE 19 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA





FIGURE 20 — POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figures 17 and 18 are based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 17 and 18 may be found at any case temperature by using the appropriate curve on Figure 20.

$T_{J(pk)}$ may be calculated from the data in Figures 15 or 16. At high case temperatures, thermal limitations will

reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS


For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base-to-emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable putting reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 19 gives the RBSOA characteristics.



*Note: Adjust -V to obtain desired $V_{BE(off)}$ at Point A.

1.3

TABLE 2 — INDUCTIVE LOAD SWITCHING



$$T_1 \approx \frac{L_{coil} (I_{Cpk})}{V_{CC}}$$

T_1 adjusted to obtain $I_{C(pk)}$

BV_{CEO}
 L = 10 mH
 $R_{B2} = \infty$
 V_{CC} = 20 Volts

*Tektronix
 P-6042 or
 Equivalent


Inductive Switching
 L = 200 μ H
 $R_{B2} = 0$
 V_{CC} = 20 Volts
 R_{B1} selected for desired I_{B1}

Scope - Tektronix
 7403 or
 Equivalent


RBSOA
 L = 200 μ H
 $R_{B2} = 0$
 V_{CC} = 20 Volts
 R_{B1} selected for desired I_{B1}

Note: Adjust -V to obtain desired V_{BE(off)} at Point A.

TYPICAL INDUCTIVE SWITCHING WAVEFORMS



$I_{C(pk)} = 3.0$ Amps
 $I_{B1} = 0.3$ Amp
 $V_{BE(off)} = 5.0$ Volts
 $V_{CE(pk)} = 300$ Volts
 $T_C = 25^\circ C$
 Time Base =
 20 ns/cm



$I_{C(pk)} = 3.0$ Amps
 $I_{B1} = 0.3$ Amp
 $V_{BE(off)} = 5.0$ Volts
 $V_{CE(pk)} = 300$ Volts
 $T_C = 25^\circ C$
 Time Base =
 20 ns/cm



MOTOROLA

MPS - U01
MPS - U01A


1.3

NPN SILICON ANNULAR TRANSISTORS

... designed for complementary symmetry audio circuits to 10 Watts output.

- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 0.5 \text{ Vdc (Max) @ } I_C = 1.0 \text{ Adc}$
- Complements to PNP MPS-U51 and MPS-U51A
- Uniwatt Package for Excellent Thermal Properties – 1.0 Watt @ $T_A = 25^\circ\text{C}$

NPN SILICON AUDIO TRANSISTORS



MAXIMUM RATINGS


Rating	Symbol	MPS-U01	MPS-U01A	Unit
Collector-Emitter Voltage	V_{CEO}	30	40	Vdc
Collector-Base Voltage	V_{CB}	40	50	Vdc
Emitter-Base Voltage	V_{EB}	5.0		Vdc
Collector Current – Continuous	I_C	2.0		Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0	8.0	Watt mW/ $^\circ\text{C}$
		10	80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA(1)}$	125	$^\circ\text{C/W}$

(1) $R_{\theta JA}$ is measured with the device soldered into a typical printed circuit board.

Uniwatt packages can be To-5 lead formed by adding -5 to the device title and tab formed for flush mounting by adding -1 to the device title.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.34	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

MPS-U01,MPS-U01A

1.3

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) ($I_C = 10 \text{ mA}$, $I_B = 0$)	MPS-U01 MPS-U01A	BV _{CEO}	30 40	— —	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{A}$, $I_E = 0$)	MPS-U01 MPS-U01A	BV _{CBO}	40 50	— —	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{A}$, $I_C = 0$)		BV _{EBO}	5.0	—	Vdc
Collector Cutoff Current ($V_{CB} = 30 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 40 \text{ Vdc}$, $I_E = 0$)	MPS-U01 MPS-U01A	I _{CBO}	— —	0.1 0.1	μA
Emitter Cutoff Current ($V_{BE} = 3.0 \text{ Vdc}$, $I_C = 0$)		I _{EBO}	—	0.1	μA
ON CHARACTERISTICS(1)					
DC Current Gain ($I_C = 10 \text{ mA}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 100 \text{ mA}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 1.0 \text{ A}$, $V_{CE} = 1.0 \text{ Vdc}$)		h _{FE}	55 60 50	— — —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ A}$, $I_B = 0.1 \text{ A}$)		V _{CE(sat)}	—	0.5	Vdc
Base-Emitter On Voltage ($I_C = 1.0 \text{ A}$, $V_{CE} = 1.0 \text{ Vdc}$)		V _{BE(on)}	—	1.2	Vdc
DYNAMIC CHARACTERISTICS					
Current-Gain-Bandwidth Product ($I_C = 50 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$, $f = 20 \text{ MHz}$)		f _T	50	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)		C _{ob}	—	20	pF

(1) Pulse Test. Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$

FIGURE 1 — DC CURRENT GAIN




FIGURE 2 — "ON" VOLTAGES





FIGURE 3 — DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and secondary breakdown. Safe operating area curves indicate I_C-V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.



NPN SILICON ANNULAR AMPLIFIER TRANSISTOR


... designed for general-purpose, high-voltage amplifier and driver applications.

- High Power Dissipation – $P_D = 10 \text{ W} @ T_C = 25^\circ\text{C}$
- Complement to PNP MPS-U52

NPN SILICON AMPLIFIER TRANSISTOR

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	40	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current – Continuous	I_C	800	mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	1.0	Watt
Derate above 25°C		8.0	mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	10	Watts
Derate above 25°C		80	mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta_{JC}}$	12.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta_{JA}}$	125	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS


Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ mAdc}, I_B = 0$)	BV_{CEO}	40	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Adc}, I_E = 0$)	BV_{CBO}	60	-	Vdc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}, I_E = 0$)	I_{CBO}	-	100	nAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 10 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	50	-	-
($I_C = 150 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)		50	300	
($I_C = 500 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)		30	-	
Collector-Emitter Saturation Voltage ($I_C = 150 \text{ mAdc}, I_B = 15 \text{ mAdc}$)	$V_{CE(sat)}$	-	0.4	Vdc
Base-Emitter Saturation Voltage ($I_C = 150 \text{ mAdc}, I_B = 15 \text{ mAdc}$)	$V_{BE(sat)}$	-	1.3	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product ($I_C = 20 \text{ mAdc}, V_{CE} = 20 \text{ Vdc}, f = 100 \text{ MHz}$)	f_T	100	-	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	C_{ob}	-	20	pF



STYLE 1:
PIN 1: EMITTER
2: BASE
3: COLLECTOR
(COLLECTOR CONNECTED TO TAB)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

1.3

FIGURE 1 – NORMALIZED DC CURRENT GAIN




FIGURE 2 – COLLECTOR-EMITTER SATURATION VOLTAGE versus BASE CURRENT




FIGURE 3 – BASE-EMITTER VOLTAGE versus COLLECTOR CURRENT




FIGURE 4 – CAPACITANCE versus VOLTAGE




FIGURE 5 – CURRENT-GAIN-BANDWIDTH PRODUCT versus COLLECTOR CURRENT





FIGURE 6 – ACTIVE REGION DC SAFE OPERATING AREA





MOTOROLA

**MPS-U03
MPS-U04**


1.3

**NPN SILICON ANNULAR
HIGH VOLTAGE AMPLIFIER TRANSISTORS**

... designed for horizontal drive applications, high-voltage linear amplifiers, and high-voltage transistor regulators.

- High Collector-Emitter Breakdown Voltage –
BV_{CEO} = 180 Vdc (Min) @ I_C = 1 mAdc – MPS-U04
- Low Collector-Emitter Saturation Voltage –
V_{CE(sat)} = 0.5 Vdc (Max) @ I_C = 200 mAdc
- High Power Dissipation –
P_D = 10 W @ T_C = 25°C

**NPN SILICON
AMPLIFIER
TRANSISTORS**




MAXIMUM RATINGS

Rating	Symbol	MPS-U03	MPS-U04	Unit
Collector-Emitter Voltage	V _{CEO}	120	180	Vdc
Collector-Base Voltage	V _{CB}	120	180	Vdc
Emitter-Base Voltage	V _{EB}	5		Vdc
Collector Current	I _C	1		Adc
Total Power Dissipation @ T _A = 25°C Derate Above 25°C	P _D	1	8	Watts mW/°C
Total Power Dissipation @ T _C = 25°C Derate Above 25°C	P _D	10	80	Watts mW/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-55 to +150		°C
Solder Temperature, 1/16" From Case for 10 Seconds	–	260		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	R _{θJA}	125	°C/W
Thermal Resistance, Junction to Case	R _{θJC}	12.5	°C/W



STYLE 1:
PIN 1, EMITTER
2, BASE
3, COLLECTOR
(COLLECTOR CONNECTED
TO TAB)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

MPS-U03, MPS-U04

1.3

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (I _C = 1.0 mA, I _B = 0)	BV _{CEO}	120 180	—	Vdc
Collector-Base Breakdown Voltage (I _C = 100 μA, I _E = 0)	BV _{CBO}	120 180	—	Vdc
Emitter-Base Breakdown Voltage (I _E = 100 μA, I _C = 0)	BV _{EBO}	5.0	—	Vdc
Collector Cutoff Current (V _{CB} = 100 Vdc, I _E = 0) (V _{CB} = 150 Vdc, I _E = 0)	I _{CBO}	— —	0.1 0.1	μA _{dc}
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 10 mA, V _{CE} = 10 Vdc)	h _{FE}	40	—	—
Collector-Emitter Saturation Voltage (I _C = 200 mA, I _B = 20 mA)	V _{CE(sat)}	—	0.5	Vdc
Base-Emitter On Voltage (I _C = 200 mA, V _{CE} = 1.0 Vdc)	V _{BE(on)}	—	1.0	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product (I _C = 50 mA, V _{CE} = 20 Vdc, f = 20 MHz)	f _T	35	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)	C _{ob}	—	12	pF
Input Capacitance (V _{BE} = 0.5 Vdc, I _C = 0, f = 100 kHz)	C _{ib}	—	110	pF

(1) Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%.

TYPICAL CHARACTERISTICS

FIGURE 1 – CURRENT-GAIN – BANDWIDTH PRODUCT





FIGURE 2 – CAPACITANCE



TYPICAL CHARACTERISTICS (Continued)

FIGURE 3 - DC CURRENT GAIN




FIGURE 4 - "ON" VOLTAGE




FIGURE 5 - COLLECTOR SATURATION REGION




FIGURE 6 - TEMPERATURE COEFFICIENTS




FIGURE 7 - COLLECTOR CHARACTERISTICS





FIGURE 8 - COLLECTOR CUTOFF REGION



TYPICAL CHARACTERISTICS (Continued)

FIGURE 9 – THERMAL RESPONSE





FIGURE 10 – ACTIVE REGION SAFE-OPERATING AREA




There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on $T_C = 25^{\circ}\text{C}$; $T_J(pk)$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^{\circ}\text{C}$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 10 may be found at any case temperature by using the appropriate curve on Figure 11.

$T_J(pk)$ may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 11 – POWER DERATING





MOTOROLA

**MPS - U05
MPS - U06**


1.3

**NPN SILICON ANNULAR
AMPLIFIER TRANSISTORS**

... designed for general-purpose, high-voltage amplifier and driver applications.

- High Collector-Emitter Breakdown Voltage –
 $V_{CE0} = 60 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc}$ – MPS-U05
 $80 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc}$ – MPS-U06
- High Power Dissipation – $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$
- Complements to PNP MPS-U55 and MPS-U56

**NPN SILICON
AMPLIFIER TRANSISTORS**




MAXIMUM RATINGS

Rating	Symbol	MPS-U05	MPS-U06	Unit
Collector-Emitter Voltage	V_{CE0}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	4.0		Vdc
Collector Current – Continuous	I_C	2.0		Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0	8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10	80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$



STYLE 1:
PIN 1. EMITTER
PIN 2. BASE
PIN 3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

MPS-U05, MPS-U06

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ mAdc}, I_B = 0$)	MPS-U05 MPS-U06	BV_{CEO}	60 80	— —	— —	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{Adc}, I_C = 0$)		BV_{EBO}	4.0	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}, I_E = 0$) ($V_{CB} = 60 \text{ Vdc}, I_E = 0$)	MPS-U05 MPS-U06	I_{CBO}	— —	— —	100 100	nAdc

ON CHARACTERISTICS

DC Current Gain (1) ($I_C = 50 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 250 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}, V_{CE} = 1.0 \text{ Vdc}$)	h_{FE}	80 60 —	125 100 55	— — —	—	—
Collector-Emitter Saturation Voltage(1) ($I_C = 250 \text{ mAdc}, I_B = 10 \text{ mAdc}$) ($I_C = 250 \text{ mAdc}, I_B = 25 \text{ mAdc}$)	$V_{CE(sat)}$	— —	0.18 0.1	0.4 —	—	Vdc
Base-Emitter On Voltage (1) ($I_C = 250 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc}$)	$V_{BE(on)}$	—	0.74	1.2	—	Vdc

SMALL-SIGNAL CHARACTERISTICS

Current-Gain-Bandwidth Product (1) ($I_C = 250 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc}, f = 100 \text{ MHz}$)	f_T	50	150	—	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	C_{ob}	—	6.0	12	—	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – "ON" VOLTAGES




FIGURE 3 – DC SAFE OPERATING AREA





FIGURE 4 – CURRENT-GAIN-BANDWIDTH PRODUCT



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




NPN SILICON ANNULAR AMPLIFIER TRANSISTOR


... designed for general-purpose, high-voltage amplifier and driver applications.

- High Collector-Emmitter Breakdown Voltage – $V_{CEO} = 100 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc}$
- High Power Dissipation – $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$
- Complement to PNP MPS-U57

NPN SILICON AMPLIFIER TRANSISTOR



MAXIMUM RATINGS			
Rating	Symbol	Value	Unit
Collector-Emmitter Voltage	V_{CEO}	100	Vdc
Collector-Base Voltage	V_{CB}	100	Vdc
Emmitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current – Continuous	I_C	2.0	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$
THERMAL CHARACTERISTICS			
Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR





DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) ($I_C = 1.0 \text{ mAdc}$, $I_B = 0$)	BV_{CEO}	100	—	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100 \mu\text{Adc}$, $I_C = 0$)	BV_{EBO}	4.0	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	—	100	nAdc
ON CHARACTERISTICS					
DC Current Gain (1) ($I_C = 50 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 250 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}$, $V_{CE} = 1.0 \text{ Vdc}$)	h_{FE}	60 30 —	110 65 33	— — —	—
Collector-Emitter Saturation Voltage (1) ($I_C = 250 \text{ mAdc}$, $I_B = 10 \text{ mAdc}$) ($I_C = 250 \text{ mAdc}$, $I_B = 25 \text{ mAdc}$)	$V_{CE(sat)}$	— —	0.18 0.1	0.4 —	Vdc
Base-Emitter On Voltage (1) ($I_C = 250 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$)	$V_{BE(on)}$	—	0.76	1.2	Vdc
SMALL-SIGNAL CHARACTERISTICS					
Current-Gain-Bandwidth Product (1) ($I_C = 250 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f = 100 \text{ MHz}$)	f_T	50	150	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 100 \text{ kHz}$)	C_{ob}	—	6.0	12	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.





NPN SILICON ANNULAR TRANSISTOR

... designed for high-voltage video and luminance output stages in TV receivers.

- High Collector-Emitter Breakdown Voltage – $BV_{CEO} = 300 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc}$
- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 0.75 \text{ Vdc (Max) @ } I_C = 30 \text{ mAdc}$
- Low Collector-Base Capacitance – $C_{cb} = 3.0 \text{ pF (Max) @ } V_{CB} = 20 \text{ Vdc}$

**NPN SILICON
HIGH VOLTAGE
AMPLIFIER
TRANSISTOR**



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	300	Vdc
Collector-Base Voltage	V_{CB}	300	Vdc
Emitter-Base Voltage	V_{EB}	6.0	Vdc
Collector Current – Continuous	I_C	0.5	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA(1)}$	125	$^\circ\text{C/W}$

(1) $R_{\theta JA}$ is measured with the device soldered into a typical printed circuit board.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

1.3

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)


Characteristics	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage (1) (I _C = 1.0 mA, I _B = 0)	BV _{CEO}	300	—	Vdc
Collector-Base Breakdown Voltage (I _C = 100 μA, I _E = 0)	BV _{CBO}	300	—	Vdc
Emitter-Base Breakdown Voltage (I _E = 100 μA, I _C = 0)	BV _{EBO}	6.0	—	Vdc
Collector Cutoff Current (V _{CB} = 200 Vdc, I _E = 0)	I _{CBO}	—	0.2	μA
Emitter Cutoff Current (V _{BE} = 6.0 Vdc, I _C = 0)	I _{EBO}	—	0.1	μA

ON CHARACTERISTICS				
DC Current Gain (I _C = 1.0 mA, V _{CE} = 10 Vdc) (I _C = 10 mA, V _{CE} = 10 Vdc) (I _C = 30 mA, V _{CE} = 10 Vdc)	h _{FE}	25 40 40	— — —	—
Collector-Emitter Saturation Voltage (I _C = 30 mA, I _B = 3.0 mA)	V _{CE(sat)}	—	0.75	Vdc
Base-Emitter On Voltage (I _C = 30 mA, V _{CE} = 10 Vdc)	V _{BE(on)}	—	0.85	Vdc

DYNAMIC CHARACTERISTICS				
Current-Gain—Bandwidth Product (1) (I _C = 10 mA, V _{CE} = 20 Vdc, f = 100 MHz)	f _T	45	—	MHz
Collector-Base Capacitance (V _{CB} = 20 Vdc, I _E = 0, f = 1.0 MHz)	C _{cb}	—	3.0	pF

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

FIGURE 1 – DC SAFE OPERATING AREA



The Safe Operating Area Curves indicate I_C–V_{CE} limits below which the device will not enter second breakdown. Collector load lines for specific circuits must fall within the applicable Safe Area to avoid causing a catastrophic failure. To insure operation below the maximum T_J, power-temperature derating must be observed for both steady state and pulse power conditions.

FIGURE 2 – DC CURRENT GAIN




FIGURE 3 – CAPACITANCES




FIGURE 4 – CURRENT-GAIN-BANDWIDTH PRODUCT





FIGURE 5 – "ON" VOLTAGES



1.3

NPN SILICON ANNULAR RF TRANSISTOR


... designed for use in Citizen-Band and other high-frequency communications equipment operating to 30 MHz. Higher breakdown voltages allow a high percentage of up-modulation in AM circuits. This device is designed to be used with the MPS8000 driver and the MPS8001 RF oscillator.

- Output Power = 3.5 W (Min) @ $V_{CC} = 13.6$ Vdc
- Power Gain = 11.5 dB (Min)
- High Collector-Emitter Breakdown Voltage – $V_{CES} \geq 65$ Vdc
- DC Current Gain – Linear to 500 mAdc

3.5 W – 27 MHz

RF POWER OUTPUT TRANSISTOR

NPN SILICON




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CES}	65	Vdc
Emitter-Base Voltage	V_{EB}	3.0	Vdc
Collector Current – Continuous	I_C	500	mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watt mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JA}$	12.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA(1)}$	125	$^\circ\text{C}/\text{W}$

(1) $R_{\theta JA}$ is measured with the device soldered into a typical printed circuit board.



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) ($I_C = 150 \text{ mAdc}$, $V_{BE} = 0$)	BV_{CES}	65	—	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 1.0 \text{ mAdc}$, $I_C = 0$)	BV_{EBO}	3.0	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 50 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	—	0.01	mAdc
ON CHARACTERISTICS					
DC Current Gain (2) ($I_C = 100 \text{ mAdc}$, $V_{CE} = 10 \text{ Vdc}$)	h_{FE}	10	—	—	—
DYNAMIC CHARACTERISTICS					
Output Capacitance ($V_{CB} = 12 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{ob}	—	—	40	pF
FUNCTIONAL TEST (Figure 1)					
Common-Emitter Amplifier Power Gain ($P_{out} = 3.5 \text{ W}$, $V_{CC} = 13.6 \text{ Vdc}$, $f = 27 \text{ MHz}$)	G_{pE}	11.5	—	—	dB
Output Power ($P_{in} = 250 \text{ mW}$, $V_{CC} = 13.6 \text{ Vdc}$, $f = 27 \text{ MHz}$)	P_{out}	3.5	—	—	Watts
Collector Efficiency (3) ($P_{out} = 3.5 \text{ W}$, $V_{CC} = 13.6 \text{ Vdc}$, $f = 27 \text{ MHz}$)	η	—	70	—	%
Percentage Up-Modulation (4) ($f = 27 \text{ MHz}$)	—	—	85	—	%


- (1) Pulsed thru a 25 mH Inductor
- (2) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$,
Duty Cycle $\leq 2.0\%$.

$$(3) \eta = \frac{RF P_{out}}{(V_{CC}) (I_C)} \cdot 100$$

(4) Percentage Up-Modulation is measured in the test circuit (Figure 1) by setting the Carrier Power (P_C) to 3.5 Watts with $V_{CC} = 13.6 \text{ Vdc}$ and noting the power input. Then the Peak Envelope Power (PEP) is noted after doubling the original power input to simulate driver modulation (at a 25% duty cycle for thermal considerations) and raising the V_{CC} to 25 Vdc (to simulate the modulating voltage). Percentage Up-Modulation is then determined by the relation:

$$\text{Percentage Up-Modulation} = \left[\left(\frac{PEP}{P_C} \right)^{1/2} - 1 \right] \cdot 100$$

FIGURE 1 – 27 MHz TEST CIRCUIT



- C1, C2 9.0-180 pF ARCO 463 or Equivalent
- C3, C4 5.0-80 pF ARCO 462 or Equivalent
- C5 0.02 μF Ceramic Disc
- C6 0.1 μF Ceramic Disc
- RFC1 4 Turns #30 Enameled Wire Wound on Ferroxcube Bead Type 56-590-65/3B
- RFC2 26 Turns #22 Enameled Wire (2 Layers – 13 Turns Each Layer) $\frac{1}{4}$ " Inner Diameter
- L1 0.22 μH Molded Choke
- L2 0.68 μH Molded Choke

POWER OUTPUT

1.3

FIGURE 2 – $V_{CC} = 12.5 \text{ Vdc}$




FIGURE 3 – $V_{CC} = 13.6 \text{ Vdc}$




FIGURE 4 – CURRENT-GAIN – BANDWIDTH PRODUCT




FIGURE 5 – CAPACITANCE




FIGURE 6 – DC CURRENT GAIN





FIGURE 7 – ON VOLTAGES






NPN SILICON DARLINGTON AMPLIFIER TRANSISTOR

... designed for amplifier and driver applications.

- High DC Current Gain –
 $h_{FE} = 25,000$ (Min) @ $I_C = 200$ mAdc
 $15,000$ (Min) @ $I_C = 500$ mAdc
- Collector-Emitter Breakdown Voltage –
 $BV_{CES} = 40$ Vdc (Min) @ $I_C = 100$ μ Adc
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.5$ Vdc @ $I_C = 1.0$ Adc
- Monolithic Construction for High Reliability
- Complement to PNP MPS-U95

NPN SILICON DARLINGTON TRANSISTOR




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO(1)}$	40	Vdc
Collector-Emitter Voltage	V_{CES}	40	Vdc
Collector-Base Voltage	V_{CB}	50	Vdc
Emitter-Base Voltage	V_{EB}	12	Vdc
Collector Current	I_C	2.0	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C}/\text{W}$

(1) Due to the monolithic construction of this device, breakdown voltages of both transistor elements are identical. BV_{CES} is tested in lieu of BV_{CEO} in order to avoid errors caused by noise pickup. The voltage measured during the BV_{CES} test is the BV_{CEO} of the output transistor.



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage ($I_C = 100 \mu\text{Adc}$, $V_{BE} = 0$)	BV_{CES}	40	—	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Adc}$, $I_E = 0$)	BV_{CBO}	50	—	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10 \mu\text{Adc}$, $I_C = 0$)	BV_{EBO}	12	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 30 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	—	100	nAdc
Emitter Cutoff Current ($V_{EB} = 10 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	100	nAdc
ON CHARACTERISTICS(1)					
DC Current Gain ($I_C = 200 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 500 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$)	h_{FE}	25,000 15,000 4,000	65,000 35,000 12,000	150,000 — —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 2.0 \text{ mAdc}$)	$V_{CE(sat)}$	—	1.2	1.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 2.0 \text{ mAdc}$)	$V_{BE(sat)}$	—	1.85	2.0	Vdc
Base-Emitter On Voltage ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 5.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.7	2.0	Vdc
DYNAMIC CHARACTERISTICS					
Small-Signal Current Gain (1) ($I_C = 200 \text{ mAdc}$, $V_{CE} = 5.0 \text{ Vdc}$, $f = 100 \text{ MHz}$)	$ h_{fe} $	1.0	3.2	—	—
Collector Base Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{cb}	—	2.5	6.0	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Uniwatt darlington transistors can be used in any number of low power applications, such as relay drivers, motor control and as general purpose amplifiers. As an audio amplifier these devices, when used as a complementary pair, can drive 3.5 watts into a 3.2 ohm speaker using a 14 volt supply with less than one per cent distortion. Because of the high gain the base drive requirement is as low as 1 mA in this application. They are also useful as power drivers for high current application such as voltage regulators.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – SMALL-SIGNAL CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – TEMPERATURE COEFFICIENT





FIGURE 5 – DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

MPS - U51

MPS - U51A




1.3

PNP SILICON ANNULAR TRANSISTORS

... designed for complementary symmetry audio circuits to 5 Watts output.

- Excellent Current Gain Linearity – 1.0 mAdc to 1.0 Adc
- Low Collector-Emitter Saturation Voltage – $V_{CE(sat)} = 0.7 \text{ Vdc (Max) @ } I_C = 1.0 \text{ Adc}$
- Complements to NPN MPS-U01 and MPS-U01A
- Uniwatt Package for Excellent Thermal Properties – 1.0 Watt @ $T_A = 25^\circ\text{C}$

PNP SILICON AUDIO TRANSISTORS




MAXIMUM RATINGS

Rating	Symbol	MPS-U51	MPS-U51A	Unit
Collector-Emitter Voltage	V_{CEO}	30	40	Vdc
Collector-Base Voltage	V_{CB}	40	50	Vdc
Emitter-Base Voltage	V_{EB}		5.0	Vdc
Collector Current – Continuous	I_C		2.0	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0	8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10	80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

MPS-U51, MPS-U51A

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage ($I_C = 1.0\text{ mAdc}$, $I_B = 0$)	MPS-U51 MPS-U51A BV_{CEO}	30 40	— —	Vdc
Collector-Base Breakdown Voltage ($I_C = 100\ \mu\text{Adc}$, $I_E = 0$)	MPS-U51 MPS-U51A BV_{CBO}	40 50	— —	Vdc
Emitter-Base Breakdown Voltage ($I_E = 100\ \mu\text{Adc}$, $I_C = 0$)	BV_{EBO}	5.0	—	Vdc
Collector Cutoff Current ($V_{CB} = 30\text{ Vdc}$, $I_E = 0$) ($V_{CB} = 40\text{ Vdc}$, $I_E = 0$)	MPS-U51 MPS-U51A I_{CBO}	— —	0.1 0.1	μAdc
Emitter Cutoff Current ($V_{BE} = 3.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	0.1	μAdc
ON CHARACTERISTICS(1)				
DC Current Gain ($I_C = 10\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$) ($I_C = 100\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$) ($I_C = 1.0\text{ Adc}$, $V_{CE} = 1.0\text{ Vdc}$)	h_{FE}	55 60 50	— — —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0\text{ Adc}$, $I_B = 0.1\text{ Adc}$)	$V_{CE(sat)}$	—	0.7	Vdc
Base-Emitter On Voltage ($I_C = 1.0\text{ Adc}$, $V_{CE} = 1.0\text{ Vdc}$)	$V_{BE(on)}$	—	1.2	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain-Bandwidth Product ($I_C = 50\text{ mAdc}$, $V_{CE} = 10\text{ Vdc}$, $f = 20\text{ MHz}$)	f_T	50	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 100\text{ kHz}$)	C_{ob}	—	30	pF

(1) Pulse Test Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$

FIGURE 1 - DC CURRENT GAIN




FIGURE 2 - "ON" VOLTAGES





FIGURE 3 - DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

1.3

PNP SILICON ANNULAR TRANSISTOR


... designed for general-purpose amplifier and driver applications.

- Complement to NPN MPS-U02

**PNP SILICON
AMPLIFIER TRANSISTOR**

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	40	Vdc
Collector-Base Voltage	V_{CB}	60	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current - Continuous	I_C	1.5	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}^{(1)}$	-55 to +150	$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}^{(1)}$	125	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ($I_C = 1.0 \text{ mA dc}, I_E = 0$)	BV_{CEO}	40	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{A dc}, I_E = 0$)	BV_{CBO}	60	-	Vdc
Collector Cutoff Current ($V_{CB} = 40 \text{ Vdc}, I_E = 0$)	I_{CBO}	-	100	nAdc


ON CHARACTERISTICS (2)

DC Current Gain ($I_C = 10 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}$) ($I_C = 150 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}$) ($I_C = 500 \text{ mA dc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	50 50 30	- 300 -	-
Collector-Emitter Saturation Voltage ($I_C = 150 \text{ mA dc}, I_E = 15 \text{ mA dc}$)	$V_{CE(sat)}$	-	0.4	Vdc
Base-Emitter Saturation Voltage ($I_C = 150 \text{ mA dc}, I_E = 15 \text{ mA dc}$)	$V_{BE(sat)}$	-	1.3	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (2) ($I_C = 20 \text{ mA dc}, V_{CE} = 20 \text{ Vdc}, f = 100 \text{ MHz}$)	f_T	100	-	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 100 \text{ kHz}$)	C_{ob}	-	24	pF

(1) $R_{\theta JA}$ is measured with device soldered into a typical printed circuit board
 (2) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – "ON" VOLTAGES




FIGURE 3 – COLLECTOR SATURATION REGION




FIGURE 4 – DC SAFE OPERATING AREA




FIGURE 5 – CURRENT-GAIN BANDWIDTH PRODUCT





FIGURE 6 – CAPACITANCE



MPS - U55

MPS - U56




1.3

**PNP SILICON ANNULAR
AMPLIFIER TRANSISTORS**

... designed for general-purpose, high-voltage amplifier and driver applications.

- High Collector-Emitter Breakdown Voltage –
 $BV_{CEO} = 60 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{MPS-U55}$
 $80 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc} - \text{MPS-U56}$
- High Power Dissipation – $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$
- Complements to NPN MPS-U05 and MPS-U06

**PNP SILICON
AMPLIFIER TRANSISTORS**




MAXIMUM RATINGS

Rating	Symbol	MPS-U55	MPS-U56	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	Vdc
Collector-Base Voltage	V_{CB}	60	80	Vdc
Emitter-Base Voltage	V_{EB}	4.0		Vdc
Collector Current – Continuous	I_C	2.0		Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0	8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10	80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA(1)}$	125	$^\circ\text{C/W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$

(1) $R_{\theta JA}$ is measured with the device soldered into a typical printed circuit board.



STYLE 1
PIN 1 EMITTER
2 BASE
3 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC 0.100 BSC			
H	3.94	4.18	0.155	0.165
J	0.38	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC 0.200 BSC			
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

Collector Connected
to Tab
CASE 152-02

MPS-U55, MPS-U56

1.3

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage ⁽¹⁾ (I _C = 1.0 mAdc, I _B = 0)	BV _{CEO}	60 80	—	—	Vdc
Emitter-Base Breakdown Voltage (I _E = 100 μAdc, I _C = 0)	BV _{EBO}	4.0	—	—	Vdc
Collector Cutoff Current (V _{CB} = 40 Vdc, I _E = 0) (V _{CB} = 60 Vdc, I _E = 0)	I _{CBO}	— —	— —	100 100	nAdc
ON CHARACTERISTICS					
DC Current Gain (1) (I _C = 50 mAdc, V _{CE} = 1.0 Vdc) (I _C = 250 mAdc, V _{CE} = 1.0 Vdc) (I _C = 500 mAdc, V _{CE} = 1.0 Vdc)	h _{FE}	80 50 —	160 130 80	— — —	—
Collector-Emitter Saturation Voltage(1) (I _C = 250 mAdc, I _B = 10 mAdc) (I _C = 250 mAdc, I _B = 25 mAdc)	V _{CE(sat)}	— —	0.22 0.15	0.5 —	Vdc
Base-Emitter On Voltage (1) (I _C = 250 mAdc, V _{CE} = 5.0 Vdc)	V _{BE(on)}	—	0.78	1.2	Vdc
SMALL-SIGNAL CHARACTERISTICS					
Current-Gain-Bandwidth Product (1) (I _C = 250 mAdc, V _{CE} = 5.0 Vdc, f = 100 MHz)	f _T	50	100	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 100 kHz)	C _{ob}	—	10	15	pF

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – “ON” VOLTAGES




FIGURE 3 – ACTIVE-REGION SAFE OPERATING AREA





FIGURE 4 – CURRENT-GAIN-BANDWIDTH PRODUCT



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate I_C – V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on T_{J(pk)} = 150°C; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



1.3

PNP SILICON ANNULAR AMPLIFIER TRANSISTOR

... designed for general-purpose, high-voltage amplifier and driver applications.

- High Collector-Emitter Breakdown Voltage – $V_{CEO} = 100 \text{ Vdc (Min) @ } I_C = 1.0 \text{ mAdc}$
- High Power Dissipation – $P_D = 10 \text{ W @ } T_C = 25^\circ\text{C}$
- Complement to NPN MPS-U07

AMPLIFIER TRANSISTOR PNP SILICON



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	100	Vdc
Collector-Base Voltage	V_{CB}	100	Vdc
Emitter-Base Voltage	V_{EB}	4.0	Vdc
Collector Current – Continuous	I_C	2.0	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	125	$^\circ\text{C/W}$

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC 0.100 BSC			
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC 0.200 BSC			
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (1) ($I_C = 1.0\text{ mAdc}$, $I_B = 0$)	BV_{CEO}	100	—	—	Vdc
Emitter-Base Breakdown Voltage ($I_C = 100\ \mu\text{Adc}$, $I_E = 0$)	BV_{EBO}	4.0	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 40\text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	—	100	nAdc
ON CHARACTERISTICS (1)					
DC Current Gain ($I_C = 50\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$) ($I_C = 250\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$) ($I_C = 500\text{ mAdc}$, $V_{CE} = 1.0\text{ Vdc}$)	h_{FE}	60 30 —	140 65 30	— — —	—
Collector-Emitter Saturation Voltage ($I_C = 250\text{ mAdc}$, $I_B = 10\text{ mAdc}$) ($I_C = 250\text{ mAdc}$, $I_B = 25\text{ mAdc}$)	$V_{CE(sat)}$	— —	0.24 0.15	0.5 —	Vdc
Base-Emitter On Voltage ($I_C = 250\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$)	$V_{BE(on)}$	—	0.78	1.2	Vdc
SMALL-SIGNAL CHARACTERISTICS					
Current-Gain-Bandwidth Product (1) ($I_C = 250\text{ mAdc}$, $V_{CE} = 5.0\text{ Vdc}$, $f = 100\text{ MHz}$)	f_T	50	100	—	MHz
Output Capacitance ($V_{CB} = 10\text{ Vdc}$, $I_E = 0$, $f = 100\text{ kHz}$)	C_{ob}	—	10	15	pF

(1) Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – “ON” VOLTAGES




FIGURE 3 – DC SAFE OPERATING AREA





FIGURE 4 – CURRENT-GAIN-BANDWIDTH PRODUCT



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 3 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



1.3

PNP SILICON ANNULAR TRANSISTOR

... designed for general-purpose applications requiring high break-down voltages, low saturation voltages and low capacitance.

- Complement to NPN Type MPS-U10

PNP SILICON HIGH VOLTAGE TRANSISTOR

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	300	Vdc
Collector-Base Voltage	V_{CB}	300	Vdc
Emitter-Base Voltage	V_{EB}	5.0	Vdc
Collector Current - Continuous	I_C	500	mAdc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}(1)$	125	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage (2) ($I_C = 1.0 \text{ mAdc}, I_E = 0$)	BV_{CEO}	300	-	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{Adc}, I_E = 0$)	BV_{CBO}	300	-	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10 \mu\text{Adc}, I_C = 0$)	BV_{EBO}	5.0	-	Vdc
Collector Cutoff Current ($V_{CB} = 200 \text{ Vdc}, I_E = 0$)	I_{CBO}	-	0.2	μAdc
Emitter Cutoff Current ($V_{BE} = 3.0 \text{ Vdc}, I_C = 0$)	I_{EBO}	-	0.1	μAdc

ON CHARACTERISTICS



DC Current Gain (2) ($I_C = 1.0 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)	h_{FE}	25	-	-
($I_C = 10 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)		30	-	-
($I_C = 30 \text{ mAdc}, V_{CE} = 10 \text{ Vdc}$)		30	-	-
Collector-Emitter Saturation Voltage ($I_C = 20 \text{ mAdc}, I_B = 2.0 \text{ mAdc}$)	$V_{CE(sat)}$	-	0.75	Vdc
Base-Emitter Saturation Voltage ($I_C = 20 \text{ mAdc}, I_B = 2.0 \text{ mAdc}$)	$V_{BE(sat)}$	-	0.9	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain-Bandwidth Product (2) ($I_C = 10 \text{ mAdc}, V_{CE} = 20 \text{ Vdc}, f = 100 \text{ MHz}$)	f_T	60	-	MHz
Collector-Base Capacitance ($V_{CB} = 20 \text{ Vdc}, I_E = 0, f = 10 \text{ MHz}$)	C_{cb}	-	8.0	pF

(1) $R_{\theta JA}$ is measured with the device soldered into a typical printed circuit board.

(2) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.



STYLE 1:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC 0.100 BSC			
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC 0.200 BSC			
Q	2.39	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – CAPACITANCES




FIGURE 3 – CURRENT-GAIN-BANDWIDTH PRODUCT




FIGURE 4 – "ON" VOLTAGES





FIGURE 5 – DC SAFE OPERATING AREA






1.3

PNP SILICON DARLINGTON AMPLIFIER TRANSISTOR

... designed for amplifier and driver applications.

- High DC Current Gain –
 $h_{FE} = 25,000$ (Min) @ $I_C = 200$ mAdc
 $15,000$ (Min) @ $I_C = 500$ mAdc
- Collector-Emitter Breakdown Voltage –
 $BV_{CES} = 40$ Vdc (Min) @ $I_C = 100$ μ Adc
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.5$ Vdc @ $I_C = 1.0$ Adc
- Monolithic Construction for High Reliability
- Complement to NPN MPS-U45

PNP SILICON DARLINGTON TRANSISTOR



MAXIMUM RATINGS


Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CEO}^{(1)}$	40	Vdc
Collector-Emitter Voltage	V_{CES}	40	Vdc
Collector-Base Voltage	V_{CB}	50	Vdc
Emitter-Base Voltage	V_{EB}	10	Vdc
Collector Current -Continuous	I_C	2.0	Adc
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.0 8.0	Watt mW/ $^\circ\text{C}$
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	10 80	Watts mW/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Ambient	$R_{\theta JA}^{(2)}$	125	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	12.5	$^\circ\text{C}/\text{W}$

(1) Due to the monolithic construction of this device, breakdown voltages of both transistor elements are identical. BV_{CES} is tested in lieu of BV_{CEO} in order to avoid errors caused by noise pickup. The voltage measured during the BV_{CES} test is the BV_{CEO} of the output transistor.

(2) $R_{\theta JA}$ is measured with the device soldered into a typical printed circuit board.



STYLE 1.
PIN 1. EMITTER
2. BASE
3. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.14	9.53	0.360	0.375
B	6.60	7.24	0.260	0.285
C	5.41	5.66	0.213	0.223
D	0.38	0.53	0.015	0.021
F	3.18	3.33	0.125	0.131
G	2.54 BSC		0.100 BSC	
H	3.94	4.19	0.155	0.165
J	0.36	0.41	0.014	0.016
K	12.07	12.70	0.475	0.500
L	25.02	25.53	0.985	1.005
N	5.08 BSC		0.200 BSC	
Q	2.53	2.69	0.094	0.106
R	1.14	1.40	0.045	0.055

CASE 152-02

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage ($I_C = 100 \mu\text{A}$, $V_{BE} = 0$)	BV_{CES}	40	—	—	Vdc
Collector-Base Breakdown Voltage ($I_C = 100 \mu\text{A}$, $I_E = 0$)	BV_{CBO}	50	—	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = 10 \mu\text{A}$, $I_C = 0$)	BV_{EBO}	10	—	—	Vdc
Collector Cutoff Current ($V_{CB} = 30 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	—	100	nA
Emitter Cutoff Current ($V_{EB} = 8.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	—	100	nA

ON CHARACTERISTICS(1)

DC Current Gain ($I_C = 200 \text{ mA}$, $V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 500 \text{ mA}$, $V_{CE} = 5.0 \text{ Vdc}$) ($I_C = 1.0 \text{ A}$, $V_{CE} = 5.0 \text{ Vdc}$)	h_{FE}	25,000 15,000 4,000	43,000 41,000 35,000	150,000 — —	—
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ A}$, $I_B = 2.0 \text{ mA}$)	$V_{CE(sat)}$	—	1.0	1.5	Vdc
Base-Emitter Saturation Voltage ($I_C = 1.0 \text{ A}$, $I_B = 2.0 \text{ mA}$)	$V_{BE(sat)}$	—	1.85	2.0	Vdc
Base-Emitter On Voltage ($I_C = 1.0 \text{ A}$, $V_{CE} = 5.0 \text{ Vdc}$)	$V_{BE(on)}$	—	1.7	2.0	Vdc

DYNAMIC CHARACTERISTICS

Small-Signal Current Gain (1) ($I_C = 200 \text{ mA}$, $V_{CE} = 5.0 \text{ Vdc}$, $f = 100 \text{ MHz}$)	$ h_{fe} $	0.5	1.6	—	—
Collector Base Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 1.0 \text{ MHz}$)	C_{cb}	—	2.5	12	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Uniwatt darlington transistors can be used in any number of low power applications, such as relay drivers, motor control and as general purpose amplifiers. As an audio amplifier these devices, when used as a complementary pair, can drive 3.5 watts into a 3.2 ohm speaker using a 14 volt supply with less than one per cent distortion. Because of the high gain the base drive requirement is as low as 1 mA in this application. They are also useful as power drivers for high current application such as voltage regulators.

1.3

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – SMALL SIGNAL CURRENT GAIN




FIGURE 3 – "ON" VOLTAGES




FIGURE 4 – TEMPERATURE COEFFICIENT





FIGURE 5 – DC SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



MOTOROLA

NPN PNP
TIP29 TIP30
TIP29A TIP30A
TIP29B TIP30B
TIP29C TIP30C

1.3

**COMPLEMENTARY SILICON PLASTIC
 POWER TRANSISTORS**

... designed for use in general purpose amplifier and switching applications. Compact TO-220 AB package. TO-66 leadform also available.


1 AMPERE

**POWER TRANSISTORS
 COMPLEMENTARY SILICON**

40-60-80-100 VOLTS
 30 WATTS

MAXIMUM RATINGS

Rating	Symbol	TIP29 TIP30	TIP29A TIP30A	TIP29B TIP30B	TIP29C TIP30C	Unit
Collector-Emitter Voltage	V_{CE0}	40	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	5.0				Vdc
Collector Current - Continuous	I_C	1.0				Adc
Peak		3.0				
Base Current	I_B	0.4				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$	P_D	30				Watts
Derate above 25°C		0.24				W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$	P_D	2.0				Watts
Derate above 25°C		0.016				W/ $^\circ\text{C}$
Unclamped Inductive Load Energy (See Note 3)	E	32				mJ
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150				$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	4.167	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$


ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 30 \text{ mA}$, $I_B = 0$)	TIP29, TIP30 TIP29A, TIP30A TIP29B, TIP30B TIP29C, TIP30C	$V_{CE0(sus)}$	40 60 80 100	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$)	TIP29, TIP30	I_{CEO}	—	0.3
($V_{CE} = 60 \text{ Vdc}$, $I_B = 0$)	TIP29A, TIP30A TIP29B, TIP30B TIP29C, TIP30C		—	0.3
Collector Cutoff Current ($V_{CE} = 40 \text{ Vdc}$, $V_{EB} = 0$)	TIP29, TIP30	I_{CES}	—	200
($V_{CE} = 60 \text{ Vdc}$, $V_{EB} = 0$)	TIP29A, TIP30A		—	200
($V_{CE} = 80 \text{ Vdc}$, $V_{EB} = 0$)	TIP29B, TIP30B		—	200
($V_{CE} = 100 \text{ Vdc}$, $V_{EB} = 0$)	TIP29C, TIP30C		—	200
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)		I_{EBO}	—	1.0
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 0.2 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)		h_{FE}	40 15	— 75
Collector-Emitter Saturation Voltage ($I_C = 1.0 \text{ Adc}$, $I_B = 125 \text{ mA}$)		$V_{CE(sat)}$	—	0.7
Base-Emitter On Voltage ($I_C = 1.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)		$V_{BE(on)}$	—	1.3
DYNAMIC CHARACTERISTICS				
Current Gain - Bandwidth Product (2) ($I_C = 200 \text{ mA}$, $V_{CE} = 10 \text{ Vdc}$, $f_{test} = 1 \text{ MHz}$)		f_T	3.0	—
Small-Signal Current Gain ($I_C = 0.2 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1 \text{ kHz}$)		h_{fe}	20	—

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

(2) $f_T = h_{FE} \cdot f_{test}$

(3) This rating based on testing with $L_C = 20 \text{ mH}$, $R_{BE} = 100 \Omega$, $V_{CC} = 10 \text{ V}$, $I_C = 1.8 \text{ A}$, P.R.F. = 10 Hz.



STYLE 1
 PIN 1 BASE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	—	0.045	—
Z	—	2.03	—	0.080

**CASE 221A-02
 TO-220AB**

TIP29, TIP29A, TIP29B, TIP29C, NPN, TIP30, TIP30A, TIP30B, TIP30C, PNP

1.3

FIGURE 1 – DC CURRENT GAIN




FIGURE 2 – TURN-OFF TIME




FIGURE 3 – SWITCHING TIME EQUIVALENT CIRCUIT




FIGURE 4 – TURN-ON TIME





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_J(pk) = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) \leq 150^\circ\text{C}$. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.



MOTOROLA

NPN PNP
TIP31 TIP32
TIP31A TIP32A
TIP31B TIP32B
TIP31C TIP32C

1.3


**COMPLEMENTARY SILICON PLASTIC
 POWER TRANSISTORS**

... designed for use in general purpose amplifier and switching applications.

- Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.2 \text{ Vdc (Max) @ } I_C = 3.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 40 \text{ Vdc (Min) – TIP31, TIP 32}$
 $= 60 \text{ Vdc (Min) – TIP31A, TIP32A}$
 $= 80 \text{ Vdc (Min) – TIP31B, TIP32B}$
 $= 100 \text{ Vdc (Min) – TIP31C, TIP32C}$
- High Current Gain – Bandwidth Product
 $f_T = 3.0 \text{ MHz (Min) @ } I_C = 500 \text{ mAdc}$
- Compact TO-220 AB Package
- TO-66 Leadform Also Available

**3 AMPERE
 POWER TRANSISTORS
 COMPLEMENTARY SILICON**

**40-60-80-100 VOLTS
 40 WATTS**




***MAXIMUM RATINGS**

Rating	Symbol	TIP31 TIP32	TIP31A TIP32A	TIP31B TIP32B	TIP31C TIP32C	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →				Vdc
Collector Current - Continuous Peak	I_C	← 3.0 →				Adc
		← 5.0 →				
Base Current	I_B	← 1.0 →				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 40 →				Watts
		← 0.32 →				W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	← 2.0 →				Watts
		← 0.016 →				W/ $^\circ\text{C}$
Unclamped Inductive Load Energy (1)	E	← 32 →				mJ
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.125	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

(1) $I_C = 1.8 \text{ A}$, $L = 20 \text{ mH}$, P.R.F. = 10 Hz, $V_{CC} = 10 \text{ V}$, $R_{BE} = 100 \Omega$.



- STYLE 1:
 PIN 1. BASE
 2. COLLECTOR
 3. EMITTER
 4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02
 TO-220AB**

TIP31, TIP31A, TIP31B, TIP31C, NPN, TIP32, TIP32A, TIP32B, TIP32C, PNP

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 30 mA, I _B = 0)	TIP31, TIP32 TIP31A, TIP32A TIP31B, TIP32B TIP31C, TIP32C	V _{CEO(sus)}	40 60 80 100	— — — —	Vdc
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 60 Vdc, I _B = 0)	TIP31, TIP31A, TIP32, TIP32A TIP31B, TIP31C, TIP32B, TIP32C	I _{CEO}	— —	0.3 0.3	mA
Collector Cutoff Current (V _{CE} = 40 Vdc, V _{EB} = 0) (V _{CE} = 60 Vdc, V _{EB} = 0) (V _{CE} = 80 Vdc, V _{EB} = 0) (V _{CE} = 100 Vdc, V _{EB} = 0)	TIP31, TIP32 TIP31A, TIP32A TIP31B, TIP32B TIP31C, TIP32C	I _{CES}	— — — —	200 200 200 200	μA
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)		I _{EBO}	—	1.0	mA
ON CHARACTERISTICS (1)					
DC Current Gain (I _C = 1.0 A, V _{CE} = 4.0 Vdc) (I _C = 3.0 A, V _{CE} = 4.0 Vdc)		h _{FE}	25 10	— 50	—
Collector-Emitter Saturation Voltage (I _C = 3.0 A, I _B = 375 mA)		V _{CE(sat)}	—	1.2	Vdc
Base-Emitter On Voltage (I _C = 3.0 A, V _{CE} = 4.0 Vdc)		V _{BE(on)}	—	1.8	Vdc
DYNAMIC CHARACTERISTICS					
Current Gain – Bandwidth Product (2) (I _C = 500 mA, V _{CE} = 10 Vdc, f _{test} = 1 MHz)		f _T	3.0	—	MHz
Small-Signal Current Gain (I _C = 0.5 A, V _{CE} = 10 Vdc, f = 1 kHz)		h _{fe}	20	—	—

- (1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
 (2) f_T = |h_{fe}| • f_{test}




FIGURE 2 – SWITCHING TIME EQUIVALENT CIRCUIT





FIGURE 3 – TURN-ON TIME



TIP31, TIP31A, TIP31B, TIP31C, NPN, TIP32, TIP32A, TIP32B, TIP32C, PNP

1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor. average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on $T_J(pk) = 150^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) \leq 150^{\circ}\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



TIP31, TIP31A, TIP31B, TIP31C, NPN, TIP32, TIP32A, TIP32B, TIP32C, PNP

1.3

FIGURE 8 — DC CURRENT GAIN




FIGURE 9 — COLLECTOR SATURATION REGION




FIGURE 10 — "ON" VOLTAGES




FIGURE 11 — TEMPERATURE COEFFICIENTS




FIGURE 12 — COLLECTOR CUT-OFF REGION





FIGURE 13 — EFFECTS OF BASE-EMITTER RESISTANCE





MOTOROLA

NPN
TIP33
TIP33A
TIP33B
TIP33C

PNP
TIP34
TIP34A
TIP34B
TIP34C

1.3


**COMPLEMENTARY SILICON
HIGH-POWER TRANSISTORS**

... for general-purpose power amplifier and switching applications.

- 10 A Collector Current
- Low Leakage Current — $I_{CEO} = 0.7 \text{ mA @ } 30 \text{ and } 60 \text{ V}$
- Excellent dc Gain — $h_{FE} = 40 \text{ Typ @ } 3.0 \text{ A}$
- High Current Gain Bandwidth Product — $h_{fe} = 3.0 \text{ min @ } I_C = 0.5 \text{ A, } f = 1.0 \text{ MHz}$

**10 AMPERE
COMPLEMENTARY SILICON
POWER TRANSISTORS**

**40-100 VOLTS
80 WATTS**




MAXIMUM RATINGS

Rating	Symbol	TIP33 TIP34	TIP33A TIP34A	TIP33B TIP34B	TIP33C TIP34C	Unit
Collector-Emitter Voltage	V_{CEO}	40 V	60 V	80 V	100 V	Vdc
Collector-Base Voltage	V_{CB}	40 V	60 V	80 V	100 V	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →				Vdc
Collector Current — Continuous	I_C	← 10 →				Adc
Collector Current — Peak (1)		← 15 →				
Base Current — Continuous	I_B	← 3.0 →				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 80 →				Watts
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ\text{C/W}$
Junction-To-Free-Air Thermal Resistance	$R_{\theta JA}$	35.7	$^\circ\text{C/W}$

(1) Pulse Test: Pulse Width = 10 ms, Duty Cycle $\leq 10\%$.




STYLE 1
1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

**CASE 340-01
TO-218AC**

FIGURE 1 — DC CURRENT GAIN



TIP33, TIP33A, TIP33B, TIP33C, TIP34, TIP34A, TIP34B, TIP34C

1.3


ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 30 mA, I _B = 0)	BV _{CEO}	TIP33, TIP34	40	—	Vdc
		TIP33A, TIP34A	60	—	
		TIP33B, TIP34B	80	—	
		TIP33C, TIP34C	100	—	
Collector-Emitter Cutoff Current (V _{CE} = 30 V, I _B = 0)	I _{CEO}	TIP33, TIP33A, TIP34, TIP34A	—	0.7	mA
(V _{CE} = 60 V, I _B = 0)		TIP33B, TIP33C, TIP34B, TIP34C	—	0.7	
Collector-Emitter Cutoff Current (V _{CE} = Rated V _{CEO} , V _{EB} = 0)	I _{CES}	—	0.4	mA	
Emitter-Base Cutoff Current (V _{EB} = 5.0 V, I _C = 0)	I _{EBO}	—	1.0	mA	
ON CHARACTERISTICS (1)					
DC Current Gain (I _C = 1.0 A, V _{CE} = 4.0 V)	h _{FE}	40	—	—	
(I _C = 3.0 A, V _{CE} = 4.0 V)		20	100		
Collector-Emitter Saturation Voltage (I _C = 3.0 A, I _B = 0.3 A)	V _{CE(sat)}	—	1.0	Vdc	
(I _C = 10 A, I _B = 2.5 A)		—	4.0		
Base-Emitter On Voltage (I _C = 3.0 A, V _{CE} = 4.0 V)	V _{BE(on)}	—	1.6	Vdc	
(I _C = 10 A, V _{CE} = 4.0 V)		—	3.0		
DYNAMIC CHARACTERISTICS					
Small-Signal Current Gain (I _C = 0.5 A, V _{CE} = 10 V, f = 1.0 kHz)	h _{fe}	20	—	—	
Current-Gain—Bandwidth Product (2) (I _C = 0.5 A, V _{CE} = 10 V, f = 1.0 MHz)	f _T	3.0	—	MHz	

(1) Pulse Test. Pulse Width = 300 μs, Duty Cycle ≤ 2.0%.

(2) f_T = [h_{fe}] · f_{test}


FIGURE 2 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA



FORWARD BIAS

The Forward Bias Safe Operating Area represents the voltage and current conditions these devices can withstand during forward bias. The data is based on T_C = 25°C; T_{J(pk)} is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10%, and must be derated thermally for T_C > 25°C.

FIGURE 3 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA



REVERSE BIAS

The Reverse Bias Safe Operating Area represents the voltage and current conditions these devices can withstand during reverse biased turn-off. This rating is verified under clamped conditions so the device is never subjected to an avalanche mode.



MOTOROLA

NPN
TIP35
TIP35A
TIP35B
TIP35C

PNP
TIP36
TIP36A
TIP36B
TIP36C

1.3

**COMPLEMENTARY SILICON
HIGH-POWER TRANSISTORS**

... for general-purpose power amplifier and switching applications.

- 25 A Collector Current
- Low Leakage Current — $I_{CEO} = 1.0 \text{ mA @ } 30 \text{ and } 60 \text{ V}$
- Excellent dc Gain — $h_{FE} = 40 \text{ Typ @ } 15 \text{ A}$
- High Current Gain Bandwidth Product — $(h_{fe} = 3.0 \text{ min @ } I_C = 1.0 \text{ A, } f = 1.0 \text{ MHz})$

**25 AMPERE
COMPLEMENTARY SILICON
POWER TRANSISTORS**

**40-100 VOLTS
125 WATTS**



MAXIMUM RATINGS

Rating	Symbol	TIP35 TIP36	TIP35A TIP36A	TIP35B TIP36B	TIP35C TIP36C	Unit
Collector-Emitter Voltage	V_{CEO}	40 V	60 V	80 V	100 V	Vdc
Collector-Base Voltage	V_{CB}	40 V	60 V	80 V	100 V	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →				Vdc
Collector Current — Continuous Peak (1)	I_C	← 25 →				Adc
		← 40 →				
Base Current — Continuous	I_B	← 5.0 →				Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 125 →				Watts
		← 1.0 →				W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150				$^\circ\text{C}$
Unclamped Inductive Load	E_{SB}	90				mJ

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$
Junction-To-Free-Air Thermal Resistance	$R_{\theta JA}$	35.7	$^\circ\text{C}/\text{W}$

(1) Pulse Test Pulse Width = 10 ms, Duty Cycle $\leq 10\%$




STYLE 1:
1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

**CASE 340-01
TO-218AC**

FIGURE 1 — POWER DERATING



TIP35, TIP35A, TIP35B, TIP35C, NPN, TIP36, TIP36A, TIP36B, TIP36C, PNP

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 30 mA, I _B = 0)	TIP35, TIP36 TIP35A, TIP36A TIP35B, TIP36B TIP35C, TIP36C	BV _{CEO}	40	—	Vdc
			60	—	
			80	—	
			100	—	
			—	—	
Collector-Emitter Cutoff Current (V _{CE} = 30 V, I _B = 0)	TIP35, TIP35A, TIP36, TIP36A	I _{CEO}	—	1.0	mA
(V _{CE} = 60 V, I _B = 0)			TIP35B, TIP35C, TIP36B, TIP36C	—	
Collector-Emitter Cutoff Current (V _{CE} = Rated V _{CEO} , V _{EB} = 0)		I _{CES}	—	0.7	mA
Emitter-Base Cutoff Current (V _{EB} = 5.0 V, I _C = 0)		I _{EBO}	—	1.0	mA
ON CHARACTERISTICS (1)					
DC Current Gain (I _C = 1.5 A, V _{CE} = 4.0 V)	TIP35, TIP35A, TIP36, TIP36A	h _{FE}	25	—	—
(I _C = 15 A, V _{CE} = 4.0 V)			TIP35B, TIP35C, TIP36B, TIP36C	15	
Collector-Emitter Saturation Voltage (I _C = 15 A, I _B = 1.5 A)	TIP35, TIP35A, TIP36, TIP36A	V _{CE(sat)}	—	1.8	Vdc
(I _C = 25 A, I _B = 5.0 A)			TIP35B, TIP35C, TIP36B, TIP36C	—	
Base-Emitter On Voltage (I _C = 15 A, V _{CE} = 4.0 V)	TIP35, TIP35A, TIP36, TIP36A	V _{BE(on)}	—	2.0	Vdc
(I _C = 25 A, V _{CE} = 4.0 V)			TIP35B, TIP35C, TIP36B, TIP36C	—	
DYNAMIC CHARACTERISTICS					
Small-Signal Current Gain (I _C = 1.0 A, V _{CE} = 10 V, f = 1.0 kHz)		h _{fe}	25	—	—
Current-Gain—Bandwidth Product (2) (I _C = 1.0 A, V _{CE} = 10 V, f = 1.0 MHz)		f _T	3.0	—	MHz

(1) Pulse Test: Pulse Width = 300 μs, Duty Cycle ≤ 2.0%
 (2) f_T = |h_{fe}| · f_{test}

FIGURE 2 — SWITCHING TIME EQUIVALENT TEST CIRCUITS





FIGURE 3 — TURN-ON TIME



FOR CURVES OF FIGURES 3 & 4, R_B & R_L ARE VARIED.
 INPUT LEVELS ARE APPROXIMATELY AS SHOWN.
 FOR NPN, REVERSE ALL POLARITIES.

FIGURE 4 — TURN-OFF TIME





FIGURE 5 — DC CURRENT GAIN




FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 6 is based on $T_C = 25^\circ\text{C}$; $T_J(\text{pk})$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \geq 25^\circ\text{C}$. Second breakdown limitations do not derate the same as thermal limitations.


FIGURE 6 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA



REVERSE BIAS


For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 7 gives RBSOA characteristics.

FIGURE 7 — MAXIMUM RATED REVERSE BIAS SAFE OPERATING AREA




1.3

FIGURE 8 — INDUCTIVE LOAD SWITCHING



TEST CIRCUIT



VOLTAGE AND CURRENT WAVEFORMS

NOTES:

- A. L1 and L2 are 10 mH, 0.11 Ω , Chicago Standard Transformer Corporation C-2688, or equivalent
- B. Input pulse width is increased until $I_{CM} = -3.0$ A
- C. For NPN, reverse all polarities



MOTOROLA

NPN PNP
TIP41 TIP42
TIP41A TIP42A
TIP41B TIP42B
TIP41C TIP42C

1.3


COMPLEMENTARY SILICON PLASTIC POWER TRANSISTORS

... designed for use in general purpose amplifier and switching applications.

- Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 1.5 \text{ Vdc (Max) @ } I_C = 6.0 \text{ Adc}$
- Collector-Emitter Sustaining Voltage –
 $V_{CEO(sus)} = 40 \text{ Vdc (Min) – TIP41, TIP42}$
 $= 60 \text{ Vdc (Min) – TIP41A, TIP42A}$
 $= 80 \text{ Vdc (Min) – TIP41B, TIP42B}$
 $= 100 \text{ Vdc (Min) – TIP41C, TIP42C}$
- High Current Gain – Bandwidth Product
 $f_T = 3.0 \text{ MHz (Min) @ } I_C = 500 \text{ mAdc}$
- Compact TO-220/AB Package
- TO-66 Leadform Also Available

**6 AMPERE POWER TRANSISTORS
 COMPLEMENTARY SILICON**

**40-60-80-100 VOLTS
 65 WATTS**




***MAXIMUM RATINGS**

Rating	Symbol	TIP41 TIP42	TIP41A TIP42A	TIP41B TIP42B	TIP41C TIP42C	Unit
Collector-Emitter Voltage	V_{CEO}	40	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	40	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	5.0				Vdc
Collector Current - Continuous Peak	I_C	6 10				A dc
Base Current	I_B	2.0				A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	65 0.52				Watts W/ $^\circ\text{C}$
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0 0.016				Watts W/ $^\circ\text{C}$
Unclamped Inductive Load Energy (1)	E	62.5				mJ
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.92	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

(1) $I_C = 2.5 \text{ A, L} = 20 \text{ mH, P. R. F.} = 10 \text{ Hz, } V_{CC} = 10 \text{ V, } R_{BE} = 100 \Omega.$



STYLE 1:
 PIN 1 BASE
 PIN 2 COLLECTOR
 PIN 3 EMITTER
 PIN 4 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.78	0.080	0.110
S	1.14	1.38	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02
 TO-220AB**




TIP41, TIP41A, TIP41B, TIP41C, NPN, TIP42, TIP42A, TIP42B, TIP42C, PNP

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 30 mAdc, I _B = 0)	TIP41, TIP42 TIP41A, TIP42A TIP41B, TIP42B TIP41C, TIP42C	V _{CEO(sus)}	40 60 80 100	— — — —	Vdc
Collector Cutoff Current (V _{CE} = 30 Vdc, V _{EB} = 0) (V _{CE} = 60 Vdc, I _B = 0)	TIP41, TIP41A, TIP42, TIP42A TIP41B, TIP41C, TIP42B, TIP42C	I _{CEO}	— —	0.7 0.7	mAdc
Collector Cutoff Current (V _{CE} = 40 Vdc, V _{EB} = 0) (V _{CE} = 60 Vdc, V _{EB} = 0) (V _{CE} = 80 Vdc, V _{EB} = 0) (V _{CE} = 100 Vdc, V _{EB} = 0)	TIP41, TIP42 TIP41A, TIP42A TIP41B, TIP42B TIP41C, TIP42C	I _{CES}	— — — —	400 400 400 400	μAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)		I _{EBO}	—	1.0	mAdc
ON CHARACTERISTICS (1)					
DC Current Gain (I _C = 0.3 Adc, V _{CE} = 4.0 Vdc) (I _C = 3.0 Adc, V _{CE} = 4.0 Vdc)		h _{FE}	30 15	— 75	—
Collector-Emitter Saturation Voltage (I _C = 6.0 Adc, I _B = 600 mAdc)		V _{CE(sat)}	—	1.5	Vdc
Base-Emitter On Voltage (I _C = 6.0 Adc, V _{CE} = 4.0 Vdc)		V _{BE(on)}	—	2.0	Vdc
DYNAMIC CHARACTERISTICS					
Current Gain – Bandwidth Product (2) (I _C = 500 mAdc, V _{CE} = 10 Vdc, f _{test} = 1 MHz)		f _T	3.0	—	MHz
Small-Signal Current Gain (I _C = 0.5 Adc, V _{CE} = 10 Vdc, f = 1 kHz)		h _{fe}	20	—	—

(1) Pulse Test: Pulsewidth ≤ 300 μs, Duty Cycle ≤ 2.0%.

(2) f_T = |h_{fe}| • f_{test}



TIP41, TIP41A, TIP41B, TIP41C, NPN, TIP42, TIP42A, TIP42B, TIP42C, PNP

1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor. average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on $T_J(pk) = 150^{\circ}C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) \leq 150^{\circ}C$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME





FIGURE 7 – CAPACITANCE



TIP41, TIP41A, TIP41B, TIP41C, NPN, TIP42, TIP42A, TIP42B, TIP42C, PNP

1.3

FIGURE 8 – DC CURRENT GAIN




FIGURE 9 – COLLECTOR SATURATION REGION




FIGURE 10 – "ON" VOLTAGES




FIGURE 11 – TEMPERATURE COEFFICIENTS




FIGURE 12 – COLLECTOR CUT-OFF REGION





FIGURE 13 – EFFECTS OF BASE-EMITTER RESISTANCE





MOTOROLA

**TIP47 TIP48
TIP49 TIP50**

1.3

HIGH VOLTAGE NPN SILICON POWER TRANSISTORS

... designed for line operated audio output amplifier, Switchmode power supply drivers and other switching applications.

- 250 V to 400 V (Min) - $V_{CE0(sus)}$
- 1 A Rated Collector Current
- Popular TO-220 Plastic Package
- TO-66 Leadform Available


MAXIMUM RATINGS

Rating	Symbol	TIP47	TIP48	TIP49	TIP50	Unit
Collector-Emitter Voltage	V_{CE0}	250	300	350	400	Vdc
Collector-Base Voltage	V_{CB}	350	400	450	500	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →				Vdc
Collector Current—Continuous Peak	I_C	← 1.0 →				A dc
		← 2.0 →				
Base Current	I_B	← 0.6 →				A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 40 →				Watts
		← 0.32 →				
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	← 2.0 →				Watts
		← 0.016 →				
Unclamped Inducting Load Energy (See Figure 8)	E	← 20 →				mJ
Operating and Storage Junction Temperature Range	T_J, T_{stg}	← -65 to +150 →				$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	3.125	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$



FIGURE 1 — POWER DERATING



1.0 AMPERE

**POWER TRANSISTORS
NPN SILICON**

**250-300-350-400 VOLTS
40 WATTS**



STYLE 1
PIN 1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02
TO-220AB**

TIP47, TIP48, TIP49, TIP50 NPN


1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit	
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (1) (I _C = 30 mA _{dc} , I _B = 0)	TIP47 TIP48 TIP49 TIP50	V _{CEO(sus)}	250 300 350 400	— — — —	V _{dc}
Collector Cutoff Current (V _{CE} = 150 V _{dc} , I _B = 0) (V _{CE} = 200 V _{dc} , I _B = 0) (V _{CE} = 250 V _{dc} , I _B = 0) (V _{CE} = 300 V _{dc} , I _B = 0)	TIP47 TIP48 TIP49 TIP50	I _{CEO}	— — — —	1.0 1.0 1.0 1.0	mA _{dc}
Collector Cutoff Current (V _{CE} = 350 V _{dc} , V _{BE} = 0) (V _{CE} = 400 V _{dc} , V _{BE} = 0) (V _{CE} = 450 V _{dc} , V _{BE} = 0) (V _{CE} = 500 V _{dc} , V _{BE} = 0)	TIP47 TIP48 TIP49 TIP50	I _{CES}	— — — —	1.0 1.0 1.0 1.0	mA _{dc}
Emitter Cutoff Current (V _{BE} = 5.0 V _{dc} , I _C = 0)		I _{EBO}	—	1.0	mA _{dc}
ON CHARACTERISTICS (1)					
DC Current Gain (I _C = 0.3 A _{dc} , V _{CE} = 10 V _{dc}) (I _C = 1.0 A _{dc} , V _{CE} = 10 V _{dc})		h _{FE}	30 10	150 —	—
Collector-Emitter Saturation Voltage (I _C = 1.0 A _{dc} , I _B = 0.2 A _{dc})		V _{CE(sat)}	—	1.0	V _{dc}
Base-Emitter On Voltage (I _C = 1.0 A _{dc} , V _{CE} = 10 V _{dc})		V _{BE(on)}	—	1.5	V _{dc}
DYNAMIC CHARACTERISTICS					
Current Gain – Bandwidth Product (I _C = 0.2 A _{dc} , V _{CE} = 10 V _{dc} , f = 2.0 MHz)		f _T	10	—	MHz
Small-Signal Current Gain (I _C = 0.2 A _{dc} , V _{CE} = 10 V _{dc} , f = 1.0 kHz)		h _{fe}	25	—	—

(1) Pulse Test: Pulsewidth ≤ 300 μs, Duty Cycle ≤ 2.0%.

FIGURE 2 – SWITCHING TIME EQUIVALENT CIRCUIT



R_B and R_C VARIED TO OBTAIN
DESIRED CURRENT LEVELS.

FIGURE 3 – TURN-ON TIME




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor. Average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate. The data of Figure 5 is based on $T_J(pk) = 150^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) \leq 150^{\circ}\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – TURN-OFF TIME






FIGURE 7 – TEMPERATURE COEFFICIENTS



TIP47, TIP48, TIP49, TIP50 NPN

1.3

FIGURE 8 – INDUCTIVE LOAD SWITCHING



Note A: Input pulse width is increased until $I_{CM} = 0.63$ A.

Voltage and Current Waveforms




FIGURE 9 – DC CURRENT GAIN





FIGURE 10 – "ON" VOLTAGES





NPN PNP
TIP100 TIP105
TIP101 TIP106
TIP102 TIP107

1.3

**PLASTIC MEDIUM-POWER
 COMPLEMENTARY SILICON TRANSISTORS**

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –
 $h_{FE} = 2500$ (Typ) @ $I_C = 4.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 30 mAdc
 $V_{CEO(sus)} = 60$ Vdc (Min) – TIP100, TIP105
 $= 80$ Vdc (Min) – TIP101, TIP106
 $= 100$ Vdc (Min) – TIP102, TIP107
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 2.0$ Vdc (Max) @ $I_C = 3.0$ Adc
 $= 2.5$ Vdc (Max) @ $I_C = 8.0$ Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB Compact Package
- TO-66 Leadform Also Available

***MAXIMUM RATINGS**

Rating	Symbol	TIP100, TIP105	TIP101, TIP106	TIP102, TIP107	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current – Continuous	I_C	8.0			Adc
Peak		15			
Base Current	I_B	1.0			Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	80	0.64		Watts W/ $^\circ\text{C}$
Unclamped Inductive Load Energy (1)	E	30			mJ
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	2.0	0.016		Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.56	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$

(1) $I_C = 1.1$ A, $L = 50$ mH, P.R.F. = 10 Hz, $V_{CC} = 20$ V, $R_{BE} = 100 \Omega$.






FIGURE 1 – POWER DERATING

**DARLINGTON
 8 AMPERE
 COMPLEMENTARY SILICON
 POWER TRANSISTORS**

**60-80-100 VOLTS
 80 WATTS**



STYLE 1
 PIN 1 BASE
 2 COLLECTOR
 3 EMITTER
 4 COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02
 TO-220AB**

TIP100, TIP101, TIP102 NPN/TIP105, TIP106, TIP107 PNP

1.3

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 30 \text{ mAdc}$, $I_B = 0$)	$V_{CE(sus)}$	60 80 100	— — —	Vdc
Collector Cutoff Current ($V_{CE} = 30 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 40 \text{ Vdc}$, $I_B = 0$) ($V_{CE} = 50 \text{ Vdc}$, $I_B = 0$)	I_{CEO}	— — —	50 50 50	μAdc
Collector Cutoff Current ($V_{CB} = 60 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$) ($V_{CB} = 100 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	— — —	50 50 50	μAdc
Emitter Cutoff Current ($V_{BE} = 5.0 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	8.0	mAdc
ON-CHARACTERISTICS (1)				
DC Current Gain ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$) ($I_C = 8.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)	h_{FE}	1000 200	20,000 —	—
Collector-Emitter Saturation Voltage ($I_C = 3.0 \text{ Adc}$, $I_B = 6.0 \text{ mAdc}$) ($I_C = 8.0 \text{ Adc}$, $I_B = 80 \text{ mAdc}$)	$V_{CE(sat)}$	— —	2.0 2.5	Vdc
Base-Emitter On Voltage ($I_C = 8.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$)	$V_{BE(on)}$	—	2.8	Vdc
DYNAMIC CHARACTERISTICS				
Small-Signal Current Gain ($I_C = 3.0 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 1.0 \text{ MHz}$)	$ h_{fe} $	4.0	—	—
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob}	— —	300 200	pF

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT




FIGURE 3 – SWITCHING TIMES




FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{j(pk)} = 150^{\circ}\text{C}$; T_c is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{j(pk)} < 150^{\circ}\text{C}$. $T_{j(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown

FIGURE 6 – SMALL-SIGNAL CURRENT GAIN











FIGURE 7 – CAPACITANCE



TIP100, TIP101, TIP102 NPN/TIP105, TIP106, TIP107 PNP

1.3





NPN PNP
TIP110 TIP115
TIP111 TIP116
TIP112 TIP117

1.3


**PLASTIC MEDIUM-POWER
 COMPLEMENTARY SILICON TRANSISTORS**

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –
 $h_{FE} = 2500$ (Typ) @ $I_C = 1.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 30 mAdc
 $V_{CE(sus)} = 60$ Vdc (Min) – TIP110, TIP115
 $= 80$ Vdc (Min) – TIP111, TIP116
 $= 100$ Vdc (Min) – TIP112, TIP117
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 2.5$ Vdc (Max) @ $I_C = 2.0$ Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB Compact Package
- TO-66 Leadform Also Available

**DARLINGTON
 2 AMPERE
 COMPLEMENTARY SILICON
 POWER TRANSISTORS**

**60-80-100 VOLTS
 50 WATTS**





***MAXIMUM RATINGS**

Rating	Symbol	TIP110, TIP115	TIP111, TIP116	TIP112, TIP117	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous Peak	I_C	← 2.0 →			Adc
		← 4.0 →			
Base Current	I_B	← 50 →			mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 50 →			Watts
		← 0.4 →			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	← 2.0 →			Watts
		← 0.016 →			
Unclamped Inductive Load Energy – Figure 13	E	← 25 →			mJ
Operating and Storage Junction,	T_J, T_{stg}	← -65 to +150 →			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	2.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$



STYLE 1:
 PIN 1: BASE
 2: COLLECTOR
 3: EMITTER
 4: COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

**CASE 221A-02
 TO-220AB**

TIP110, TIP111, TIP112, NPN, TIP115, TIP116, TIP117, PNP

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 30 mA, I _B = 0)	TIP110, TIP115 TIP111, TIP116 TIP112, TIP117	V _{CEO(sus)}	60 80 100	Vdc
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0) (V _{CE} = 50 Vdc, I _B = 0)	TIP110, TIP115 TIP111, TIP116 TIP112, TIP117	I _{CEO}	— 2.0 2.0	mA
Collector Cutoff Current (V _{CB} = 60 Vdc, I _E = 0) (V _{CB} = 80 Vdc, I _E = 0) (V _{CB} = 100 Vdc, I _E = 0)	TIP110, TIP115 TIP111, TIP116 TIP112, TIP117	I _{CBO}	— 1.0 1.0	mA
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)		I _{EBO}	— 2.0	mA
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 1.0 A, V _{CE} = 4.0 Vdc) (I _C = 2.0 A, V _{CE} = 4.0 Vdc)		h _{FE}	1000 500	—
Collector-Emitter Saturation Voltage (I _C = 2.0 A, I _B = 8.0 mA)		V _{CE(sat)}	— 2.5	Vdc
Base-Emitter On Voltage (I _C = 2.0 A, V _{CE} = 4.0 Vdc)		V _{BE(on)}	— 2.8	Vdc
DYNAMIC CHARACTERISTICS				
Small-Signal Current Gain (I _C = 0.75 A, V _{CE} = 10 Vdc, f = 1.0 MHz)		h _{fe}	25	—
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	TIP115, TIP116, TIP117 TIP110, TIP111, TIP112	C _{ob}	— 200 100	pF

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT






FIGURE 3 – SWITCHING TIMES



TIP110, TIP111, TIP112, NPN, TIP115, TIP116, TIP117, PNP

1.3

FIGURE 4 – THERMAL RESPONSE



ACTIVE-REGION SAFE-OPERATING AREA

FIGURE 5 – TIP115, 116, 117






FIGURE 6 – TIP110, 111, 112



There are two limitations on the power handling ability of a transistor. average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 5 and 6 is based on $T_{J(pk)} = 150^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^{\circ}\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 7 – CAPACITANCE



NPN PNP
TIP120 TIP125
TIP121 TIP126
TIP122 TIP127



1.3


**PLASTIC MEDIUM-POWER
 COMPLEMENTARY SILICON TRANSISTORS**

... designed for general-purpose amplifier and low-speed switching applications.

- High DC Current Gain –
 $h_{FE} = 2500$ (Typ) @ $I_C = 4.0$ Adc
- Collector-Emitter Sustaining Voltage – @ 100 mAdc
 $V_{CEO(sus)} = 60$ Vdc (Min) – TIP120, TIP125
 $= 80$ Vdc (Min) – TIP121, TIP126
 $= 100$ Vdc (Min) – TIP122, TIP127
- Low Collector-Emitter Saturation Voltage –
 $V_{CE(sat)} = 2.0$ Vdc (Max) @ $I_C = 3.0$ Adc
 $= 4.0$ Vdc (Max) @ $I_C = 5.0$ Adc
- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- TO-220AB Compact Package
- TO-66 Leadform Also Available


**DARLINGTON
 8 AMPERE
 COMPLEMENTARY SILICON
 POWER TRANSISTORS**

**60-80-100 VOLTS
 65 WATTS**



***MAXIMUM RATINGS**


Rating	Symbol	TIP120, TIP125	TIP121, TIP126	TIP122, TIP127	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	← 5.0 →			Vdc
Collector Current – Continuous Peak	I_C	← 5.0 →			Adc
		← 8.0 →			
Base Current	I_B	← 120 →			mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	← 65 →			Watts
		← 0.52 →			
Total Power Dissipation @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	← 2.0 →			Watts
		← 0.016 →			
Unclamped Inductive Load Energy (1)	E	← 50 →			mJ
Operating and Storage Junction, Temperature Range	T_J, T_{stg}	← -65 to $+150$ →			$^\circ\text{C}$



THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.92	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C}/\text{W}$

(1) $I_C = 1$ A, $L = 100$ mH, P.R.F. = 10 Hz, $V_{CC} = 20$ V, $R_{BE} = 100 \Omega$.



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.60	15.75	0.575	0.620
B	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
H	2.79	3.93	0.110	0.155
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.14	1.39	0.045	0.055
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1.14	1.39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.00	1.27	0.000	0.050
V	1.14	-	0.045	-
Z	-	2.03	-	0.080

CASE 221A-02
 TO-220AB

TIP120, TIP121, TIP122, NPN, TIP125, TIP126, TIP127, PNP

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) (I _C = 100 mA _{dc} , I _B = 0)	V _{CEO(sus)}	60 80 100	— — —	V _{dc}
Collector Cutoff Current (V _{CE} = 30 V _{dc} , I _B = 0) (V _{CE} = 40 V _{dc} , I _B = 0) (V _{CE} = 50 V _{dc} , I _B = 0)	I _{CBO}	— — —	0.5 0.5 0.5	mA _{dc}
Collector Cutoff Current (V _{CB} = 60 V _{dc} , I _E = 0) (V _{CB} = 80 V _{dc} , I _E = 0) (V _{CB} = 100 V _{dc} , I _E = 0)	I _{CBO}	— — —	0.2 0.2 0.2	mA _{dc}
Emitter Cutoff Current (V _{BE} = 5.0 V _{dc} , I _C = 0)	I _{EBO}	—	2.0	mA _{dc}
ON CHARACTERISTICS (1)				
DC Current Gain (I _C = 0.5 A _{dc} , V _{CE} = 3.0 V _{dc}) (I _C = 3.0 A _{dc} , V _{CE} = 3.0 V _{dc})	h _{FE}	1000 1000	— —	—
Collector-Emitter Saturation Voltage (I _C = 3.0 A _{dc} , I _B = 12 mA _{dc}) (I _C = 5.0 A _{dc} , I _B = 20 mA _{dc})	V _{CE(sat)}	— —	2.0 4.0	V _{dc}
Base-Emitter On Voltage (I _C = 3.0 A _{dc} , V _{CE} = 3.0 V _{dc})	V _{BE(on)}	—	2.5	V _{dc}
DYNAMIC CHARACTERISTICS				
Small-Signal Current Gain (I _C = 3.0 A _{dc} , V _{CE} = 4.0 V _{dc} , f = 1.0 MHz)	h _{fe}	4.0	—	—
Output Capacitance (V _{CB} = 10 V _{dc} , I _E = 0, f = 0.1 MHz)	C _{ob}	— —	300 200	pF

(1) Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2%.

FIGURE 2 – SWITCHING TIMES TEST CIRCUIT





FIGURE 3 – SWITCHING TIMES



TIP120, TIP121, TIP122, NPN, TIP125, TIP126, TIP127, PNP

1.3

FIGURE 4 – THERMAL RESPONSE





FIGURE 5 – ACTIVE-REGION SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^\circ\text{C}$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 – SMALL-SIGNAL CURRENT GAIN






FIGURE 7 – CAPACITANCE



TIP120, TIP121, TIP122, NPN, TIP125, TIP126, TIP127, PNP

1.3

NPN
TIP120, TIP121, TIP122



PNP
TIP125, TIP126, TIP127




FIGURE 9 - COLLECTOR SATURATION REGION







FIGURE 10 - "ON" VOLTAGES



NPN
TIP140
TIP141
TIP142

PNP
TIP145
TIP146
TIP147



MOTOROLA

1.3

DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS


... designed for general-purpose amplifier and low frequency switching applications.

- High DC Current Gain — Min $h_{FE} = 1000$ @ $I_C = 5$ A, $V_{CE} = 4$ V
- Collector-Emitter Sustaining Voltage — @ 30 mA
 $V_{CE(sus)} = 60$ Vdc (Min) — TIP140, TIP145
 80 Vdc (Min) — TIP141, TIP146
 100 Vdc (Min) — TIP142, TIP147

- Monolithic Construction with Built-In Base-Emitter Shunt Resistor

10 AMPERE DARLINGTON COMPLEMENTARY SILICON POWER TRANSISTORS

60-100 VOLTS
125 WATTS




MAXIMUM RATINGS

Rating	Symbol	TIP140 TIP145	TIP141 TIP146	TIP142 TIP147	Unit
Collector-Emitter Voltage	V_{CEO}	60	80	100	Vdc
Collector-Base Voltage	V_{CB}	60	80	100	Vdc
Emitter-Base Voltage	V_{EB}	5.0			Vdc
Collector Current — Continuous	I_C	10			Adc
Peak (1)		15			
Base Current — Continuous	I_B	0.5			Adc
Total Device Dissipation @ $T_C = 25^\circ\text{C}$	P_D	125			Watts
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150			$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	$^\circ\text{C}/\text{W}$
Thermal Resistance, Case to Ambient	$R_{\theta JA}$	35.7	$^\circ\text{C}/\text{W}$

(1) 5 ms, $\leq 10\%$ Duty Cycle




STYLE 1:


1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DARLINGTON SCHEMATICS

NPN
TIP140
TIP141
TIP142



PNP
TIP145
TIP146
TIP147



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	3.94	4.19	0.155	0.165

CASE 340-01
TO-218AC

TIP140, TIP141, TIP142 NPN, TIP145, TIP146, TIP147 PNP

1.3

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit	
OFF CHARACTERISTICS						
Collector-Emitter Sustaining Voltage (1) (I _C = 30 mA, I _B = 0)	TIP140, TIP145 TIP141, TIP146 TIP142, TIP147	V _{CEO(sus)}	60 80 100	— — —	— — —	Vdc
Collector Cutoff Current (V _{CE} = 30 Vdc, I _B = 0) (V _{CE} = 40 Vdc, I _B = 0) (V _{CE} = 50 Vdc, I _B = 0)	TIP140, TIP145 TIP141, TIP146 TIP142, TIP147	I _{CEO}	— — —	— — —	2.0 2.0 2.0	mA
Collector Cutoff Current (V _{CB} = 60 V, I _E = 0) (V _{CB} = 80 V, I _E = 0) (V _{CB} = 100 V, I _E = 0)	TIP140, TIP145 TIP141, TIP146 TIP142, TIP147	I _{CBO}	— — —	— — —	1.0 1.0 1.0	mA
Emitter Cutoff Current V _{BE} = 5.0 V		I _{EBO}	—	—	2.0	mA

ON CHARACTERISTICS (1)


DC Current Gain (I _C = 5.0 A, V _{CE} = 4.0 V) (I _C = 10 A, V _{CE} = 4.0 V)	h _{FE}	1000 500	— —	— —	—
Collector-Emitter Saturation Voltage (I _C = 5.0 A, I _B = 10 mA) (I _C = 10 A, I _B = 40 mA)	V _{CE(sat)}	— —	— —	2.0 3.0	Vdc
Base-Emitter Saturation Voltage (I _C = 10 A, I _B = 40 mA)	V _{BE(sat)}	—	—	3.5	Vdc
Base-Emitter On Voltage (I _C = 10 A, V _{CE} = 4.0 Vdc)	V _{BE(on)}	—	—	3.0	Vdc

SWITCHING CHARACTERISTICS

Resistive Load (See Figure 1)						
Delay Time	V _{CC} = 30 V, I _C = 5.0 A, I _B = 20 mA, Duty Cycle ≤ 2.0%, I _{B1} = I _{B2} , R _C & R _B Varied, T _J = 25°C	t _d	—	0.15	—	μs
Rise Time		t _r	—	0.55	—	μs
Storage Time		t _s	—	2.5	—	μs
Fall Time		t _f	—	2.5	—	μs


(1) Pulse Test Pulse Width = 300 μs, Duty Cycle ≤ 2.0%

FIGURE 1 — SWITCHING TIMES TEST CIRCUIT



For NPN test circuit reverse diode and voltage polarities.

FIGURE 2 — SWITCHING TIMES



TYPICAL CHARACTERISTICS

NPN
TIP140, TIP141, TIP142

PNP
TIP145, TIP146, TIP147

FIGURE 3 — DC CURRENT GAIN versus COLLECTOR CURRENT





FIGURE 4 — COLLECTOR-EMITTER SATURATION VOLTAGE







FIGURE 5 — BASE-EMITTER VOLTAGE



ACTIVE-REGION SAFE OPERATING AREA

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the

curves indicate.

The data of Figure 6 is based on $T_{J(pk)} = 150^\circ\text{C}$; T_C is variable depending on conditions. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

FIGURE 6 — ACTIVE-REGION SAFE OPERATING AREA




FIGURE 7 — UNCLAMPED INDUCTIVE LOAD






FIGURE 8 — INDUCTIVE LOAD



NOTE 1: Input pulse width is increased until $I_{CM} = 1.42$ A.
NOTE 2: For NPN test circuit reverse polarities



VOLTAGE AND CURRENT WAVEFORMS

FIGURE 9 — MAGNITUDE OF COMMON EMITTER SMALL-SIGNAL SHORT-CIRCUIT FORWARD CURRENT TRANSFER RATIO





FIGURE 10 — FREE-AIR TEMPERATURE POWER DERATING



NPN TIP3055 PNP TIP2955



1.3


COMPLEMENTARY SILICON POWER TRANSISTORS

... designed for general-purpose switching and amplifier applications.

- DC Current Gain — $h_{FE} = 20-70 @ I_C = 4.0 \text{ Adc}$
- Collector-Emitter Saturation Voltage — $V_{CE(sat)} = 1.1 \text{ Vdc (Max)}$ @ $I_C = 4.0 \text{ Adc}$
- Excellent Safe Operating Area

15 AMPERE
POWER TRANSISTORS
COMPLEMENTARY SILICON

60 VOLTS
90 WATTS




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V_{CEO}	60	Vdc
Collector-Emitter Voltage	V_{CER}	70	Vdc
Collector-Base Voltage	V_{CB}	100	Vdc
Emitter-Base Voltage	V_{EB}	7.0	Vdc
Collector Current — Continuous	I_C	15	A dc
Base Current	I_B	7.0	A dc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	90 0.72	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.39	$^\circ\text{C/W}$
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	35.7	$^\circ\text{C/W}$




- STYLE 1
1. BASE
2. COLLECTOR
3. EMITTER
4. COLLECTOR

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
B	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
E	1.02	1.65	0.040	0.065
D	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	4.04	4.22	0.159	0.166

CASE 340-01
(TO-218AC)

FIGURE 1 — DC CURRENT GAIN




ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Sustaining Voltage (1) ($I_C = 30\text{ mAdc}$, $I_B = 0$)	$V_{CEO(sus)}$	60	—	Vdc
Collector Cutoff Current ($V_{CE} = 70\text{ Vdc}$, $R_{BE} = 100\text{ Ohms}$)	I_{CER}	—	1.0	mAdc
Collector Cutoff Current ($V_{CE} = 30\text{ Vdc}$, $I_B = 0$)	I_{CEO}	—	0.7	mAdc
Collector Cutoff Current ($V_{CE} = 100\text{ Vdc}$, $V_{BE(off)} = 1.5\text{ Vdc}$)	I_{CEV}	—	5.0	mAdc
Emitter Cutoff Current ($V_{BE} = 7.0\text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	5.0	mAdc
ON CHARACTERISTICS (1)				
DC Current Gain ($I_C = 4.0\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$) ($I_C = 10\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$)	h_{FE}	20 5.0	70 —	—
Collector-Emitter Saturation Voltage ($I_C = 4.0\text{ Adc}$, $I_B = 400\text{ mAdc}$) ($I_C = 10\text{ Adc}$, $I_B = 3.3\text{ Adc}$)	$V_{CE(sat)}$	— —	1.1 3.0	Vdc
Base-Emitter On Voltage ($I_C = 4.0\text{ Adc}$, $V_{CE} = 4.0\text{ Vdc}$)	$V_{BE(on)}$	—	1.8	Vdc
SECOND BREAKDOWN				
Second Breakdown Collector Current with Base Forward Biased ($V_{CE} = 30\text{ Vdc}$, $t = 1.0\text{ s}$; Nonrepetitive)	$I_{S/b}$	3.0	—	Adc
DYNAMIC CHARACTERISTICS				
Current Gain—Bandwidth Product ($I_C = 0.5\text{ Adc}$, $V_{CE} = 10\text{ Vdc}$, $f = 1.0\text{ MHz}$)	f_T	2.5	—	MHz
Small-Signal Current Gain ($V_{CE} = 4.0\text{ Vdc}$, $I_C = 1.0\text{ Adc}$, $f = 1.0\text{ kHz}$)	h_{fe}	15	—	kHz

(1) Pulse Test: Pulse Width = 300 μs , Duty Cycle $\leq 2.0\%$.

Note: For additional design curves, refer to electrical characteristics curves of 2N3055

FIGURE 2 — MAXIMUM RATED FORWARD BIAS SAFE OPERATING AREA



There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C - V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on $T_C = 25^\circ\text{C}$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated for temperature.

1.3



MOTOROLA *Semiconductor Products Inc.*

BOX 20912 • PHOENIX, ARIZONA 85036 • A SUBSIDIARY OF MOTOROLA INC