User's Manual



VR5432™

64-Bit MIPS[®] RISC Microprocessor

Volume 2

μ**PD30541GD**

Document No.U15397EU5V0UMJ1 Date Published: May 2001 CP (K)

© **NEC Electronics Inc.** 2000 Printed in U.S.A.



VR5432 Microprocessor User's Manual Document Number U15397EU5V0UMJ1

Revision History

February 1999: First release August 1999: Version 2, Preliminary December 1999: Version 3, Preliminary update February 2000: Version 4, Document release May 2000: Version 5, Document corrections

NEC, the NEC logo, VR Series, VR3000, VR4000, VR4300, VR5000, VR5432 and VR10000 are registered trademarks of NEC Corporation. All other product, brand, or trade names used in this publication are the trademarks or registered trademarks of their respective trademark owners.

In North America: No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. (NECEL). The information in this document is subject to change without notice. All devices sold by NECEL are covered by the provisions appearing in NECEL's Terms and Conditions of Sales only, including the limitation of liability, warranty, and patent provisions. NECEL makes no warranty, express, statutory, implied or by description, regarding information set forth herein or regarding the freedom of the described devices from patent infringement. NECEL assumes no responsibility for any errors that may appear in this document. NECEL makes no commitments to update or to keep current information contained in this document. The devices listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. "Standard" quality grade devices are recommended for computers, office equipment, communication equipment, test and measurement equipment, traffic control systems, anti-disaster and anti-crime systems, it is recommended that the customer contact the responsible NECEL salesperson to determine the reliability requirements for any such application and any cost adder. NECEL does not recommend or approve use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If customers wish to use NECEL devices in applications not intended by NECEL, customers must contact the responsible NECEL salespeople to determine NECEL's willingness to support a given application.

Contents

Volume 1

Preface	XV
Chapter	1 Introduction
1.1	Device Features 2
1.2	Internal Architecture
1.2.1	Configuration
1.2.2	CPU Registers 6
1.2.3	CPU Instruction Set Overview
1.2.4	Data Formats and Addressing10
1.2.5	System Control Coprocessor (CP0)
1.2.6	Floating-Point Unit (FPU)
1.2.7	Internal Cache 16
1.3	Memory Management Unit (MMU)
1.3.1	Translation Lookaside Buffer (TLB)17
1.3.2	Operating Modes 17
1.4	Instruction Pipeline
Chapter	2 Signal Descriptions
2.1	System Interface Signals
2.2	Power Inputs
2.3	Clock Interface Signals
2.4	JTAG and Test Interface Signals
2.5	Interrupt Interface Signals
2.6	Initialization Interface Signals
2.7	Pin Orientation

Chapter	3 Pipeline	
3.1	Pipeline Stages	
3.2	Branch Delay	
3.3	Load Delay	
3.4	Interlock and Exception Handling	
3.4.1	Exception Conditions	
3.4.2	Interrupt Latency	
3.4.3	Stall Conditions	
3.5	Transaction Buffer	
Chapter	4 Memory Management Unit	
4.1	Translation Lookaside Buffer	
4.1.1	Hits and Misses	
4.2	Processor Modes	
4.2.1	Processor Operating Modes	
4.2.2	Instruction Set Mode	
4.2.3	Addressing Modes	
4.3	Addresses and Address Spaces	
4.3.1	Virtual Addresses	
4.3.2	Physical Addresses	
4.3.3	Virtual-to-Physical Address Translation	
4.3.4	32-Bit Mode Virtual Address Translation	
4.3.5	64-Bit Mode Virtual Address Translation	
4.3.6	User Address Space	
4.3.7	Supervisor Space	
4.3.8	Kernel Space	
4.4	System Control Coprocessor	
4.4.1	TLB Entry Format	
4.4.2	Instruction and Data Micro-TLBs	
4.5	CP0 Registers	
4.5.1	Index Register (0)	
4.5.2	Random Register (1)	
4.5.3	EntryLo0 (2) and EntryLo1 (3) Registers	72
4.5.4	PageMask Register (5)	
4.5.5	Wired Register (6)	

	4.5.6	EntryHi Register (10)	75
	4.5.7	Processor Revision Identifier (PRId) Register (15)	76
	4.5.8	Config Register (16)	
	4.5.9	Load Linked Address (LLAddr) Register (17)	
	4.5.10	Cache Tag Registers [TagLo (28) and TagHi (29)]	
	4.6	Virtual-to-Physical Address Translation Process	
	4.7	TLB Exceptions	83
	4.8	TLB Instructions	
Ch	apter	5 Cache Organization and Operation	
	5.1	Memory Organization	86
	5.2	Primary Cache Organization	
	5.2.1	Cache Line Lengths	
	5.2.2	Cache Sizes	
	5.2.3	Instruction Cache Organization	88
	5.2.4	Data Cache Organization	89
Ch	apter	6 CPU Exceptions	
	6.1	Exception Processing Overview	
	6.2	Exception Processing Registers	
	6 .2.1	Context Register (4)	
	6.2.2	Bad Virtual Address Register (BadVAddr) (8)	
	6.2.3	Count Register (9)	
	6.2.4	Compare Register (11)	
	6.2.5	Status Register (12)	
	6.2.6	Cause Register (13)	
	6.2.7	Exception Program Counter (EPC) Register (14)	
	6.2.8	XContext Register (20)	
	6.2.9	WatchLo and WatchHi Registers (18 and 19)	
	6.2.10	Performance Counter Registers (25)	
	6.2.11	Parity Error (PErr) Register (26)	
	6.2.12	Cache Error (CacheErr) Register (27)	
	6.2.13	Error Exception Program Counter (ErrorEPC) Register (30)	
	6.3	Processor Exceptions	112
	6.3.1	Exception Types	

	6.3.2	Exception Vector Locations	. 115
	6.4	Exception Vector Offsets	115
	6.4.1	TLB Refill Vector Selection	116
	6.4.2	Priority of Exceptions	118
	6.4.3	Reset Exception	119
	6.4.4	Soft Reset Exception	121
	6.4.5	Nonmaskable Interrupt (NMI) Exception	122
	6.4.6	Address Error Exception	123
	6.4.7	TLB Exceptions	124
	6.4.8	Cache Error Exception	127
	6.4.9	Bus Error Exception	128
	6.4.10	Integer Overflow Exception	129
	6.4.11	Trap Exception	129
	6.4.12	System Call Exception	130
	6.4.13	Breakpoint Exception	131
	6.4.14	Reserved Instruction Exception	132
	6.4.15	Coprocessor Unusable Exception	133
	6.4.16	Floating-Point Exception	134
	6.4.17	Watch Exception	134
	6.4.18	Interrupt Exception	135
	6.5	Exception Handling and Servicing Flowcharts	136
	6.6	Interrupts	143
	6.6.1	Hardware Interrupts	143
	6.6.2	Nonmaskable Interrupt (NMI)	143
	6.6.3	Asserting Interrupts	143
Ch	apter	7 Floating-Point Unit	149
	7.1	Overview	.149
	7.2	FPU Features	150
	7.3	FPU Programming Model	150
	7.4	Floating-Point General-Purpose Registers	
	7.5	Floating-Point Registers	. 153
	7.6	Floating-Point Control Registers	. 153
	7.6.1	Implementation and Revision Register (FCR0)	. 154
	7.6.2	Control/Status Register (FCR31)	155

7.7	Floating-Point Formats	
7.8	Binary Fixed-Point Format	
7.9	Floating-Point Instruction Set Overview	
7.9.1	Floating-Point Load, Store, and Move Instructions	
7.9.2	Floating-Point Conversion Instructions	
7.9.3	Floating-Point Computational Instructions	
7.10	FPU Instruction Pipeline Overview	
7.10.1	Instruction Execution	
7.10.2	Instruction Execution Cycle Time	
7.10.3	Instruction Issuing Constraints with Multicycle Instructions	171
Chapter	8 Floating-Point Exceptions	
8.1	Exception Types	
8.2	Exception Trap Processing	
8.3	Flags	
8.4	FPU Exceptions	
8.4.1	Inexact Operation Exception (I)	
8.4.2	Invalid Operation Exception (V)	
8.4.3	Division by Zero Exception (Z)	
8.4.4	Overflow Exception (O)	
8.4.5	Underflow Exception (U)	
8.4.6	Unimplemented Operation Instruction Exception (E)	
8.5	Saving and Restoring State	
8.6	Trap Handlers for IEEE Standard 754 Exceptions	
Chapter	9 Bus Interface	
9.1	Interface Buses In Native Mode	
9.2	Interface Buses in R43K Mode	
Chapter	10 System Interface Transactions (Native Mode)	191
10.1	Terminology	
10.2	Processor Requests	
10.2.1	Rules for Processor Requests	
10.2.2	Processor Read Request	
10.2.3	Processor Write Request	

10.3	External Requests	198
10.3.1	External Read Request	
10.3.2		
10.3.3	Read Response	200
10.4	Handling Requests	201
10.4.1	Load Miss	201
10.4.2	Store Miss	
10.4.3	Store Hit	
10.4.4	Uncached Loads or Stores	
10.4.5	Uncached Accelerated Stores	
10.4.6	Uncached Instruction Fetch	
10.4.7	Fetch Miss	
Chapter	11 System Interface Protocols (Native Mode)	
11.1	Address and Data Cycles	
11.2	Issue Cycles	206
11.3	Handshake Signals	
11.4	System Interface Operation	
11.4.1	Master and Slave States	
11.4.2	External Arbitration	
11.4.3	Uncompelled Change to Slave State	
11.5	Processor Request Protocols	
11.5.1	Processor Read Request Protocol	
11.5.2	Processor Write Request Protocol	
11.5.3	Processor Request Flow Control	
11.5.4	Processor Request Timing Modes	
11.6	External Request Protocols	
11.6.1	External Arbitration Protocol	
11.6.2	External Read Request Protocol	
11.6.3	External Null Request Protocol	
11.6.4	External Write Request Protocol	
11.6.5	Read Response Protocol	
11.7	SysADC (3:0) Protocol	
11.8	Data Rate Control	236
11.9	Data Transfer Patterns	

	11.10	Word Transfer Ordering	. 239
	11.11	Independent Transmissions on the SysAD Bus	. 242
	11.12	System Interface Cycle Time	. 243
	11.13	System Interface Commands/Data Identifiers	. 243
	11.13.1	Command and Data Identifier Syntax	. 244
	11.13.2	System Interface Command Syntax	. 244
	11.13.3	Read Requests	. 245
	11.13.4	System Interface Data Identifier Syntax	. 248
	11.14	System Interface Addresses	. 250
	11.14.1	Addressing Conventions	. 250
	11.14.2	Subblock Ordering	. 250
	11.14.3	Processor Internal Address Map	. 251
Cha	apter 1	12 System Interface Transactions (R43K Mode)	.253
	12.1	Processor Requests	. 254
	12.1.1	Rules for Processor Requests	
	12.1.2	Processor Read Request	. 256
	12.1.3	Processor Write Request	. 257
	12.2	External Requests	. 257
	12.2.1	External Write Request	. 259
	12.2.2	Read Response	. 259
	12.3	Handling Requests	. 260
	12.3.1	Fetch Miss	. 260
	12.3.2	Load Miss	. 261
	12.3.3	Store Miss	. 262
	12.3.4	Store Hit	. 262
	12.3.5	Uncached Loads or Stores	. 263
	12.3.6	Uncached Accelerated Stores	
	12.3.7	Uncached Instruction Fetch	. 264

Chapter	13 System Interface Protocols (R43K Mode)	
13.1	Address and Data Cycles	
13.2	Issue Cycles	
13.3	Handshake Signals	
13.4	System Interface Operation	
13.4.1	Master and Slave States	
13.4.2	External Arbitration	
13.4.3	Uncompelled Change to Slave State	
13.5	Processor Request Protocols	
13.5.1	Processor Read Request Protocol	
13.5.2	Processor Write Request Protocol	
13.5.3	Processor Request Flow Control	
13.5.4	Successive Processing of Requests	
13.6	External Request Protocols	
13.6.1	External Arbitration Protocol	
13.6.2	External Write Request Protocol	
13.6.3	External Read Response Protocol	
13.7	Discarding and Re-Executing Commands	
13.7.1	Re-Execution of Processor Commands	
13.7.2	Discarding and Re-Executing a Write Command	
13.7.3	Discarding and Re-Executing a Read Command	
13.7.4	Executing and Discarding a Command	
13.8	SysADC (3:0) Protocol	295
13.9	Data Flow Control	295
13.9.1	Read Response	295
13.9.2	Write Request	295
13.9.3	Independent Transfer on the SysAD (31:0) Bus	
13.9.4	System Endianness	296
13.10	System Interface Cycle Time	
13.10.	1 Release Latency Time	297
13.11	System Interface Commands and Data Identifiers	
13.12	Command and Data Identifier Syntax	
13.12.	1 System Interface Command Syntax	
13.12.	2 Read Requests	
13.12.	3 Write Requests	302

	13.12.4	4 System Interface Data Identifier Syntax	304
	13.12.5	5 Data Identifier Bit Definitions	. 304
	13.13	System Interface Addresses	. 305
	13.13.1	Addressing Conventions	. 306
	13.13.2	2 Sublock Order Data Retrieval	. 306
Cha	apter	14 Initialization Interface	307
	14.1	Processor Reset Signals	. 307
	14.1.1	Power-On Reset	. 308
	14.1.2	Cold Reset	. 309
	14.1.3	Warm Reset	. 310
	14.1.4	Processor Reset State	. 311
	14.2	Processor Initialization Signals	. 311
Cha	apter	15 Clock Interface	313
	15.1	Basic System Clocks	. 313
	15.1.1	SysClock/MasterClock	. 313
	15.1.2	PClock	313
	15.2	Alignment to SysClock	. 314
	15.3	Phase-Locked Loop (PLL)	. 314
	15.4	Bypass PLL Mode	
	-		

Volume 2

Chapter	16 Instruction Set Overview	
16.1	Instruction Set Architecture	
16.2	Instruction Formats	
16.3	Load and Store Instructions	
16.3.1	Delayed Load Instructions	323
16.3.2	Defining Access Types	323
16.4	Computational Instructions	
16.4.1	64-Bit Operations	327
16.5	Jump and Branch Instructions	
16.5.1	Jump Instructions	328

	16.5.2	Branch Instructions	328
	16.6	Special Instructions	329
	16.7	Coprocessor Instructions	329
	16.7.1	Coprocessor Load and Store	330
	16.7.2	Coprocessor Operations	330
	16.8	Implementation-Specific Instructions	331
	16.8.1	Overview	331
	16.8.2	Implementation-Specific Instruction Descriptions	. 333
	16.9	Integer Rotate Instructions	337
	16.10	Integer Multiply-Accumulate Instructions	. 338
	16.11	Multimedia Extensions	339
	16.12	Debugging Instructions	340
	16.12.1	Instruction Notation Conventions	340
Ch	apter	17 CPU Instruction Set	345
	17.1	Introduction	345
	17.2	Functional Instruction Groups	345
	17.2.1	Load and Store Instructions	346
	17.2.2	Computational Instructions	348
	17.2.3	Jump and Branch Instructions	353
	17.2.4	Miscellaneous Instructions	354
	17.3	System Control Coprocessor (CP0) Instructions	355
	17.4	CPU Instructions	356
	17.5	CPU Instruction Opcode Bit Encoding	565
Ch	apter	18 Floating-Point Unit Instruction Set	. 569
	18.1	Instruction Formats	569
	18.1.1	Floating-Point Loads, Stores, and Transfers	572
	18.1.2	Floating-Point Operations	572
	18.2	Floating-Point Computational Instructions	575
	18.3	FPU Instructions	578
	18.4	FPU Instruction Opcode Bit Encoding	674

Chapter	19 Multimedia Instruction Set	677
19.1	Multimedia Extensions	677
19.2	Multimedia Instruction Format	681
19.3	Multimedia Instructions	682
19.4	Multimedia Instruction Opcode Bit Encoding	735
Chapter	20 Debug and Test Features	737
20.1	Overview	738
20.2	Definition of Terms	739
20.3	Debug Mode	742
20.4	Internal Access	743
20.4.1	Debug Instructions	744
20.4.2	Debug Registers	745
20.5	External Access	759
20.5.1	JTAG Port Signals	760
20.5.2	JTAG-Accessible Registers	766
20.5.3	N-Wire Monitor Data Download Example	
20.5.4	N-Trace Packets	780
Appendi	x A Subblock Data Retrieval Order	787
Appendi	x B Comparing the Vr4300, Vr5000 and Vr5432 Processors	791
Appendi	x C PLL Analog Power Filtering	795
Appendi	x D Instruction Hazards	797
Index		

Preface

	The VR5432 [™] microprocessor is an NEC VR Series [™] RIS (reduced instruction set computer) microprocessor that imp the high-performance 64-bit MIPS [®] IV architecture. This n describes the architecture and hardware functions of the VR microprocessor.							
Legend	Data significance: Active-high signal name: Active-low signal name: Numeric representation:	Higher on left an XXX XXX* binary XXXX decimal XXX hexadecimal 0	X					
	Prefixes representing an ex							
	capacity):							
		K (kilo) M (mega)	$2^{10} = 1024$					
		M (mega)	$2^{20} = 1024^2$					
		G (giga)	$2^{30} = 1024^3$ $2^{40} = 1024^4$					
		T (tera)	$2^{10} = 1024^{10}$					
Manual Overview	containing processor archi	The manual is divided into two volumes. Volume 1 is the user mar ontaining processor architectural and functional information an instructions. Volume 2 contains the instruction set information a ppendixes.						
	Volume 1 (U13751E)							
	 Chapter 1: Introduction provides an overview of the device features, CPU, Floating-Point Unit (FPU), and pipeline. Chapter 2: Signal Descriptions discusses the pin configurat functions of the VR5432 processor signals. 							
	Chapter 3: Pipeline description stages, delays, and interloc							

Chapter 4: Memory Management Unit discusses the processor's virtual and physical address spaces, the virtual-to-physical address translation, the translation lookaside buffer (TLB) process, and the system control coprocessor registers that provide the software interface to the TLB.

Chapter 5: Cache Organization and Operation describes the cache memory's place in the VR5432 memory configuration and individual cache organization.

Chapter 6: CPU Exceptions describes the processor's exception types, registers, vector offsets, processing handling, and interrupts.

Chapter 7: Floating-Point Unit describes the FPU coprocessor, including the programming model, instruction set and formats, and the pipeline.

Chapter 8: Floating-Point Exceptions discusses FPU exception types, exception trap processing, exception flags, saving and restoring states when handling an exception, and trap handlers for IEEE Standard 754 exceptions.

Chapter 9: Bus Interface describes how the processor accesses the external resources needed to satisfy cache misses and uncached operations, while permitting an external agent access to some of the processor's internal resources.

Chapter 10: System Interface Transactions (Native Mode) describes processor and external requests in the native system interface protocol of the VR5432 processor.

Chapter 11: System Interface Protocols (Native Mode) contains a cycle-by-cycle description of the system interface protocols for each type of processor and external request in the native protocol of the VR5432 processor.

Chapter 12: System Interface Transactions (R43K Mode) This section describes processor and external requests as they occur in R43K (VR4300 compatibility) mode.

Chapter 13: System Interface Protocols (R43K Mode) contains a cycle-by-cycle description of the system interface protocols for each type of processor and external request in R43K mode.

Chapter 14: Initialization Interface describes the processor reset and initialization signals.

Chapter 15: Clock Interface describes the basic system clocks, SysClock and PClock, and Phase-Locked Loop (PLL) and Bypass PLL modes.

Volume 2 (U15397E)

Chapter 16: Instruction Set Overview discusses the general attributes of the CPU, FPU, multimedia, and debugging instructions of the MIPS IV instruction set architecture (ISA) utilized by the VR5432 processor.

Chapter 17: CPU Instruction Set describes the details of the CPU instructions.

Chapter 18: Floating-Point Unit Instruction Set describes the details of the FPU instructions.

Chapter 19: Multimedia Instruction Set describes the details of the multimedia instructions.

Chapter 20: Debug and Test Features describes the VR5432 processor's debug and test functions, Debug mode, and debug instructions.

Appendix A: Sublock Order describes how a block of data elements (bytes, halfwords, words, or doublewords) can be retrieved from storage in sequential or nonsequential (sub-block) order.

Appendix B: Comparing the VR4300, VR5000, and VR5432 Processors delineates each processor's attributes.

Appendix C: PLL Analog Power Filtering illustrates the phaselocked loop circuit configuration.

Appendix D: Instruction Hazards identifies the VR5432 instruction hazards that occur with certain instruction and event combinations (such as pipeline delays, cache misses, interrupts, and exceptions).

Related Documents

See also the following documents. The related documents indicated here may include preliminary versions. However, preliminary versions are not marked as such.

Product	Data Sheet	User's Manual					
Troduct	Data Sheet	Hardware Architecture	Instruction Set				
Vr5432	U13504E	U13751E	U15397E				
Vr5000	U12031E	U11761E	U12754E				
Vr10000	U12703E	U10278E	U12754E				

Instruction Set Overview

16

This chapter provides an overview of the instruction set architecture (ISA) utilized by the VR5432 processor. For detailed information on each instruction type, refer to the following chapters.

- Chapter 17, CPU Instruction Set, on page 3
- Chapter 18, Floating-Point Unit Instruction Set, on page 569
- Chapter 19, Multimedia Instruction Set, on page 677
- Chapter 20, Debug and Test Features, on page 737

16.1 **Instruction Set Architecture**

The VR5432 processor executes the MIPS IV instruction set (a superset of the MIPS III instruction set) plus instructions added by NEC specifically for VR5432 implementation. As Figure 16-1 illustrates, each new architecture level (or version) includes the former levels. Therefore, a processor implementing MIPS IV can also run MIPS I, MIPS II, or MIPS I II binary programs without change.




Figure 16-1 MIPS Architecture Extensions

The MIPS IV instruction set for the V_R5432 processor utilizes the following instruction types.

- CPU instructions
- Floating-point instructions
- Multimedia instruction
- Test and debug instructions

In earlier MIPS architectures, coprocessor instructions were implementation dependent. In the MIPS IV architecture, the Coprocessor 3 instruction formats have been used for extensions to the floating-point instruction set. In the VR5432 implementation, the Coprocessor 2 instruction formats have been used for implementation-specific instruction set extensions. The new MIPS IV, VR5432 processor-specific instructions are summarized and briefly explained in Section 16.8.

16.2 **Instruction Formats**

Each instruction consists of a single 32-bit word aligned on a word boundary. There are three instruction formats—immediate (I-type), jump (J-type), and Register (R-type). The use of a small number of instruction formats simplifies instruction decoding, allowing the compiler to synthesize more complicated (and less frequently used) operations and addressing modes from these three formats. See the subsequent instruction chapters for details on the formats of each instruction type.

16.3 Load and Store Instructions

Load and Store instructions are immediate (I-type) instructions that transfer data between the memory system and the general-purpose register sets in the CPU and coprocessors. There are separate instructions for different purposes: transferring variously sized fields, treating loaded data as signed or unsigned integers, accessing unaligned fields, selecting the addressing mode, and providing atomic memory updates (read-modify-write cycles).

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address among the bytes forming the object. For big-endian ordering, this is the most-significant byte; for little-endian ordering, this is the least-significant byte.

Except for the few specialized instructions listed in Table 17-2, Load and Store instructions must access naturally aligned objects. An attempt to load or store an object at an address that is not an even multiple of the size of the object will cause an Address Error exception.

Load and Store operations have been added in each revision of the architecture:

MIPS II

- 64-bit coprocessor transfers
- Atomic update

MIPS III

- 64-bit CPU transfer
- Unsigned word load for the CPU

MIPS IV: Register + r egister addressing mode for the FPU

Table 16-1 and Table 16-2 tabulate the supported Load and Store operations and indicate the MIPS architecture level at which each operation was first supported. The instructions themselves are listed in the following sections.

		CPU	Coprocessor (except 0)			
Data Size	Load Load Signed Unsigned Store		Load	Store		
Byte	Ι	Ι	Ι			
Halfword	Ι	Ι	Ι			
Word	Ι	III	Ι	Ι	Ι	
Doubleword	III		III	II	II	
Unaligned word	Ι		Ι			
Unaligned doubleword	III		III			
Linked word (atomic modify)	II		II			
Linked doubleword (atomic modify)	III		III			

 Table 16-1
 Load/Store Operations Using Register + Offset Addressing Mode

 Table 16-2
 Load/Store Operations Using Register + Register Addressing Mode

	Floating-Point Coprocessor Only						
Data Size	Load	Store					
Word	IV	IV					
Doubleword	IV	IV					

16.3.1 Delayed Load Instructions

The MIPS I architecture defines delayed loads; an instruction scheduling restriction requires that an instruction immediately following a load into register Rn cannot use Rn as a source register. The time between the Load instruction and the time the data is available is the "load delay slot." If no useful instruction can be put into the load delay slot, then a null operation (assembler mnemonic NOP) must be inserted.

In MIPS II, this instruction scheduling restriction is removed. Programs will execute correctly when the loaded data is used by the instruction following the load, but this may require extra read cycles. Most processors cannot actually load data quickly enough for immediate use and the processor will be forced to wait until the data is available. Scheduling load delay slots can be desirable, both for performance and compatibility with earlier VR Series processors. However, the scheduling of load delay slots is not required for correct operation of the processor.

16.3.2 **Defining Access Types**

Access type indicates the size of a VR5432 processor data item to be loaded or stored, as set by the Load or Store instruction opcode.

Regardless of access type or byte ordering (endianness), the address given specifies the low-order byte in the addressed field. For a big-endian configuration, the low-order byte is the most-significant byte; for a little-endian configuration, the low-order byte is the least-significant byte.

The access type, together with the three low-order bits of the address, define the bytes accessed within the addressed doubleword (shown in Table 16-3). Only the combinations shown in Table 16-3 are permissible; other combinations cause Address Error exceptions.

Access Type Low-Order				Bytes Accessed																
Mnemonic	Mnemonic Address Dits		(6	Big Endian (630)						Little Endian (630)										
(Value)	2	1	0		J		By								Byte					
Doubleword (7)	0	0	0	0	1	2	3	4	5	6	7	7	6	5	4	3	2	1	0	
Septibyte (6)	0	0	0	0	1	2	3	4	5	6			6	5	4	3	2	1	0	
Septioyte (0)	0	0	1		1	2	3	4	5	6	7	7	6	5	4	3	2	1		
Sextibyte (5)	0	0	0	0	1	2	3	4	5					5	4	3	2	1	0	
Sexubyle (5)	0	1	0			2	3	4	5	6	7	7	6	5	4	3	2			
Quintibyte (4)	0	0	0	0	1	2	3	4							4	3	2	1	0	
Quintibyte (1)	0	1	1				3	4	5	6	7	7	6	5	4	3				
Word (3)	0	0	0	0	1	2	3									3	2	1	0	
	1	0	0					4	5	6	7	7	6	5	4					
	0	0	0	0	1	2											2	1	0	
Triplebyte (2)	0	0	1		1	2	3									3	2	1		
	1	0	0					4	5	6			6	5	4					
	1	0	1						5	6	7	7	6	5						
	0	0	0	0	1													1	0	
Halfword (1)	0	1	0			2	3									3	2			
(-)	1	0	0					4	5					5	4					
	1	1	0							6	7	7	6							
	0	0	0	0															0	
	0	0	1		1													1		
	0	1	0			2											2			
Byte (0)	0	1	1				3									3				
	1	0	0					4							4					
	1	0	1						5					5						
	1	1	0							6			6							
	1	1	1								7	7								

Table 16-3 Byte Access within a Doublew or

Access Type	SysCmd (2:0)	Meaning
Doubleword	7	8 bytes (64 bits)
Septibyte	6	7 bytes (56 bits)
Sextibyte	5	6 bytes (48 bits)
Quintibyte	4	5 bytes (40 bits)
Word	3	4 bytes (32 bits)
Triplebyte	2	3 bytes (24 bits)
Halfword	1	2 bytes (16 bits)
Byte	0	1 byte (8 bits)

Table 16-4 Access Type Specifications for Load/Store Instruction

16.4 **Computational Instructions**

Computational instructions can be in either register (R-type) format, in which both operands are registers, or immediate (I-type) format, in which one operand is a 16bit immediate.

Two's-complement arithmetic is performed on integers represented in two'scomplement notation. There are signed versions of add, subtract, multiply, and divide operations. There are add and subtract operations, called "unsigned," that are actually modulo arithmetic without overflow detection. There are unsigned versions of multiply and divide. There is a full complement of shift and logical operations.

MIPS I provides 32-bit integers and 32-bit arithmetic. MI PSIII adds 64-bit integers and provides separate Arithmetic and Shift instructions for 64-bit operands. Logical operations are not sensitive to the width of the register.

Computational instructions perform the following operations on register values:

- Arithmeti
- Logical
- Rotate
- Shift
- Multipl
- Divide
- Multiply-accumulat
- Parallel operations on packed bytes

These operations fit in the following six categories of computational instructions:

- ALU immediate instruction
- Three-operand register-type instructions
- Rotate and Shift instructions
- Multiply and Divide instructions
- Multiply-accumulate instructions
- Packed byte instructions

64-Bit Operations

The VR5432 microprocessor has a 64-bit architecture that supports 32-bit operands. These operands must be sign extended. Opcodes are available for 32-bit operands for all of the basic arithmetic and logical instructions, such as: ADD, ADDU, SUB, SUBU, ADDI, SLL, SRA, and SLLV. Operations that don't use sign-extended 32-bit values correctly are unpredictable. In addition, 32-bit data is stored sign extended in a 64-bit register.

16.5 Jump and Branch Instructions

All Jump and Branch instructions have a delay slot of exactly one instruction. That is, the instruction immediately following a Jump or Branch instruction (the instruction occupying the delay slot) is executed while the target instruction is being fetched from the cache. A Jump or Branch instruction cannot be used in a delay slot; however, if they are used, the error is not detected and the results of such an operation are undefined.

If an exception or interrupt prevents the completion of the instruction while it is in a delay slot, the hardware sets a virtual address to the EPC register at the point of the Jump or Branch instruction that precedes it. When exception or interrupt processing is complete and the program is restored, both the Jump and Branch instruction and the instruction in the delay slot are re-executed.

Because Jump and Branch instructions may be re-executed after exception or interrupt processing, register 31 (the register in which the link address is stored) should not be used as a source register in Jump, Link/Branch, and Link instructions.

Because instructions must be word-aligned, a Jump Register or Jump and Link Register instruction must use a register that contains an address where the loworder two bits are zero. If these low-order two bits are not zero, an Address Error Exception instruction at the Jump destination is fetched.

16.5.1 Jump Instructions

Subroutine calls in high-level languages are usually implemented with Jump or Jump and Link instructions, both of which are J-type instructions. In J-type format, the 26-bit target address is shifted left 2 bits and concatenated with the high-order 4 bits of the current program counter to form an absolute address.

Returns, dispatches, and large cross-page jumps are usually implemented with the Jump Register or Jump and Link Register instructions. Both are R-type instructions that take the 64-bit byte address contained in one of the general-purpose registers.

16.5.2 Branch Instructions

All Branch instruction target addresses are calculated by adding the address of the instruction in the delay slot to the 16-bit offset (shifted left by 2 bits and sign-extended to 64 bits). All branches occur with a delay of one instruction.

If a conditional Branch Likely instruction is not taken, the instruction in the delay slot is nullified (i.e., discarded without affecting any data).

16.6 Special Instructions

Special instructions allow the software to initiate traps both conditionally and unconditionally. These instructions can cause System Call (SysCall), Breakpoint (Break), and Trap (Trap) conditions in the processor. SysCall and Break are unconditional, while Trap can specify a condition such as a Branch instruction. The Synchronize (Sync) instruction allows the software to ensure that all pending operations are complete. In the VR5432 processor implementation, the Sync instruction is executed as an NOP.

16.7 **Coprocessor Instructions**

Coprocessors are alternate execution units with register files separate from the CPU. The MIPS architecture provides an abstraction for up to 4 coprocessor units, numbered 0 to 3. Each architecture level defines some of these coprocessors, as shown in Table 16-5. Coprocessor 0 is always used for system control and Coprocessor 1 is used for the floating-point unit. Other coprocessors are architecturally valid, but do not have a reserved use. Some coprocessors are not defined and their opcodes are either reserved or used for other purposes.

	MIPS Architecture Level								
Coprocessor	Ι	Π	III	IV					
0	Sys. control	Sys. control	Sys. control	Sys. control					
1	FPU	FP	FP	FPU					
2	Unused	Unused	Unused	Unused					
3	Unused	Unused	Not defined	FPU (COP1X)					

Table 16-5 Coprocessor Definition and Use in the MIPS Architect u r

The coprocessors may have two register sets, Coprocessor general-purpose registers and coprocessor control registers, with each set containing up to 32 registers. Coprocessor computational instructions may alter registers in either set.

System control for all MIPS processors is implemented as Coproce ssor0 (CP0), the system control coprocessor. It provides the processor control, memory management, and exception handling functions. The CP0 instructions are specific to each CPU and are documented with the CPU-specific information.

If a system includes a floating-point unit, it is implemented as coproces sor1 (CP1). In MIPS I V, the FPU also uses the computation opcode space for Coprocessor unit 3, renamed COP1X. The FPU instructions are documented in Chapter 18.

The coprocessor instructions are divided into two main groups:

- Load and Store instructions that are reserved in the main opcode space
- Coprocessor-specific operations that are defined entirely by the coprocessor

16.7.1 Coprocessor Load and Store

Load and Store instructions are not defined for CP0; the Move to/from Coprocessor instructions provide the only way to write and read the CP0 registers.

16.7.2 **Coprocessor Operations**

Up to four coprocessors and their instructions are shown generically for coprocessor z. Within the operation main opcode, the coprocessor has further coprocessor-specific instructions encoded.

Mnemonic	Description	Defined in MIPS
COPz	Coprocessor z Operation	Ι

Table 16-6 Coprocessor Operation Instruction

16.8 Implementation-Specific Instructions

16.8.1 **Overview**

The MIPS IV instructions added by NEC for the V_R5432 processor enable the MIPS architecture to compete in the high-end numeric processing market, which has traditionally been dominated by vector architectures.

Compound Multiply-Add instructions are included, taking advantage of the fact that most floating-point computations use the chained multiply-add paradigm. The intermediate multiply result is rounded before the addition is performed.

A register + register addressing indexed mode for floating-point loads and stores eliminates the extra integer required in many array accesses. However, issuing a register + register load causes a one-cycle stall in the pipeline, which makes it useful only for compatibility with other MIPS IV implementations. Register + register indexed addressing for integer memory operations is not supported.

A set of four conditional move operators allows floating-point arithmetic IF statements to be represented without branches. THEN and ELSE clauses are computed unconditionally and the results are placed in a temporary register. Conditional move operators then transfer the temporary results to their true register. Conditional moves must be able to test both integer and floating-point conditions in order to supply the full range of IF statements. Integer tests are performed by comparing a general-purpose register against a zero value.

Because floating-point conditional moves test the floating-point condition codes, the $V_{R}5432$ processor provides eight condition codes to give the compiler increased flexibility in scheduling the comparison and the conditional moves.

Table 16-7 lists the new instructions that complete the MIPS IV instruction set; these instructions are described in Section 16.8.2 on page 333.

Instruction	Definition
BC1F	Branch on FP condition code false
BC1T	Branch on FP condition code true
BC1FL	Branch on FP condition code false likely
BC1TL	Branch on FP condition code true likely
C.cond.fmt (cc)	Floating-point compare
LDXC1	Load doubleword indexed to COP1
LWXC1	Load word indexed to COP1
MADD.fmt	Floating-point multiply-add
MOVF	Move conditional on FP condition code false
MOVN	Move on register not equal to zero
MOVT	Move conditional on FP condition code true
MOVZ	Move on register equal to zero
MOVF.fmt	FP move conditional on condition code false
MOVN.fmt	FP move on register not equal to zero
MOVT.fmt	FP move conditional on condition code true
MOVZ.fmt	FP move conditional on register equal to zero
MSUB.fmt	Floating-point multiply-subtract
NMADD.fmt	Floating-point negative multiply-add
NMSUB.fmt	Floating-point negative multiply-subtract
PREFX	Prefetch indexed — register + register
PREF	Prefetch — register + offset
RECIP.fmt	Reciprocal
RSQRT.fmt	Reciprocal square root
SDXC1	Store doubleword indexed from COP1
SWXC1	Store word indexed from COP1

Table 16-7 MIPS IV Instruction Additions

16.8.2 Implementation-Specific Instruction Descriptions

This section describes the new instructions listed in Table 16-7.

16.8.2.1 Branch on floating-point Coprocessor instructions

BC1T: Branch on FP condition True

BC1F: Branch on FP condition False

BC1TL: Branch on FP condition True Likely

BC1FL: Branch on FP condition False Likely

The four Branch instructions are upwardly compatible extensions of the Branch on floating-point coprocessor instructions of the MIPS instruction set. The BC1T and BC1F instructions are extensions of MIPS I. BC1TL and BC1FL are extensions of MIPS III. These instructions test one of eight floating-point condition codes. This encoding is upwardly compatible with previous MIPS architectures.

The branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign extended to 64 bits. If the contents of the floating-point condition code specified in the instruction are equal to the test value, the target address is branched to with a delay of one instruction. If the conditional branch is not taken and the nullify delay bit in the instruction is set, the instruction in the branch delay slot is nullified.

16.8.2.2 Floating-point Compare instructions

C.cond.fmt: Compares the contents of two FPU registers

The contents of the two FPU source registers specified in the instruction are interpreted and arithmetically compared. A result is determined based on the comparison and the conditions specified in the instruction.

16.8.2.3 Indexed floating-point Load instructions

LWXC1: Load word indexed to Coprocessor 1

LDXC1: Load doubleword indexed to Coprocessor 1

The two indexed floating-point Load instructions are exclusive to the MIPS IV instruction set and transfer floating-point data types from memory to the floating-point registers using the register + register addressing mode. There are no indexed loads to general-purpose registers. The contents of the general-purpose register specified by the base are added to the contents of the general-purpose register specified by the index to form a virtual address. The contents of the word or doubleword specified by the effective address are loaded into the floating-point register specified in the instruction.

The region bits (63:62) of the effective address must be supplied by the base. If the addition alters these bits, an Address Error exception occurs. Also, if the address is not aligned, an Address Error exception occurs.

16.8.2.4 Integer conditional Move instructions

MOVT: Move conditional on condition code True

MOVF: Move conditional on condition code False

MOVN: Move conditional on register not equal to zero

MOVZ: Move conditional on register equal to zero

The four-integer Move instructions are exclusive to the MIPS IV instruction set and are used to test a condition code or a general-purpose register and then conditionally perform an integer move. The value of the floating-point condition code specified in the instruction by the 3-bit condition code specifier, or the value of the register indicated by the 5-bit general-purpose register specifier, is compared to zero. If the result indicates that the move should be performed, the contents of the specified source register are copied into the specified destination register.

16.8.2.5	Floating-point Multiply-Add instructions
	MADD: Floating-point Multiply-Add
	MSUB: Floating-point Multiply-Subtract
	NMADD: Floating-point Negative Multiply-Add
	NMSUB: Floating-point Negative Multiply-Subtract
	These four instructions are exclusive to the MIPS IV instruction set and accomplish two floating-point operations with one instruction. Each of these four instructions performs intermediate rounding.
16.8.2.6	Floating-point conditional Move instructions
	MOVT.fmt: Floating-point conditional move on condition code True
	MOVF.fmt: Floating-point conditional move on condition code False
	MOVN.fmt: Floating-point conditional move on register not equal to zero
	MOVZ.fmt: Floating-point conditional move on register equal to zero
	The four floating-point Conditional Move instructions are exclusive to the MIPS IV instruction set and are used to test a condition code or a general-purpose register and then conditionally perform a floating-point move. The value of the floating-point condition code specified by the 3-bit condition code specifier, or the value of the register indicated by the 5-bit general-purpose register specifier, is compared to zero. If the result indicates that the move should be performed, the contents of the specified source register are copied into the specified destination register. All of these conditional floating-point move operations are non-arithmetic. Consequently, no IEEE-754 exceptions occur as a result of these instructions.

16.8.2.7 Prefetch instructions

PREF: Register + offset format

PREFX: Register + register format

The two Prefetch instructions are exclusive to the MIPS IV instruction set and allow the compiler to issue instructions early so the corresponding data can be fetched and placed as close as possible to the CPU. Each instruction contains a 5-bit "hint" field that gives the coherency status of the line being prefetched. The line can be shared, exclusive clean, or exclusive dirty. The contents of the general-purpose register specified by the base are added either to the 16-bit sign-extended offset or to the contents of the general-purpose register specified by the index to form a virtual address. This address and "hint" field are sent to the cache controller and a memory access is initiated.

The region bits (63:62) of the effective address must be supplied by the base. If the addition alters these bits, an Address Error exception occurs. The Prefetch instruction never generates TLB-related exceptions. The PREF instruction is considered a standard processor instruction, while the PREFX instruction is considered a standard Coprocessor 1 instruction.

16.8.2.8 Reciprocal instructions

RECIP.fmt: Reciprocal

RSQRT.fmt: Reciprocal Square Root

The Reciprocal instruction performs a reciprocal on a floating-point value. The reciprocal of the value in the floating-point source register is placed in a destination register.

The Reciprocal Square Root instruction performs a reciprocal square root on a floating-point value. The reciprocal of the positive square root of a value in the floating-point source register is placed in a destination register.

The VR5432 meets full IEEE accuracy requirements for the RECIP and RSQRT instructions. On the VR5432 microprocessor, the RECIP instruction has the same latency as a DIV instruction, but an RSQRT is faster than a SQRT followed by a RECIP.

16.8.2.9 Indexed floating-point Store instructions

SWXC1: Store word indexed from Coprocessor 1

SDXC1: Store doubleword indexed from Coprocessor 1

The two indexed floating-point Store instructions are exclusive to the MIPS IV instruction set and transfer floating-point data types from the floating-point registers to memory using the register + register addressing mode. There are no indexed stores from general-purpose registers. The contents of the general-purpose register specified by the base are added to the contents of the general-purpose register specified by the index to form a virtual address. The contents of the floating-point register specified in the instruction are stored to the memory location specified by the effective address.

The region bits (63:62) of the effective address must be supplied by the base. If the addition alters these bits, an Address Error exception occurs. Also, if the address is not aligned, an Address Error exception occurs.

16.9 Integer Rotate Instructions

The VR5432 processor adds a set of Rotate instructions that are not part of the standard MIPS instruction set.

Instruction	Definition
DROR	Doubleword rotate right
DROR32	Doubleword rotate right plus 32
DRORV	Doubleword rotate right variable
ROR	Rotate right
RORV	Rotate right variable

Table 16-8 Rotate Instructi o n

16.10 Integer Multiply-Accumulate Instructions

The VR5432 processor includes a set of Multiply-Accumulate instructions that are not part of the standard MIPS instruction set. These instructions use half of the HI and LO registers together as a 64-bit accumulator, with the upper 32 bits of the accumulator mapped to the lower 32 bits of HI and the lower 32 bits of the accumulator mapped to the lower 32 bits of LO. These instructions perform no underflow or overflow detection and produce no exceptions. Table 16-9 lists these instructions.

Instruction	Definition
MACC	Multiply, accumulate, and move LO
MACCHI	Multiply, accumulate, and move HI
MACCHIU	Unsigned multiply, accumulate, and move HI
MACCU	Unsigned multiply, accumulate, and move LO
MSAC	Multiply, negate, accumulate, and move LO
MSACHI	Multiply, negate, accumulate, and move HI
MSACHIU	Unsigned multiply, negate, accumulate, and move HI
MSACU	Unsigned multiply, negate, accumulate, and move LO
MUL	Multiply and move LO
MULHI	Multiply and move HI
MULHIU	Unsigned multiply and move HI
MULS	Multiply, negate, and move LO
MULSHI	Multiply, negate, and move HI
MULSHIU	Unsigned multiply, negate, and move HI
MULSU	Unsigned multiply, negate, and move LO
MULU	Unsigned multiply and move LO

Table 16-9 Multiply-Accumulate Instruction Set Extensions

Instruction	Latency	Repeat Rate
MACC, MACCHI, MACCHIU, MACCU	3	1
MSAC, MSACHI, MSACHIU, MSACU	3	1
MUL, MULHI, MULHIU, MULU	3	1
MULS, MULSHI, MULSHIU, MULSU	3	1

Table 16-10 Multiply-Accumulate Instruction Latency and Repeat Rat e

16.11 Multimedia Extensions

The VR5432 adds a set of instructions to operate on packed vectors of eight 8-bit unsigned integers. These instructions are described in Chapter 19.

Instruction	Definition
ADD.OB	Vector add
ALNI.OB	Vector align
AND.OB	Vector AND
C.EQ.OB	Vector compare equal
C.LE.OB	Vector compare less than or equal
C.LT.OB	Vector compare less than
MAX.OB	Vector maximum
MIN.OB	Vector minimum
MUL.OB	Vector multiply
MULA.OB	Vector multiply-accumulate
MULS.OB	Vector multiply, negate, and accumulate
MULSL.OB	Vector multiply, negate, and load accumulator
NOR.OB	Vector NOR
OR.OB	Vector OR
PICKF.OB	Vector pick false
PICKT.OB	Vector pick true
RZU.OB	Vector scale, round, and clamp accumulator
SHFL.MIXH.OB	Vector element shuffle
SHFL.MIXL.OB	Vector element shuffle
SHFL.PACH.OB	Vector element shuffle

Table 16-11 Multimedia Extensions

Instruction	Definition
SHFL.PACL.OB	Vector element shuffle
SLL.OB	Vector shift left logical
SRL.OB	Vector shift right logical
SUB.OB	Vector subtract
XOR.OB	Vector XOR

Table 16-11 Multimedia Extensions (continued)

16.12 **Debugging Instructions**

The VR5432 processor adds a set of instructions to control the on-chip debugging features described in Chapter 20.

Table 16-12 Debug Instructi o n

Instruction	Definition
DBREAK	Debug break
DRET	Debug return
MFDR	Move from Debug register
MTDR	Move to Debug register

16.12.1 Instruction Notation Conventions

In the following instruction set chapters, all variable subfields in instruction formats (such as *rs, rt, fs, ft, immediate*, and so on) are shown in lowercase.

For clarity, sometimes an alias is used for a variable subfield in the formats of specific instructions. For example, rs = base in the format for Load and Store instructions. Such an alias is always lowercase, since it refers to a variable subfield.

In some instructions, the instruction subfields *op* and *function* have fixed 6-bit values. These instructions use an uppercase mnemonic. For instance, in the floating-point ADD instruction, op = COP1 and *function* = FADD. In other cases, a single field has both fixed and variable subfields, so the name contains both uppercase and lowercase characters. The actual encodings of all the mnemonics and the codes in the function fields are shown in the instruction chapters. The operation executed by each instruction is described in pseudocode notation, as described in Table 16-13.

Symbol	Meaning	
\leftarrow	Substitution assignment	
	Bit string concatenation	
x ^y	Repetition of bit string x with a y-bit string. x is always a single-bit value.	
xyz	Selection of bits y through z for bit string x. Little-endian bit notation is always used. If y is less than z, this expression is an empty (zero length) bit string.	
+	Two's-complement or floating-point addition	
-	Two's-complement or floating-point subtraction	
*	Two's-complement or floating-point multiplication	
div	Two's-complement integer division	
mod	Two's-complement remainder	
/	Floating-point division	
<	Two's-complement less than comparison	
and	Bitwise logical AND	
or	Bitwise logical OR	
xor	Bitwise logical XOR	
nor	Bitwise logical NOR	
GPR[x]	General-purpose register x . GPR (0) always reads as zero. Attempts to modify the contents of GPR (0) have no effect.	
CPR[z,x]	Coprocessor unit z , general-purpose register x	
CCR[z,x]	Coprocessor unit <i>z</i> , control register <i>x</i>	
COC[z]	Coprocessor unit z condition signal	
BigEndianMem	Endian mode as configured at reset $(0 \rightarrow \text{Little}, 1 \rightarrow \text{Big})$. Specifies the byte order of the memory interface (see LoadMemory and StoreMemory), and the byte order of Kernel and Supervisor modes. Controlled by the <i>BE</i> bit in the Configuration register, which can only be modified during reset initialization.	
ReverseEndian	Signal to reverse the byte order of Load and Store instructions. This feature is available in User mode only, and is enabled by setting the <i>RE</i> bit of the Status register.	

 Table 16-13
 Instruction Operation Notation

Symbol	Meaning	
BigEndianCPU	Endian mode for Load and Store instructions $(0 \rightarrow \text{Little}, 1 \rightarrow \text{Big})$. In User mode, byte order can be reversed by setting the <i>RE</i> bit. The byte order is also affected by the <i>BE</i> bit in the Configuration register. BigEndianCPU is calculated as BigEndianMem XOR ReverseEndian.	
LLbit	Bit showing synchronized state of instructions. Set by LL instruction, cleared by ERET instruction, and read by SC instruction.	
T+ <i>i</i> :	Indicates the time steps between operations. Each statement within a time step is defined to be executed in sequential order (instruction execution order may be changed by conditional branch and loop). Operations marked $T + i$: are executed at instruction cycle <i>i</i> from the start of execution of the instruction. Thus, an instruction that starts at time <i>j</i> executes operations marked $T + i$: at the time of the $i + j$ th cycle. The order is not defined for instructions executed at the same time of operations.	

Table 16-13 Instruction Operation Notations (continued)

The examples in Figure 16-2 illustrate the application of some of the instruction notations.

Example #1			
GPR[rt] ← immediate 0 ¹⁶			
Sixteen zero bits are concatenated with an immediate value (typically 16 bits) and the 32-bit string is assigned to general-purpose register rt.			
Example #2			
(immediate ₁₅) ¹⁶ immediate ₁₅₀			
Bit 15 (the sign bit) of an immediate value is extended for 16 bit positions, and th result is concatenated with bits 15 through 0 of the immediate value to form a 32-bit sign-extended value.			
Example #3			
CPR[1, ft] ← data			
Data is assigned to general-purpose register ft of CP1 (Floating-Point General-Purpose register FGR).			

Figure 16-2 Instruction Notation Examples

CPU Instruction Set

17

17.1 Introduction

This chapter describes the instruction set architecture (ISA) for the central processing unit (CPU) in the MIPS IV architecture. (For a general overview of the V $_{R}$ 5432 MIPS IV instruction set, see Chapter 16.) The CPU architecture defines the nonprivileged instructions that execute in User mode. It does not define privileged instructions providing processor control executed by the implementation-specific system control processor. Instructions for the floating-point unit are described in Chapter 18.

17.2 Functional Instruction Groups

CPU instructions are divided into the following functional instruction groups:

- Load and Store
- Arithmetic and Logic Unit (ALU)
- Jump and Branch
- Miscellaneous
- Coprocessor

17.2.1 Load and Store Instructions

The instructions in Table 17-1 transfer data in bytes, halfwords, words, and doublewords. Signed and unsigned integers of different sizes are supported by load operations that either sign extend or zero extend the data loaded into the register. Load and Store instructions are not defined for CP0; the Move to/from coprocessor instructions provide the only way to write and read the CP0 registers.

Mnemonic	Description	Defined in MIPS
LB	Load Byte	Ι
LBU	Load Byte Unsigned	Ι
SB	Store Byte	Ι
LH	Load Halfword	Ι
LHU	Load Halfword Unsigned	Ι
SH	Store Halfword	Ι
LW	Load Word	Ι
LWU	Load Word Unsigned	III
SW	Store Word	Ι
LD	Load Doubleword	III
SD	Store Doubleword	III

Table 17-1 Normal CPU Load/Store Instructions

Unaligned words and doublewords can be loaded or stored in only two instructions by using a pair of special instructions (Table 17-2). The Load instructions read the left-side or right-side bytes (left or right side of the register) from an aligned word and merge them into the correct bytes of the destination register. MIPS I, though it prohibits other use of loaded data in the load delay slot, permits LWL and LWR instructions targeting the same destination register to be executed sequentially. Store instructions select the correct bytes from a source register and update only those bytes in an aligned memory word (or doubleword).

Mnemonic	Description	Defined in MIPS
LWL	Load Word Left	Ι
LWR	Load Word Right	Ι
SWL	Store Word Left	Ι
SWR	Store Word Right	Ι
LDL	Load Doubleword Left	III
LDR	Load Doubleword Right	III
SDL	Store Doubleword Left	III
SDR	Store Doubleword Right	III

Table 17-2	Unaligned CPU Load/Store Instructions
------------	---------------------------------------

17.2.1.1 Atomic update Load and Store instructions

Paired instructions, Load Linked and Store Conditional, can be used to perform an atomic read-modify-write access of word and doubleword cached memory locations. These instructions are used in carefully coded sequences to provide one of several synchronization primitives, including test-and-set, bit-level locks, semaphores, and sequencers/event counts. The individual instruction descriptions describe how to use them.

Table 17-3	Atomic U	Update	CPU	Load/Store	Instructions
------------	----------	--------	-----	------------	--------------

Mnemonic	Description	Defined in MIPS
LL	Load Linked Word	II
SC	Store Conditional Word	II
LLD	Load Linked Doubleword	III
SCD	Store Conditional Doubleword	III

17.2.2 **Computational Instructions**

17.2.2.1 Multiply and Divide instructions

The Multiply and Divide instructions produce twice as many result bits as is typical with other processors and they deliver their results into the HI and LO special registers. Multiply produces a full-width product twice the width of the input operands; the low half is put in LO and the high half is put in HI. Divide produces both a quotient in LO and a remainder in HI. The results are accessed by instructions that transfer data between HI/LO and the general-purpose registers.

Mnemonic	Description	Defined in MIPS
MULT	Multiply Word	Ι
MULTU	Multiply Unsigned Word	Ι
DIV	Divide Word	Ι
DIVU	Divide Unsigned Word	Ι
DMULT	Doubleword Multiply	III
DMULTU	Doubleword Multiply Unsigned	III
DDIV	Doubleword Divide	III
DDIVU	Doubleword Divide Unsigned	III
MFHI	Move From HI	Ι
MTHI	Move To HI	Ι
MFLO	Move From LO	Ι
MTLO	Move To LO	Ι

Table 17-4 Multiply/Divide Instructions

Cycle Timing for Computational Instructions

The VR5432A processor performs most computational instructions with the exception of Multiply and Divide instructions in a single processor cycle (PCycle). Multiply and Divide instructions require multiple iterations in the functional units and require multiple processor cycles to execute. Also, Divide and some Multiply instructions require the use of the MFLO and MFHI instructions to move the result back to the general register file. Since Multiply and Divide instructions, it is desirable to schedule nondependent operations to gain performance. The VR5432A will automatically interlock the pipe when a dependency on a multicycle instruction is detected.

Table 17-5 gives the number of processor cycles (PCycles) required to execute and resolve a stall between Multiply or Divide instructions, and a subsequent dependent instruction.

Instruction	-	Repeat Rate /(Cycles)
	Word	Long
DIV / DIVU / DDIV / DDIVU	42/42	74/74
MACC / MACCHI / MACCHIU / MACCU	3/1	
MSAC / MSACHI / MSACHIU / MSACU	3/1	
MUL / MULHI / MULHIU / MULU	3/1	
MULS / MULSHI / MULSHIU / MULSU	3/1	
MULT / MULTU / DMULT / DMULTU	3/1	4/2

Table 17-5 Multiply and Divide Instruction Latency and Repeat Rates

Note:

1. Latency of the accumulator for back-to-back Multiply-accumulate instructions is 1 cycle.

17.2.2.2 ALU instructions

Some Arithmetic and Logical instructions operate on one operand from a register and the other from a 16-bit immediate value in the instruction word. The immediate operand is treated as signed for the Arithmetic and Compare instructions, and as logical (zero extended to register length) for the Logical instructions.

Mnemonic	Description	Defined in MIPS
ADDI	Add Immediate Word	Ι
ADDIU	Add Immediate Unsigned Word	Ι
SLTI	Set on Less Than Immediate	Ι
SLTIU	Set on Less Than Immediate Unsigned	Ι
ANDI	AND Immediate	Ι
ORI	OR Immediate	Ι
XORI	Exclusive OR Immediate	Ι
LUI	Load Upper Immediate	Ι
DADDI	Doubleword Add Immediate	III
DADDIU	Doubleword Add Immediate Unsigned	III

Table 17-6 ALU Instructions With an Immediate Op e r a n

Mnemonic	Description	Defined in MIPS
ADD	Add Word	Ι
ADDU	Add Unsigned Word	Ι
SUB	Subtract Word	Ι
SUBU	Subtract Unsigned Word	Ι
DADD	Doubleword Add	III
DADDU	Doubleword Add Unsigned	III
DSUB	Doubleword Subtract	III
DSUBU	Doubleword Subtract Unsigned	III
SLT	Set on Less Than	Ι
SLTU	Set on Less Than Unsigned	Ι
AND	AND	Ι
OR	OR	Ι
XOR	Exclusive OR	Ι
NOR	NOR	Ι

Table 17-7 Three-Operand ALU Instructions

17.2.2.3 Shift instructions

There are Shift instructions that take the shift amount from a 5-bit field in the instruction word and Shift instructions that take a shift amount from the low-order bits of a general-purpose register. The instructions with a fixed shift amount are limited to a 5-bit shift count, so there are separate instructions for doubleword shifts of 0-31 bits and 32-63 bits.

Mnemonic	Description	Defined in MIPS
SLL	Shift Word Left Logical	Ι
SRL	Shift Word Right Logical	Ι
SRA	Shift Word Right Arithmetic	Ι
SLLV	Shift Word Left Logical Variable	Ι
SRLV	Shift Word Right Logical Variable	Ι
SRAV	Shift Word Right Arithmetic Variable	Ι
DSLL	Doubleword Shift Left Logical	III
DSRL	Doubleword Shift Right Logical	III
DSRA	Doubleword Shift Right Arithmetic	III
DSLL32	Doubleword Shift Left Logical + 32	III
DSRL32	Doubleword Shift Right Logical + 32	III
DSRA32	Doubleword Shift Right Arithmetic + 32	III
DSLLV	Doubleword Shift Left Logical Variable	III
DSRLV	Doubleword Shift Right Logical Variable	III
DSRAV	Doubleword Shift Right Arithmetic Variable	III

Table 17-8 Shift Instructions

17.2.3 Jump and Branch Instructions

Mnemonic	Description	Defined in MIPS
J	Jump	Ι
JAL	Jump and Link	Ι

Table 17-9 Jump Instructions Jumping Within a 256 MB Reg i o

Table 17-10 Jump Instructions to Absolute Address

Mnemonic	Description	Defined in MIPS
JR	Jump Register	Ι
JALR	Jump and Link Register	Ι

Table 17-11	PC-Relative	Conditional	Branches	Comparing	Two Registers
-------------	-------------	-------------	----------	-----------	---------------

Mnemonic	Description	Defined in MIPS
BEQ	Branch on Equal	Ι
BNE	Branch on Not Equal	Ι
BLEZ	Branch on Less Than or Equal to Zero	Ι
BGTZ	Branch on Greater Than Zero	Ι
BEQL	Branch on Equal Likely	II
BNEL	Branch on Not Equal Likely	II
BLEZL	Branch on Less Than or Equal to Zero Likely	Π
BGTZL	Branch on Greater Than Zero Likely	Π

Mnemonic	Description	Defined in MIPS
BLTZ	Branch on Less Than Zero	Ι
BGEZ	Branch on Greater Than or Equal to Zero	Ι
BLTZAL	Branch on Less Than Zero and Link	Ι
BGEZAL	Branch on Greater Than or Equal to Zero and Link	Ι
BLTZL	Branch on Less Than Zero Likely	Π
BGEZL	Branch on Greater Than or Equal to Zero Likely	II
BLTZALL	Branch on Less Than Zero and Link Likely	II
BGEZALL	Branch on Greater Than or Equal to Zero and Link Likely	II

Table 17-12	PC-Relative	Conditional	Branches	Comparing	Against Zer
-------------	-------------	-------------	----------	-----------	-------------

17.2.4 Miscellaneous Instructions

17.2.4.1 Exception instructions

Exception instructions cause exceptions that will transfer control to a software exception handler in the kernel. System Call and Breakpoint instructions cause exceptions unconditionally. Trap instructions cause exceptions based upon the result of a comparison.

Mnemonic	Description	Defined in MIPS
SYSCALL	System Call	Ι
BREAK	Breakpoint	Ι

Table 17-13 System Call and Breakpoint Instructions

Mnemonic	Description	Defined in MIPS
TGE	Trap if Greater Than or Equal	II
TGEU	Trap if Greater Than or Equal Unsigned	II
TLT	Trap if Less Than	II
TLT	Trap if Less Than Unsigned	II
TEQ	Trap if Equal	II
TNE	Trap if Not Equal	II

Table 17-14 Trap-on-Condition Instructions Comparing Two Register

Table 17-15 Trap-on-Condition Instructions Comparing an Immediate

Mnemonic	Description	Defined in MIPS
TGEI	Trap if Greater Than or Equal Immediate	II
TGEIU	Trap if Greater Than or Equal Unsigned Immediate	II
TLTI	Trap if Less Than Immediate	Π
TLTIU	Trap if Less Than Unsigned Immediate	II
TEQI	Trap if Equal Immediate	II
TNEI	Trap if Not Equal Immediate	II

17.2.4.2 Conditional Move instructions

Instructions were added in MIPS IV to move one CPU general-purpose register to another, based on the value in a third general-purpose register.

Mr	emonic	Description	Defined in MIPS		
MOV	N	Move Conditional on Not Zero	IV		
MOV	Z	Move Conditional on Zero	IV		

17.3 System Control Coprocessor (CP0) Instructions

There are some limitations imposed on operations involving a CP0 that is incorporated within the CPU. Although Load and Store instructions to transfer data to and from coprocessors and to exchange control codes to and from coprocessor instructions are generally permitted by the MIPS architecture, CP0 is given a somewhat protected status because it has responsibility for exception handling and memory management. Therefore, the coprocessor transfer instructions are the only valid way of writing to and reading from the CP0 registers.

Some CP0 instructions are defined to directly read, write, and probe TLB entries and to change the operating modes in preparation for restoring to User mode or interrupt-enabled states.

17.4 **CPU Instructions**

This section describes in detail each function of the CPU instructions in 32- or 64bit mode. Exceptions that may occur are listed at the end of each instruction's description. For details regarding CPU exceptions and exception processing, refer to Chapter 6.

A	DD		,	Add					ADD
3	1 26	25 21	20 16	5 15	11	10	6	5	0
	SPECIAL	rs	rt	rd)		ADD
	000000	10		, ia		0000		10	0000
	6	5	5	5		5			6

ADD rd, rs, rt

(MIPS I format)

Description:

The contents of general-purpose register rs are added to the contents of generalpurpose register rt. The result is stored in general-purpose register rd. In 64-bit mode, the operands must be sign-extended, 32-bit values.

An Integer Overflow exception occurs if the carries-out of bits 30 and 31 differ (two's-complement overflow). The contents of destination register *rd* are not modified when an Integer Overflow exception occurs.

Operation:

32	T:	$GPR[rd] \leftarrow GPR[rs] + GPR[rt]$
64	T:	temp \leftarrow GPR[rs] + GPR[rt] GPR[rd] \leftarrow (temp ₃₁) ³² temp ₃₁₀

Exceptions:

Integer Overflow exception

ADDI		Add In	nmediate	ADDI
31 26	25 2	1 20 16	5 15	0
ADDI 0 0 1 0 0 0	rs	rt	immediate	e
6	5	5	16	

ADDI rt, rs, immediate (MIPS I format)

Description:

The 16-bit *immediate* is sign extended and added to the contents of generalpurpose register *rs*. The result is stored in general-purpose register *rt*. In 64-bit mode, the operand must be sign-extended, 32-bit values.

An Integer Overflow exception occurs if the carries-out of bits 30 and 31 differ (two's-complement overflow). The contents of destination register *rt* are not modified when an Integer Overflow exception occurs.

Operation:

32 T: GPR [rt] \leftarrow GPR[rs] +(immediate₁₅)¹⁶ || immediate_{15...0} 64 T: temp \leftarrow GPR[rs] + (immediate₁₅)⁴⁸ || immediate_{15...0} GPR[rt] \leftarrow (temp₃₁)³² || temp_{31...0}

Exceptions:

Integer Overflow exception

Add Immediate Unsigned ADDIU 31 26 25 21 20 16 15 0 ADDIU rs rt immediate immediate

Format:

6

ADDIU rt, rs, immediate (MIPS I format)

5

Description:

5

The 16-bit *immediate* is sign extended and added to the contents of generalpurpose register *rs*. The result is stored in general-purpose register *rt*. No Integer Overflow exception occurs under any circumstance. In 64-bit mode, the operand must be sign-extended, 32-bit values.

16

The only difference between this instruction and the ADDI instruction is that the ADDIU instruction never causes an Integer Overflow exception.

Operation:

32 T: GPR [rt] \leftarrow GPR[rs] + (immediate₁₅)¹⁶ || immediate_{15...0} 64 T: temp \leftarrow GPR[rs] + (immediate₁₅)⁴⁸ || immediate_{15...0} GPR[rt] \leftarrow (temp₃₁)³² || temp_{31...0}

Exceptions:

4	ADDU		Add Un	signed		ADDU
	31 26	25 21	20 16	15 1	1 10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	ADDU 1 0 0 0 0 1
	6	5	5	5	5	6

ADDU rd, rs, rt

(MIPS I format)

Description:

The contents of general-purpose register *rs* are added to the contents of generalpurpose register *rt*. The result is stored in general-purpose register *rd*. No Integer Overflow exception occurs under any circumstance. In 64-bit mode, the operands must be sign-extended, 32-bit values.

The only difference between this instruction and the ADD instruction is that the ADDU instruction never causes an Integer Overflow exception.

Operation:

32 T: $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$ 64 T: $temp \leftarrow GPR[rs] + GPR[rt]$ $GPR[rd] \leftarrow (temp_{31})^{32} || temp_{31...0}$

Exceptions:

AND							A١	ID						AN	ID
31	26	25		21	20		16	15		11	10	6	5		0
SPECIA 0 0 0 0 0			rs			rt			rd		0 0	0 0 0 0	1	AND 0 0 1 0 0	
6			5	ľ		5	1		5			5	1	6	

AND rd, rs, rt

(MIPS I format)

Description:

The contents of general-purpose register r_s are bitwise ANDed with the contents of general-purpose register rt. The result is stored in general-purpose register rd.

Operation:

32	T:	$GPR[rd] \leftarrow GPR[rs]$ and $GPR[rt]$
64	T:	$GPR[rd] \leftarrow GPR[rs]$ and $GPR[rt]$

Exceptions:

ļ	ANDI		AND Im	mediate	ANDI
	31 26	25 2	1 20 16	5 15	0
	ANDI 0 0 1 1 0 0	rs	rt	immediate	
	6	5	5	16	

ANDI rt, rs, immediate (MIPS I format)

Description:

The 16-bit *immediate* is zero extended and bitwise ANDed with the contents of general-purpose register *rs*. The result is stored in general-purpose register *rt*.

Operation:

32	T:	$GPR[rt] \leftarrow 0^{16} \parallel (immediate and GPR[rs]_{150})$
64	T:	$GPR[rt] \leftarrow 0^{48} \parallel (immediate and GPR[rs]_{150})$

Exceptions:

E	BEQ		Branch	on Equal	BEQ
	31 26	25 21	20 16	15	0
	BEQ 0 0 0 1 0 0	rs	rt	offset	
	6	5	5	16	

BEQ rs, rt, offset

(MIPS I format)

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. The contents of general-purpose register *rs* and the contents of general-purpose register *rt* are compared. If the two registers are equal, then the program branches to the branch address with a delay of one instruction.

Operation:

32	T: target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR[rs] = GPR[rt])
	T+1: if condition then
	$PC \leftarrow PC + target$
	endif
64	T: target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
	condition \leftarrow (GPR[rs] = GPR[rt])
	T+1: if condition then
	$PC \leftarrow PC + target$
	endif

Exceptions:

E	BEQL		Branch on	Equal Likely	BEQL
	31 26	25 21	20 16	15	0
	BEQL 0 1 0 1 0 0	rs	rt	offse	et
	6	5	5	16	

BEQL rs, rt, offset (MIPS II format)

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. The contents of general-purpose register *rs* and the contents of general-purpose register *rt* are compared. If the two registers are equal, the program branches to the branch address with a delay of one instruction.

If it does not branch, the instruction in the delay slot is discarded.

Operation:

32	T: T+1:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR[rs] = GPR[rt]) if condition then
		else $PC \leftarrow PC + target$
		NullifyCurrentInstruction
		endif
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
		$condition \leftarrow (GPR[rs] = GPR[rt])$
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction endif

Exceptions:

E	BGEZ				Greater Than al to Zero		BGEZ
ĺ	31	26 25	;	21 20 1	6 15		0
	REGIM 0 0 0 0 0		rs	BGEZ 0 0 0 0 1		offset	
	6	1	5	5		16	

BGEZ rs, offset

(MIPS I format)

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. If the contents of general-purpose register *rs* are equal to or greater than 0, then the program branches to the branch address with a delay of one instruction.

Operation:

32	T: target \leftarrow (offset ₁₅) ¹⁴ offset 0 ²
	condition \leftarrow (GPR[rs] ₃₁ = 0)
	T+1: if condition then
	$PC \leftarrow PC + target$
	endif
64	T: target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
	condition \leftarrow (GPR[rs] ₆₃ = 0)
	T+1: if condition then
	$PC \leftarrow PC + target$
	endif

Exceptions:

BGE	ZAL	-			Greater Than Zero and Link	BGE/		
31	26	25	21 20	16	5 15		0	
	GIMM 0 0 0 1	rs		GEZAL 0 0 0 1		offset		
	6	5		5		16		

BGEZAL rs, offset (MIPS I format)

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. Unconditionally, the address of the instruction after the delay slot is stored in the link register, *r31*. If the contents of general-purpose register *rs* are equal to or greater than 0, then the program branches to the branch address, with a delay of one instruction.

Usually, general-purpose register r31 should not be specified as general-purpose register rs, because the contents of rs are overwritten by storing the link address, and then it may not be re-executable. An attempt to use r31 does not cause an exception, however.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR[rs] ₃₁ = 0) GPR[31] \leftarrow PC + 8
	T+1:	if condition then
		$PC \leftarrow PC + target$ endif
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR[rs] ₆₃ = 0) GPR[31] \leftarrow PC + 8
	T+1:	if condition then $PC \leftarrow PC + target$
		endif

Exceptions:

BGE	ZAL	L		O		reater Than to Zero Likely	BO	GEZALL
31	26 2	25	21	20	16	15		0
	GIMM 0 0 1	rs			EZALL 0 1 1		offset	

5

Format:

6

BGEZALL rs, offset

5

(MIPS II format)

16

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. Unconditionally, the address of the instruction after the delay slot is stored in the link register, r31. If the contents of general-purpose register rs are equal to or greater than 0, then the program branches to the branch address, with a delay of one instruction. When it does not branch, the instruction in the delay slot is discarded. Usually, general-purpose register r31 should not be specified as general-purpose register rs, because the contents of rs are overwritten by storing the link address, and then it may not be re-executable. An attempt to use r31 does not cause an exception, however.

Operation:

3	32 T:	target $\leftarrow (\text{offset}_{15})^{14} \parallel \text{offset} \parallel 0^2$
		condition \leftarrow (GPR[rs] ₃₁ = 0)
		GPR[31] ← PC + 8
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else NullifyCurrentInstruction
		endif
6	54 T:	target ← (offset ₁₅) ⁴⁶ offset 0 ²
		condition \leftarrow (GPR[rs] ₆₃ = 0)
		GPR[31] ← PC + 8
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else NullifyCurrentInstruction
		endif
-		

Exceptions:

BGEZL			Branch o han or Equal	n Greater to Zero Likely		BGEZL
	31 26	25 2 ⁻	1 20 16	15		0
	REGIMM 0 0 0 0 0 1	rs	BGEZL 0 0 0 1 1		offset	
	6	5	5	·	16	

BGEZL rs, offset

(MIPS II format)

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. If the contents of general-purpose register *rs* are equal to or greater than 0, then the program branches to the branch address, with a delay of one instruction.

If it does not branch, the instruction in the delay slot is discarded.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR[rs] ₃₁ = 0)
	T+1:	if condition then $PC \leftarrow PC + target$ else
		NullifyCurrentInstruction endif
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR[rs] ₆₃ = 0)
	T+1:	if condition then $PC \leftarrow PC + target$
		else NullifyCurrentInstruction endif

Exceptions:

BGTZ				Br	Branch on Greater Than Zero				BGTZ	7
	31	26	25	21	20	16	15		0	
	BG 0 0 0	GTZ) 1 1 1	rs		0 0	0 0 0 0		offset		

5

Format:

6

BGTZ rs, offset

5

(MIPS I format)

16

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. If the contents of general-purpose register *rs* are greater than 0, then the program branches to the branch address, with a delay of one instruction.

Operation:

32	T: target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR[rs] ₃₁ = 0) and (GPR[rs] \neq 0 ³²)
	T+1: if condition then
	$PC \leftarrow PC + target$
	endif
64	T: target ← (offset ₁₅) ⁴⁶ offset 0 ²
	condition \leftarrow (GPR[rs] ₆₃ = 0) and (GPR[rs] \neq 0 ⁶⁴)
	T+1: if condition then
	$PC \leftarrow PC + target$
	endif

Exceptions:

E	BGTZL		Branch or Than Zer			BGTZL
	31 26	25 2	1 20 16	15		0
	BGTZL 0 1 0 1 1 1	rs	0 0 0 0 0 0		offset	
	6	5	5		16	

BGTZL rs, offset (MIPS II format)

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. If the contents of general-purpose register *rs* are greater than 0, then the program branches to the branch address, with a delay of one instruction.

If it does not branch, the instruction in the delay slot is discarded.

Operation:

32	T: target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR[rs] ₃₁ = 0) and (GPR[rs] \neq 0 ³²) T+1: if condition then else $PC \leftarrow PC$ + target NullifyCurrentInstruction endif
64	T: target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR[rs] ₆₃ = 0) and (GPR[rs] \neq 0 ⁶⁴)
	T+1: if condition then $PC \leftarrow PC + target$
	else NullifyCurrentInstruction
	endif

Exceptions:

	BLEZ		Branch on or Equa	BLEZ	
ſ	31 26	25 2	1 20 16	5 15	0
	BLEZ 0 0 0 1 1 0	rs	0 0 0 0 0 0	offset	
	6	5	5	16	

BLEZ rs, offset

(MIPS I format)

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. If the contents of general-purpose register *rs* are equal to or less than 0, then the program branches to the branch address, with a delay of one instruction.

Operation:

32	T: target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR[rs] ₃₁ = 1) or (GPR[rs] = 0 ³²)
	T+1: if condition then $PC \leftarrow PC + target$ endif
64	T: target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR[rs] ₆₃ = 1) and (GPR[rs] = 0 ⁶⁴) T+1: if condition then PC \leftarrow PC + target endif

Exceptions:

BLEZL				Branch On Less Than or Equal to Zero Likely			BLEZL
ſ	31 26	25	21 20	16	5 15		0
	BLEZL 0 1 0 1 1 0	rs	0 0	0 0 0 0		offset	
	6	5		5		16	,

BLEZL rs, offset

(MIPS II format)

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. If the contents of general-purpose register *rs* are equal to or less than 0, then the program branches to the branch address, with a delay of one instruction.

If it does not branch, the instruction in the branch delay slot is discarded.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR[rs] ₃₁ = 1) or (GPR[rs] = 0 ³²)
	T+1:	if condition then $PC \leftarrow PC + target$
		else NullifyCurrentInstruction endif
64		target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR[rs] ₆₃ = 1) and (GPR[rs] = 0 ⁶⁴) if condition then PC \leftarrow PC + target
		else NullifyCurrentInstruction endif

Exceptions:

E	BLTZ		Branch on Le	ess Than Zero	BLTZ
	31 26	25 2	1 20 16	15	0
	REGIMM 0 0 0 0 0 1	rs	BLTZ 0 0 0 0 0	offset	
	6	5	5	16	

BLTZ rs, offset

(MIPS I format)

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. If the contents of general-purpose register *rs* are less than 0, then the program branches to the branch address, with a delay of one instruction.

Operation:

32	T:	target $\leftarrow (offset_{15})^{14} offset 0^2$ condition $\leftarrow (GPR[rs]_{31} = 1)$
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif
64	T:	target $\leftarrow (offset_{15})^{46} offset 0^2$
		condition \leftarrow (GPR[rs] ₆₃ = 1)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif

Exceptions:

E	BLTZAI	-	-		on Less o and Link	В	LTZAL
	31 26	5 25	21 20	16	15		0
	REGIMM 0 0 0 0 0 1	rs		TZAL 0 0 0		offset	
	6	5	H	5		16	

BLTZAL rs, offset

(MIPS I format)

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. Unconditionally, the address of the instruction after the delay slot is stored in the link register, r31. If the contents of general-purpose register rs are less than 0, then the program branches to the branch address, with a delay of one instruction.

Usually, general-purpose register r31 should not be specified as general-purpose register rs, because the contents of rs are overwritten by storing the link address, and then it is not re-executable. An attempt to use r31 does not generate an exception, however.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR[rs] ₃₁ = 1) GPR[31] \leftarrow PC + 8
	T+1:	if condition then
		$PC \leftarrow PC + target$
	_	endif
64	T:	$target \leftarrow (offset_{15})^{46} \parallel offset \parallel 0^2$
		condition \leftarrow (GPR[rs] ₆₃ = 1)
		GPR[31] ← PC + 8
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif

Exceptions:

Branch on Less Than Zero and Link Likely

BLTZALL

31 26	25 21	20 16	15	0
REGIMM 0 0 0 0 0 1	rs	BLTZALL 1 0 0 1 0	offset	
6	5	5	16	

Format:

BLTZALL

BLTZALL rs, offset (MIPS II format)

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. Unconditionally, the instruction after the delay slot is stored in the link register, r31. If the contents of general-purpose register rs are smaller than 0, then the program branches to the branch address, with a delay of one instruction. If it does not branch, the instruction in the branch delay slot is discarded. Usually, general-purpose register r31 should not be specified as general-purpose register rs, because the contents of rs are overwritten by storing the link address, and then it is not re-executable. An attempt to use r31 does not cause an exception, however.

Operation:

$\begin{array}{llllllllllllllllllllllllllllllllllll$			
$\begin{array}{c} \text{GPR[31]} \leftarrow \text{PC} + 8 \\ \text{T+1: if condition then} \\ & \text{PC} \leftarrow \text{PC} + \text{target} \\ & \text{else} \\ \text{NullifyCurrentInstruction} \\ & \text{endif} \end{array}$ $\begin{array}{c} \text{64} \text{T: } \text{target} \leftarrow (\text{offset}_{15})^{46} \parallel \text{offset} \parallel 0^2 \\ & \text{condition} \leftarrow (\text{GPR[rs]}_{63} = 1) \\ & \text{GPR[31]} \leftarrow \text{PC} + 8 \\ \text{T+1: if condition then} \\ & \text{PC} \leftarrow \text{PC} + \text{target} \\ & \text{else} \\ & \text{NullifyCurrentInstruction} \end{array}$	32	T:	target $\leftarrow (\text{offset}_{15})^{14} \parallel \text{offset} \parallel 0^2$
T+1: if condition then $PC \leftarrow PC + target$ else NullifyCurrentInstruction endif 64 T: target $\leftarrow (offset_{15})^{46} offset 0^2$ $condition \leftarrow (GPR[rs]_{63} = 1)$ $GPR[31] \leftarrow PC + 8$ T+1: if condition then $PC \leftarrow PC + target$ else NullifyCurrentInstruction			condition \leftarrow (GPR[rs] ₃₁ = 1)
PC \leftarrow PC + target else NullifyCurrentInstruction endif 64 T: target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR[rs] ₆₃ = 1) GPR[31] \leftarrow PC + 8 T+1: if condition then PC \leftarrow PC + target else NullifyCurrentInstruction			GPR[31] ← PC + 8
$\begin{array}{c} \mbox{else} & \mbox{NullifyCurrentInstruction} \\ \mbox{endif} \\ 64 & \mbox{T:} & \mbox{target} \leftarrow (\mbox{offset}_{15})^{46} \parallel \mbox{offset} \parallel 0^2 \\ & \mbox{condition} \leftarrow (\mbox{GPR}[rs]_{63} = 1) \\ & \mbox{GPR}[31] \leftarrow \mbox{PC} + 8 \\ \mbox{T+1:} & \mbox{if condition then} \\ & \mbox{PC} \leftarrow \mbox{PC} + \mbox{target} \\ & \mbox{else} \\ & \mbox{NullifyCurrentInstruction} \end{array}$		T+1:	if condition then
NullifyCurrentInstruction endif 64 T: target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR[rs] ₆₃ = 1) GPR[31] \leftarrow PC + 8 T+1: if condition then PC \leftarrow PC + target else NullifyCurrentInstruction			$PC \leftarrow PC + target$
64 T: target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR[rs] ₆₃ = 1) GPR[31] \leftarrow PC + 8 T+1: if condition then PC \leftarrow PC + target else NullifyCurrentInstruction			else NullifyCurrentInstruction
$\begin{array}{l} \text{condition} \leftarrow (\text{GPR[rs]}_{63} = 1) \\ \text{GPR[31]} \leftarrow \text{PC} + 8 \\ \text{T+1: if condition then} \\ \text{PC} \leftarrow \text{PC} + \text{target} \\ \text{else} \\ \text{NullifyCurrentInstruction} \end{array}$			
$\begin{array}{c} GPR[31] \leftarrow PC + 8\\ T+1: \ \text{if condition then}\\ PC \leftarrow PC + target\\ else\\ NullifyCurrentInstruction \end{array}$	64	T:	target $\leftarrow (\text{offset}_{15})^{46} \parallel \text{offset} \parallel 0^2$
T+1: if condition then PC ← PC + target else NullifyCurrentInstruction			condition \leftarrow (GPR[rs] ₆₃ = 1)
T+1: if condition then PC ← PC + target else NullifyCurrentInstruction			GPR[31] ← PC + 8
else NullifyCurrentInstruction		T+1:	if condition then
NullifyCurrentInstruction			$PC \leftarrow PC + target$
			else NullifyCurrentInstruction
endii			
			enuii

Exceptions:

BLTZ	Ľ		Brar	nch on Le	BLTZL	-		
31	26	25	21	20	16	15	0]
REG 0 0 0		I	rs	BLTZL 0 0 0 1 (offset		

5

Format:

6

BLTZL rs, offset

5

(MIPS II format)

16

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. Unconditionally, the instruction after the delay slot is stored in the link register, r31. If the contents of general-purpose register rs are less than 0, then the program branches to the branch address, with a delay of one instruction.

If it does not branch, the instruction in the branch delay slot is discarded.

Operation:

32	T: target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR[rs] ₃₁ = 1)
	T+1: if condition then $PC \leftarrow PC + target$
	else NullifyCurrentInstruction
64	endif T: target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
	condition \leftarrow (GPR[rs] ₆₃ = 1)
	T+1: if condition then $PC \leftarrow PC + target$
	else
	NullifyCurrentInstruction
	endif

Exceptions:

E	BNE					E	Bran	ch o	n Not Equal		BNE
	31	26	25		21	20		16	15		0
	BNE 0 0 0 1 0			rs			rt			offset	
	6			5	1		5			16	

BNE rs, rt, offset

(MIPS I format)

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. The contents of general-purpose register *rs* and the contents of general-purpose register *rt* are compared. If the two registers are not equal, then the program branches to the branch address, with a delay of one instruction.

Operation:

32	T: target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR[rs] \neq GPR[rt])
	T+1: if condition then
	$PC \leftarrow PC + target$
	endif
64	T: target ← (offset ₁₅) ⁴⁶ offset 0 ² condition ← (GPR[rs] ≠ GPR[rt])
	T+1: if condition then
	$PC \leftarrow PC + target$
	endif

Exceptions:

BNEL	I	Branch on Not Equal Likely					
31 26	25 2 ⁷	1 20 16	5 15	0			
BNEL 0 1 0 1 0 1	rs	rt	offset				
6	5	5	16				

BNEL rs, rt, offset

(MIPS II format)

Description:

A branch address is calculated from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted two bits left and sign extended. The contents of general-purpose register *rs* and the contents of general-purpose register *rt* are compared. If the two registers are not equal, then the program branches to the branch address, with a delay of one instruction.

If it does not branch, the instruction in the branch delay slot is discarded.

Operation:

32	T: target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR[rs] \neq GPR[rt])
	T+1: if condition then
	$PC \leftarrow PC + target$
	NullifyCurrentInstruction
	endif
64	T: target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
	condition \leftarrow (GPR[rs] \neq GPR[rt])
	T+1: if condition then
	$PC \leftarrow PC + target$
	else
	NullifyCurrentInstruction
	endif

Exceptions:

BR	EAK	AK Breakpoint	
31	26	25	65 0
	SPECIAL 0 0 0 0 0 0	code	BREAK 0 0 1 1 0 1
	6	20	6

BREAK

(MIPS I format)

Description:

A Breakpoint exception occurs after execution of this instruction, transferring control to the exception handler.

The code field is available for transferring parameters to the exception handler. The parameter is retrieved by the exception handler only by loading as data the contents of the memory word containing the instruction.

Operation:

32, 64T: BreakpointException

Exceptions:

Breakpoint exception

C	CACHE		Cache Operation		CACHE	
	31 26	25 21	20 16	15		0
	CACHE 1 0 1 1 1 1	base	ор		offset	
	6	5	5	1	16	

CACHE op, offset (base) (MIPS III format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The virtual address is translated to a physical address using the TLB, and the 5-bit sub-opcode specifies a cache operation for that address.

The index operation uses part of the virtual address to specify a cache block.

For a cache of 32 KB with 32 bytes per tag, $vAddr_{13:5}$ specifies the block. Bit 0 of the virtual address is used to specify the associativity.

Index Load Tag uses vAddr_{LINEBITS... 3} to select the doubleword for reading parity. When the *CE* bit of the Status register is set, Hit WriteBack, Hit WriteBack Invalidate, Index WriteBack Invalidate, and Fill also use vAddr_{LINEBITS... 3} to select the doubleword that has its parity modified. This operation is performed unconditionally.

The hit operation accesses the specified cache as normal data references and performs the specified operation if the cache block contains valid data with the specified physical address (a hit). If the cache block is invalid or contains a different address (a miss), no operation is performed.

During a write-back operation, modified data in the cache (i.e., "dirty" data) is written to main memory. The address to be written is specified by the cache tag and not the translated physical address.

Cache Operation (continued)



Code	Name	Cache
00	Ι	Instruction
01	D	Data
10	—	Reserved
11		Reserved

Bits 20 to 18 (this value is listed under the Code column) of the instruction specify the operation as follows:

Code	Cache	Name	Operation
000	Ι	Index Invalidate	Set the cache state of the cache block to Invalid and Unlocked.
000	D	Index WriteBack Invalidate	Examine the cache state of the data cache block at the index specified by the virtual address. If the state is Dirty and not Invalid, writes the block back to memory. The address to write is taken from the cache tag. Set the cache state of the cache block to Invalid. May be used to unlock a cache block.

Cache Operation (continued)

CACHE

Code	Cache	Name	Operation		
001	Index Load places it into the TagLo and TagHi CP0 registers		Reads the tag for the cache block at the specified index and places it into the TagLo and TagHi CP0 registers, ignoring any parity errors. In addition, the data parity from the specified doubleword is loaded into the PErr register.		
010	I, D	Index Store Tag	Write the tag for the cache block at the specified index from the TagLo and TagHi CP0 registers, including the parity bit (P) from the TagLo register.		
011	D	Create Dirty	This operation is used to avoid loading data needlessly from memory when writing new contents into an entire cache block. If the cache block does not contain the specified address and the block is dirty, write it back to memory. In all cases, set the cache block tag to the specified physical address and set the cache state to Dirty.		

Cache Operation (continued)

CACHE

Code	Cache	Name	Operation	
100	I, D	Hit Invalidate	If the cache block contains the specified address, mark the cache block Invalid.	
101	D	Hit WriteBack Invalidate	If the cache block contains the specified address, write the data back if it is dirty. In all cases, mark the cache block Invalid.	
101	Ι	Fill	Fill the instruction cache block from memory.	
110	D	Hit WriteBack	If the cache block contains the specified address and its state is Dirty, write back the data and clear the state to not Dirty.	
111	D	Fetch and Lock	This operation is used to lock a cache block. If the cache block does not contain the specified address, fill it from memory, writing the original block back to memory using the tag address if the block was dirty. In all cases, set the cache block tag to the specified physical address and set the cache state to Locked.	
111	Ι	Fetch and Lock	This operation is used to lock a cache block. If the cache blo does not contain the specified address, fill it from memory. I all cases, set the cache block tag to the specified physical address and set the cache state to Locked.	

TLB Refill and TLB Invalid exceptions can occur on any operation. For Index operations (where the physical address is used to index the cache but need not match the cache tag), unmapped addresses may be used to avoid TLB exceptions. This operation never causes TLB Modified exceptions.

If CP0 is not enabled (i.e., the CP0 enable bit in the Status register is clear in User or Supervisor mode) and this instruction is executed, a Coprocessor Unusable exception is taken. The operation of this instruction on any operation/cache combination not listed in the table is undefined. The operation of this instruction on uncached addresses is also undefined.

The processor only fills the I-cache line using the cache instruction "Fill" when the data is not stored in the cache.

Cache Operation (continued)



Operation:

32, 64T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base]
	(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
	CacheOp (op, vAddr, pAddr)

Exceptions:

Coprocessor Unusable exception

(CFC1	M		Word from F cessor 1)	PU CFC1
ſ	31 26	25 21	20 16	5 1 5 11	10 0
	COP1 0 1 0 0 0 1	CF 0 0 0 1 0	rt	fs	0 0 0 0 0 0 0 0 0 0 0 0 0
	6	5	5	5	11

CFC1 rt, fs

(MIPS I format)

Description:

The contents of the floating-point control register *fs* are loaded into generalpurpose register *rt*, with sign extension if the destination register is 64 bits.

This instruction is only defined when *fs* equals 0 or 31.

For MIPS I, MIPS II, and MIPS III, the contents of general-purpose register *rt* are undefined while the instruction immediately following this Load instruction is being executed.

Operation:

32 T: temp ← FCR[fs] T+1: GPR[rt] ← temp 64 T: temp ← FCR[fs] T+1: GPR[rt] ← (temp₃₁)³² || temp

Exceptions:

Coprocessor Unusable exception

COPz

31 26	25	24	0
COPz 0 1 0 0 x x	CO 1	cofun	
6	1	25	

Format:

COPz cofun (MIPS I format)

Description:

A coprocessor operation is performed. The operation may specify and reference internal coprocessor registers, and may change the state of the coprocessor condition line, but does not modify states within the processor, cache, or main memory.


Operation:

(z. cofun)	CoprocessorOperation (32. 64T:
------------	------------------------	----------

Exceptions:

Coprocessor Unusable exception Floating-Point exception (CP1 only)

Opcode Bit Encoding:



(СТС	C1	Π		el Word to FP Cessor 1)	CTC1
ſ	31	26	25 21	20 1	6 15 11	10 0
	0	COP1 1 0 0 0 1	CT 0 0 1 1 0	rt	fs	0 0 0 0 0 0 0 0 0 0 0 0 0 0
		6	5	5	5	11

CTC1 rt, fs

(MIPS I format)

Description:

The contents of general-purpose register rt are stored in floating-point control register fs. This instruction is defined only if fs is 0 or 31.

If any cause bit of the Floating-Point Control/Status register (FCR31) and its corresponding enable bit are set by writing data to FCR31, the Floating-Point exception occurs. The data is written to the register before the exception occurs.

For MIPS I, MIPS II, and MIPS III, the contents of the Floating-Point Control register *fs* are undefined while the instruction immediately following this instruction is executed.

Operation:

32	T: T+1:	$\begin{array}{l} temp \leftarrow GPR[rt] \\ FCR[fs] \leftarrow temp \\ COC[1] \leftarrow FCR[31]_{23} \end{array}$
64	T: T+1:	temp \leftarrow GPR[rt] ₃₁₀ FCR[fs] \leftarrow temp COC[1] \leftarrow FCR[31] ₂₃

CTC1

Move Control Word to FPU (Coprocessor 1) (continued)

CTC1

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Invalid Operation exception Unimplemented Operation exception Division by Zero exception Inexact Operation exception Overflow exception Underflow exception

		DD			I	Doublev	vord	Add					DADD
Γ	31	26	25	21	20	16	5 15		11	10	6	5	0
		SPECIAL	rs			rt		rd			0		DADD
		000000	10					Ĩŭ		00000			101100
		6	5			5		5			5		6

DADD rd, rs, rt (MIPS III format)

Description:

The contents of general-purpose register rs and the contents of general-purpose register rt are added, and the result is stored in general-purpose register rd. An Integer Overflow exception occurs if the carries-out of bits 62 and 63 differ (two's-complement overflow). The contents of the destination register rd are not modified when an Integer Overflow exception occurs.

This operation is only defined for 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64 T: $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$

Note: Same operation in 32-bit Kernel mode.

Exceptions:

Integer Overflow exception Reserved Instruction exception

[DADDI		Dou	bleword A	Add Immediate	DADDI
ſ	31 26	25	21 2	0 16	15	0
	DADDI	rs		rt	immediate	
	011000					
	6	5		5	16	

DADDI rt, rs, immediate (MIPS III format)

Description:

The 16-bit *immediate* is sign extended and added to the contents of generalpurpose register *rs*. The result is stored in general-purpose register *rt*. An Integer Overflow exception occurs if the carries-out of bits 62 and 63 differ (two'scomplement overflow). The contents of the destination register *rt* are not modified when an Integer Overflow exception occurs.

This operation is only defined in 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64 T: GPR [rt] \leftarrow GPR[rs] + (immediate₁₅)⁴⁸ || immediate_{15...0}

Note: Same operation in 32-bit Kernel mode.

Exceptions:

Integer Overflow exception Reserved Instruction exception

DADDIU						bleword Add diate Unsigned DADI				DDIU
31	26 25		21	20	1	6	15			0
DADDIL 0 1 1 0 0		rs			rt			immedi	ate	
6		5	1		5			16		

DADDIU rt, rs, immediate (MIPS III format)

Description:

The 16-bit *immediate* is sign extended and added to the contents of generalpurpose register *rs*. The result is stored in general-purpose register *rt*.

This operation is only defined in 64-bit mode and in 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

The only difference between this instruction and the DADDI instruction is that the DADDIU instruction never causes an Integer Overflow exception.

Operation:

64 T: GPR [rt] \leftarrow GPR[rs] + (immediate₁₅)⁴⁸ || immediate_{15...0}

Note: Same operation in 32-bit Kernel mode.

Exceptions:

DADDU		Doublew	ord Add	Unsigne	d	DADD)U
31 26	25	21 20	16 15	5 1 1	10 6	5	0
SPECIAL 0 0 0 0 0 0 0	rs	rt		rd	00000	DADDU 1 0 1 1 0 1	
6	5	5	N	5	5	6	

DADDU rd, rs, rt

(MIPS III format)

Description:

The contents of general-purpose register rs and the contents of general-purpose register rt are added, and the result is stored in general-purpose register rd.

This operation is only defined in 64-bit mode and in 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

The only difference between this instruction and the DADD instruction is that the DADDU instruction never causes an Integer Overflow exception.

Operation:

64 T: $GPR[rd] \leftarrow GPR[rs] + GPR[rt]$

Note: Same operation in the 32-bit Kernel mode.

Exceptions:

	DBF	REAK	Debug Break	D)BR	EAK
ĺ	31	26 25		6	5	0

		<u> </u>	0	•
SPECIAL2 0 1 1 1 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		DBREAK 1 1 1 1 1 1	
6	20		6	

DBREAK

(VR5432 format)

Description:

The DBREAK instruction forces entry into Debug mode by causing a trap to the Debug Exception vector address (0xFFFF FFFF BFC0 1000). This instruction may only be executed in User, Supervisor, or Kernel mode. Execution in Debug mode results in undefined behavior.

Execution transitions to Debug mode at an instruction boundary, the program counter (PC) is saved in the DEPC register, and execution is redirected to the 64bit Debug Exception vector (location 0xFFFF FFFF BFC0 1000).

Before the processor enters Debug mode, all instructions are flushed from the pipeline and all outstanding external bus transactions are completed. There may be a delay entering Debug mode to allow the pipeline flush and to allow all outstanding external transactions to complete. The processor stalls during this time.

The processor will not enter Debug mode at a branch delay slot instruction boundary. Instead, it stops either at the Branch instruction or the target of the branch. If a software or hardware breakpoint occurs for the branch delay slot instruction, the breakpoint occurs at the corresponding Branch instruction. If a single-step break is executed on a Branch instruction, both the branch and its delay slot are executed.

If the *DME* bit in the Status register is not set, a Reserved Instruction exception will occur when DBREAK is issued.



Debug Break

DBREAK

(Continued)

Operation:

32, 64 T: DBreakOperation ()

Exceptions:

[DDIV		Doublewo	ord Divide	DDIV
	31 26	25 21	20 16	5 15 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DDIV 0 1 1 1 1 0
	6	5	5	10	6

DDIV rs, rt (MIPS III format)

Description:

The contents of general-purpose register *rs* are divided by the contents of generalpurpose register *rt*, treating both operands as signed integers. An Integer Overflow exception never occurs, and the result of this operation is undefined when the divisor is zero.

This instruction is usually executed after additional instructions to check for a zero divisor and for overflow.

When the operation completes, the quotient word of the doubleword result is stored in special register LO, and the remainder word of the doubleword result is stored in special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. To obtain correct results, insert two or more additional instructions between MFHI or MFLO and the DDIV instruction.

This operation is only defined in 64-bit mode and 32-bit Kernel mode. Execution in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64	T–2:	LO HI	← undefined ← undefined
	T–1:	LO HI	← undefined ← undefined ← undefined
	T:	LO HI	← GPR[rs] div GPR[rt] ← GPR[rs] mod GPR[rt]

Note: Same operation in 32-bit Kernel mode.

Exceptions:

C	DDIVU		Doubleword I	Divide Unsigned	DDIVU
Γ	31 26	25 21	20 16	15 6	5 0
	SPECIAL 0 0 0 0 0 0	rs	rt	0 0 0 0 0 0 0 0 0 0 0 0 0	DDIVU 0 1 1 1 1 1
	6	5	5	10	6

DDIVU rs, rt

(MIPS III format)

Description:

The contents of general-purpose register *rs* are divided by the contents of generalpurpose register *rt*, treating both operands as unsigned integers. An Integer Overflow exception never occurs, and the result of this operation is undefined when the divisor is zero.

This instruction is usually executed after instructions to check for a zero divisor.

When the operation completes, the quotient (doubleword) is stored into special register LO and the remainder (doubleword) is stored into special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. To obtain correct results, insert two or more instructions between MFHI or MFLO and the DDIVU instruction.

This operation is only defined for the VR5432 operating in 64-bit mode and in 32bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64	T–2:	LO	\leftarrow undefined	
		HI	\leftarrow undefined	
	T–1:	LO	\leftarrow undefined	
		HI	\leftarrow undefined	
	T:	LO	← (0 GPR[rs]) div (0 GPR[rt])	
		HI	$\leftarrow (0 \parallel GPR[rs]) \mod (0 \parallel GPR[rt])$	

Note: Same operation in 32-bit Kernel mode.

Exceptions:

	VIC						Div	vide			DIV
ſ	31	26	25	21	20		16	15	6	5	0
	SPECI. 0 0 0 0		rs			rt		00000	0 0 0 0 0 0	0 -	DIV 1 1 0 1 0
L	6		5			5		1	0		6

DIV rs, rt (MIPS I format)

Description:

The contents of general-purpose register *rs* are divided by the contents of generalpurpose register *rt*, treating both operands as signed integers. An Overflow exception never occurs, and the result of this operation is undefined when the divisor is zero. In 64-bit mode, the result must be sign-extended, 32-bit values.

This instruction is usually executed after instructions to check for a zero divisor and for overflow

When the operation completes, the quotient (doubleword) is stored into special register LO and the remainder (doubleword) is stored into special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. To obtain correct results, insert two or more additional instructions between MFHI or MFLO and the DIV instructions.

DIV

DIV

Operation:

32	T–2:	LO HI	← undefined ← undefined
	T–1:	LO	← undefined
	т.	HI	← undefined
	T:	LO	$\leftarrow GPR[rs] \operatorname{div} GPR[rt]$
		HI	← GPR[rs] mod GPR[rt]
64	T–2:	LO	\leftarrow undefined
		HI	\leftarrow undefined
	T–1:	LO	← undefined
		HI	\leftarrow undefined
	T:	q	← GPR[rs] ₃₁₀ div GPR[rt] ₃₁₀
		r	$\leftarrow \text{GPR}[\text{rs}]_{310} \text{ mod GPR}[\text{rt}]_{310}$
		LO	$\leftarrow (q_{31})^{32} \parallel q_{310}$
		HI	$\leftarrow (r_{31})^{32} \parallel r_{310}$

Exceptions:

C	DIVU	J			D	ivide	Unsigne	d		[DIVU
Γ	31	26	25	21	20	16	15		6	5	0
		ECIAL 0 0 0 0		rs	r	t	0 0	0 0 0 0 0 0 0	0 0		VU 011
		6		5		5		10			6

DIVU rs, rt (MIPS I format)

Description:

The contents of general-purpose register *rs* are divided by the contents of generalpurpose register *rt*, treating both operands as unsigned integers. An Integer Overflow exception never occurs, and the result of this operation is undefined when the divisor is zero. In 64-bit mode, the result must be sign-extended, 32-bit values.

This instruction is usually executed after instructions to check for a zero divisor.

When the operation completes, the quotient (doubleword) is stored into special register LO and the remainder (doubleword) is stored into special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. To obtain correct results, insert two or more additional instructions between MFHI or MFLO and the DIVU instruction.

DIVU

DIVU

Oper	ration:		
32	T–2:	LO	← undefined
		HI	
	T–1:	LO	← undefined
		HI	← undefined
	T:	LO	← (0 GPR[rs]) div (0 GPR[rt])
		HI	$\leftarrow (0 \parallel GPR[rs]) \bmod (0 \parallel GPR[rt])$
64	T–2:	LO	\leftarrow undefined
		HI	\leftarrow undefined
	T–1:	LO	\leftarrow undefined
		HI	\leftarrow undefined
	T:	q	$\leftarrow (0 \parallel GPR[rs]_{310}) div (0 \parallel GPR[rt]_{310})$
		r	\leftarrow (0 GPR[rs]_{310}) mod (0 GPR[rt]_{310})
		LO	$\leftarrow (q_{31})^{32} \parallel q_{31\dots 0}$
		HI	$\leftarrow (r_{31})^{32} \parallel r_{310}$
			` ('31/ II '310

Exceptions:

	DMFC0			Doublewo ystem Con	ord Move f trol Copro	DMFC0		
	31	26	25 21	20	16 15	11 10	0)
		COP0 0000	DMF 0 0 0 0 1	rt	rd		0 0 0 0 0 0 0 0 0 0 0 0 0	
		6	5	5	5	L.	11	

DMFC0 rt, rd

(MIPS III format)

Description:

The contents of coprocessor register *rd* of CP0 are stored in general-purpose register *rt*.

This operation is defined in 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

The contents of the source coprocessor register *rd* are written to the 64-bit destination general-purpose register *rt*. The operation of a DMFC0 instruction on a 32-bit register of CP0 is undefined.

Operation:

64	T:	data \leftarrow CPR[0,rd]
	T+1:	GPR[rt] ← data

Note: Same operation in 32-bit Kernel mode.

Exceptions:

Coprocessor Unusable exception (64-/32-bit User mode and Supervisor mode if CP0 is disabled)

Reserved Instruction exception (32-bit User or Supervisor mode)

[DN	ИТС0	Sy		rd Move to ol Coprocessor	DMTC0
Γ	31	26	25 21	20 16	15	0
		COP0 010000	DMT 00101	rt	rd	0 000000000
		6	5	5		16

DMTC0 rt, rd

(MIPS III format)

Description:

The contents of general-purpose register *rt* are loaded into coprocessor register *rd* of CP0.

This operation is defined in 64-bit mode or in 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

The contents of the source general-purpose register *rd* are written to the 64-bit destination coprocessor register *rt*. The operation of a DMTC0 instruction on a 32-bit register of CP0 is undefined.

Because the state of the virtual address translation system may be altered by this instruction, the operation of Load instructions, Store instructions, and TLB operations for the instructions immediately before and after this instruction are undefined.

Operation:

64	T:	data \leftarrow GPR[rt]
	T+1:	CPR[0, rd] ← data

Note: Same operation in 32-bit Kernel mode.

Exceptions:

Coprocessor Unusable exception (64-/32-bit User and Supervisor mode if CP0 is disabled)

Reserved Instruction exception (32-bit User or Supervisor mode)

Ľ	OMULT		Doublew	vord Multiply	DMULT		
	31 26	25 21	20 1	6 15 6	5 (0	
	SPECIAL 0 0 0 0 0 0 0	rs	rt	000000000000000000000000000000000000000	DMULT 0 1 1 1 0 0		
	6	5	5	10	6		

DMULT rs, rt

(MIPS III format)

Description:

The contents of general-purpose registers *rs* and *rt* are multiplied, treating both operands as signed integers. An Integer Overflow exception never occurs.

When the operation completes, the low-order doubleword is stored into special register LO and the high-order doubleword is stored into special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the DMULT instruction.

This operation is only defined in 64-bit mode and in 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64 T–2:	LO HI	← undefined ← undefined
T–1: T:	HI t LO	$ \leftarrow undefined \\ \leftarrow undefined \\ \leftarrow GPR[rs] * GPR[rt] \\ \leftarrow t_{630} \\ \leftarrow t_{12764} $

Note: Same operation in 32-bit Kernel mode.

Exceptions:

C	DMULTU				Doubleword Multiply Unsigned					DMULTU			
Γ	31	26	25	21	20	16	5 15		6	5	0		
		PECIAL	rs			rt		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		DMULTU 0 1 1 1 0 1			
		6	5			5		10		6			

DMULTU rs, rt

(MIPS III format)

Description:

The contents of general-purpose registers *rs* and *rt* are multiplied, treating both operands as unsigned integers. An Overflow exception never occurs.

When the operation completes, the low-order doubleword is stored into special register LO, and the high-order doubleword is stored into special register HI.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the DMULTU instruction.

This operation is defined in 64-bit mode and in 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64	T–2:	LO ← undefined HI ← undefined
	T–1:	LO ← undefined HI ← undefined
	T:	t ← (0 GPR[rs]) * (0 GPR[rt]) LO ← t ₆₃₀ HI ←t ₁₂₇₆₄

Note: Same operation in 32-bit Kernel mode.

Exceptions:

	DRET	Debug Return		DRET
ſ	31 26	25	5 5	0
	SPECIAL2 0 1 1 1 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		DRET 1 1 1 1 1 0
	6	20		6

DRET

(VR5432 format)

Description:

The DRET instruction returns from Debug mode to the mode in effect (User, Supervisor, or Kernel mode) when the last debug break event has occurred. Control is passed to the instruction pointed to by the Debug Exception PC (DEPC) register. Unlike most jumps and branches, the execution of which also executes the next instruction (the one in the delay slot), DRET does not execute a delay slot instruction. The DRET instruction must not be placed in a branch delay slot.

Operation:

32, 64 T: DRetOperation ()

Exceptions:

C	OROR		Doubleword	t	DROR		
	31 26	25 21	20 16	15 11	10 6	5 0	
	SPECIAL 0 0 0 0 0 0 0			rd	sa	DROR 1 1 1 0 1 0	
	6	5	5	5	5	6	

DROR rd, rt, sa

(VR5432 format)

Description:

The contents of general-purpose register rt are rotated right by sa bits, and the result is stored in general-purpose register rd.

Operation:

32, 64T: $GPR[rd] \leftarrow GPR[rt]_{sa-1...0} \parallel GPR[rt]_{63...sa}$

Exceptions:

DROR32				Doubleword Rotate Right Plus 32				DROR32						
ſ	31	26	25	21	20	16	15	11	10		6	5		0
	SPE 0 0 0	CIAL 0 0 0	0 0	1 0 0 0 1		rt	rc	ł		sa			ROR32 1 1 1 0	
		6		5		5	5		I	5			6	

DROR32 rd, rt, sa (VR5432 format)

Description:

The contents of general-purpose register rt are rotated right by sa + 32 bits, and the result is stored in general-purpose register rd.

Operation:

32, 64T: s = sa + 32 $GPR[rd] \leftarrow GPR[rt]_{s-1\dots 0} \parallel GPR[rt]_{63\dots s}$

Exceptions:

DRORV			Doublew Right	DRORV		
	31 26	25 2	1 20 16	3 15 1 1	1 10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	1 0 0 0 0 1	DRORV 0 1 0 1 1 0
	6	5	5	5	5	6

DRORV rd, rt, rs

(VR5432 format)

Description:

The contents of general-purpose register *rt* are rotated right by the number of bits specified by the low-order five bits of general-purpose register *rs*. The result is stored in general-purpose register *rd*.

Operation:

32, 64T: $s \leftarrow GPR[rs]_{4...0}$

 $\mathsf{GPR[rd]} \gets \mathsf{GPR[rt]}_{s\text{-}1...0} \parallel \mathsf{GPR[rt]}_{63...s}$

Exceptions:

	DSLL			Do	uble	wor	d Sh	ift L	eft Lo	ogio	al				DS	LL
ſ	31	26	25	21	20		16	15		11	10		6	5		0
	SPECI/ 0 0 0 0 0		0 0	0 0 0 0		rt			rd			sa		1	DSLL 1 1 0 0	
	6			5		5			5	1		5		I	6	

DSLL rd, rt, sa

(MIPS III format)

Description:

The contents of general-purpose register *rt* are shifted left by *sa* bits, inserting zeros into the low-order bits. The result is stored in general-purpose register *rd*.

This operation is defined in 64-bit mode and in 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64 T: s ← 0 || sa GPR[rd] ← GPR[rt]_{(63-s)...0} || 0^s

Note: Same operation in 32-bit Kernel mode.

Exceptions:

C	OSLLV				blewor ogical			ť			D	SLL	/
	31 26	25	21	20	16	15		11	10	6	5	0	1
	SPECIAL 0 0 0 0 0 0	rs			rt		rd		0 0	0000	(DSLLV 0 1 0 1 0 0	
	6	5			5		5			5	I	6	

DSLLV rd, rt, rs

(MIPS III format)

Description:

The contents of general-purpose register *rt* are shifted left by the number of bits specified by the low-order six bits contained in general-purpose register *rs*, inserting zeros into the low-order bits. The result is stored in general-purpose register *rd*.

This operation is defined in 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64 T: $s \leftarrow GPR[rs]_{5...0}$ GPR[rd] $\leftarrow GPR[rt]_{(63-s)...0} \parallel 0^{s}$

Note: Same operation in 32-bit Kernel mode.

Exceptions:

[DSLL:	32				ublev Logi			ft Lef 32	ft				D	SLI	_32
ſ	31	26	25	21	20		16	15		11	10		6	5		0
	SPECI/ 0 0 0 0 0		0 0	0 0 0 0		rt			rd			sa			DSLL: 1 1 1 1	
	6			5		5			5			5		1	6	

DSLL32 rd, rt, sa

(MIPS III format)

Description:

The contents of general-purpose register rt are shifted left by 32 + sa bits, inserting zeros into the low-order bits. The result is stored in general-purpose register rd.

This operation is defined in 64-bit mode and in 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:



Note: Same operation in 32-bit Kernel mode.

Exceptions:

C	OSRA				Shi	Do ift Rig		ewor Arith		с				[DSF	RA
	31	26	25	21	20		16	15		11	10		6	5		0
	SPECIA 0 0 0 0 0		0000	0		rt			rd			sa			DSRA 1 1 0 1 1	1
	6		5	1		5			5			5			6	

DSRA rd, rt, sa

(MIPS III format)

Description:

The contents of general-purpose register *rt* are shifted right by *sa* bits, sign extending the high-order bits. The result is stored in general-purpose register *rd*.

This operation is defined in 64-bit mode and in 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64 T	: :	s ← 0 sa
	($GPR[rd] \leftarrow (GPR[rt]_{63)}^{s} GPR[rt]_{63s}$

Note: Same operation in 32-bit Kernel mode.

Exceptions:

	DSRAV		I	Doublew Arithn			-	nt			D	SRA	V
ſ	31 26	25	21	20	16	15		11	10	6	5		0
	SPECIAL 0 0 0 0 0 0 0	rs		rt			rd		0 0	0000		DSRAV 1 0 1 1 1	
	6	5	ł	5			5	1		5	Į.	6	

DSRAV rd, rt, rs

(MIPS III format)

Description:

The contents of general-purpose register *rt* are shifted right by the number of bits specified by the low-order six bits of general-purpose register *rs*, sign extending the high-order bits. The result is stored in general-purpose register *rd*.

This operation is defined in 64-bit mode and in 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64 T: $s \leftarrow GPR[rs]_{5...0}$ GPR[rd] $\leftarrow (GPR[rt]_{63})^{s} || GPR[rt]_{63...s}$

Note: Same operation in 32-bit Kernel mode.

Exceptions:

DSR	A32	2			oleword rithmeti		-			۵	DS	RA:	32
31	26	25	21	20	16	15	1	1 10		6	5		0
SPE 0 0 0 0	CIAL 0 0 0	0 0	0 0 0 0		rt		rd		sa			SRA32 1 1 1 1	
(6		5		5		5		5			6	

DSRA32 rd, rt, sa


(MIPS III format)

Description:

The contents of general-purpose register rt are shifted right by 32 + sa bits, sign extending the high-order bits. The result is stored in general-purpose register rd.

This operation is defined in 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:



Note: Same operation in 32-bit Kernel mode.

Exceptions:

DSR	L			Doubleword Shift Right Logical									DS	RL	
31	26	25	21	20		16	15		11	10		6	5		0
SPE 0 0 0 0	CIAL 0 0 0	0 0	0000		rt			rd			sa		1	DSRL 1 1 0 1	0
6	6		5		5			5			5			6	

DSRL rd, rt, sa

(MIPS III format)

Description:

The contents of general-purpose register *rt* are shifted right by *sa* bits, inserting zeros into the high-order bits. The result is stored in general-purpose register *rd*.

This operation is defined in 64-bit mode and in 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:



Note: Same operation in 32-bit Kernel mode.

Exceptions:

DSRLV			l Shift Right Variable		DSRLV
31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	DSRLV 0 1 0 1 1 0
6	5	5	5	5	6

DSRLV rd, rt, rs

(MIPS III format)

Description:

The contents of general-purpose register rt are shifted right by the number of bits specified by the low-order six bits of general-purpose register rs, inserting zeros into the high-order bits. The result is stored in general-purpose register rd.

This operation is defined in 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64 T: $s \leftarrow GPR[rs]_{5...0}$ GPR[rd] $\leftarrow 0^{s} || GPR[rt]_{63...s}$

Note: Same operation in 32-bit Kernel mode.

Exceptions:

[DSRL3	2		Doubleword Shift Right Logical Plus 32							DS	RL:	32
	31 26	25	21	20	16	15	11	10		6	5		0
	SPECIAL 0 0 0 0 0 0 0	0 0	0 0 0 0	rt			rd		sa			SRL32	
	6		5	5			5		5			6	

DSRL32 rd, rt, sa

Description:

The contents of general-purpose register rt are shifted right by 32 + sa bits, inserting zeros into the high-order bits. The result is stored in general-purpose register rd.

This operation is defined in 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64 T: $s \leftarrow 1 \parallel sa$ GPR[rd] $\leftarrow 0^{s} \parallel GPR[rt]_{63...s}$

Note: Same operation in 32-bit Kernel mode.

Exceptions:

[DSUB		Doublew	ord Subtract	t	DSUB
	31 26	25 2 ²	20 16	6 15 1	1 10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	DSUB 1 0 1 1 1 0
	6	5	5	5	5	6

DSUB rd, rs, rt

(MIPS III format)

Description:

The contents of general-purpose register *rt* are subtracted from the contents of general-purpose register *rs*, and the result is stored in general-purpose register *rd*.

An Integer Overflow exception takes place if the carries-out of bits 62 and 63 differ (a two's-complement overflow). The contents of destination register rd are not modified when an Integer Overflow exception occurs.

This operation is defined in 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64	T:	$GPR[rd] \leftarrow GPR[rs] - GPR[rt]$	
----	----	----------------------------------------	--

Note: Same operation in 32-bit Kernel mode.

Exceptions:

Integer Overflow exception Reserved Instruction exception

DSUBU			Do	Doubleword Subtract Unsigned							DZORO		
ſ	31	26	25	21	20	16	15	1	1 10	6	5	0	
		SPECIAL 0 0 0 0 0 0 0	rs		rt			rd	0	0 0 0 0 0		DSUBU 1 0 1 1 1 1	
		6	5		Ę	5		5		5		6	

Format:

DSUBU rd, rs, rt

(MIPS III format)

Description:

The contents of general-purpose register *rt* are subtracted from the contents of general-purpose register *rs*, and the result is stored in general-purpose register *rd*.

The only difference between this instruction and the DSUB instruction is that the DSUBU instruction never causes an Integer Overflow exception.

This operation is defined in 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64 T: $GPR[rd] \leftarrow GPR[rs] - GPR[rt]$

Note: Same operation in 32-bit Kernel mode.

Exceptions:

E	ERET		Return from Exception	ERET
	31 26	25 2	4	65 0
	COP0 0 1 0 0 0 0	CO 1	000000000000000000000000000000000000000	ERET 011000
	6	1	19	6

ERET

(MIPS III format)

Description:

ERET is for returning from an interrupt, exception, or error exception. Unlike a Branch or Jump instruction, ERET does not execute a delay slot instruction.

The ERET instruction must not itself be placed in a branch delay slot.

If the *ERL* bit of the Status register is set ($SR_2 = 1$), load the contents of the ErrorEPC register to the PC and clear the *ERL* bit to zero. Otherwise ($SR_2 = 0$), load the PC from the *EPC*, and clear the *EXL* bit of the Status register to zero ($SR_1 = 0$).

An ERET instruction executed between an LL instruction and an SC instruction causes the SC instruction to fail, since the ERET instruction clears the *LL* bit to zero.

Operation:

32, 64	T: if $SR_2 = 1$ then
	$\overline{PC} \leftarrow ErrorEPC$
	$SR \leftarrow SR_{313} \parallel 0 \parallel SR_{10}$
	else
	$PC \leftarrow EPC$
	$SR \leftarrow SR_{31\dots 2} \parallel 0 \parallel SR_0$
	endif
	LLbit \leftarrow 0

Exceptions:

Coprocessor Unusable exception

L	J	Jump	J
	31 26	25	0
	J 0 0 0 0 1 0	target	
	6	26	

J target

(MIPS I format)

Description:

The 26-bit target is shifted left two bits and combined with the high-order four bits of the address of the delay slot to calculate the target address. The program unconditionally jumps to this calculated address with a delay of one instruction.

Because instructions must be word aligned, a J instruction must specify an address where the low-order two bits are zero. If these low-order two bits are not zero, an Address Error exception will occur when the Jump target instruction is fetched.

Operation:

32		temp \leftarrow target PC \leftarrow PC ₃₁₂₈ temp 0 ²
64	T: T+1:	temp \leftarrow target PC \leftarrow PC ₆₃₂₈ temp 0 ²

Exceptions:

422

JAL		Jump and Link	JAL
31	26 25		0
AL 0 0 0 0	L) 1 1	target	
6		26	

Format:

JAL target

(MIPS I format)

Description:

The 26-bit target is shifted left two bits and combined with the high-order four bits of the address of the delay slot to calculate the address. The program unconditionally jumps to this calculated address with a delay of one instruction. The address of the instruction after the delay slot is placed in the link register, r31.

Because instructions must be word aligned, a JAL instruction must specify an address where the low-order two bits are zero. If these low-order two bits are not zero, an Address Error exception will occur when the Jump target instruction is fetched.

Operation:

32	T:	$temp \gets target$
		GPR[31] ← PC + 8
	T+1:	$PC \leftarrow PC_{3128} \parallel temp \parallel 0^2$
64	T:	$temp \gets target$
		GPR[31] ← PC + 8
	T+1:	$PC \leftarrow PC_{6328} \parallel temp \parallel 0^2$

Exceptions:

JALR					Jum	p and Li	nk R	egist	ter				JAL	R
	31 26	25		21	20	16	15		11	10	6	5		0
	SPECIAL 0 0 0 0 0 0 0		rs		0 (0000		rd		0 (0000		JALR 0 0 1 0 0 1	1
	6		5			5		5	·		5		6	

JALR rs	(MIPS I format, rd = 31 implied)
JALR rd, rs	(MIPS I format)

Description:

The program unconditionally jumps to the address contained in general-purpose register rs, with a delay of one instruction. The address of the instruction after the delay slot is stored in general-purpose register rd. The default value of rd, if omitted in the assembly language instruction, is 31.

Register numbers *rs* and *rd* should not be equal, because such an instruction does not have the same effect when re-executed. If they are equal, the contents of *rs* are destroyed by storing a link address. However, if an attempt is made to execute this instruction, an exception will not occur, and the result of executing such an instruction is undefined.

Because instructions must be word aligned, a JALR instruction must specify a target register (rs) that contains an address where the low-order two bits are zero. If these low-order two bits are not zero, an Address Error exception will occur when the Jump target instruction is fetched.

Operation:

32, 64	T:	temp ← GPR [rs] GPR[rd] ← PC + 8
	T+1:	$PC \leftarrow temp$

Exceptions:

JR		Jump Register	JR
31 2	6 25	21 20	65 0
SPECIAL 0 0 0 0 0 0 0	rs	000000000000000000000000000000000000000	JR 0 0 1 0 0 0
6	5	15	6

JR rs


(MIPS I format)

Description:

The program unconditionally jumps to the address contained in general-purpose register *rs*, with a delay of one instruction.

Because instructions must be word aligned, a JR instruction must specify a target register (rs) that contains an address where the low-order two bits are zero. If these low-order two bits are not zero, an Address Error exception will occur when the Jump target instruction is fetched.

Operation:



Exceptions:

LE	3				Loa	d	Byte	9		LE	3
31	26	25	21	20	1	6	15			0	1
	LB 1 0 0 0 0 0	base			rt			off	set		
	6	5			5			1	6		

LB rt, offset (base)

(MIPS I format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The contents of the byte at the memory location specified by the address are sign extended and loaded into general-purpose register *rt*.

Operation:

32	T:	vAddr ← ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		$\begin{array}{l} pAddr \leftarrow pAddr_{PSIZE\ -1\\ 3} \parallel (pAddr_{20} \ xor \ ReverseEndian^3 \) \\ mem \leftarrow LoadMemory \ (uncached, \ BYTE, \ pAddr, \ vAddr, \ DATA) \\ byte \leftarrow vAddr_{20} \ xor \ BigEndianCPU^3 \\ GPR[rt] \leftarrow (mem_{7+8^* byte})^{24} \ \parallel mem_{7+8^* byte8^* byte} \end{array}$
64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE\ -1\ \ldots\ 3} \parallel (pAddr_{2\ldots 0} \ xor \ ReverseEndian^3) \\ mem \leftarrow LoadMemory \ (uncached, \ BYTE, \ pAddr, \ vAddr, \ DATA) \\ byte \leftarrow vAddr_{2\ldots 0} \ xor \ BigEndianCPU^3 \\ \\ GPR[rt] \leftarrow (mem_{7+8^*byte})^{56} \ \parallel mem_{7+8^*byte\ldots 8^*byte} \end{array}$

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception

L	BU					Lo	oad E	Byte	Unsi	gned		L	BU
	31	26	25		21	20		16	15				0
	LBU 1 0 0 1 0	0		base			rt				offset		
	6			5			5				16		

LBU rt, offset(base) (MIPS I format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The contents of the byte at the memory location specified by the address are zero extended and loaded into general-purpose register *rt*.

Operation:

32	T:	vAddr ← ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		$pAddr \leftarrow pAddr_{PSIZE - 1 \dots 3} \parallel (pAddr_{2\dots 0} \text{ xor ReverseEndian}^3)$
		$mem \leftarrow LoadMemory \text{ (uncached, BYTE, pAddr, vAddr, DATA)}$
		byte \leftarrow vAddr ₂₀ xor BigEndianCPU ³
		$GPR[rt] \leftarrow 0^{24} \parallel mem_{7+8^* \text{ byte}8^* \text{ byte}}$
64	T:	vAddr $\leftarrow ((offset_{15})^{48} offset_{150}) + GPR[base]$
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		$pAddr \leftarrow pAddr_{PSIZE - 13} (pAddr_{20} xor ReverseEndian^3)$
		mem ← LoadMemory (uncached, BYTE, pAddr, vAddr, DATA)
		byte \leftarrow vAddr ₂₀ xor BigEndianCPU ³
		$GPR[rt] \leftarrow 0^{56} \parallel mem_{7+8^* \text{ byte} \dots 8^* \text{ byte}}$

Exceptions:

TLB Miss exception Bus Error exception TLB Invalid exception Address Error exception

L	D					L	_oad	Dou	ıbleword		LD
	31	26	25		21	20		16	15		0
	LD 1 1 0 1	11		base			rt			offset	
	6			5			5			16	

LD rt, offset (base)

(MIPS III format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The contents of the 64-bit doubleword at the memory location specified by the address are loaded into general-purpose register *rt*.

If any of the low-order three bits of the address are not zero, an Address Error exception occurs.

This operation is defined in 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64	T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base]
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		mem ← LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA)
		GPR[rt] ← mem

Note: In 32-bit Kernel mode, the high-order 32 bits are ignored during virtual address creation.

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception Reserved Instruction exception LDCz

Load Doubleword to Coprocessor z

31 26	25 21	20 16	15	0
LDCz 1 1 0 1 x x	base	rt	offset	
6	5	5	16	

Format:

LDCz rt, offset (base) (MIPS II format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The processor loads a doubleword from the addressed memory location to CPz. The manner in which each coprocessor uses the data is defined by the individual coprocessor specifications.

If any of the low-order three bits of the address are not zero, an Address Error exception takes place.

This instruction is not valid for use with CP0.

When CP1 is specified, the FR bit of the Status register equals zero and the leastsignificant bit in the rt field is not zero; the operation of the instruction is undefined. If the FR bit equals one, an odd or even register is specified by rt.

LDCz

Load Doubleword to Coprocessor z (continued)

LDCz


Operation:

32	T:	vAddr ← ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) mem ← LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA) COPzLD (rt, mem)
64	T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) mem ← LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA) COPzLD (rt, mem)

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception Coprocessor Unusable exception

Opcode Bit Encoding:



L	DL		Load Doul	pleword Left	LDL
ſ	31 26	25 21	20 16	15	0
	LDL 0 1 1 0 1 0	base	rt	offset	
	6	5	5	16	

LDL rt, offset (base)


(MIPS III format)

Description:

This instruction is used in combination with the LDR instruction to load the doubleword data in the memory that is not at the word boundary to general-purpose register *rt*. The LDL instruction loads the higher portion of the data to the register, while the LDR instruction loads the lower portion.

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to generate a virtual address that can specify any byte. Of the doubleword data in the memory where the most-significant byte is specified by the generated address, only the data at the same word boundary as the target address is loaded and stored to the higher portion of general-purpose register *rt*. The remaining portion of the register is not affected. Depending on the address specified, the number of bytes to be loaded changes from 1 to 8.

In other words, first the addressed byte is stored to the most-significant byte position of general-purpose register rt. If there is data of the low-order byte that follows the same doubleword boundary, the operation to store this data to the next byte of general-purpose register rt is repeated. The remaining low-order byte is not affected.



LDL

LDL

The contents of general-purpose register *rt* are internally bypassed within the processor, so that no NOP instruction is needed between an immediately preceding Load instruction that targets general-purpose register *rt* and a subsequent LDL (or LDR) instruction.

The Address Error exception does not occur even if the specified address is not at the doubleword boundary.

This operation is defined in 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

64	T:	vAddr $\leftarrow ((\text{offset}_{15})^{48} \text{ offset}_{150}) + \text{GPR}[\text{base}]$
		(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
		$pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} \text{ xor ReverseEndian}^3)$
		if BigEndianMem = 0 then
		$pAddr \leftarrow pAddr_{PSIZE-13} \parallel 0^3$
		endif
		byte $\leftarrow vAddr_{20} xor BigEndianCPU^3$
		$\begin{array}{l} mem \leftarrow LoadMemory \ (uncached, \ byte, \ pAddr, \ vAddr, \ DATA) \\ GPR[rt] \leftarrow mem_{7+8^*byte0} \parallel GPR[rt]_{55-8^*byte0} \end{array}$

Note: In 32-bit Kernel mode, the high-order 32 bits are ignored during virtual address creation.

LDL

Load Doubleword Left (continued)

LDL

The relationship between the address given to the LDL instruction and the result (bytes for registers) is shown below:

Register A B	•					
Register R	С	D	E	F	G	Н
Memory I J	K	L	М	N	0	Р

	BigEndianC	BigEndia	nCPU	= 1				
			Off	set			Off	set
vAddr ₂₀	Destination	Туре	LEM	BEM	Destination	Туре	LEM	BEM
0	PBCDEFGH	0	0	7	IJKLMNOP	7	0	0
1	OPCDEFGH	1	0	6	ЈКЬММОРН	6	0	1
2	NOPDEFGH	2	0	5	К М М О Р G Н	5	0	2
3	МNOPEFGH	3	0	4	LMNOPFGH	4	0	3
4	LMNOPFGH	4	0	3	МNOPEFGH	3	0	4
5	КLMNOPGH	5	0	2	NOPDEFGH	2	0	5
6	Ј К Ц ММ ОРН	6	0	1	OPCDEFGH	1	0	6
7	IJKLMNOP	7	0	0	PBCDEFGH	0	0	7

Note: Type:

Access type output to memory (refer to Table 16-3 on page 324 for information on byte access within a double-word)

Offset: pAddr_{2...0} Output to memory

LEM Little-endian memory (BigEndianMem = 0)

BEM Big-endian memory (BigEndianMem = 1)

LDL

Load Doubleword Left (continued)

LDL

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception Reserved Instruction exception

_DR		Load Doubl	eword Right	LDR
31 26	25 21	20 16	15	0
LDR 0 1 1 0 1 1	base	rt	offset	
6	5	5	16	


LDR rt, offset (base) (MIPS III format)

Description:

This instruction is combined with the LDL instruction to load the word data in the memory that is not at the word boundary to general-purpose register *rt*. The LDL instruction loads the higher portion of the data to the register, while the LDR instruction loads the lower portion.

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to generate a virtual address that can specify any byte. Of the word data in memory where the least-significant byte is specified by the generated address, only the data at the same doubleword boundary as the target address is loaded and stored to the lower portion of general-purpose register *rt*. The remaining portion of the register is not affected. Depending on the address specified, the number of bytes to be loaded changes from 1 to 8.

In other words, first the addressed byte is stored to the least-significant byte position of general-purpose register rt. If there is data of the high-order byte that follows the same doubleword boundary, the operation to store this data to the next byte of general-purpose register rt is repeated. The remaining high-order byte is not affected.



LDR

Load Doubleword Right (continued)

LDR

The contents of general-purpose register *rt* are bypassed within the processor so that no NOP instruction is needed between an immediately preceding Load instruction that targets general-purpose register *rt* and a subsequent LDR (or LDL) instruction.

The Address Error exception does not occur even if the specified address is not located at the doubleword boundary.

This operation is defined in 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

 $\begin{array}{ll} \mbox{64 T: vAddr} \leftarrow ((\mbox{offset}_{15})^{48} \parallel \mbox{offset}_{15...0}) + \mbox{GPR[base]} \\ (pAddr, uncached) \leftarrow \mbox{AddressTranslation (vAddr, DATA)} \\ pAddr \leftarrow pAddr_{PSIZE-1...3} \parallel (pAddr_{2...0} \mbox{ xor ReverseEndian}^3) \\ \mbox{if BigEndianMem} = 1 \mbox{ then} \\ pAddr \leftarrow pAddr_{31...3} \parallel 0^3 \\ \mbox{endif} \\ \mbox{byte} \leftarrow vAddr_{2...0} \mbox{ xor BigEndianCPU}^3 \\ \mbox{mem} \leftarrow \mbox{LoadMemory (uncached, DOUBLEWORD - byte, pAddr, vAddr, DATA)} \\ \mbox{GPR[rt]} \leftarrow \mbox{GPR[rt]}_{63...64-8^*byte} \parallel \mbox{mem}_{63...8^*byte} \end{array}$

Note: In 32-bit Kernel mode, the high-order 32 bits are ignored during virtual address creation.

LDR

The relationship between the address given to the LDR instruction and the result (bytes for registers) is shown below:

LDR								
Register	А	В	С	D	Е	F	G	Н
Memory	Ι	J	К	L	М	N	0	Р

	BigEndian	CPU =	0	BigEndianCPU = 1					
			Of	fset			Off	set	
vAddr ₂₀	Destination	Туре	LEM	BEM	Destination	Туре	LEM	BEM	
0	IJKLMNOP	7	0	0	ABCDEFGI	0	7	0	
1	AIJKLMNO	6	1	0	A B C D E F I J	1	6	0	
2	A B I J K L M N	5	2	0	АВСДЕІЈК	2	5	0	
3	АВСІЈКЬМ	4	3	0	ABCDIJKL	3	4	0	
4	A B C D I J K L	3	4	0	ABCIJKLM	4	3	0	
5	A B C D E I J K	2	5	0	ABIJKLMN	5	2	0	
6	A B C D E F I J	1	6	0	AIJKLMNO	6	1	0	
7	ABCDEFGI	0	7	0	ΙΙΚΙΜΝΟΡ	7	0	0	

Note: Type:

: Access type output to memory (refer to Table 16-3 on page 324 for information on byte access within a double-word)

- *Offset*: pAddr_{2...0} Output to memory
- *LEM* Little-endian memory (BigEndianMem = 0)
- *BEM* Big-endian memory (BigEndianMem = 1)

LDR

Load Doubleword Right (continued)

LDR

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception Reserved Instruction exception

_┣	1					Loa	d Ha	lfword		LH
31	2	6 25	5	21	20		16	15		0
	LH 1 0 0 0 0 1		base			rt			offset	
	6		5			5			16	

LH rt, offset (base) (MIPS I format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The contents of the halfword at the memory location specified by the address are sign extended and loaded into general-purpose register *rt*.

If the least-significant bit of the address is not zero, an Address Error exception occurs.

Operation:

32	T:	$vAddr \leftarrow ((offset_{15})^{16} offset_{150}) + GPR[base]$ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) pAddr \leftarrow pAddr _{PSIZE - 13} (pAddr ₂₀ xor (ReverseEndian ² 0))
		mem \leftarrow LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA) byte \leftarrow vAddr ₂₀ xor (BigEndianCPU ² 0)
		$GPR[rt] \leftarrow (mem_{15+8^*byte})^{16} mem_{15+8^*byte8^*} byte$
64	T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base] (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
		pAddr \leftarrow pAddr _{PSIZE - 13} (pAddr ₂₀ xor (ReverseEndian ² 0)) mem \leftarrow LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA)
		byte ← vAddr ₂₀ xor (BigEndianCP ² 0) GPR[rt] ← (mem _{15+8*byte}) ¹⁶ mem _{15+8*byte8*} _{byte}

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception

L	.H	U			L	oad	l Hal	fwor	rd Unsigned	l	LHU
	31	26	25		21	20		16	15		0
	1	LHU 1 0 0 1 0 1		base			rt			offset	
		6	·	5			5			16	

LHU rt, offset (base) (MIPS I format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The contents of the halfword at the memory location specified by the address are zero extended and loaded into general-purpose register *rt*.

If the least-significant bit of the address is not zero, an Address Error exception occurs.

Operation:

32	T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE\ -1\ldots 3} \parallel (pAddr_{2\ldots 0} \ xor \ (ReverseEndian^2 \parallel 0)) \\ mem \leftarrow LoadMemory \ (uncached, \ HALFWORD, \ pAddr, \ vAddr, \ DATA) \\ byte \leftarrow vAddr_{2\ldots 0} \ xor \ (BigEndianCPU^2 \parallel 0) \\ GPR[rt] \leftarrow 0^{16} \ \parallel mem_{15+8^*byte\ldots 8^*byte} \\ \end{array} $
64	T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE\ -1\ldots 3} \parallel (pAddr_{2\ldots 0} \ xor \ (ReverseEndian^2 \parallel 0)) \\ mem \leftarrow LoadMemory \ (uncached, \ HALFWORD, \ pAddr, \ vAddr, \ DATA) \\ byte \leftarrow vAddr_{2\ldots 0} \ xor \ (BigEndianCPU^2 \parallel 0) \\ GPR[rt] \leftarrow 0^{48} \ \parallel mem_{15+8*byte\ldots 8*byte} \\ \end{array} $

Exceptions:

TLB Miss exception Bus Error exception TLB Invalid exception Address Error exception

L	L	-				Lo	ad L	.inke	ed		L	L.
ſ	31	26	25	21	20		16	15				0
		LL 1 1 0 0 0 0	bas	е		rt				offset		
		6	5		·	5				16		_

LL rt, offset (base) (1

(MIPS II format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The contents of the word at the memory location specified by the address are loaded into general-purpose register rt. In 64-bit mode, the loaded word is sign extended. In addition, the specified physical address of the memory is stored in the LLAddr register, and sets the *LL* bit to 1. Afterward, the processor checks whether the address stored in the LLAddr register has been rewritten by the other processors or devices.

This instruction is provided for compatibility with MIPS implementations that implement multiprocessing facilities; however, the VR5432 does not implement these facilities.

Load Linked (LL) and Store Conditional (SC) instructions can be used to update memory atomically:

This atomically increments the word addressed by T0. Changing the ADD instruction to an OR instruction changes this to an atomic bit set.

This instruction is available in User mode; it is not necessary to enable CP0.

LL

Load Linked (continued)

LL

If the specified address is in the noncache area, the operation of the LL instruction is undefined. A cache miss that occurs between the LL and SC instructions hinders execution of the SC instruction. Usually, therefore, one should not use a Load or Store instruction between the LL and SC instructions. Otherwise, the operation of the SC instruction is not guaranteed. If an exception frequently occurs, the exception also hinders execution of the SC instruction. It is therefore necessary to disable the exception temporarily.

If either of the low-order two bits of the address is not zero, an Address Error exception takes place.

Operation:

32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{2\ldots 0} \ xor \ (ReverseEndian \parallel 0^2)) \\ mem \leftarrow LoadMemory \ (uncached, \ WORD, \ pAddr, \ vAddr, \ DATA) \\ byte \leftarrow vAddr_{2\ldots 0} \ xor \ (BigEndianCPU \parallel 0^2) \\ GPR[rt] \leftarrow mem_{31+8^*byte8^*\mathsf{byte} \\ LLbit \leftarrow 1 \\ LLAddr \leftarrow pAddr \end{array}$
64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots 3} \parallel (pAddr_{2\ldots 0} \ xor \ (ReverseEndian \parallel 0^2)) \\ mem \leftarrow LoadMemory \ (uncached, \ WORD, pAddr, \ vAddr, \ DATA) \\ byte \leftarrow vAddr_{2\ldots 0} \ xor \ (BigEndianCPU \parallel 0^2) \\ GPR[rt] \leftarrow (mem_{31+8^*byte})^{32} \parallel mem_{31+8^*byte\ldots 8^*byte} \\ LLbit \leftarrow 1 \\ LLAddr \leftarrow pAddr \end{array}$

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception

L	.LD			Load Link	ed Double	eword	LLD
	31	26	25 21	20	16 15		0
		_LD 0 1 0 0	base	rt		offset	
		6	5	5		16	

LLD rt, offset (base) (MIPS III format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The contents of the doubleword at the memory location specified by the address are loaded into general-purpose register *rt*. In addition, the specified physical address of the memory is stored in the LLAddr register, and sets the *LL* bit to 1. Afterward, the processor checks whether the address stored in the LLAddr register has been rewritten by the other processors or devices.

This instruction is provided for compatibility with MIPS implementations that implement multiprocessing facilities; the VR5432 does not implement these facilities.

The Load Linked Doubleword (LLD) instruction and the Store Conditional Doubleword (SCD) instruction can be used to update the memory atomically:

L	.1:		
-	LL DADD SCD BEQ NOP	T1, (T0) T2, T1, 1 T2, (T0) T2, 0, L1	
	NOI		

This atomically increments the doubleword addressed by T0. Changing the DADD instruction to an OR instruction changes this to an atomic bit set.

LLD

LLD

If the specified address is in a noncache area, the operation of the LLD instruction is undefined. If a data cache miss occurs between the LLD and SCD instructions, the operation of the SCD instruction is not guaranteed. Therefore, do not use a Load or Store instruction between the LLD and SCD instructions. An exception also causes the operation of the SCD instruction to not be guaranteed, so it is necessary to disable exceptions temporarily.

This operation is defined in 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

32	T:	vAddr ← ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) mem ← LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA) GPR[rt] ← mem LLbit ← 1 LLAddr ← pAddr
64	T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) mem ← LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA) GPR[rt] ← mem LLbit ← 1 LLAddr ← pAddr

Note: In 32-bit Kernel mode, the high-order 32 bits are ignored during virtual address creation.

LLD

Load Linked Doubleword (continued)

LLD

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception Reserved Instruction exception

_UI		Load Uppe	r Immediate	LUI
31 26	25 21	20 16	15	0
LUI 0 0 1 1 1 1	0 0 0 0 0 0	rt	immediate	
6	5	5	16	

LUI rt, immediate

(MIPS I format)

Description:

The 16-bit *immediate* is shifted left 16 bits and extended on the right with 16 bits of zeros. The result is placed into general-purpose register *rt*. In 64-bit mode, the 32-bit result is sign extended to 64 bits.

Operation:

32	T:	$GPR[rt] \leftarrow immediate \parallel 0^{16}$
64	T:	$GPR[rt] \leftarrow (immediate_{15})^{32} immediate 0^{16}$

Exceptions:

_W				Lo	bad	Word		L	W
31	26	25	21 20		16	15			0
LW 1 0 0 0 1	1	base		rt			offset		
6		5		5			16		

LW rt, offset (base) (MIPS I format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The contents of the word at the memory location specified by the address are loaded into general-purpose register *rt*. In 64-bit mode, the loaded word is sign extended to 64 bits.

If either of the low-order two bits of the address is not zero, an Address Error exception occurs.

Operation:

32	T:	vAddr ← ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) mem ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA) GPR[rt] ← mem
64	T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) mem ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA) GPR[rt] ← mem

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception

LWCz

Load Word to Coprocessor z

LWCz

31 26	25 21	20 16	15	0
LWCz 1 1 0 0 x x*	base	rt	offset	
6	5	5	16	

Format:

LWCz rt, offset (base) (MIPS I format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The processor loads a word at the addressed memory location to general-purpose register *rt* of CPz. The manner in which each coprocessor uses the data is defined by the individual coprocessor specifications.

If either of the low-order two bits of the address is not zero, an Address Error exception occurs.

This instruction is not valid for use with CP0.

LWCz

Load Word to Coprocessor z (continued)




Operation:

32		vAddr ← ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddr _{PSIZE-13} (pAddr ₂₀ xor (ReverseEndian 0 ²)) mem ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA) byte ← vAddr ₂₀ xor (BigEndianCPU 0 ²) COPzLW (byte, rt, mem)
64	T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base] (pAddr, uncached)← AddressTranslation (vAddr, DATA) pAddr ← pAddr _{PSIZE-13} (pAddr ₂₀ xor (ReverseEndian 0 ²)) mem ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA) byte ← vAddr ₂₀ xor (BigEndianCPU 0 ²) COPzLW (byte, rt, mem)

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception Coprocessor Unusable exception

Opcode Bit Encoding:



L	_WL					Loa		LWL			
ſ	31	26	25		21	20		16	15		0
	LWL 1 0 0 0 1	0		base			rt			offset	
	6			5			5			16	


LWL rt, offset (base) (MIPS I format)

Description:

This instruction is combined with the LWR instruction to load word data in memory that is not at a word boundary to general-purpose register *rt*. The LWL instruction loads the higher portion of the data to the register, while the LWR instruction loads the lower portion.

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to generate a virtual address that can specify any byte. Of the word data in the memory where the most-significant byte is specified by the generated address, only the data at the same word boundary as the target address is loaded and stored to the higher portion of general-purpose register *rt*. The remaining portion of the register is not affected. Depending on the address specified, the number of bytes to be loaded changes from 1 to 4.

In other words, first the addressed byte is stored to the most-significant byte position of general-purpose register *rt*. If there is data of the high-order byte that follows the same word boundary, the operation to store this data to the next byte of general-purpose register *rt* is repeated.



The remaining higher byte is not affected.

LWL

The contents of general-purpose register *rt* are bypassed within the processor, so that no NOP instruction is needed between an immediately preceding Load instruction that targets general-purpose register *rt* and a subsequent LWL (or LWR) instruction.

The Address Error Exception does not occur, even if the specified address is not located at the word boundary.

Operation:

32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{2\ldots 0} \ xor \ ReverseEndian^3) \\ if \ BigEndianMem = 0 \ then \\ \qquad pAddr \leftarrow pAddr_{PSIZE-12} \parallel 0^2 \\ endif \\ byte \leftarrow vAddr_{1\ldots 0} \ xor \ BigEndianCPU^2 \\ word \leftarrow vAddr_2 \ xor \ BigEndianCPU \\ mem \leftarrow LoadMemory \ (uncached, \ byte, \ pAddr, \ vAddr, \ DATA) \\ temp \leftarrow mem_{32^*word+8^*byte+7} \parallel GPR[rt]_{23\cdot8^*byte0} \\ \\ GRP[rt] \leftarrow temp \end{array}$
64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15\ldots0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{2\ldots0} \ xor \ ReverseEndian^3) \\ if \ BigEndianMem = 0 \ then \\ \qquad pAddr \leftarrow pAddr_{PSIZE-12} \parallel 0^2 \\ endif \\ byte \leftarrow vAddr_{1\ldots0} \ xor \ BigEndianCPU^2 \\ word \leftarrow vAddr_2 \ xor \ BigEndianCPU \\ mem \leftarrow LoadMemory \ (uncached, \ byte, \ pAddr, \ vAddr, \ DATA) \\ temp \leftarrow mem_{32^*word+8^*byte+7} \parallel GPR[rt]_{23\cdot8^*byte0} \\ GPR[rt] \leftarrow (temp_{31})^{32} \parallel temp \end{array}$

LWL

Load Word Left (continued)



The relationship between the address given to the LWL instruction and the result (bytes for registers) is shown below:

LWL								
Register	Α	В	С	D	Е	F	G	Н
Memory	I	J	K	L	М	Ν	0	Ρ

				В	ig	En	dianC	0		BigEndianCPU = 1											
									Offset											Off	set
vAddr ₂₀			De	sti	ina	tic	on	Туре	LEM	BEM			De	est	ina	atio	on		Туре	LEM	BEM
0	S	S	s	s	Ρ	F	GΗ	0	0	7	S	S	S	s	I	J	Κ	L	3	4	0
1	S	S	S	S	0	Ρ	GΗ	1	0	6	S	S	S	S	J	Κ	L	Н	2	4	1
2	S	S	S	S	Ν	0	ΡН	2	0	5	S	S	S	S	Κ	L	G	Н	1	4	2
3	S	S	S	S	Μ	Ν	ΟP	3	0	4	S	S	S	S	L	F	G	Н	0	4	3
4	S	S	S	S	L	F	GΗ	0	4	3	S	S	S	S	Μ	Ν	0	Ρ	3	0	4
5	S	S	S	S	Κ	L	GΗ	1	4	2	S	S	S	S	Ν	0	Ρ	Н	2	0	5
6	S	S	S	S	J	Κ	LΗ	2	4	1	S	S	S	S	0	Ρ	G	Н	1	0	6
7	S	S	S	S	I	J	ΚL	3	4	0	S	S	S	S	Ρ	F	G	Η	0	0	7

Note: Type:

De: Access type output to memory (refer to Table 16-3 on page 324 for information on byte access within a double-word)

- *Offset*: pAddr_{2...0} Output to memory
- *LEM* Little-endian memory (BigEndianMem = 0)
- *BEM* Big-endian memory (BigEndianMem = 1)
- S: Sign extension of destination bit 31

LWL

Load Word Left (continued)

LWL

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception

LWR		Load We	LWR		
31 26	25 21	20 16	6 15		0
LWR 1 0 0 1 1 0	base	rt		offset	
6	5	5		16	


LWR rt, offset (base) (MIPS I format)

Description:

This instruction is combined with the LWL instruction to load the word data in the memory that is not at the word boundary to general-purpose register *rt*. The LWL instruction loads the higher portion of the data to the register, while the LWR instruction loads the lower portion.

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to generate a virtual address that can specify any byte. Of the word data in the memory where the least-significant byte is specified by the generated address, only the data at the same word boundary as the target address is loaded and stored to the lower portion of general-purpose register *rt*. The remaining portion of the register is not affected. Depending on the address specified, the number of bytes to be loaded changes from 1 to 4.

In other words, first the addressed byte is stored to the least-significant byte position of general-purpose register *rt*. If there is data of the high-order byte that follows the same word boundary, the operation to store this data to the next byte of general-purpose register *rt* is repeated.



The remaining high-order byte is not affected.

LWR

The contents of general-purpose register *rt* are bypassed within the processor, so that no NOP instruction is needed between an immediately preceding Load instruction that targets general-purpose register *rt* and a following LDL (or LWR) instruction.

The Address Error exception does not occur even if the specified address is not located at the word boundary.

Operation:

32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots 3} \parallel (pAddr_{2\ldots 0} \ xor \ ReverseEndian^3) \\ if \ BigEndianMem = 1 \ then \\ \qquad pAddr \leftarrow pAddr_{PSIZE-31\ldots 3} \parallel 0^3 \\ endif \\ byte \leftarrow vAddr_{1\ldots 0} \ xor \ BigEndianCPU^2 \\ word \leftarrow vAddr_2 \ xor \ BigEndianCPU \\ mem \leftarrow LoadMemory \ (uncached, 0 \parallel byte, pAddr, vAddr, DATA) \\ temp \leftarrow mem_{31\ldots 32 \cdot 8^* byte\ldots 0} \parallel mem_{31 + 32^* word \cdot 32^* word + 8^* byte} \\ \\ GPR[rt] \leftarrow temp \end{array}$
64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} offset_{15\ldots0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslatio(vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots3} (pAddr_{2\ldots0} xor ReverseEndian^3) \\ if BigEndianMem = 1 then \\ pAddr \leftarrow pAddr_{PSIZE-31\ldots3} 0^3 \\ endi \\ endf \\ byte \leftarrow vAddr_{1\ldots0} xor BigEndianCPU^2 \\ word \leftarrow vAddr_2 xor BigEndianCPU^2 \\ word \leftarrow vAddr_2 xor BigEndianCPU \\ mem \leftarrow LoadMemovududsddsdds, DATA) \\ temp \leftarrow mem_{31\ldots32}-8^*byte\ldots0} mem_{31+32^*word-32^*\mathsf{word}+8^*byte \\ GPR[rI] \leftarrow (temp_{31})^{32} temp \\ demdddddddddd$

LWR

Load Word Right (continued)



The relationship between the address given to the LWR instruction and the result (bytes for registers) is shown below:

LWR								
Register	А	В	С	D	Е	F	G	Н
Memory	I	J	К	L	М	Ν	0	Ρ

	BigEndian	PU =	0		BigEndianCPU = 1						
			Off	set			Off	set			
vAddr ₂₀	Destination	Туре	LEM	BEM	Destination	Туре	LEM	BEM			
0	SSSSMNOP	3	0	4	XXXXEFGI	0	7	0			
1	ΧΧΧΧΕΜΝΟ	2	1	4	XXXXEFI J	1	6	0			
2	XXXXEFMN	1	2	4	ХХХХЕІЈК	2	5	0			
3	XXXXEFGM	0	3	4	SSSSIJKL	3	4	0			
4	S S S S I J K L	3	4	0	ХХХХЕГСМ	0	3	4			
5	Х Х Х Х Е І Ј К	2	5	0	ХХХХЕҒММ	1	2	4			
6	X X X X E F I J	1	6	0	ΧΧΧΧΕΜΝΟ	2	1	4			
7	XXXXEFGI	0	7	0	S S S S M N O P	3	0	4			

Note: Ty

Type: Access type output to memory (refer to Table 16-3 on page 324 for information on byte access within a double-word)
 OffsetpAddr_{2...0} Output to memory
 LEMLittle-endian memory (BigEndianMem = 0)
 BEMBig-endian memory (BigEndianMem = 1)
 S: Sign extension of destination bit 31
 X: Not affected

LWR

Load Word Right (continued)

LWR

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception

L	JWU				Lo	oad Wo	ord	Unsigned		LWU
ſ	31	26	25	2	1 20		16	15		0
	LW 1 0 1	/U 1 1 1		base		rt			offset	
	6	i		5		5			16	

LWU rt, offset (base) (MIPS III format)

Description:

The 16-bit *offset* is sign extended and added to the contents of the general-purpose register *base* to form a virtual address. The contents of the word at the memory location specified by the address are loaded into general-purpose register *rt*. The loaded word is zero-extended in 64-bit mode.

If either of the low-order two bits of the effective address is not zero, an Address Error exception occurs.

This operation is defined in 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

32 T:	vAddr ← ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) mem ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA) GPR[rt] ← mem
64 T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) mem ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA) GPR[rt] ← 0^{32} mem

Note: In 32-bit Kernel mode, the high-order 32 bits are ignored during virtual address creation.

LWU

Load Word Unsigned (continued)

LWU

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception Reserved Instruction exception

N	NACC			Accumula Nove LO	te,	MACC
	31 26	25 2	1 20 1	6 15	11 10	0
	SPECIAL 0 0 0 0 0 0	rs	rt	rd		MACC 0 0 1 0 1 0 1 0 1 0 0 0
	6	5	5	5		11

MACC rd, rs, rt

(VR5432 format)

Description:

The signed 32-bit operands in the *rs* and *rt* registers are multiplied, and the product is added to the signed contents of the 64-bit accumulator formed by the least-significant 32 bits of the HI and LO registers. A copy of the least-significant 32 bits of the result is stored in general-purpose register *rd*.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MACC instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow (HI_{310} \parallel LO_{310}) + (GPR[rs] * GPR[rt])$
		$GPR[rd]_{310} \leftarrow ((HI_{310} LO_{310}) + (GPR[rs] * GPR[rt]))_{310}$

Exceptions:

ſ	MACCH	I		ccumulate, love HI	MACCHI
	31 26	25 21	20 16	5 15 11	l 10 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	MACCHI 0 1 1 0 1 0 1 1 0 0 0
	6	5	5	5	11

MACCHI rd, rs, rt (VR5432 format)

Description:

The signed 32-bit operands in the *rs* and *rt* registers are multiplied, and the product is added to the signed contents of the 64-bit accumulator formed by the least-significant 32 bits of the HI and LO registers. A copy of the most-significant 32 bits of the result is stored in general-purpose register *rd*.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MACCHI instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow (HI_{310} \parallel LO_{310}) + (GPR[rs] * GPR[rt])$
		$GPR[rd]_{310} \leftarrow ((HI_{310} \parallel LO_{310}) + (GPR[rs] * GPR[rt]))_{6332}$

Exceptions:

ſ	MACCHIU			Unsigned Multiply, Accumulate, and Move HI					MACCHI	
	31 2	6 25	21	20	16	15	11	10		0
	SPECIAL 0 0 0 0 0 0	rs		rt		ro	d		MACCHIU 0 1 1 0 1 0 1 1 0 0 1	
	6	5		5			5		11	

MACCHIU rd, rs, rt (VR5432 format)

Description:

The unsigned 32-bit operands in the rs and rt registers are multiplied, and the product is added to the unsigned contents of the 64-bit accumulator formed by the least-significant 32 bits of the HI and LO registers. A copy of the most-significant 32 bits of the result is stored in general-purpose register rd.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MACCHIU instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow (HI_{310} \parallel LO_{310}) + (GPR[rs] * GPR[rt])$
		$GPR[rd]_{310} \leftarrow ((HI_{310} \parallel LO_{310}) + (GPR[rs] * GPR[rt]))_{6332}$

Exceptions:

MACCL	J	ļ	Unsig Accumula		Multipl and Mo	•	MACCU
31 26	5 25	21	20	16	15	11 ⁻	10 0
SPECIAL 0 0 0 0 0 0 0	rs		rt		rd		MACCU 0 0 1 0 1 0 1 1 0 0 1
6	5		5		5		11

MACCU rd, rs, rt (VR5432 format)

Description:

The unsigned 32-bit operands in the *rs* and *rt* registers are multiplied, and the product is added to the unsigned contents of the 64-bit accumulator formed by the least-significant 32 bits of the HI and LO registers. A copy of the least-significant 32 bits of the result is stored in general-purpose register *rd*.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MACCU instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow (HI_{310} \parallel LO_{310}) + (GPR[rs] * GPR[rt])$
		$GPR[rd]_{310} \leftarrow ((HI_{310} LO_{310}) + (GPR[rs] * GPR[rt]))_{310}$

Exceptions:

MF	-C0	S	Mov System Cont	ve from rol Coproc	essor	MFC0
31	26	25 21	20 16	6 15 í	11 10	0
(COP0 0 1 0 0 0 0	MF 00000	rt	rd		000000000000000000000000000000000000000
	6	5	5	5		11

MFC0 rt, rd

(MIPS I format)

Description:

The contents of general-purpose register *rd* of the CP0 are loaded into general-purpose register *rt*.

Operation:

32	T:	data $\leftarrow CPR[0,rd]$
	T+1:	$GPR[rt] \leftarrow data$
64		data \leftarrow CPR[0,rd] GPR[rt] \leftarrow (data ₃₁) ³² data ₃₁₀

Exceptions:

Coprocessor Unusable exception (64-/32-bit User and Supervisor mode if CP0 is disabled)

MFC	Z		Move fro	m Cop	process	or z	MF	Cz
31	26	25 2	21 20	16	15	11	10	0
) 0 x x*	MF 0 0 0 0 0	rt		rd		0 0 0 0 0 0 0 0 0 0 0 0 0	
	6	5	5		5	1	11	

MFCz rt, rd

(MIPS I format)

Description:

The contents of general-purpose register *rd* of CPz are loaded into general-purpose register *rt*.

Operation:

32	T:	data \leftarrow CPR[z,rd]
	T+1:	GPR[rt] ← data
64	T:	if rd ₀ = 0 then
		$data \leftarrow CPR[z, rd_{4\dots 1} \parallel 0]_{31\dots 0}$
		else
		$data \leftarrow CPR[z, rd_{4\dots 1} \parallel 0]_{63\dots 32}$
		endif
	T+1:	$GPR[rt] \leftarrow (data_{31})^{32} \parallel data$

Exceptions:

Coprocessor Unusable exception

MFCz

Move from Coprocessor z (continued)

MFCz

Opcode Bit Encoding:

MFCz	Bit #	31	30	29	28	27	26	25	24	23	22	21	0
	MFC0												
	Bit #	31	30	29	28	27	26	25	24	23	22	21	0
r	MFC1												
	Bit #	31	30	29	28	27	26	25	24	23	22	21	0
r	MFC2												
			•	ode Cop		ess	or N	Num	nber	→	— (Coprocessor Sub-opcode	

MF	-DR		-	e from Register			MFDI	R
31	26	25 21	20 16	6 15	11 10	6	5 0	1
	SPECIAL2 0 1 1 1 0 0	MFDR 0 0 0 0 0	rt	dr	0	0000	Debug Move 111101	
	6	5	5	5		5	6	1

MFDR rt, dr

(VR5432 format)

Description:

The contents of debug register dr are loaded into general-purpose register rt.

Operation:

32, 64T: GPR[rt] ← DEBUG[dr]

Exceptions:

MFHI	М	ove from HI		MFHI
31 26	25 16	15 1	1 10 6	5 0
SPECIAL 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0	rd	0 0 0 0 0 0	MFHI 0 1 0 0 0 0
6	10	5	5	6

MFHI rd

(MIPS I format)

Description:

The contents of special register HI are loaded into general-purpose register rd.

To ensure proper operation in the event of interrupts, the two instructions that follow an MFHI instruction may not be any of the instructions that modify the HI register: DDIV, DDIVU, DIVU, DMULT, DMULTU, MAC, MACC, MACCHI, MACCHIU, MACCU, MTHI, MUL, MULHI, MULHIU, MULT, MULTU, or MULU.

Operation:

32, 64	T:	$GPR[rd] \leftarrow HI$	

Exceptions:

M	FLO	Μ	ove froi	m LO			MF	LO
31	26	25 16	15	11	10	6	5	0
	SPECIAL 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0	rc	b	0 0 0 0 0 0		MFL0 0 1 0 0	
	6	10	5		5		6	

MFLO rd


(MIPS I format)

Description:

The contents of special register LO are loaded into general-purpose register rd.

To ensure proper operation in the event of interruptions, the two instructions that follow an MFLO instruction may not be any of the instructions that modify the L register: DDIV, DDIVU, DIV, DIVU, DMAC, DMULT, DMULTU, MAC, MACC, MACCHI, MACCHIU, MACCU, MTLO, MUL, MULHI, MULHIU, MULT, MULTU, or MULU.

Operation:



Exceptions:

Ν	ЛF	PC		M Perforr		from ce Cou	unter		l	MF	PC
	31	26	25 21	20	16	15	11	10 6	5		10
	0	COP0 10000	MFPC 0 0 0 0 0	rt			Move 0 0 1	00000	r	eg	1
	L	6	5	5			5	5		5	1

MFPC rt, reg

(VR5432 format)

Description:

The contents of Performance Counter *reg* are loaded into general-purpose register *rt*.

Operation:

32,64 T: $GPR[rt] \leftarrow CPR[0,reg]$

Exceptions:

Coprocessor Unusable exception

Ν	ЛF	PS	Pe	Mc erformanc		from Event S	pecifi	ier	Μ	IFPS
	31	26	25 21	20	16	15	11	10 6	5	10
	0	COP0 1 0 0 0 0	MFPS 0 0 0 0 0	rt		CP0 M 1 1 0		00000	reg	0
		6	5	5		5		5	5	1

MFPS rt, reg

(VR5432 format)

Description:

The contents of performance event specifier *reg* are loaded into general-purpose register *rt*.

Operation:

32,64 T: GPR[rt] ← CPR[0,reg]

Exceptions:

Coprocessor Unusable exception

MOVN

Move Conditional on Not Zero

MOVN

31	26	25 2	1 20	16 15	11	10 6	5 0
SPEC 0 0 0 0		rs	rt		rd	0 0 0 0 0 0	MOVN 0 0 1 0 1 1
6		5	5		5	5	6

Format:

MOVN rd, rs, rt

(MIPS IV format)

Description:

If the value in general-purpose register *rt* is not equal to zero, then the contents of general-purpose register *rs* are placed into general-purpose register *rd*.

Operation:

if GPF	R[rt] ≠ 0 then						
$GPR[rd] \leftarrow GPR[rs]$							
endif							
Note:	The nonzero value tested here is the <i>condition true</i> result from the SLT, SLTI, SLTU, and SLTIU comparison instructions.						

Exceptions:

Reserved Instruction exception

MOVZ Move Conditional on Zero

31	26	25	21 2	20 16	15 [~]	11 10	6 5	0
	CIAL 000	rs		rt	rd	0 0 0		MOVZ 0 0 1 0 1 0
	6	5		5	5	5	5	6

Format:

MOVZ rd, rs, rt

(MIPS IV format)

Description:

If the value in general-purpose register rt is equal to zero, then the contents of general-purpose register rs are placed into general-purpose register rd.

Operation:

if GPF	R[rt] = 0 then					
$GPR[rd] \leftarrow GPR[rs]$						
endif						
Note:	The nonzero value tested here is the <i>condition false</i> result from the SLT, SLTI, SLTU, and SLTIU comparison instructions.					

Exceptions:

Reserved Instruction exception

MSAC			Multiply, Negate, Accumulate, and Move LO				MSAC		
	31 26	25	21 20	16	15	11 10	(2	
	SPECIAL 0 0 0 0 0 0 0	rs	r	:	rd		MSAC 0 0 1 1 1 0 1 1 0 0 0		
	6	5		5	5	I	11	_	

MSAC rd, rs, rt

(VR5432 format)

Description:

The signed 32-bit operands in the *rs* and *rt* registers are multiplied, and the product is subtracted from the signed contents of the 64-bit accumulator formed by the least-significant 32 bits of the HI and LO registers. A copy of the least-significant 32 bits of the result is stored in general-purpose register *rd*.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MSAC instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow (HI_{310} \parallel LO_{310}) - (GPR[rs] * GPR[rt])$
		$GPR[rd]_{310} \leftarrow ((HI_{310} \parallel LO_{31}) - (GPR[rs] * GPR[rt]))_{310}$

Exceptions:

MSACHI				Multiply, Negate, Accumulate, and Move HI				MSACHI		
	31	26	25	21	20	16	15	11 ⁻	10 0	
		SPECIAL	rs		r	t		rd	MSACHI 0 1 1 1 1 0 1 1 0 0 0	
		6	5			5		5	11	

MSACHI rd, rs, rt (VR5432 format)

Description:

The signed 32-bit operands in the *rs* and *rt* registers are multiplied, and the product is subtracted from the signed contents of the 64-bit accumulator formed by the least-significant 32 bits of the HI and LO registers. A copy of the most-significant 32 bits of the result is stored in general-purpose register *rd*.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MSACHI instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow (HI_{310} \parallel LO_{310}) - (GPR[rs] * GPR[rt])$
		$GPR[rd]_{310} \leftarrow ((HI_{310} \parallel LO_{31}) - (GPR[rs] * GPR[rt]))_{6332}$

Exceptions:

MSACHIU

Unsigned Multiply, Negate, Accumulate, and Move HI

MSACHIU

3	31 26	25 2	1 20 1	16 15	11 10		0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd		MSACHIU 0 1 1 1 1 0 1 1 0 0 1	
	6	5	5	5		11	

Format:

MSACHIU rd, rs, rt (VR5432 format)

Description:

The unsigned 32-bit operands in the rs and rt registers are multiplied, and the product is subtracted from the unsigned contents of the 64-bit accumulator formed by the least-significant 32 bits of the HI and LO registers. A copy of the most-significant 32 bits of the result is stored in general-purpose register rd.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MSACHIU instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow (HI_{310} \parallel LO_{310}) \text{ - (GPR[rs] * GPR[rt])}$
		$GPR[rd]_{310} \leftarrow ((HI_{310} \parallel LO_{31}) - (GPR[rs] * GPR[rt]))_{6332}$

Exceptions:

MSACU		Jnsigned Mu Accumulate,		
31 26	25 21	20 16	5 15 11	10 0
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	MSACU 0 0 1 1 1 0 1 1 0 0 1
6	5	5	5	11

MSACU rd, rs, rt (VR

(VR5432 format)

Description:

The unsigned 32-bit operands in the rs and rt registers are multiplied, and the product is subtracted from the unsigned contents of the 64-bit accumulator formed by the least-significant 32 bits of the HI and LO registers. A copy of the least-significant 32 bits of the result is stored in general-purpose register rd.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MSACU instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow (HI_{310} \parallel LO_{310}) - (GPR[rs] * GPR[rt])$
		$GPR[rd]_{310} \leftarrow ((HI_{310} \parallel LO_{31} \) \text{ - } (GPR[rs] \ ^* \ GPR[rt]))_{310}$

Exceptions:

MTC0			Sy	Mov stem Contro	ve to ol Coproces	ssor M7	C0
	31	26	25 21	20 16	15 1	1 10	0
		COP0 1 0 0 0 0	MT 0 0 1 0 0	rt	rd	000000000000000000000000000000000000000	0
		6	5	5C	5	11	

MTC0 rt, rd

(MIPS I format)

Description:

The contents of general-purpose register rt are loaded into general-purpose register rd of CP0.

Because the contents of the TLB may be altered by this instruction, the operation of Load and Store instructions and TLB operations for the instructions immediately before and after this instruction are undefined.

Operation:

32, 64	T: T+1:	data ← GPR[rt] CPR[0, rd] ← data		
--------	------------	-------------------------------------	--	--

Exceptions:

Coprocessor Unusable exception

N	MTCz			Move to Coprocessor z						MTCz		
	31	26	25	21	20	16	15		11	10		0
	C 0 1	OPz 0 0 x x*	N 0 0	IT 1 0 0		rt		rd		0000	0 0 0 0 0 0 0 0	
		6		5		5		5			11	

MTCz rt, rd

(MIPS I format)


Description:

The contents of general-purpose register rt are loaded into general-purpose register rd of CPz.

Operation:

32	T: data ← GPR[rt] T+1: CPR[z, rd] ← data
64	T: data ← GPR[rt] ₃₁₀ T+1: if rd ₀ = 0 CPR[z, rd ₄₁ 0] ← CPR[z, rd ₄₁ 0] ₆₃₃₂ data else CPR[z, rd ₄₁ 0] ← data CPR[z, rd ₄₁ 0] ₃₁₀ endif

Opcode Bit Encoding:



Exceptions:

Coprocessor Unusable exception

MTC	DR			ove to J Register			MTDF	2
31	26	25 21	20 1	6 15	11 1	0 6	5 0	1
	ECIAL2 1 1 0 0	MTDR 0 0 1 0 0	rt	dr		0 0 0 0 0 0	Debug Move 1 1 1 1 0 1	
L	6	5	5	5	L	5	6	

MTDR rt, dr

(VR5432 format)

Description:

The contents of general-purpose register rt are loaded into debug register dr.

Operation:

32, 64T: DEBUG[dr] \leftarrow GPR[rt]

Exceptions:

MTHI				Move to HI	MTHI
	31	26	25	21 20	65 0
	SPECIAL 0 0 0 0 0 0 0		rs	000000000000000000000000000000000000000	MTHI 00 010001
	6		5	15	6

MTHI rs

(MIPS I format)

Description:

The contents of general-purpose register rs are loaded into special register HI.

If the MTHI instruction is executed following the MULT, MULTU, DIV, or DIVU instruction, the operation is performed normally. However, if the MFLO, MFHI, MTLO, or MTHI instruction is executed following the MTHI instruction, the contents of special register LO are undefined.

Operation:

32,64	T-2: HI \leftarrow undefined
	T–1: $HI \leftarrow$ undefined
	T: $HI \leftarrow GPR[rs]$

Exceptions:

MTLO			Move to LO	MTLO
31	26	25	21 20	65 0
SPECIAL 0 0 0 0 0 0 0		rs	000000000000000000000000000000000000000	MTLO 0 1 0 0 1 1
6		5	15	6

MTLO rs

(MIPS I format)

Description:

The contents of general-purpose register rs are loaded into special register LO.

If the MTLO instruction is executed following the MULT, MULTU, DIV, or DIVU instruction, the operation is performed normally. However, if the MFLO, MFHI, MTLO, or MTHI instruction is executed following the MTLO instruction, the contents of special register HI are undefined.

Operation:

32,64	T-2: LO \leftarrow undefined
	T-1: LO \leftarrow undefined
	T: $LO \leftarrow GPR[rs]$

Exceptions:

۳٦	ГРС	Perforr	unter		MTPC					
31	26	25 21	20	16	15	11	10 6	<u> 5</u>		10
	COP0 0 1 0 0 0 0	MTPC 0 0 1 0 0	rt			Move 0 0 1	00000		reg	1
	6	5	5			5	5		5	1

MTPC rt, reg

(VR5432 format)

Description:

The contents of general-purpose register *rt* are loaded into Performance Counter *reg*.

Operation:

32,64 T: CPR[0,reg] \leftarrow GPR[rt]

Exceptions:

Coprocessor Unusable exception

N	/ 7	ſPS	Pe	Move to Performance Event Specifier						MTPS			
	31	26	25 21	20	16	15	11	10 6	65		10		
		COP0 0 1 0 0 0 0	MTPS 0 0 1 0 0	rt			Move 0 0 1	00000		reg	0		
		6	5	5			5	5	-	5	1		

MTPS rt, reg

(VR5432 format)

Description:

The contents of general-purpose register *rt* are loaded into performance event specifier *reg*.

Operation:

32,64 T:	$CPR[0,reg] \gets GPR[rt]$	
----------	----------------------------	--

Exceptions:

Coprocessor Unusable exception

ſ	NUL			Multiply a	nd Move	LO	Μ	JL
	31 2	6 25	21	20 1	6 15	11 10		0
	SPECIAL 0 0 0 0 0 0	rs	5	rt	rd		MUL 0 0 0 0 1 0 1 1 0 0 0	
	6	Ę	5	5	5		11	

MUL rd, rs, rt (VR5432 format)

Description:

The signed 32-bit operands in the *rs* and *rt* registers are multiplied, and the product is stored in the 64-bit register formed by the least-significant 32 bits of the HI and LO registers. A copy of the least-significant 32 bits of the result is stored in general-purpose register *rd*.

An Integer Overflow exception never occurs.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MUL instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow GPR[rs] * GPR[rt]$
		$GPR[rd]_{310} \leftarrow (GPR[rs] * GPR[rt])_{310}$

Exceptions:

N	IULHI		Multiply a	nd Move HI	MULHI
3	31 26	25 2 ²	20 16	5 15 11	10 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	MULHI 0 1 0 0 1 0 1 1 0 0 0
	6	5	5	5	11

MULHI rd, rs, rt (VR5432 format)

Description:

The signed 32-bit operands in the *rs* and *rt* registers are multiplied, and the product is stored in the 64-bit register formed by the least-significant 32 bits of the HI and LO registers. A copy of the most-significant 32 bits of the result is stored in general-purpose register *rd*.

An Integer Overflow exception never occurs.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MULHI instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow GPR[rs] * GPR[rt]$
		$GPR[rd]_{310} \leftarrow (GPR[rs] * GPR[rt])_{6332}$

Exceptions:

MULHIU			-	d Multiply love HI	MULHIU
	31 26	25 2 ⁻	1 20 16	5 15 11	10 0
	SPECIAL 0 0 0 0 0 0	rs	rt	rd	MULHIU 0 1 0 0 1 0 1 1 0 0 1
	6	5	5	5	11

MULHIU rd, rs, rt (VR5432 format)

Description:

The unsigned 32-bit operands in the rs and rt registers are multiplied, and the product is stored in the 64-bit register formed by the least-significant 32 bits of the HI and LO registers. A copy of the most-significant 32 bits of the result is stored in general-purpose register rd.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MULHIU instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow GPR[rs] * GPR[rt]$
		$GPR[rd]_{310} \leftarrow (GPR[rs] * GPR[rt])_{6332}$

Exceptions:

NULS		Мι	ıltiply, M	legate	e, and N	Nove LC	MUL	S
31 2	6 25	21	20	16	15	11 10)	0
SPECIAL 0 0 0 0 0 0	rs	i	rt		rd		MULS 0 0 0 1 1 0 1 1 0 0 0	
6	5	5	5	;	5	;	11	

MULS rd, rs, rt (VR5432 format)

Description:

The signed 32-bit operands in the rs and rt registers are multiplied, and the product is negated and stored in the 64-bit register formed by the least-significant 32 bits of the HI and LO registers. A copy of the least-significant 32 bits of the result is stored in general-purpose register rd.

An Integer Overflow exception never occurs.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MULS instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow 0 - (GPR[rs] * GPR[rt])$
		$GPR[rd]_{310} \leftarrow (0 - (GPR[rs] * GPR[rt]))_{310}$

Exceptions:

MULSHI			Multiply, N Mov	legate, an /e HI	d	MULSH	-11
	31 26	25 21	20 16	5 15	11 10		0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd		MULSHI 0 1 0 1 1 0 1 1 0 0 0	
	6	5	5	5	1	11	

MULSHI rd, rs, rt (VR5432 format)

Description:

The signed 32-bit operands in the rs and rt registers are multiplied and the product is negated and stored in the 64-bit register formed by the least-significant 32 bits of the HI and LO registers. A copy of the most-significant 32 bits of the result is stored in general-purpose register rd.

An Integer Overflow exception never occurs.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MULSHI instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow 0 - (GPR[rs] * GPR[rt])$
		$GPR[rd]_{310} \leftarrow (0 - (GPR[rs] * GPR[rt]))_{6332}$

Exceptions:

MULSHIU				Unsigne Negate, a	d Multipl nd Move	MULSHIU		
	31 26	3 25	21	20 1	6 15	11 10		0
	SPECIAL 0 0 0 0 0 0 0	rs		rt	rd		MULSHIU 0 1 0 1 1 0 1 1 0 0 1	
	6	5		5	5		11	

MULSHIU rd, rs, rt (VR5432 format)

Description:

The unsigned 32-bit operands in the rs and rt registers are multiplied and the product is negated and stored in the 64-bit register formed by the least-significant 32 bits of the HI and LO registers. A copy of the most-significant 32 bits of the result is stored in general-purpose register rd.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MULSHIU instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow 0 - (GPR[rs] * GPR[rt])$
		$GPR[rd]_{310} \leftarrow (0 - (GPR[rs] * GPR[rt]))_{6332}$

Exceptions:

N	IULSU		•	d Multiply, Id Move LO	MULSU
	31 26	25 21	20 16	5 15 11	10 0
	SPECIAL 0 0 0 0 0 0	rs	rt	rd	MULSU 0 0 0 1 1 0 1 1 0 0 1
	6	5	5	5	11

MULSU rd, rs, rt (VR54

(VR5432 format)

Description:

The unsigned 32-bit operands in the rs and rt registers are multiplied and the product is stored in the 64-bit register formed by the least-significant 32 bits of the HI and LO registers. A copy of the least-significant 32 bits of the result is stored in general-purpose register rd.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MULSU instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow 0 - (GPR[rs] * GPR[rt])$
		$GPR[rd]_{310} \leftarrow (0 - (GPR[rs] * GPR[rt]))_{310}$

Exceptions:

N	/IULT				Multi	ply			MUL	T
	31 26	25	21	20	16	15		6	5	0
	SPECIAL 0 0 0 0 0 0 0	rs			rt	000	00000000		MULT 0 1 1 0 0 0	
	6	5			5		10		6	

MULT rs, rt (MIPS I format)

Description:

The contents of general-purpose registers *rs* and *rt* are multiplied, treating both operands as 32-bit signed integers. An Integer Overflow exception never occurs.

In 64-bit mode, the operands must be valid 32-bit, sign-extended values.

When the operation completes, the low-order word of the doubleword result is loaded into special register LO, and the high-order word of the doubleword result is loaded into special register HI. In the 64-bit mode, the respective results are sign extended and stored.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MULT instruction.

MULT

Multiply (continued)

MULT

Operation:

32	T-2: LO HI T-1: LO HI T: t LO H I	$ \begin{array}{l} \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ GPR[rs] * GPR[rt]} \\ \leftarrow t_{31\dots0} \\ \leftarrow t_{63\dots32} \end{array} $
64	T-2: LO HI T-1: LO HI T: t LO HI	$\begin{array}{l} \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ GPR[rs]_{310}} * \text{ GPR[rt]_{310}} \\ \leftarrow (t_{31})^{32} \parallel t_{310} \\ \leftarrow (t_{63})^{32} \parallel t_{6332} \end{array}$

Exceptions:

Ν	NULTU			Unsi	gned	Mult	tiply		MUL	ΓU
	31 26	25	21	20	16	15		6	5	0
	SPECIAL 0 0 0 0 0 0 0	rs		rt			0 0 0 0 0 0 0 0 0 0 0 0		MULTU 0 1 1 0 0 1	
	6	5		5			10		6	-

MULTU rs, rt

(MIPS I format)

Description:

The contents of general-purpose registers *rs* and *rt* are multiplied, treating both operands as 32-bit unsigned values. An Integer Overflow exception never occurs.

In 64-bit mode, the operands must be valid 32-bit, sign-extended values.

When the operation completes, the low-order word of the doubleword result is loaded into special register LO, and the high-order word of the doubleword result is loaded into special register HI. In 64-bit mode, these results are sign extended and loaded.

If either of the two preceding instructions is MFHI or MFLO, the execution results of these transfer instructions are undefined. To obtain the correct result, insert two or more additional instructions between MFHI or MFLO and the MULTU instruction.

MULTU

MULTU

Operation:

-2: LO HI -1: LO HI t LO HI	$ \begin{array}{l} \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow (0 \parallel \text{GPR[rs]}) * (0 \parallel \text{GPR[rt]}) \\ \leftarrow t_{310} \\ \leftarrow t_{6332} \end{array} $
-2: LO HI -1: LO HI t LO HI	$\begin{array}{l} \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow \text{ undefined} \\ \leftarrow (0 \parallel \text{GPR}[\text{rs}]_{310}) * (0 \parallel \text{GPR}[\text{rt}]_{310}) \\ \leftarrow (t_{31})^{32} \parallel t_{310} \\ \leftarrow (t_{63})^{32} \parallel t_{6332} \end{array}$

Exceptions:

MULU			Uns	signed	Multip	ly and	Move	LO	I	MUL	JU
31	26	25	21	20	16	15	11	10			0
	SPECIAL 0 0 0 0 0 0 0	rs		rt		ro	b	0	MULU 0 0 0 1 0 1	1001	
	6	5		5	5	:	5		11		_

MULU rd, rs, rt (VR5432 format)

Description:

The unsigned 32-bit operands in the rs and rt registers are multiplied and the product is stored in the 64-bit register formed by the least-significant 32 bits of the HI and LO registers. A copy of the least-significant 32 bits of the result is stored in general-purpose register rd.

If either of the two instructions immediately preceding this instruction is the MFHI or MFLO instruction, the execution result of the transfer instruction is undefined. To obtain correct results, insert two or more other instructions between MFHI or MFLO and the MULU instruction.

Operation:

32, 64	T:	$HI_{310} \parallel LO_{310} \leftarrow GPR[rs] * GPR[rt]$
		$GPR[rd]_{310} \leftarrow (GPR[rs] * GPR[rt])_{310}$

Exceptions:

NOR				NC)R					NO	R
31 2	26 25	2	1 20	16	15	1	1 10	6	5		0
SPECIAL 0 0 0 0 0 0		rs	rt			rd	0 0	0000		NOR 0111	
6		5	5			5		5		6	

NOR rd, rs, rt

(MIPS I format)

Description:

The contents of general-purpose register *rs* are bitwise NORed with the contents of general-purpose register *rt*. The result is stored in general-purpose register *rd*.

Operation:

32, 64 T: $GPR[rd] \leftarrow GPR[rs] \text{ nor } GPR[rt]$	
-------------------------------------------------------------	--

Exceptions:

С	DR				0	R						OF
	31 26	25	21	20	16	15		11	10	6	5	0
	SPECIAL 0 0 0 0 0 0 0	rs		I	rt		rd		0 0	0000	1 (OR 0 0 1 0 1
	6	5		·	5		5	1		5		6

OR rd, rs, rt

(MIPS I format)

Description:

The contents of general-purpose register *rs* are bitwise ORed with the contents of general-purpose register *rt*. The result is stored in general-purpose register *rd*.

Operation:

32, 64 T: $GPR[rd] \leftarrow GPR[rs] \text{ or } GPR[rt]$	
------------------------------------------------------------	--

Exceptions:

None

٦

(DRI				0	R Im	mediate		ORI
	31	26	25	21	20	16	15		0
	OR 0 0 1 1		rs		rt			immediate	
	6		5		5			16	

ORI rt, rs, immediate (MIPS I format)

Description:

The 16-bit *immediate* is zero extended and bitwise ORed with the contents of general-purpose register *rs*. The result is stored in general-purpose register *rt*.

Operation:

32	T:	$GPR[rt] \leftarrow GPR[rs]_{3116} \parallel (immediate or GPR[rs]_{150})$
64	T:	$GPR[rt] \leftarrow GPR[rs]_{6316} \parallel (immediate or GPR[rs]_{150})$

Exceptions:

PREF	-		Pre	fetch		PREF
31	26	25 21	20 16	15		0
PRE 1 1 0 0		base	hint		offset	
6		5	5	1	16	

PREF hint, offset (base) (MIPS IV format)

Description:

PREF adds the 16-bit signed *offset* to the contents of general-purpose register *base* to form an effective byte address. It advises that data at the effective address may be used in the near future. The *hint* field supplies information about the way the data is expected to be used.

Unlike the VR5000, in which the PREF instruction is executed as an NOP, the VR5432 data may be prefetched into the data cache as a result of executing this instruction.

PREF is an advisory instruction that may change the performance of the program. However, for all *hint* values and all effective addresses, it neither changes the architecturally visible state nor alters the meaning of the program.

If MIPS IV instructions are supported and enabled, PREF does not cause addressing-related exceptions. If it does happen to raise an exception condition, the exception condition is ignored. If an addressing-related exception condition is raised and ignored, no data is prefetched. However, even if no data is prefetched, some action that is not architecturally visible—such as write-back of a dirty cache line—can take place.

If PREF results in a memory operation, the memory access type used for the operation is determined by the memory access type of the effective address, just as it would be if the memory operation had been caused by a load or store to the effective address.

The *hint* field supplies information about the way the data is expected to be used. A *hint* value cannot cause an action to modify an architecturally visible state. A processor may use a *hint* value to improve the effectiveness of the prefetch action. The defined *hint* values are shown in Table 17-17.

PREF

Prefetch (continued)



Value	Name	Data Use and Desired Prefetch Action
0	load	Data is expected to be loaded (not modified). Fetch data as if for a load.
1	store	Data is expected to be stored or modified. Fetch data as if for a store.
2–3		Reserved
4	load_streamed	Data is expected to be loaded (not modified) but not reused extensively; it "streams" through the cache. Fetch data as if for a load and place it in the cache so that it does not displace data prefetched as "retained."
5	store_streamed	Data is expected to be stored or modified but not reused extensively; it "streams" through the cache. Fetch data as if for a store and place it in the cache so that it does not displace data prefetched as "retained."
6	load_retained	Data is expected to be loaded (not modified) and reused extensively; it should be "retained" in the cache. Fetch data as if for a load and place it in the cache so that it is not displaced by data prefetched as "streamed."
7	store_retained	Data is expected to be stored or modified and reused extensively; it should be "retained" in the cache. Fetch data as if for a store and place it in the cache so that it is not displaced by data prefetched as "streamed."
8-24		Reserved
25	writeback_invalidate	
26-31		Reserved

Table 17-17 Values of Hint Field for PREF Instruction

PREF

Prefetch (continued)

PREF

PREF never generates a memory operation for a location with an *uncached* memory access type.

Prefetch cannot prefetch data from a mapped location unless the translation for that location is present in the TLB. Locations in memory pages that have not been accessed recently may not have translations in the TLB, so prefetch may not be effective for such locations.

Prefetch does not cause addressing exceptions. It does not cause an exception to prefetch using an address pointer value before the validity of a pointer is determined.

Operation:

vAddr \leftarrow GPR[base] + sign_extend(offset)
$(pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, LOAD)$
Prefetch(CCA, pAddr, vAddr, DATA, hint)

Exceptions:

Reserved Instruction exception

F	ROR		Rotate	Right		ROR
	31 26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 0 0 0 0 0 0	1 0 0 0 0 1	rt	rd	sa	ROR 0 0 0 0 1 0
	6	5	5	5	5	6

ROR rd, rt, sa

(VR5432 format)

Description:

The contents of general-purpose register *rt* are rotated right by *sa* bits. The result is stored in general-purpose register *rd*.

Operation:

32, 64T: $GPR[rd] \leftarrow GPR[rt]_{sa-1...0} \parallel GPR[rt]_{31...sa}$

Exceptions:

R	ORV		Rotate R	RORV		
3	31 26	25 21	20 16	5 15 <i>´</i>	11 10 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	1 0 0 0 0 1	RORV 0 0 0 1 1 0
	6	5	5	5	5	6

RORV rd, rt, rs

(VR5432 format)

Description:

The contents of general-purpose register *rt* are rotated right by the number of bits specified by the low-order five bits of general-purpose register *rs*. The result is stored in general-purpose register *rd*.

Operation:

32, 64T: $s \leftarrow GPR[rs]_{4...0}$

 $\mathsf{GPR}[\mathsf{rd}] \gets \mathsf{GPR}[\mathsf{rt}]_{s\text{-}1\dots0} \parallel \mathsf{GPR}[\mathsf{rt}]_{31\dots s}$

Exceptions:

SB	•			Sto	re Byte		SB
31	26	25 2	21 20	1	6 15		0
	SB 1 0 1 0 0 0	base		rt		offset	
	6	5		5		16	

SB rt, offset (base)

(MIPS I format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The least-significant byte of register *rt* is stored at the memory location specified by the address.

Operation:

32	T:	vAddr \leftarrow ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR[base]
		$(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)$
		$pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} \text{ xor ReverseEndian}^3)$
		byte \leftarrow vAddr ₂₀ xor BigEndianCPU ³
		data $\leftarrow \text{GPR[rt]}_{63-8*\text{byte0}} \parallel 0^{8*\text{byte}}$
		StoreMemory (uncached, BYTE, data, pAddr, vAddr, DATA)
64	T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base]
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		$pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} xor ReverseEndian^3)$
		byte \leftarrow vAddr ₂₀ xor BigEndianCPU ³
		data $\leftarrow \text{GPR[rt]}_{63-8*byte0} \parallel 0^{8*byte}$
		StoreMemory (uncached, BYTE, data, pAddr, vAddr, DATA)

Exceptions:

TLB Miss exception TLB Invalid exception TLB Modified exception Bus Error exception Address Error exception

	SC					Stor	e Co	onditional		SC
ſ	31	26	25	21	20		16	15		0
		SC 1 0 0 0		base		rt			offset	
		6		5	1	5			16	

SC rt, offset (base)

(MIPS II format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The contents of general-purpose register *rt* are stored at the memory location specified by the address only when the *LL* bit is set. If another processor or device changes the physical address after the previous LL instruction has been executed, or if the ERET instruction exists between the LL and SC instructions, the register contents are not stored to memory, and storing fails.

This instruction is provided for compatibility with MIPS implementations that implement multiprocessing facilities. The VR5432 does not implement these facilities.

The success or failure of the SC operation is indicated by the contents of generalpurpose register rt after execution of the instruction. A successful SC instruction sets the contents of general-purpose register rt to 1; an unsuccessful SC instruction sets them to 0.

The operation of SC is undefined when the address is different from the address used in the last LL instruction.

This instruction is available in User mode; it is not necessary for CP0 to be enabled.

If either of the low-order two bits of the address is not zero, an Address Error exception takes place.

If this instruction both fails and causes an exception, the exception takes precedence.

SC

Store Conditional (continued)

Operation:

32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ data \leftarrow GPR[rt]_{31\ldots 0} \\ if LLbit then \\ & StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA) \\ endif \\ & GPR[rt] \leftarrow 0^{31} \parallel LLbit \end{array}$
64	T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ data \leftarrow GPR[rt]_{31\ldots 0} \\ if LLbit then \\ & StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA) \\ endif \\ & GPR[rt] \leftarrow 0^{63} \parallel LLbit \\ \end{array} $

Exceptions:

TLB Miss exception TLB Invalid exception TLB Modified exception Bus Error exception Address Error exception

SCD			ę	Sto	re C	ondi	ition	al Doubleword	SCD
31	26	25	:	21	20		16	15	0
SCD 1 1 1 1 0	0		base			rt		offset	
6			5			5		16	

SCD rt, offset (base) (MIPS III format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The contents of general-purpose register *rt* are stored at the memory location specified by the address only when the *LL* bit is set. If another processor or device changes the target address after the previous LLD instruction has been executed, or if the ERET instruction exists between the LLD and SCD instructions, the register contents are not stored to memory, and storing fails.

This instruction is provided for compatibility with MIPS implementations that implement multiprocessing facilities. The VR5432 does not implement these facilities.

The success or failure of the SCD operation is indicated by the contents of generalpurpose register rt after execution of the instruction. A successful SCD instruction sets the contents of general-purpose register rt to 1; an unsuccessful SCD instruction sets them to 0.

The operation of SCD is undefined when the address is different from the address used in the last LLD.

This instruction is available in User mode; it is not necessary for CP0 to be enabled.

If any of the low-order three bits of the address is not zero, an Address Error exception takes place. If this instruction both fails and causes an exception, the exception takes precedence.

This instruction is defined in 64-bit mode and 32-bit Kernel mode. If this instruction is executed in the 32-bit User or Supervisor mode, the Reserved Instruction exception occurs.

SCD

Store Conditional Doubleword (continued)

SCD

Operation:

64	T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) data ← GPR[rt]
		if LLbit then StoreMemory (uncached, DOUBLEWORD, data, pAddr, vAddr, DATA) endif GPR[rt] ← 0 ⁶³ LLbit

Note: In the 32-bit Kernel mode, the high-order 32 bits are ignored during virtual address creation.

Exceptions:

TLB Miss exception TLB Invalid exception TLB Modified exception Bus Error exception Address Error exception Reserved Instruction exception

SD Store Doubleword SD 31 26 25 21 20 16 15 0

SD 1 1 1 1 1 1	base	rt	offset
6	5	5	16

Format:

SD rt, offset (base)

(MIPS III format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The contents of general-purpose register *rt* are stored at the memory location specified by the address.

If any of the low-order three bits of the address are not zero, an Address Error exception occurs.

This operation is defined in 64-bit mode and 32-bit Kernel mode. Execution of this instruction in 32-bit User or Supervisor mode causes a Reserved Instruction exception.

Operation:

32	T:	vAddr \leftarrow ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR[base]
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA) data ← GPR[rt] StoreMemory (uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)
64	T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		data ← GPR[rt] StoreMemory (uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)

Note: In 32-bit Kernel mode, the high-order 32 bits are ignored during virtual address creation.

SD

Store Doubleword (continued)

SD

Exceptions:

TLB Miss exception TLB Invalid exception TLB Modified exception Bus Error exception Address Error exception Reserved Instruction exception

SD	Cz			-		ubleword ocessor z		SDCz
31	26	25	21	20	16	15		0
1	SDCz 1 1 1 x x*	1	base		rt		offset	
	6		5		5		16	

SDCz rt, offset (base) (MIPS II format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. Register *rt* of coprocessor unit *z* sources a doubleword, which the processor writes to the addressed memory location. The stored data is defined by individual coprocessor specifications.

If any of the low-order three bits of the address is not zero, an Address Error exception takes place.

This instruction is not valid for use with CP0.

When CP1 is specified, the FR bit of the Status register equals 0 and the leastsignificant bit in the rt field is not 0, the operation of this instruction is undefined. If the FR bit equals 1, both odd and even registers can be specified by rt.

SDCz

Store Doubleword from Coprocessor z (continued)




Operation:

32	T:	vAddr ← ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) data ← GPR(rt), StoreMemory (uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)
64	T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) data ← GPR(rt), StoreMemory (uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)

Exceptions:

TLB Miss exception TLB Invalid exception TLB Modified exception Bus Error exception Address Error exception Coprocessor Unusable exception

Opcode Bit Encoding:



,	SC	DL		Store Doub	eleword Left	SDL
ſ	31	26	25 21	20 16	15	0
		SDL 1 0 1 1 0 0	base	rt	offset	
		6	5	5	16	

SDL rt, offset (base) (MIPS III format)

Description:

This instruction is used in combination with the SDR instruction to store the doubleword data in the register to the doubleword in the memory that is not at the doubleword boundary. The SDL instruction stores the higher portion of the data to the memory, while the SDR instruction stores the lower portion.

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to generate a virtual address. Of the doubleword data in the memory where the most-significant byte is specified by the generated address, only the lower portion of general-purpose register *rt* is stored to memory at the same doubleword boundary as the target address. Depending on the address specified, the number of bytes to be loaded changes from one to eight.

In other words, first the most-significant byte position of general-purpose register *rt* is stored to the bytes in the addressed memory. If there is data of the low-order byte that follows the same doubleword boundary, the operation to store this data to the next byte of the memory is repeated.

			(E	Me 3ig E	mory Endia	y an)	Register		
address 8	8	9	10	11	12	13	14	15	Before
address 0	0	1	2	3	4	5	6	7	storing A B C D E F G H \$24
								SDL \$24,1(\$0)	
address 8	8	9	10	11	12	13	14	15	After
address 0	0	Α	В	С	D	Е	F	G	storing

SDL

The Address Error exception does not occur, even if the specified address is not located at the doubleword boundary. This operation is defined in the 64-bit mode and 32-bit Kernel mode. If this instruction is executed in the 32-bit User or Supervisor mode, the Reserved Instruction exception occurs.

Operation:

64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation \\ (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots 3} \parallel (pAddr_{2\ldots 0} \ xor \ ReverseEndian^3) \\ If \ BigEndianMem = 0 \ then \\ pAddr \leftarrow pAddr_{31\ldots 3} \parallel 0^3 \\ endif \\ byte \leftarrow vAddr_{2\ldots 0} \ xor \ BigEndianCPU^3 \\ data \leftarrow 0^{56-8" byte} \parallel GPR[rt]_{63\ldots 56-8" byte} \\ Storememory \ (uncached, \ byte, \ data, \ pAddr, \ vAddr, \ DATA) \end{array}$

Note: In 32-bit Kernel mode, the high-order 32 bits are ignored during virtual address creation.

SDL

Store Doubleword Left (continued)

SDL

The relationships between the addresses given to the SDL instruction and the result (bytes for doublewords in the memory) are shown below:

SDL								
Register	А	В	С	D	Е	F	G	Н
Memory	I	J	K	L	М	Ν	0	Ρ

	BigEndian	PU =	0	BigEndianCPU = 1				
			Off	set			Off	set
vAddr ₂₀	Destination	Туре	LEM	BEM	Destination	Туре	LEM	BEM
0	ΙΙΚΙΜΝΟΑ	0	0	7	ABCDEFGH	7	0	0
1	I J K L M N A B	1	0	6	I A B C D E F G	6	0	1
2	IJKLMABC	2	0	5	IJABCDEF	5	0	2
3	IJKLABCD	3	0	4	ІЈКАВСDЕ	4	0	3
4	I J K A B C D E	4	0	3	IJKLABCD	3	0	4
5	IJABCDEF	5	0	2	IJKLMABC	2	0	5
6	I A B C D E F G	6	0	1	IJKLMNAB	1	0	6
7	ABCDEFGH	7	0	0	ΙΙΚΙΜΝΟΑ	0	0	7

Note: Type:

Access type output to memory (refer to Table 16-3 on page 324 for information on byte access within a double-word)

- *Offset*: pAddr_{2...0} Output to memory
- *LEM* Little-endian memory (BigEndianMem = 0)
- *BEM* Big-endian memory (BigEndianMem = 1)

Exceptions:

TLB Miss exception

TLB Invalid exception

TLB Modified exception

Bus Error exception

Reserved Instruction exception

SDR			Store Doubleword Right					
31	26	25 2	21 20	16	15		0	
SDF 1 0 1 1		base	rt			offset		
6		5	ţ	5		16		

SDR rt, offset (base) (MIPS III format)

Description:

This instruction is used in combination with the SDL instruction to store the doubleword data in the register to the word data in the memory that is not at the doubleword boundary. The SDL instruction stores the higher portion of the data to the memory, while the SDR instruction stores the lower portion.

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to generate a virtual address. Of the doubleword data in the memory where the least-significant byte is specified by the generated address, only the lower portion of general-purpose register rt is stored to memory at the same doubleword boundary as the target address. Depending on the address specified, the number of bytes to be loaded changes from 1 to 8.

In other words, first the least-significant byte position of general-purpose register *rt* is stored to the bytes in the addressed memory. If there is data of the high-order byte that follows the same doubleword boundary, the operation to store this data to the next byte of the memory is repeated.

						Register		
8	9	10	11	12	13	14	15	Refore
0	1	2	3	4	5	6	7	storing A B C D E F G H \$24
								SDR \$24,10(\$0)
8	9	10	11	12	13	14	15	After
Е	F	G	Н	4	5	6	7	storing
	0	0 1 8 9	8 9 10 0 1 2 8 9 10	(Big 8 9 10 11 0 1 2 3 8 9 10 11	(Big End 8 9 10 11 12 0 1 2 3 4 8 9 10 11 12	8 9 10 11 12 13 0 1 2 3 4 5 8 9 10 11 12 13 8 9 10 11 12 13	(Big Endian) 8 9 10 11 12 13 14 0 1 2 3 4 5 6 8 9 10 11 12 13 14	(Big Endian) 8 9 10 11 12 13 14 15 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

SDR

SDR

The Address Error exception does not occur, even if the specified address is not located at the doubleword boundary. This operation is defined in the 64-bit mode and 32-bit Kernel mode. If this instruction is executed in the 32-bit User or Supervisor mode, the Reserved Instruction exception occurs.

Operation:

64	T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA \\ pAddr \leftarrow pAddr_{PSIZE - 1\ldots 3} \parallel (pAddr_{2\ldots 0} \ xor \ ReverseEndian^3) \\ If \ BigEndianMem = 0 \ then \\ pAddr \leftarrow pAddr_{PSIZE - 1\ldots 3} \parallel 0^3 \\ endif \\ byte \leftarrow vAddr_{2\ldots 0} \ xor \ BigEndianCPU^3 \\ data \leftarrow GPR[rt]_{63-8^*byte} \parallel 0^{8^*byte} \\ StoreMemory \ (uncached, \ DOUBLEWORD\text{-byte}, \ data, \ pAddr, \ vAddr, \\ DATA) \end{array} $
----	----	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Note: In 32-bit Kernel mode, the high-order 32 bits are ignored during virtual address creation.

SDR

Store Doubleword Right (continued)

The relationships between the addresses given to the SDR instruction and the result (bytes for doublewords in the memory) are shown below:

SDR								
Register	А	В	С	D	Е	F	G	Н
Memory	I	J	К	L	М	Ν	0	Р

	Big	gEndian	CPU =	0		BigEndianCPU = 1						
				Of	fset						Off	set
vAddr ₂₀	Destir	nation	Туре	LEM	BEM		Desti	nation		Туре	LEM	BEM
0	ABCDE	FGH	7	0	0	НJ	ΚL	MNC	P	0	7	0
1	BCDEF	GHP	6	1	0	GΗ	ΚL	MNC) P	1	6	0
2	CDEFG	ЭНОР	5	2	0	FG	ΗL	MNC) P	2	5	0
3	DEFGH	ΙΝΟΡ	4	3	0	ΕF	GΗ	MNC) P	3	4	0
4	EFGHN	ΙΝΟΡ	3	4	0	DΕ	FG	ΗΝΟ) P	4	3	0
5	FGHLN	ΙΝΟΡ	2	5	0	СD	ΕF	GHC) P	5	2	0
6	GHKLN	ΙΝΟΡ	1	6	0	вС	DΕ	FGF	ΙP	6	1	0
7	HJKLN	ΙΝΟΡ	0	7	0	ΑB	СD	EFG	βH	7	0	0

Note: Type:

Access type output to memory (refer to Table 16-3 on page 324 for information on byte access within a doubleword)

Offset:	pAddr ₂₀ Output to memory
1 514	$I'_{11} = I'_{11} = I'_{$

- *LEM* Little-endian memory (BigEndianMem = 0)
- *BEM* Big-endian memory (BigEndianMem = 1)

Exceptions:

TLB Miss exception TLB Invalid exception TLB Modified exception Bus Error exception Reserved Instruction exception

Sł	1			St	ore Ha	lfword		SH
31	26	25	21	20	16	15		0
	SH 1 0 1 0 0 1	base		rt			offset	
	6	5	1	5			16	

SH rt, offset (base) (MIPS I format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The least-significant halfword of register *rt* is stored in the memory specified by the address.

If the least-significant bit of the address is not zero, an Address Error exception occurs.

Operation:

32	T:	vAddr ← ((offset ₁₅) ¹⁶ offset ₁₅) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		pAddr ← pAddr _{PSIZE-13} (pAddr ₂₀ xor (ReverseEndian ² 0)) byte ← vAddr ₂₀ xor (BigEndianCPU ² 0) data ← GPR[rt] _{63-8*byte0} 0 ^{8*byte}
		StoreMemory (uncached, HALFWORD, data, pAddr, vAddr, DATA)
64	T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅) + GPR[base] (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
		$pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} \text{ xor } (ReverseEndian^2 \parallel 0))$
		byte \leftarrow vAddr ₂₀ xor (BigEndianCPU ² 0)
		data $\leftarrow \text{GPR[rt]}_{63-8*byte0} \parallel 0^{8*byte}$
		StoreMemory (uncached, HALFWORD, data, pAddr, vAddr, DATA)

SH

Store Halfword (continued)

SH

Exceptions:

TLB Miss exception TLB Invalid exception TLB Modified exception Bus Error exception Address Error exception

SLL					Shi	ft Le	ft Lo	ogica	I					S	LL
31	26	25	21	20		16	15		11	10		6	5		0
SPECI 0 0 0 0 0		0 0	0000		rt			rd			sa		0 0	SLL 0 0 0 0	0
6			5		5			5			5		I.	6	

SLL rd, rt, sa

(MIPS I format)

Description:

The contents of general-purpose register rt are shifted left by sa bits, inserting zeros into the low-order bits. The result is stored in general-purpose register rd. In the 64-bit mode, the value resulting from sign-extending the shifted 32-bit value is stored as a result. If the shift value is 0, the low-order 32 bits of the 64-bit value are sign extended. This instruction can generate a 64-bit value that sign-extends a 32-bit value.

Operation:

32 T: $GPR[rd] \leftarrow GPR[rt]_{31-sa...0} \parallel 0^{sa}$ 64 T: $s \leftarrow 0 \parallel sa$ $temp \leftarrow GPR[rt]_{31-s...0} \parallel 0^{s}$ $GPR[rd] \leftarrow (temp_{31})^{32} \parallel temp$

Exceptions:

None

Caution: If the shift value of this instruction is 0, the assembler may treat this instruction as an NOP. When using this instruction for sign extension, check the specifications of the assembler.

SLLV					Shi	ft Lef	t Lc	ogica	ıl Var	iab	le			SLI	_V
31	26	25		21	20		16	15		11	10	6	5		0
SPECI/ 0 0 0 0 0			rs			rt			rd		0 0	0000		SLLV 0 0 0 1 0	0
6			5			5			5			5	1	6	

SLLV rd, rt, rs

(MIPS I format)

Description:

The contents of general-purpose register rt are shifted left the number of bits specified by the low-order five bits of general-purpose register rs, inserting zeros into the low-order bits. The result is stored in general-purpose register rd. In the 64-bit mode, the value resulting from sign-extending the shifted 32-bit value is stored as a result. If the shift value is 0, the low-order 32 bits of the 64-bit value are sign extended. This instruction can generate a 64-bit value that sign-extends a 32-bit value.

Operation:

32	T:	$s \leftarrow GPR[rs]_{40}$ GPR[rd]← GPR[rt] _{(31-s)0} 0 ^s
64	T:	s ← 0 GPR[rs] ₄₀ temp ← GPR[rt] _{(31-s)0} 0 ^s GPR[rd] ← (temp ₃₁) ³² temp

Exceptions:

None

Caution: If the shift value of this instruction is 0, the assembler may treat this instruction as an NOP. When using this instruction for sign extension, check the specifications of the assembler.

S	SLT						Set	On I	_ess	Tha	n				SL	T
	31	26	25		21	20		16	15		11	10	6	5		0
	SPEC 0 0 0 0			rs			rt			rd		0 0	0000	1	SLT 0 1 0 1 0)
	6		1	5			5			5			5	I	6	

SLT rd, rs, rt

(MIPS I format)

Description:

The contents of general-purpose register rt are subtracted from the contents of general-purpose register rs. Interpreting these values as signed integers, if the contents of general-purpose register rs are less than the contents of general-purpose register rt, one is stored in the general-purpose register rd; otherwise, zero is stored in general-purpose register rd.

An Integer Overflow exception never occurs. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

32	T:	if GPR[rs] < GPR[rt] then GPR[rd] $\leftarrow 0^{31} \parallel 1$ else GPR[rd] $\leftarrow 0^{32}$ endif
64	T:	if GPR[rs] < GPR[rt] then GPR[rd] $\leftarrow 0^{63} \parallel 1$ else GPR[rd] $\leftarrow 0^{64}$ endif

Exceptions:

S	SLTI			ę	SLTI					
	31	26	25	21	20	1	6	15		0
	SLTI 0 0 1 0		rs			rt		imm	nediate	
	6		5			5			16	

SLTI rt, rs, immediate (MIPS I format)

Description:

The 16-bit *immediate* is sign extended and subtracted from the contents of general-purpose register *rs*. Interpreting these values as signed integers, if *rs* contents are less than the sign-extended *immediate*, one is stored in general-purpose register *rt*; otherwise, zero is stored in the general-purpose register *rt*.

An Integer Overflow exception never occurs. The comparison is valid even if the subtraction overflows.

Operation:

32	T:		(immediate ₁₅) ¹⁶ immediate ₁₅₀ then GPR[rt] $\leftarrow 0^{31}$ 1
		else endif	$GPR[rt] \leftarrow 0^{32}$
64	T:		(immediate ₁₅) ⁴⁸ immediate ₁₅₀ then GPR[rt] $\leftarrow 0^{63}$ 1
		else endif	$GPR[rt] \leftarrow 0^{64}$

Exceptions:

	SLTIU				On Less Than diate Unsigned		SLTIU
ſ	31 2	26 25	2	1 20	16 15		0
	SLTIU 0 0 1 0 1	1	rs	rt		immediate	
	6	1	5	5	U	16	

SLTIU rt, rs, immediate (MIPS I format)

Description:

The 16-bit *immediate* is sign extended and subtracted from the contents of general-purpose register *rs*. Interpreting these values as unsigned integers, if *rs* contents are less than the sign-extended *immediate*, one is stored in the general-purpose register *rt*; otherwise zero is stored in the general-purpose register *rt*.

An Integer Overflow exception never occurs. The comparison is valid even if the subtraction overflows.

Operation:

32	T:	if (0 GPR[rs]) < (immediate ₁₅) ¹⁶ immediate ₁₅₀ then GPR[rt] $\leftarrow 0^{31}$ 1
		else
		$GPR[rt] \leftarrow 0^{32}$
		endif
64	T:	if (0 GPR[rs]) < (immediate ₁₅) ⁴⁸ immediate ₁₅₀ then GPR[rt] $\leftarrow 0^{63}$ 1
		else
		$GPR[rt] \leftarrow 0^{64}$
		endif

Exceptions:

S	LTU		Set On Less Than Unsigned											SLTU		
	31	26	25		21	20		16	15		11	10	6	5		0
	SPECI 0 0 0 0 0			rs			rt			rd		0 (0000	1	SLTU 0 1 0 1 1	
	6			5			5			5			5	1	6	

SLTU rd, rs, rt

(MIPS I format)

Description:

The contents of general-purpose register *rt* are subtracted from the contents of general-purpose register *rs*. Interpreting these values as unsigned integers, if the contents of general-purpose register *rs* are less than the contents of general-purpose register *rt*, one is stored in general-purpose register *rd*; otherwise, zero is stored in the general-purpose register *rd*.

An Integer Overflow exception never occurs. The comparison is valid even if the subtraction overflows.

Operation:

32	T:	if (0 GPR[rs]) < 0 GPR[rt] then GPR[rd] $\leftarrow 0^{31}$ 1 else GPR[rd] $\leftarrow 0^{32}$ endif
64	T:	if (0 GPR[rs]) < 0 GPR[rt] then GPR[rd] $\leftarrow 0^{63}$ 1 else GPR[rd] $\leftarrow 0^{64}$ endif

Exceptions:

SRA			Shift Right Arithmetic												SRA			
31	26	25	21	20		16	15		11	10		6	5		0			
SPECIAL 0 0 0 0 0 0 0		0 0	0 0 0 0		rt			rd			sa		0 0	SRA 0 0 0 1 1				
6			5		5			5			5			6				

SRA rd, rt, sa

(MIPS I format)

Description:

The contents of general-purpose register rt are shifted right by sa bits, inserting signed bits into the high-order bits. The result is stored in general-purpose register rd. In 64-bit mode, the sign-extended 32-bit value is stored as the result.

Operation:

32	2	T:	GPR[rd] ← (GPR[rt] ₃₁) ^{sa} GPR[rt] _{31sa}
64	Ļ	Т:	s ← 0 sa temp ← (GPR[rt] ₃₁) ^s GPR[rt] _{31s} GPR[rd] ← (temp ₃₁) ³² temp

Exceptions:

SRAV		Shit Arithme	SRAV			
31 26	25 21	20 16	15 11	1 10 6	5 0	
SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	00000	SRAV 0 0 0 1 1 1	
6	5	5	5	5	6	

SRAV rd, rt, rs

(MIPS I format)

Description:

The contents of general-purpose register rt are shifted right by the number of bits specified by the low-order five bits of general-purpose register rs, sign-extending the high-order bits. The result is stored in the general-purpose register rd. In 64-bit mode, the sign-extended 32-bit value is stored as the result.

Operation:

32 T: $s \leftarrow GPR[rs]_{4...0}$ $GPR[rd] \leftarrow (GPR[rt]_{31})^{s} || GPR[rt]_{31...s}$ 64 T: $s \leftarrow GPR[rs]_{4...0}$ $temp \leftarrow (GPR[rt]_{31})^{s} || GPR[rt]_{31...s}$ $GPR[rd] \leftarrow (temp_{31})^{32} || temp$

Exceptions:

SRL					Shift	Rig	ht Lo	ogica	al					SR	RL
31	26	25	21	20		16	15		11	10		6	5		0
SPECI. 0 0 0 0 0		0	0 0 0 0 0		rt			rd			sa		0 0	SRL 0 0 0 1 0	
6			5		5			5			5			6	

SRL rd, rt, sa

(MIPS I format)

Description:

The contents of general-purpose register rt are shifted right by sa bits, inserting zeros into the high-order bits. The result is stored in general-purpose register rd. In 64-bit mode, the sign-extended 32-bit value is stored as the result.

Operation:

32	T:	$GPR[rd] \leftarrow 0$ ^{sa} $\parallel GPR[rt]_{31sa}$
64	T:	s ← 0 sa temp ← 0 ^s GPR[rt] _{31s} GPR[rd] ← (temp ₃₁) ³² temp

Exceptions:

SRLV		5	Shift Rig		SRLV							
31 26	25	21	20	16	15		11	10	6	5		0
SPECIAL 0 0 0 0 0 0 0	rs		rt			rd		0 0	0000	0 0	SRLV 0 1 1 0	
6	5		5			5			5		6	

SRLV rd, rt, rs

(MIPS I format)

Description:

The contents of general-purpose register rt are shifted right by the number of bits specified by the low-order five bits of general-purpose register rs, inserting zeros into the high-order bits. The result is stored in general-purpose register rd. In 64-bit mode, the sign-extended 32-bit value is stored as the result.

Operation:

32 T: $s \leftarrow GPR[rs]_{4...0}$ $GPR[rd] \leftarrow 0^{s} || GPR[rt]_{31...}$ 64 T: $s \leftarrow GPR[rs]_{4...0}$ $temp \leftarrow 0^{s} || GPR[rt]_{31...}$ $GPR[rd] \leftarrow (temp_{31})^{32} || temp$

Exceptions:

SUB							Sub	trac	t					SL	JB
31 2	26	25		21	20		16	15		11	10	6	5		0
SPECIAL 0 0 0 0 0 0			rs			rt			rd		0 (0000	1	SUB 0 0 0 1 0	
6		I.	5	1		5	1		5			5	I	6	

SUB rd, rs, rt

(MIPS I format)

Description:

The contents of general-purpose register rt are subtracted from the contents of general-purpose register rs. The result is stored into general-purpose register rd. In 64-bit mode, the sign-extended 32-bit value is stored as the result.

An Integer Overflow exception occurs if the carries-out of bits 30 and 31 differ (a two's-complement overflow). The destination register rd is not modified when an Integer Overflow exception occurs.

Operation:

32	T:	$GPR[rd] \gets GPR[rs] - GPR[rt]$
64	T:	temp \leftarrow GPR[rs] – GPR[rt] GPR[rd] \leftarrow (temp ₃₁) ³² temp ₃₁₀

Exceptions:

Integer Overflow exception

SUBU

Subtract Unsigned

SUBU

31	26	25	21	20	16	15		11	10	6	5		0
SPECI 0 0 0 0		r	s	r	t		rd		0 0	0 0 0 0		SUBU 1 0 0 0 1 ²	1
6			5		5		5			5		6	

Format:

SUBU rd, rs, rt

(MIPS I format)

Description:

The contents of general-purpose register rt are subtracted from the contents of general-purpose register rs. The result is stored in general-purpose register rd. In 64-bit mode, the sign-extended 32-bit value is stored as the result.

The only difference between this instruction and the SUB instruction is that SUBU never causes an Integer Overflow Exception.

Operation:

32 T: $GPR[rd] \leftarrow GPR[rs] - GPR[rt]$ 64 T: temp $\leftarrow GPR[rs] - GPR[rt]$

 $\mathsf{GPR}[\mathsf{rd}] \leftarrow (\mathsf{temp}_{31})^{32} \parallel \mathsf{temp}_{31\dots 0}$

Exceptions:

SV	V					St	ore	Word		SW
31	26	5 25	2	21	20		16	15		0
	SW 1 0 1 0 1 1		base			rt			offset	
	6		5			5			16	

SW rt, offset (base) (MIPS I format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The contents of general-purpose register *rt* are stored in the memory location specified by the address. If either of the low-order two bits of the address is not zero, an Address Error exception occurs.

Operation:

32	T:	$vAddr \leftarrow ((offset_{15})^{16} offset_{150}) + GPR[base]$
		(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
		data $\leftarrow \text{GPR[rt]}_{310}$
		StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)
64	ι T:	$vAddr \leftarrow ((offset_{15})^{48} offset_{150}) + GPR[base]$ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) data \leftarrow GPR[rt] ₃₁₀ StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)

Exceptions:

TLB Miss exception TLB Invalid exception TLB Modified exception Bus Error exception Address Error exception

SWCz

Store Word from Coprocessor z

31	26	25	21	20		16	§ 15	0
1	SWCz 1 1 0 x x*	base			rt		offset	
	6	5			5		16	

Format:

SWCz rt, offset (base) (M

(MIPS I format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. Coprocessor register *rt* of the CPz is stored in the addressed memory. The data to be stored is defined by individual coprocessor specifications. This instruction is not valid for use with CP0.

If either of the low-order two bits of the address is not zero, an Address Error exception occurs.

Operation:

32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16 \ } offset_{150}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-13} \ (pAddr_{20} xor (ReverseEndian \ 0^2)) \\ byte \leftarrow vAddr_{20} xor (BigEndianCPU \ 0^2) \\ data \leftarrow COPzSW (byte, rt) \\ StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA) \end{array}$
64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots 3} \parallel (pAddr_{2\ldots 0} \ xor \ (ReverseEndian \parallel 0^2)) \\ byte \leftarrow vAddr_{2\ldots 0} \ xor \ (BigEndianCPU \parallel 0^2) \\ data \leftarrow COPzSW \ (byte,rt) \\ StoreMemory \ (uncached, \ WORD, \ data, \ pAddr, \ vAddr \ DATA) \end{array}$

SWCz


Store Word from Coprocessor z (continued)



Exceptions:

TLB Miss exception TLB Invalid exception TLB Modified exception Bus Error exception Address Error exception Coprocessor Unusable exception

Opcode Bit Encoding:



SW	'L				Stor		SWL			
31		26	25	21	20		16	15		0
1	SWL 0 1 0 1	0	bas	se		rt			offset	
	6		5			5			16	

SWL rt, offset (base) (MIPS I format)

Description:

This instruction is used in combination with the SWR instruction to store a word in a register to a word in memory that is not at the word boundary. The SWL instruction stores the higher portion of the data to memory, while the SWR instruction stores the lower portion.

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to generate a virtual address. Of the word data in the memory where the most-significant byte is specified by the generated address, only the higher portion of general-purpose register *rt* is stored to memory at the same word boundary as the target address.

Depending on the address specified, the number of bytes to be stored changes from 1 to 4.

In other words, first the most-significant byte position of general-purpose register *rt* is stored to the bytes in the addressed memory. If there is data of the low-order byte that follows the same word boundary, the operation to store this data to the next byte of the memory is repeated.

No Address Error exceptions occur when the specified address is not located at the word boundary.

	(E	Memo Big Enc	ry lian)				Regis	ster		
address 4	4	5	6	7	Before	•		0	5	•
address 0	0	1	2	3	storing	A	В	C	D	\$24
			I.				(* ~)			
address 4	4	5	6	7	After SWL S	\$24,1	(\$0)			
address 0	0	Α	В	С	storing ┥					

SWL

Store Word Left (continued)

SWL

Operation:

32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \parallel offset_{150}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE\ -13} \parallel (pAddr_{20} \ xor \ ReverseEndian^3) \\ If \ BigEndianMem = 0 \ then \\ pAddr \leftarrow pAddr_{312} \parallel 0^2 \\ endif \\ byte \leftarrow vAddr_{10} \ xor \ BigEndianCPU^2 \\ if \ (vAddr_2 \ xor \ BigEndianCPU) = 0 \ then \\ data \leftarrow 0^{32} \parallel 0^{24-8^*byte} \parallel GPR[rt]_{3124-8^*byte} \\ else \\ data \leftarrow 0^{24-8^*byte} \parallel GPR[rt]_{3124-8^*byte} \parallel 0^{32} \\ endif \\ Storememory \ (uncached, \ byte, \ data, \ pAddr, \ vAddr, \ DATA) \end{array}$
64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15\ldots 0}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{31\ldots 3} \parallel (pAddr_{2\ldots 0} \ xor \ ReverseEndian^3) \\ If \ BigEndianMem = 0 \ then \\ pAddr \leftarrow pAddr_{31\ldots 2} \parallel 0^2 \\ endif \\ byte \leftarrow vAddr_{1\ldots 0} \ xor \ BigEndianCPU^2 \\ if \ (vAddr_2 \ xor \ BigEndianCPU) = 0 \ then \\ data \leftarrow 0^{32} \parallel 0^{24\text{-}8^* byte} \parallel GPR[rt]_{31\ldots 24\text{-}8^* byte} \\ else \\ data \leftarrow 0^{24\text{-}8^* byte} \parallel GPR[rt]_{31\ldots 24\text{-}8^* byte} \parallel 0^{32} \\ endif \\ StoreMemory \ (uncached, \ byte, \ data, \ pAddr, \ vAddr, \ DATA) \end{array}$

SWL

Store Word Left (continued)



The relationships between the contents given to the SWL instruction and the result (bytes for words in the memory) are shown below:

SWL								
Register	А	В	С	D	Е	F	G	Н
Memory	I	J	K	L	М	Ν	0	Ρ

				В	igl	End	lian	CPU = 0				BigEndianCPU = 1								
									Of	fset							Of	iset		
vAddr ₂₀			De	est	ina	itio	n	Туре	LEM	BEM			De	stiı	nat	ion	n	Туре	LEM	BEM
0	Ι	J	κ	L	Μ	N (ЭE	0	0	7	Е	F	G	Н	М	N (ΟΡ	3	4	0
1	Ι	J	Κ	L	Μ	ΝI	ΕF	1	0	6	I	Е	F	G	Μ	N (ΟΡ	2	4	1
2	Ι	J	Κ	L	Μ	ΕI	FG	2	0	5	I	J	Е	F	Μ	N (ΟΡ	1	4	2
3	Ι	J	Κ	L	Е	F	GΗ	3	0	4	I	J	Κ	Е	Μ	N (ΟΡ	0	4	3
4	Ι	J	Κ	Е	Μ	N	ЭΡ	0	4	3	I	J	Κ	L	Е	F	GΗ	3	0	4
5	Ι	J	Е	F	Μ	N	ЭΡ	1	4	2	Ι	J	Κ	L	Μ	ΕI	FG	2	0	5
6	Ι	Е	F	G	Μ	N	ЭΡ	2	4	1	Ι	J	Κ	L	Μ	N	ΕF	1	0	6
7	Е	F	G	Н	Μ	N	ЭΡ	3	4	0	Ι	J	Κ	L	Μ	N (ΟΕ	0	0	7

Note: Type:

Access type output to memory (refer to Table 16-3 on page 324 for information on byte access within a doubleword)

- *Offset*: pAddr_{2...0} Output to memory
- *LEM:* Little-endian memory (BigEndianMem = 0)
- *BEM:* Big-endian memory (BigEndianMem = 1)

SWL

Store Word Left (continued)

SWL

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception Reserved Instruction exception

SWF	२			SWR			
31	26	25	21 20	16	15		0
	SWR 1110	base		rt		offset	
	6	5	I	5		16	,

SWR rt, offset (base) (MIPS I format)

Description:

This instruction is used in combination with the SWL instruction to store word data in a register to a word in memory that is not at the word boundary. The SWL instruction stores the higher portion of the data to memory, while the SWR instruction stores the lower portion.

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to generate a virtual address. Of the word data in the memory where the least-significant byte is specified by the generated address, only the lower portion of general-purpose register rt is stored to memory at the same word boundary as the target address. Depending on the address specified, the number of bytes to be stored changes from 1 to 4.

In other words, first the least-significant byte position of general-purpose register *rt* is stored to the bytes in the addressed memory. If there is data of the high-order byte that follows the same word boundary, the operation to store this data to the next byte of the memory is repeated.


SWR

Store Word Right

SWR

(Continued)

No Address Error exceptions occur when the specified address is not located at the word boundary.



SWR



Operation:

32	T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \parallel offset_{150}) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation(vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE - 13} \parallel (pAddr_{20} xor ReverseEndian^3) \\ BigEndianMem = 0 then \\ pAddr \leftarrow pAddr_{312} \parallel 0^2 \\ endif \\ byte \leftarrow vAddr_{10} xor BigEndianCPU^2 \\ if(vAddr_2 xor BigEndianCPU) = 0 then \\ data \leftarrow 0^{32} \parallel GPR[rt]_{31-8^*byte0} \parallel 0^{8^*byte} \\ else \\ data \leftarrow GPR[rt]_{31-8^*byte0} \parallel 0^{8^*byte} \parallel 0^{32} \\ endif \\ Storememory(uncached, WORD-byte, data, pAddr, vAddr, DATA) \end{array} $
64	T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR[base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddr _{PSIZE - 13} (pAddr ₂₀ xor ReverseEndian ³) If BigEndianMem = 0 then pAddr ← pAddr ₃₁₂ 0 ² endif byte ← vAddr ₁₀ xor BigEndianCPU ² if (vAddr ₂ xor BigEndianCPU) = 0 then data ← 0 ³² GPR[rt] _{31-8*byte0} 0 ^{8*byte} else data ← GPR[rt] _{31-8*byte0} 0 ^{8*byte} 0 ³² endif StoreMemory (uncached, WORD-byte, data, pAddr, vAddr, DATA)

SWR

Store Word Right (continued)



The relationships between the register contents given to the SWR instruction and the result (bytes for words in the memory) are shown below:

SWR								
Register	А	В	С	D	Е	F	G	Н
Memory	Ι	J	К	L	М	Ν	0	Ρ

	BigEndianCF		BigEndianCPU = 1					
			Off	se			Offset	
vAddr ₂₀	Destination	Туре	LEM	BEM	Destination	Туре	LEM	BEM
0	IJKLEFGH	3	0	4	HJKLMNOP	0	7	0
1	IJKLFGHP	2	1	4	GHKLMNOP	1	6	0
2	ІЈКІСНОР	1	2	4	FGHLMNOP	2	5	0
3	IJKLHNOP	0	3	4	ЕГСНММОР	3	4	0
4	ЕГСНММОР	3	4	0	IJKLHNOP	0	3	4
5	FGHLMNOP	2	5	0	ІЈКЬСНОР	1	2	4
6	GHKLMNOP	1	6	0	IJKLFGHP	2	1	4
7	ΗΙΚΙΜΝΟΡ	0	7	0	IJKLEFGH	3	0	4

Note: Type:

: Access type output to memory (refer to Table 16-3 on page 324 for information on byte access within a double-word)

- *Offset*: pAddr_{2...0} Output to memory
- *LEM:* Little-endian memory (BigEndianMem = 0)
- *BEM:* Big-endian memory (BigEndianMem = 1)



Store Word Right (continued)

SWR

Exceptions:

TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception

Ç	SYNC		Synchronize				S	SYNC
ſ	31 26	6 25	11	10		6	5	0
	SPECIAL 0 0 0 0 0 0		000000000000000000000000000000000000000		stype			SYNC 1 1 1 1
	6	1	15		5			6

SYNC

(MIPS II format)

Description:

This instruction is provided for compatibility with MIPS implementations that implement multiprocessing facilities. The VR5432 does not implement these facilities. This instruction executes as an NOP on the VR5432.

Operation:

32, 64 T: SyncOperation ()

Exceptions:

SYSCAI	_L	System Call	S	YSC	ALL
31 26	25		6	5	0
SPECIAL 0 0 0 0 0 0 0		code			CALL

20

Format:

6

SYSCALL

(MIPS I format)

Description:

A System Call exception occurs after this instruction is executed, unconditionally transferring control to the exception handler.

The *code* field is available for transferring parameters to the exception handler. The parameter is retrieved by the exception handler only by loading as data the contents of the memory word containing the instruction.

Operation:

32, 64T: SystemCallException

Exceptions:

System Call exception

6

	ΓΕ	Q			Tra	p lf Equ	ual		Т	ΈQ
ſ	31	26	25	21	20	16 15		6	5	0
		SPECIAL 0 0 0 0 0 0	rs		rt		code		TEQ 1 1 0 1 (
	. <u> </u>	6	5		5	·	10		6	

TEQ rs, rt


(MIPS II format)

Description:

The contents of general-purpose register *rt* are compared with those of generalpurpose register *rs*. If the contents of general-purpose register *rs* are equal to the contents of general-purpose register *rt*, a Trap exception occurs.

The *code* field is available for transferring parameters to the exception handler. The parameter is retrieved by the exception handler only by loading as data the contents of the memory word containing the instruction.

Operation:



Exceptions:

TEQI		Trap If Equ	Trap If Equal Immediate				
31 26	25 2	1 20 16	5 15	0			
REGIMM 0 0 0 0 0 1	rs	TEQI 0 1 1 0 0	immediate				
6	5	5	16	,			

TEQI rs, immediate (MIPS II format)

Description:

The 16-bit *immediate* is sign extended and compared with the contents of generalpurpose register *rs*. If the contents of general-purpose register *rs* are equal to the sign-extended *immediate*, a Trap exception occurs.

Operation:

32	T:	if GPR[rs] = (immediate ₁₅) ¹⁶ immediate ₁₅₀ then
		TrapException
		endif
64	T:	if GPR[rs] = (immediate ₁₅) ⁴⁸ immediate ₁₅₀ then TrapException endif

Exceptions:

TGE			Tr	ap If Greate	r Than or Equal		ТС	θE
	31 26	25	21	20 16	5 15	6	5	0
	SPECIAL 0 0 0 0 0 0 0	rs		rt	code		TGE 1 1 0 0 0 0	
	6	5		5	10		6	

TGE rs, rt

(MIPS II format)

Description:

The contents of general-purpose register rt are compared with the contents of general-purpose register rs. Interpreting both register contents as signed integers, if the contents of general-purpose register rs are greater than or equal to the contents of general-purpose register rt, a Trap exception occurs.

The *code* field is available for transferring parameters to the exception handler. The parameter is retrieved by the exception handler only by loading as data the contents of the memory word containing the instruction.

Operation:

32, 64 T: if GPR[rs] ≥ GPR[rt] then TrapException endif

Exceptions:

TGEI

Trap If Greater Than or Equal Immediate

Γ	31 26	25 21	20 16	15	0
	REGIMM 0 0 0 0 0 1	rs	TGEI 0 1 0 0 0	immediate	
	6	5	5	16	

Format:

TGEI rs, immediate (MIPS II format)

Description:

The 16-bit *immediate* is sign extended and compared with the contents of generalpurpose register *rs*. Interpreting both values as signed integers, if the contents of general-purpose register *rs* are greater than or equal to the sign-extended *immediate*, a Trap exception occurs.

Operation:

32	T: if GPR[rs] ≥ (immediate ₁₅) ¹⁶ immediate ₁₅₀ then TrapException endif
64	T: if GPR[rs] ≥ (immediate ₁₅) ⁴⁸ immediate ₁₅₀ then TrapException endif

Exceptions:

•	TGEIU				ap If G Imm	TGEIU			
	31	26	25	21	20	16	15		0
	REG 0 0 0		rs		TG 0 1 (EIU 0 0 1		immediate	
		6	5			5		16	

TGEIU rs, immediate (MIPS II format)

Description:

The 16-bit *immediate* is sign extended and compared with the contents of generalpurpose register *rs*. Interpreting both values as unsigned integers, if the contents of general-purpose register *rs* are greater than or equal to the sign-extended *immediate*, a Trap exception occurs.

Operation:

32	I: if (0 GPR[rs]) ≥ (0 (immediate ₁₅) ¹⁶ immediate ₁₅₀) then TrapException endif
64	F: if (0 GPR[rs]) ≥ (0 (immediate ₁₅) ⁴⁸ immediate ₁₅₀) then TrapException endif

Exceptions:

TGEU

Trap If Greater Than or Equal Unsigned

TGEU

3	31 26	25 21	20 16	15 6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	code	TGEU 1 1 0 0 0 1
	6	5	5	10	6

Format:

TGEU rs, rt

(MIPS II format)

Description:

The contents of general-purpose register rt are compared with the contents of general-purpose register rs. Interpreting both values as unsigned integers, if the contents of general-purpose register rs are greater than or equal to the contents of general-purpose register rt, a Trap exception occurs.

The *code* field is available for transferring parameters to the exception handler. The parameter is retrieved by the exception handler only by loading as data the contents of the memory word containing the instruction.

Operation:

32, 64 T: if (0 || GPR[rs]) ≥ (0 || GPR[rt]) then TrapException endif

Exceptions:

TLBP

Probe TLB for Matching Entry

TLBP

31 26	5 25 2-	4 6	65	0
COP0 0 1 0 0 0 0	CO 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	TLBP 0 0 1 0 (
6	1	19	6	

Format:

TLBP

(MIPS I format)

Description:

Searches for a TLB entry that matches with the contents of the EntryHI register and stores an index for that TLB entry in the Index register. If a TLB entry that matches is not found, sets the most-significant bit of the Index register.

Memory references by the instruction immediately after a TLBP instruction, or in cases in which more than one TLB entry is a hit, are undefined.

Operation:

32	T:	$ \begin{array}{l} \mbox{Index} \leftarrow 1 \parallel 0^{25} \parallel \mbox{Undefined}^6 \\ \mbox{for i in } 0\mbox{TLBEntries} - 1 \\ \mbox{if } (\mbox{TLB[i]}_{9577} = \mbox{EntryHi}_{3113)} \mbox{ and } (\mbox{TLB[i]}_{76} \mbox{ or } \\ (\mbox{TLB[i]}_{7164} = \mbox{EntryHi}_{70})) \mbox{ then } \\ \mbox{Index} \leftarrow 0^{26} \parallel \mbox{i}_{50} \\ \mbox{endif} \\ \mbox{endfor} \end{array} $
64	T:	$ \begin{array}{l} \mbox{Index} \leftarrow 1 \parallel 0^{25} \parallel \mbox{Undefined}^6 \\ \mbox{for i in } 0TLBEntries - 1 \\ \mbox{if } (TLB[i]_{167141} \mbox{ and not } (0^{15} \parallel TLB[i]_{216205})) \\ \mbox{= } (EntryHi_{3913} \mbox{ and not } (0^{15} \parallel TLB[i]_{216205})) \mbox{ and } (TLB[i]_{140} \mbox{ or } (TLB[i]_{135128} \mbox{= } EntryHi_{70})) \mbox{ then } \\ \mbox{Index} \leftarrow 0^{26} \parallel i_{50} \\ \mbox{endif} \\ \mbox{endfor} \end{array} $

Exceptions:

Coprocessor Unusable exception

TLBR			Read Indexed TLB Entry		TLBR		
	31 26	25	24	6	5	0	
	COP0 0 1 0 0 0 0	CO 1	000000000000000000000000000000000000000			.BR 0 0 0 1	
	6	1	19			6	

TLBR

(MIPS I format)

Description:

The EntryHi and EntryLo registers are loaded with the contents of the TLB entry selected by the contents of the Index register. The *G* bit (which controls ASID matching) read from the TLB is written into both of the EntryLo0 and EntryLo1 registers.

The operation is invalid (and the results are undefined) if the contents of the Index register are greater than the number of TLB entries in the processor.

Operation:

32	T: PageMask ← TLB[Index ₅₀] ₁₂₇₉₆ EntryHi ← TLB[Index ₅₀] ₉₅₆₄ and not TLB[Index ₅₀] ₁₂₇₉₆ EntryLo1 ← TLB[Index ₅₀] ₆₃₃₃ TLB[Index ₅₀] ₇₆ EntryLo0 ← TLB[Index ₅₀] ₃₁₁ TLB[Index ₅₀] ₇₆
64	T: PageMask ← TLB[Index ₅₀] ₂₅₅₁₉₂ EntryHi ← TLB[Index ₅₀] ₁₉₁₁₂₈ and not TLB[Index ₅₀] ₂₅₅₁₉₂ EntryLo1 ← TLB[Index ₅₀] ₁₂₇₆₅ TLB[Index ₅₀] ₁₄₀ EntryLo0 ← TLB[Index ₅₀] ₆₃₁ TLB[Index ₅₀] ₁₄₀

Exceptions:

Coprocessor Unusable exception

TLBWI

Write Indexed TLB Entry

TLBWI

31 26	25	24 6	5 0
COP0 0 1 0 0 0 0	CO 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	TLBWI 0 0 0 0 1 0
6	1	19	6

Format:

TLBWI

(MIPS I format)

Description:

The TLB entry selected by the Index register is loaded with the contents of the EntryHi and EntryLo registers. The *G* bit of the TLB is written with the logical AND of the *G* bits in the EntryLo0 and EntryLo1 registers.

The operation is invalid (and the results are undefined) if the value in the Index register is greater than the number of TLB entries in the processor.

Operation:

32, 64 T: TLB[Index_{5...0}] ← PageMask || (EntryHi and not PageMask) || EntryLo1 || EntryLo0

Exceptions:

Coprocessor Unusable exception

TLBWR Write Random TLB Entry

25 24 31 26 65 0 COP0 CO TLBWR 0 000110 010000 1 6 1 6 19

Format:

TLBWR

(MIPS I format)

Description:

The TLB entry selected by the Random register is loaded with the contents of the EntryHi and EntryLo registers. The G bit of the TLB is written with the logical AND of the G bits in the EntryLo0 and EntryLo1 registers.

Operation:

32, 64 T: TLB[Random_{5...0}] ← PageMask || (EntryHi and not PageMask) || EntryLo1 || EntryLo0

Exceptions:

Coprocessor Unusable exception

TLBWR

Т	LT		Trap If	Less Than		TLT
	31 26	25 2	1 20 16	6 15	6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	code		TLT 1 1 0 0 1 0
	6	5	5	10		6

TLT rs, rt

(MIPS II format)

Description:

The contents of general-purpose register *rt* are compared with general-purpose register *rs*. Interpreting both values as signed integers, if the contents of general-purpose register *rs* are less than the contents of general-purpose register *rt*, a Trap exception occurs.

The *code* field is available for transferring parameters to the exception handler. The parameter is retrieved by the exception handler only by loading as data the contents of the memory word containing the instruction.

Operation:

32, 64 T: if GPR[rs] < GPR[rt] then TrapException endif

Exceptions:

٦	LTI	F	Trap If Less Than Immediate				
	31 26	25 21	20 16	15	0		
	REGIMM 0 0 0 0 0 1	rs	TLTI 0 1 0 1 0	immediate			
	6	5	5	16			

TLTI rs, immediate (MIPS II format)

Description:

The 16-bit *immediate* is sign extended and compared with the contents of generalpurpose register *rs*. Interpreting both values as signed integers, if the contents of general-purpose register *rs* are less than the sign-extended *immediate*, a Trap exception occurs.

Operation:

32	T: if GPR[rs] < (immediate ₁₅) ¹⁶ immediate ₁₅₀ then TrapException endif
64	T: if GPR[rs] < (immediate ₁₅) ⁴⁸ immediate ₁₅₀ then TrapException endif

Exceptions:

TLTIU

Trap If Less Than Immediate Unsigned

TLTIU

31	26	25	21 20	16	6 15	0
	REGIMM 0 0 0 0 0 1	rs		LTIU 0 1 1	immediate	
	6	5		5	16	

Format:

TLTIU rs, immediate (MIPS II format)

Description:

The 16-bit *immediate* is sign extended and compared with the contents of generalpurpose register *rs*. Interpreting both values as unsigned integers, if the contents of general-purpose register *rs* are less than the sign-extended *immediate*, a Trap exception occurs.

Operation:

32	T: if (0 GPR[rs]) < (0 (immediate ₁₅) ¹⁶ immediate ₁₅₀) then TrapException
	endif
64	T: if (0 GPR[rs]) < (0 (immediate ₁₅) ⁴⁸ immediate ₁₅₀) then TrapException endif

Exceptions:

TLTU			Trap If Less Than Unsigned						TLTU		
31	26	25	21	20	16	15		6	5	0	
SPEC 0 0 0 0		rs		rt			code			LTU 0 0 1 1	
6		5		5			10			6	

TLTU rs, rt

(MIPS II format)

Description:

The contents of general-purpose register *rt* are compared with general-purpose register *rs*. Interpreting both values as unsigned integers, if the contents of general-purpose register *rs* are less than the contents of general-purpose register *rt*, a Trap exception occurs.

The *code* field is available for transferring parameters to the exception handler. The parameter is retrieved by the exception handler only by loading as data the contents of the memory word containing the instruction.

Operation:

32, 64T: if (0 || GPR[rs]) < (0 || GPR[rt]) then TrapException endif

Exceptions:

٦	NE		Trap If	Not Equal		TNE
	31 26	25 21	20 16	15	6	5 0
	SPECIAL 0 0 0 0 0 0 0	rs	rt	code		TNE 1 1 0 1 1 0
	6	5	5	10		6

TNE rs, rt

(MIPS II format)

Description:

The contents of general-purpose register rt are compared with those of generalpurpose register rs. If the contents of general-purpose register rs are not equal to the contents of general-purpose register rt, a Trap exception occurs.

The *code* field is available for transferring parameters to the exception handler. The parameter is retrieved by the exception handler only by loading as data the contents of the memory word containing the instruction.

Operation:

32, 64T: if GPR[rs] ≠ GPR[rt] then TrapException endif

Exceptions:

TNEI		Trap If Not	Equal Immediate	TNEI
31 26	25 2 ²	20 16	15	0
REGIMM 0 0 0 0 0 1	rs	TNEI 0 1 1 1 0	immediate	
6	5	5	16	

TNEI rs, immediate (MIPS II format)

Description:

The 16-bit *immediate* is sign extended and compared with the contents of generalpurpose register *rs*. If the contents of general-purpose register *rs* are not equal to the sign-extended *immediate*, a Trap exception occurs.

Operation:

32	T: if GPR[rs] ≠ (immediate ₁₅) ¹⁶ immediate ₁₅₀ then TrapException endif
64	T: if GPR[rs] ≠ (immediate ₁₅) ⁴⁸ immediate ₁₅₀ then TrapException endif

Exceptions:

KOR		Exclus	sive OR		XOR		
31 26	25 21	20 16	5 15 1 1	10 6	5 0		
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	XOR 1 0 0 1 1 0		
6	5	5	5	5	6		

XOR rd, rs, rt

(MIPS I format)

Description:

The contents of general-purpose register *rs* are bitwise ORed with the contents of general-purpose register *rt*. The result is stored into general-purpose register *rd*.

Operation:

32, 64T: $GPR[rd] \leftarrow GPR[rs] \text{ xor } GPR[rt]$

Exceptions:

None

(ORI		Exclusive O	R Immediate	XORI
31 26	25 21	20 16	15	0
XORI 0 0 1 1 1 0	rs	rt	immediate	
6	5	5	16	

XORI rt, rs, immediate (MIPS I format)

Description:

The 16-bit zero-extended *immediate* is bitwise ORed with the contents of generalpurpose register *rs*. The result is stored in general-purpose register *rt*.

Operation:

32	T:	$GPR[rt] \leftarrow GPR[rs] \times or (0^{16} immediate)$
64	T:	$GPR[rt] \leftarrow GPR[rs] \text{ xor } (0^{48} \parallel \text{immediate})$

Exceptions:

None

17.5 **CPU Instruction Opcode Bit Encoding**

Figure 17-1 and Figure 17-2 list the VR5432 opcode bit encoding.

	2826 Opcode													
3129	0	1	2	3	4	5	6	7						
0	SPECIAL	REGIMM	J	JAL	BEQ	BNE	BLEZ	BGTZ						
1	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI						
2	COP0	COP1	COP2	*	BEQL	BNEL	BLEZL	BGTZL						
3	DADDle	DADDIUe	LDLe	LDRe	DEBUG	*	*	*						
4	LB	LH	LWL	LW	LBU	LHU	LWR	LWUe						
5	SB	SH	SWL	SW	SDLe	SDRe	SWR	CACHE d						
6	LL	LWC1	LWC2	*	LLDe	LDC1	LDC2	LDe						
7	SC	SWC1	SWC2	*	SCDe	SDC1	SDC2	SDe						
20 SPECIAL function														
53	0	1	2	3	4	5	6	7						
0	SLL	*	SRLp	SRA	SLLV	*	SRLVp	SRAV						
1	JR	JALR	*	*	SYSCALL	BREAK	*	SYNC						
2	MFHI	MTHI	MFLO	MTLO	DSLLVe	*	DSRLVep	DSRAVe						
3	MULTp	MULTP MULTUP		DIVU	DMULTe	DMULTUe	DDIVe	DDIVUe						
4	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR						
5	*	* SLT SLT		SLTU	DADDe	DADDUe	DSUBe	DSUBUe						
6	6 TGE		TLT	TLTU	TEQ * 1		TNE	*						
7	DSLLe	*	DSRLep	DSRAe	DSRAe DSLL32e		DSRL32ep	DSRA32e						
	40 40			PEC	MM rt									
2019	1816 0	1	2	3	4	5	6	7						
0	BLTZ	BGEZ	BLTZL	BGEZL	*	*	*	*						
1	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*						
2	BLTZAL	BGEZAL	BLTZALL	BGEZALL	*	*	*	*						
3	*	*	*	*	*	*	*	*						
25, 24	2321 0	1	2	3	Pz rs	5	6	7						
25, 24	MF	DMFe	CF	g	MT	DMTe	CT	g						
1	BC	g	g	g	g	g	g	g						
2		+			0									
3				С	0									

Figure 17-1 VR5432 Opcode Bit Encoding (1 of 2)

VR5432 Microprocessor User's Manual

565

$\begin{array}{c c} 16 \\ 1 \\ \hline \\ CF \\ BCT \\ \hline \\ \gamma \\ \gamma$	γ γ γ γ γ β Φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ	3 BCTL γ γ γ CP0 F 3 Φ Φ Φ Φ Φ Φ Φ	4 γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ φ φ φ φ φ φ φ φ φ φ φ φ	5 γ γ γ γ 5 φ φ φ φ φ φ	6 γ γ γ γ γ β ΓLBWR φ φ φ φ	7 γ γ γ γ γ γ γ γ γ γ φ φ φ φ φ φ φ
$\begin{array}{c c} & \gamma \\ & \gamma \\ & \gamma \\ & \gamma \\ \end{array}$	γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ γ	γ γ γ γ CP0 F 3 φ φ φ φ φ φ φ φ φ φ φ φ φ	γ γ γ γ γ Function 4 φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ	γ γ γ γ 5 φ φ φ φ φ	γ γ γ γ 6 TLBWR φ φ φ φ	γ γ γ γ γ φ φ φ φ φ φ φ φ φ
$\begin{array}{c c} & \gamma \\ & \gamma \\ \hline \hline \gamma \hline \hline \hline \gamma \hline \hline \hline \gamma \hline \hline \gamma \hline \hline \hline \gamma \hline \hline \hline \hline \gamma \hline \hline \hline \gamma \hline \hline \hline \hline \gamma \hline \hline$	γ γ 2 R TLBWI φ φ φ φ φ φ	γ γ CP0 F 3 φ φ φ φ φ φ φ φ φ φ φ φ	γ γ Function 4 φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ	γ γ 5 φ φ φ φ φ	γ γ γ ΓLBWR φ φ φ φ φ	γ γ γ φ φ φ φ φ φ φ φ φ φ φ
γ 0 1 1 TLBF P φ T χ φ 0 φ 0 φ	γ 2 R TLBWI φ φ φ φ φ φ φ φ φ	γ CP0 F 3 φ φ φ φ φ φ φ	γ Function 4 φ φ φ φ φ	γ 5 φ φ φ φ	γ 6 TLBWR φ φ φ φ φ φ	γ 7 φ φ φ φ φ φ φ φ φ φ φ φ
0 1 1 1 1 1 1 1 1 1 1 1 1 1	2 R TLBWI	CP0 F 3 0 0 0 0 0 0 0 0 0 0 0	Function 4 φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ	5 \$\$\$ \$\$\$ \$\$\$ \$\$\$ \$\$\$ \$\$\$ \$\$\$ \$	6 TLBWR φ φ φ φ φ φ	7 0 0 0 0 0 0 0 0 0 0 0 0 0
1 TLBF φ Τ χ φ φ φ φ φ φ φ φ φ	R TLBWI φ φ φ φ φ φ φ φ φ φ φ φ φ φ	3 0 0 0 0 0 0 0 0 0 0 0 0 0	4 φ φ φ φ φ φ φ	φ φ φ φ φ	TLBWR φ φ φ φ φ φ φ φ φ φ φ φ φ	φ φ φ φ φ
1 TLBF φ Τ χ φ φ φ φ φ φ φ φ φ	R TLBWI φ φ φ φ φ φ φ φ φ φ φ φ φ φ	φ φ φ φ φ	φ φ φ φ φ	φ φ φ φ φ	TLBWR φ φ φ φ φ φ φ φ φ φ φ φ φ	φ φ φ φ φ
P φ φ φ T X φ φ φ φ φ	φ φ φ φ φ	φ φ φ φ	φ φ φ φ	φ φ φ φ	φ φ φ φ φ	φ φ φ φ
φ T χ φ φ φ φ φ φ φ φ φ	φ φ φ φ	φ φ φ φ	φ φ φ φ	φ φ φ φ	φ φ φ φ	φ φ φ φ
Τ χ φ φ φ φ φ	φ φ φ	φ φ φ	φ φ φ	φ φ φ	φ φ φ	φ φ φ
φ φ φ	φ φ φ	φ φ	φ φ	ф ф	ф ф	ф ф
φ	ф ф	φ	φ	φ	φ	φ
	φ		1			
φ (¢	ሰ			
			Ψ	¢	φ	φ
φ	φ	φ	φ	φ	φ	φ
0		DEBUG	Functior	า		
Ŭ 1	2	3	4	5	6	7
φ	φ	¢	φ	φ	φ	φ
φ	φ	φ	φ	φ	φ	φ
	φ		¢	φ	¢	φ
φ	φ	¢	φ	φ	φ	φ
φ	φ	¢	φ	φ	φ	φ
φ	φ	φ	φ	φ	φ	φ
۴	φ	¢	φ	φ	φ	φ
φ		φ	¢	MF/TDR	DRET	DBREAK
	φ φ φ	φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ	φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ φ	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Figure 17-2 VR5432 Opcode Bit Encoding (2 of 2)

Key:

- * If the operation code marked with an asterisk is executed, the Reserved Instruction exception occurs. These codes are reserved for future expansion.
- γ Operation codes marked with a gamma cause a Reserved Instruction exception. They are reserved for future expansion

δ	Operation codes marked with a delta are valid only with CP enabled and cause a Reserved Instruction exception on other processors.
φ	Operation codes marked with a phi are invalid but do not caus Reserved Instruction exceptions
ξ	Operation codes marked with a xi cause a Reserved Instructio exception.
χ	Operation codes marked with a chi are valid only on VR4000 and VR5000 processors.
8	Operation codes marked with an epsilon are valid in the 64-bit mode and 32-bit Kernel mode. In the 32-bit User or Supervisor mode, these codes generate the Reserved Instruction exception.
π	Operation codes marked with a pi have been used for the implementation-specific instruction set extensions on th VR5432, specifically the Multiply-Accumulate instructions and the Rotate instructions

Floating-Point Unit Instruction Set

18

This chapter provides a detailed description of each Floating-Point Unit (FPU) instruction. (For a general overview of VR5432 instructions, see Chapter 16.)

18.1 **Instruction Formats**

The instruction description subsections that follow show how the three basic instruction formats (I-, R-, and J-type) are used by:

- Load and Store instructions
- Transfer instructions
- Floating-point arithmetic instructions
- Floating-point Branch instruction

Floating-Point instructions are mapped onto the MIPS coprocessor instructions, defining Coprocessor one (CP1) as the floating-point unit.

Each operation is valid only for certain formats. Implementations may support some of these formats and operations through emulation, but they only need to support combinations that are valid (marked V in Table 18-1). Combinations

marked R (reserved) in Table 18-1 are not currently specified by this architecture, and cause an Unimplemented Instruction exception. They are reserved for future extensions of the architecture.

Operation	Source Format										
Operation	Single	Double	Word	Longword							
ADD	V	V	R	R							
SUB	V	V	R	R							
MUL	V	V	R	R							
DIV	V	V	R	R							
SQRT	V	V	R	R							
ABS	V	V	R	R							
MOV	V	V									
NEG	V	V	R	R							
TRUNC.L	V	V									
ROUND.L	V	V									
CEIL.L	V	V									
FLOOR.L	V	V									
TRUNC.W	V	V									
RECIP	V	V									
ROUND.W	V	V									
RSQRT	V	V									
CEIL.W	V	V									
FLOOR.W	V	V									
CVT.S		V	V	V							
CVT.D	V		V	V							
CVT.W	V	V									
CVT.L	V	V									
С	V	V	R	R							

 Table 18-1
 Valid FPU Instruction Format

The FPU Branch instruction can be used with the logic of the condition reversed, so it is only necessary to provide half of the 32 comparison predicates and relations required by the IEEE-754 standard. A four-bit field in the C instruction

(comparison) specifies one of the 16 conditions shown in the "True" column of Table 18-2. Inverting the sense of the condition in the Branch instruction provides the 16 conditions shown in the "False" column. Unordered conditions result when one of the operands is a NaN (i.e., a "Not a Number" encoding), which has no numerical order when compared to a number or another NaN.

	Condition			Invalid			
Mnemonic True False		Code	Greater Than	Less Than	Equal	Unordered	Operation Exception if Unordered
F	Т	0	F	F	F	F	No
UN	OR	1	F	F	F	Т	No
EQ	NEQ	2	F	F	Т	F	No
UEQ	OGL	3	F	F	Т	Т	No
OLT	UGE	4	F	Т	F	F	No
ULT	OGE	5	F	Т	F	Т	No
OLE	DLE UGT d		F	Т	Т	F	No
ULE	OGT	7	F	Т	Т	Т	No
SF	ST	8	F	F	F	F	Yes
NGLE	GLE	9	F	F	F	Т	Yes
SEQ	SNE	10	F	F	Т	F	Yes
NGL	GL	11	F	F	Т	Т	Yes
LT	NLT	12	F	Т	F	F	Yes
NGE	GE	13	F	Т	F	Т	Yes
LE	NLE	14	F	Т	Т	F	Yes
NGT	GT	15	F	Т	Т	Т	Yes

Table 18-2 Logical Reverse of Predicates by Condition True/False

F: False

T: True

18.1.1 Floating-Point Loads, Stores, and Transfers

All movement of data between the floating-point unit (FPU) and memory is accomplished by load and store operations, which reference the Floating-Point General-Purpose registers (FGRs). These operations are unformatted; no format conversions are performed and, therefore, no floating-point exceptions can be generated by these operations.

Data may also be directly moved between the floating-point unit and the processor by Move to Coprocessor (MTC) and Move from Coprocessor (MFC) instructions. Like the floating-point load and store operations, these operations perform no format conversions and never cause floating-point exceptions.

In addition, two Floating-Point Control registers (FCRs) are provided for FPU control bits, status bits, implementation level, and revision level. These registers can only be accessed by the CTC1 and CFC1 instructions.

18.1.2 Floating-Point Operations

The floating-point unit instruction set includes:

- Floating-point Add instructions
- Floating-point Subtract instruction
- Floating-point Multiply instruction
- Floating-point Divide instruction
- Floating-point Square Root instructions
- Floating-point Reciprocal instruction
- Floating-point Reciprocal Square Root instructions
- Conversion between fixed-point and floating-point format
- Conversion between floating-point format
- Floating-point Compare instructions

These operations satisfy the requirements of the IEEE-754 standard for accuracy. Specifically, these operations obtain a result identical to an infinite-precision result rounded to the specified format, using the current rounding mode.

Instructions must specify the format of their operands. Except for conversion functions, mixed-format operations cannot be performed.

In the VR5432 implementation, the instruction immediately following a load may use the contents of the register being loaded. In such cases, the hardware interlocks by the number of cycles required for reading. Scheduling load delay

slots is not required for functional code; however, it still may be desirable for highest performance or compatibility with the VR3000 device (which lacks interlocks).

Load and Store instruction behavior depends on FGR width.

- When the *FR* bit in the Status register is clear, the Floating-Point General-Purpose registers (FGRs) are 32 bits wide.
- To hold single-precision floating-point format data, sixteen evennumbered registers out of 32 FGRs are available.
- To hold double-precision floating-point format data, the 32-bit registers are used in pairs as 16 64-bit registers
- When the *FR* bit in the Status register is set, the FGRs are 64 bits wide.
- To hold single-precision floating-point format data, the low half of 32 FGRs are used.
- To hold double-precision floating-point format data, 32 FGRs are used.


In the load and store operation descriptions, the functions listed in Table 18-3 are used to represent the handling of virtual addresses and physical memory.

Mnemonic	Description	Defined in MIPS
LWXC1	Load Word Indexed to FPU	IV
SWXC1	Store Word Indexed from FPU	IV
LDXC1	Load Doubleword Indexed to FPU	IV
SDXC1	Store Doubleword Indexed from FPU	IV

 Table 18-3
 FPU Load/Store Instructions Using Register + Register Addressing

Figure 18-1 shows the I-type instruction format used by Load and Store instructions.

I-type (Immediate)



op: 6-bit opcod

base: 5-bit base register specifier

ft: 5-bit source (for stores) or destination (for loads) FPU register specifie

offset: 16-bit signed immediate offset

Figure 18-1 Load and Store Instruction Format

All coprocessor loads and stores reference data that is located at word boundaries. For word loads and stores, the access type field is always *word*, and the low-order two bits of the address must always be zero. For doubleword loads and stores, the access type field is always *doubleword*, and the low-order three bits of the address must always be zero.

Regardless of byte-numbering order, the address specifies the byte that has the smallest byte address in the accessed field. For a big-endian system, this is the left-most byte; for a little-endian system, this is the right-most byte.

18.2 Floating-Point Computational Instructions

Computational instructions include all of the floating-point arithmetic operations performed by the FPU.

Figure 18-2 shows the R-type instruction format used for computational instructions.

R-type (Register)

31		26	25	21	20	16	15		11	10		6	5		0
	COP1			fmt		ft		fs			fd			functior	ı
	6			5		5 5		5			5			6	
				COP	1: 6-	bit opcode	9								
				fm	nt: 5-	5-bit format specifie									
				f	s: 5-	5-bit source 1 register									
				f	ft: 5-	5-bit source 2 register									
				fe	d: 5-	: 5-bit destination register									
				function	n: 6-	: 6-bit function field									

Figure 18-2 Computational Instruction Format

The *function* field indicates the floating-point operation to be performed.

Each floating-point instruction can be applied to a number of operand formats. The operand format for an instruction is specified by the 5-bit format field (*fmt*); decoding for this field is shown in Table 18-4.

Table 18-4 Format Field Decoding

Code	Mnemonic	Size	Format
0-15	Reserved		
16	S	Single (32 bits)	Binary floating-point
17	D	Double (64 bits)	Binary floating-point
18	Reserved		
19	Reserved		
20	W	32 bits	Binary fixed-point
21	L	64 bits	Binary fixed-point
22–31	Reserved	·	

Table 18-5 lists all floating-point computational instructions.

Code (5:0)	Mnemonic	Operation
0	ADD	Add
1	SUB	Subtract
2	MUL	Multiply
3	DIV	Divide
4	SQRT	Square root
5	ABS	Absolute value
6	MOV	Transfer
7	NEG	Sign reverse
8	ROUND.L	Convert to 64-bit fixed-point, rounded to nearest even number
9	TRUNC.L	Convert to 64-bit fixed-point, rounded toward zero
10	CEIL.L	Convert to 64-bit fixed-point, rounded to $+\infty$
11	FLOOR.L	Convert to 64-bit fixed-point, rounded to $-\infty$
12	ROUND.W	Convert to 32-bit fixed-point, rounded to nearest even number
13	TRUNC.W	Convert to 32-bit fixed-point, rounded toward zero
14	CEIL.W	Convert to 32-bit fixed-point, rounded to $+\infty$
15	FLOOR.W	Convert to 32-bit fixed-point, rounded to $-\infty$
16–31		Reserved
32	CVT.S	Convert to single floating-point
33	CVT.D	Convert to double floating-point
34		Reserved
35	—	Reserved
36	CVT.W	Convert to 32-bit fixed-point
37	CVT.L	Convert to 64-bit fixed-point
38–47		Reserved
48–63	С	Floating-Point Compare

Table 18-5 Floating-Point Computational Instructions and Operations

The following routines are used in the description of the floating-point operations to retrieve the value of an FPR or to change the value of an FGR:

```
32-Bit Mode
   value <-- ValueFPR(fpr, fmt)
         /* undefined for odd fpr */
         case fmt of
              S, W:
                   value <-- FGR[fpr+0]
              D:
                   value <-- FGR[fpr+1] || FGR[fpr+0]
         end
   StoreFPR(fpr, fmt, value):
         /* undefined for odd fpr */
         case fmt of
              S, W:
                   FGR[fpr+1] <-- undefined
                   FGR[fpr+0] <-- value
              D:
                   FGR[fpr+1] <-- value63...32
                   FGR[fpr+0] <-- value31...0
         end
```

```
64-Bit Mode

value <-- ValueFPR(fpr, fmt)

case fmt of

S, W:

value <-- FGR[fpr]31...0

D, L:

value <-- FGR[fpr]

end

StoreFPR(fpr, fmt, value):

case fmt of

S, W:

FGR[fpr] <-- undefined32 || value

D, L:

FGR[fpr] <-- value

end
```

18.3 **FPU Instructions**

This section describes in detail the FPU instructions.

Exceptions that may occur are listed at the end of each instruction's description. For details regarding FPU exceptions and exception processing, refer to Chapter 8.

ABS.fmt				Floating-Point Absolute Value						ABS.fm		
31	26	25	21	20	16	15	11	10	6	5		0
COP1 0 1 0 0 0		fmt		00	0		fs		fd	0	ABS 0 0 1 0 1	
6		5			5	1	5		5		6	

ABS.fmt fd, fs

(MIPS I format)

Description:

The absolute value of the contents of floating-point register *fs* is taken and stored in floating-point register *fd*. The operand is processed in the floating-point format *fmt*.

The absolute value operation is arithmetically performed. If the operand is NaN, therefore, the Invalid Operation exception occurs.

This instruction is valid only in the single- and double-precision floating-point formats.

If the *FR* bit of the Status register is 0, only an even number can be specified as a register number because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined.

If the FR bit is 1, both odd and even register numbers are valid.

Operation:

32, 64T: StoreFPR (fd, fmt, AbsoluteValue (ValueFPR (fs, fmt)))

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Unimplemented Operation exception Invalid Operation exception

ADD.fmt				Floating-Point Add								ADD.fmt		
31	26	25		21	20	16	5 15		11	10	6	5		0
COP1			fmt			ft		fs		1	fd		ADD 0 0 0 0 0 0	
6			5		·	5		5			5	·	6	

ADD.fmt fd, fs, ft

(MIPS I format)

Description:

The contents of floating-point registers fs and ft are added and the result is stored in floating-point register fd. The operand is processed in the floating-point format *fmt*. The operation is executed as if the accuracy were infinite, and the result is rounded according to the current rounding mode.

This instruction is valid only in the single- and double-precision floating-point formats.

If the FR bit of the Status register is 0, only an even number can be specified as a register number because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

Operation:

32, 64T: StoreFPR (fd, fmt, ValueFPR (fs, fmt) + ValueFPR (ft, fmt))

ADD.fmt

Floating-Point Add (continued)

ADD.fmt

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Unimplemented Operation exception Invalid Operation exception Inexact Operation exception Overflow exception Underflow exception

E	BC1F					U False or 1)	BC1F
Γ	31 26	25 21	20 18	3 17	16 ⁻	15	0
	COP1 0 1 0 0 0 1	BC 0 1 0 0 0	сс	nd 0	tf O	offset	
	6	5	3	1	1	16	

BC1F offset BC1F cc, offset (MIPS I format, *cc* = 0 is implied) (MIPS IV format)

Description:

An 18-bit signed *offset* (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the floating-point condition code bit cc is false (0), the program branches to the effective target address after the instruction in the delay slot is executed.

A floating-point condition code is set by the floating-point Compare instruction, C.cond.fmt.

The MIPS I architecture defines a single floating-point condition code, implemented as the Coprocess or1 condition signal (Cp1Cond) and the C bit in the FCR31 register. MIP SI, II, and III architectures must have the cc field set to 0, which is implied by the first format in the "Format" section above. Both assembler formats are valid for MIPS IV.

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. Floating-Point Compare and Conditional Branch instructions specify the condition code bit to set or test. The condition code bit specified by the *cc* field is modified by the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

In the MIPS I, II, and III implementations, there must be at least one instruction between the Compare instruction that sets the condition code and the Branch instruction that tests it. Hardware does not detect a violation of this restriction. In the MIPS IV instruction set, this restriction has been removed.

BC1F

Branch on FPU False (Coprocessor 1) (continued)

BC1F

Operation:

MIPS I, II, a	ind III:
T-1:	condition \leftarrow FPConditionCode(0) = 0
T:	$target_offset \leftarrow (offset_{15})^{GPRLEN \cdot (16+2)} \parallel offset \parallel 0^2$
T+1:	if condition then
	$PC \leftarrow PC + target_offset$
	endif
MIPS IV:	
T:	condition \leftarrow FPConditionCode(cc) = 0
	$target_offset \leftarrow (offset_{15})^{GPRLEN \cdot (16+2)} \parallel offset \parallel 0^2$
T+1:	if condition then
	$PC \leftarrow PC + target_offset$
	endif

Note: With the 18-bit signed instruction offset, the conditional branch range is ± 128 K. Use the Jump (J) or Jump Register (JR) instructions to branch to addresses outside this range.

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception

E	BC1FL	E				False Likely sor 1)		BC1FL
Γ	31 26	25 21	20 18	3 17	16	15		0
	COP1 0 1 0 0 0 1	BC 0 1 0 0 0	сс	nd 1	tf O		offset	
	6	5	3	1	1	I	16	

BC1FL offset BC1FL cc, offset (MIPS I format, *cc* = 0 is implied) (MIPS IV format)

Description:

An 18-bit signed *offset* (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the floating-point condition code bit *cc* is false (0), the program branches to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

A floating-point condition code is set by the Floating-Point Compare instruction, C.cond.fmt.

The MIPS I architecture defines a single floating-point condition code, implemented as the Coprocess or 1 condition signal (Cp1Cond) and the C bit in the FCR31 register. MIP SI, II, and III architectures must have the cc field set to 0, which is implied by the first format in the "Format" section above. Both assembler formats are valid for MIPS IV.

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. Floating-Point Compare and Conditional Branch instructions specify the condition code bit to set or test. The condition code bit specified by the *cc* field is modified by the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

In the MIPS I, II, and III implementations, there must be at least one instruction between the Compare instruction that sets the condition code and the Branch instruction that tests it. Hardware does not detect a violation of this restriction. In the MIPS IV instruction set, this restriction has been removed.

BC1FL

Branch on FPU False Likely (Coprocessor 1) (continued)

BC1FL

Operation:

MIPS I, II, and III:	MIPS I, II, and III:					
T-1: condition \leftarrow FPConditionCode(0) = 0						
T: target_offset \leftarrow (offset ₁₅) ^{GPRLEN-(16+2)} offset 0 ²						
T+1: if condition then						
$PC \leftarrow PC + target_offset$						
else						
NullifyCurrentInstruction()						
endif						
MIPS IV:						
T: condition \leftarrow FPConditionCode(cc) = 0						
target_offset ← (offset ₁₅) ^{GPRLEN-(16+2)} offset 0 ²						
T+1: if condition then						
$PC \leftarrow PC + target_offset$						
else						
NullifyCurrentInstruction()						
endif						
<i>Note:</i> Software should only use this instruction when there is a very probability (98% or more) that the branch will be taken. If the	-					

probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, users are encouraged to use the BC1F instruction instead.

BC1FL

Branch on FPU False Likely (Coprocessor 1) (continued)



Note: With the 18-bit signed instruction offset, the conditional branch range is ± 128 K. Use Jump (J) or Jump Register (JR) instructions to branch to addresses outside this range.

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception

E	BC1T				FPU True ssor 1)		BC1T
	31 26	25 21	20 18	3 17 1	6 15		0
	COP1 0 1 0 0 0 1	BC 0 1 0 0 0	сс		if 1	offset	
	6	5	3	1	1	16	

BC1T offset BC1T cc, offset (MIPS I format, *cc* = 0 is implied) (MIPS IV format)

Description:

An 18-bit signed offset (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the floating-point condition code bit cc is false (0), the program branches to the effective target address after the instruction in the delay slot is executed.

A floating-point condition code is set by the floating-point Compare instruction, C.cond.fmt.

The MIPS I architecture defines a single floating-point condition code, implemented as the Coprocess or1 condition signal (Cp1Cond) and the C bit in the FCR31 register. MIP SI, II, and III architectures must have the cc field set to 0, which is implied by the first format in the "Format" section above. Both assembler formats are valid for MIPS IV.

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. Floating-Point Compare and Conditional Branch instructions specify the condition code bit to set or test. The condition code bit specified by the *cc* field is modified by the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

In the MIPS I, II, and III implementations, there must be at least one instruction between the Compare instruction that sets the condition code and the Branch instruction that tests it. Hardware does not detect a violation of this restriction. In the MIPS IV instruction set, this restriction has been removed.

BC1T

Branch on FPU True (Coprocessor 1) (continued)

BC1T

Operation:

MIPS I, II, a	MIPS I, II, and III:						
T-1:	condition \leftarrow FPConditionCode(0) = 1						
T:	$target_offset \leftarrow (offset_{15})^{GPRLEN-(16+2)} \parallel offset \parallel 0^2$						
T+1:	if condition then						
	$PC \leftarrow PC + target_offset$						
	endif						
MIPS IV:							
T:	condition \leftarrow FPConditionCode(cc) = 1						
	$target_offset \leftarrow (offset_{15})^{GPRLEN-(16+2)} \parallel offset \parallel 0^2$						
T+1:	if condition then						
	$PC \leftarrow PC + target_offset$						
	endif						

Note: With the 18-bit signed instruction offset, the conditional branch range is \pm 128K. Use Jump (J) or Jump Register (JR) instructions to branch to addresses outside this range.

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception

E	BC1TL	I				rue Likely or 1)		BC1TL
	31 26	25 21	20 18	3 17	16 1	5		0
	COP1 0 1 0 0 0 1	BC 0 1 0 0 0	сс	nd 1	tf 1		offset	
	6	5	3	1	1		16	

Format:

BC1TL offset BC1TL cc, offset (MIPS I format, *cc* = 0 is implied) (MIPS IV format)

Description:

An 18-bit signed *offset* (the 16-bit *offset* field shifted left 2 bits) is added to the address of the instruction following the branch (not the branch itself) in the branch delay slot to form a PC-relative effective target address. If the floating-point condition code bit *cc* is false (0), the program branches to the effective target address after the instruction in the delay slot is executed. If the branch is not taken, the instruction in the delay slot is not executed.

A floating-point condition code is set by the floating-point Compare instruction, C.cond.fmt.

The MIPS I architecture defines a single floating-point condition code, implemented as the Coprocess or 1 condition signal (Cp1Cond) and the C bit in the FCR31 register. MIP SI, II, and III architectures must have the cc field set to 0, which is implied by the first format in the "Format" section above. Both assembler formats are valid for MIPS IV.

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. Floating-Point Compare and Conditional Branch instructions specify the condition code bit to set or test. The condition code bit specified by the *cc* field is modified by the *tf* (true/false) and *nd* (nullify delay slot) fields as variables. The individual instructions BC1F, BC1FL, BC1T, and BC1TL have specific values for *tf* and *nd*.

In the MIPS I, II, and III implementations, there must be at least one instruction between the Compare instruction that sets the condition code and the Branch instruction that tests it. Hardware does not detect a violation of this restriction. In the MIPS IV instruction set, this restriction has been removed.

BC1TL

Branch on FPU True Likely (Coprocessor 1) (continued)



Operation:

MIPS I, II, a	MIPS I, II, and III:							
T-1:	condition \leftarrow FPConditionCode(0) = 1							
T:	$target_offset \leftarrow (offset_{15})^{GPRLEN-(16+2)} \parallel offset \parallel 0^2$							
T+1:	if condition then							
	$PC \leftarrow PC + target_offset$							
	else							
	NullifyCurrentInstruction()							
	endif							
MIPS IV:								
T:	condition \leftarrow FPConditionCode(cc) = 1							
	$target_offset \leftarrow (offset_{15})^{GPRLEN \cdot (16+2)} \parallel offset \parallel 0^2$							
T+1:	if condition then							
	$PC \leftarrow PC + target_offset$							
	else							
	NullifyCurrentInstruction()							
	endif							
Note	: Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the							

ie. Software should only use this instruction when there is a very high probability (98% or more) that the branch will be taken. If the branch is not likely to be taken or if the probability of a taken branch is unknown, users are encouraged to use the BC1T instruction instead.

BC1TL

Branch on FPU True Likely (Coprocessor 1) (continued)



Note: With the 18-bit signed instruction offset, the conditional branch range is \pm 128K. Use Jump (J) or Jump Register (JR) instructions to branch to addresses outside this range.

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception

(C.cond.fmt				Floating-Point Compare				C.cond.fmt											
	31	26	25		21	20		16	15		11	10	8	7	6	5	4	3		0
	COP1 0 1 0 0 0	1		fmt			ft			fs		СС	;	(0) 0	F 1	C 1		cond	
	6		1	5			5			5		3		2	2	2	2	1	4	

Format:

C.cond.fmt fs, ft C.cond.fmt cc, fs, ft (MIPS I format, *cc* = 0 is implied) (MIPS IV format)

Description:

The value in floating-point register *fs* is compared to the value in floating-point register *ft*; the values are in format *fmt*. The comparison is exact and neither overflows nor underflows.

If the comparison specified by $cond_{2..1}$ is true for the operand values, the result is true; otherwise, the result is false. If no exception is taken, the result is written into condition code cc; true is 1 and false is 0.

If $cond_3$ is set and at least one of the values is a NaN, an Invalid Operation condition is raised; the result depends on the Floating-Point exception model currently active:

Precise exception model: The Invalid Operation flag is set in the FCR31 register. If the *Invalid Operation Enable* bit is set in the FCR31 register, no result is written and an Invalid Operation exception is taken immediately. Otherwise, the Boolean result is written into condition code *cc*.

Imprecise exception model (R8000[®] normal mode): The Boolean result is written into condition code *cc*. No FCR31 register flag is set. If th *Invalid Operation Enabl* bit is set in the FCR31 register, an Invalid Operation exception is taken, imprecisely, at some future time

There are four mutually exclusive ordering relations for comparing floating-point values; one relation is always true and the others are false. The familiar relations are *greater than*, *less than*, and *equal*. In addition, the IEEE floating-point standard defines the relation *unordered*, which is true when at least one operand value is NaN; NaN compares unordered with everything, including itself. Comparisons ignore the sign of zero, so +0 equals -0.

Floating-Point Compare (continued)



The comparison condition is a logical predicate, or equation, of the ordering relations such as *less than or equal, equal, not less than*, or *unordered or equal*. Compare distinguishes among the 16 comparison predicates. The Boolean result of the instruction is obtained by substituting the Boolean value of each ordering relation for the two floating-point values in the equation. If the *equal* relation is true, for example, then all four example predicates above yield a true result. If the *unordered* relation is true, then only the final predicate, *unordered* or *equal*, yields a true result.

Logical negation of a compare result allows eight distinct comparisons to test for the 16 predicates, as shown in Table 18-6. Each mnemonic tests for both a predicate and its logical negation. For each mnemonic, *compare* tests the truth of the first predicate. When the first predicate is true, the result is true as shown in the "If Predicate Is True" column and the second predicate must be false, and vice versa. (Note that the False predicate is never true and False/True do not follow the normal pattern.)

The truth of the second predicate is the logical negation of the instruction result. After a Compare instruction, a test for the truth of the first predicate can be made with the Branch on FPU True (BC1T) instruction and the truth of the second can be made with the Branch on FPU False (BC1F) instruction.

Floating-Point Compare (continued)



Table 18-7 shows another set of eight compare operations, distinguished by a $cond_3$ value of 1 and testing the same 16 conditions. For these additional comparisons, if at least one of the operands is a NaN, including a Quiet NaN (QNaN), then an Invalid Operation condition is raised. If the Invalid Operation condition is enabled in the *FCSR*, an Invalid Operation exception occurs.

Floating-Point Compare (continued)



Instruction	Comparison Predicate					Comparis Resu		Inst tic	
Condition	Name of Predicate and			ation lues	l	If	Inv. Op.	Cor tion l	
Mnemonic	Logically Negated Predicate (Abbreviation	>	<	=	?	Predicate Is True	Excp. if QNaN?	3	20
F	False[this predicate is always False]	F	F	F	F	F			0
1	True (T)	Т	Т	Т	Т	1			0
UN	Unordered	F	F	F	Т	Т			1
UI V	Ordered (OR)	Т	Т	Т	F	F			1
EQ	Equal	F	F	Т	F	Т			2
EQ	Not Equal (NEQ)	Т	Т	F	Т	F			Z
	Unordered or Equal	F	F	Т	Т	Т			
UEQ	Ordered or Greater Than or Less Than (OGL)	Т	Т	F	F	F			3
	Ordered or Less Than	F	Т	F	F	Т			
OLT	Unordered or Greater Than or Equal (UGE)	Т	F	Т	Т	F			4
ULT	Unordered or Less Than	F	Т	F	Т	Т	No	0	5
ULI	Ordered or Greater Than or Equal (OGE)	Т	F	Т	F	F			3
OLE	Ordered or Less Than or Equal	F	Т	Т	F	Т			6
OLE	Unordered or Greater Than (UGT)	Т	F	F	Т	F			6
ULE	Unordered or Less Than or Equal	F	Т	Т	Т	Т			7
ULE	Ordered or Greater Than (OGT)	F	F			/			
Key: ? = <i>ur</i>	nordered, > = greater than, < = less than, =	= is	equ	al, I	Γ = ί	True, $\mathbf{F} = F$	alse		

Table 18-6 FPU Comparisons Without Special Operand Exceptions

Floating-Point Compare (continued)



Instruction	Comparison Predicate					Comparis Resu		Inst tio	
Condition	Name of Predicate and	Relation Values				If D II	Inv. Op.	Cor tion l	
Mnemonic	Logically Negated Predicate (Abbreviation	>	<	=	?	Predicate Is True	Excp. if QNaN?	3	20
SF	Signaling False [this predicate is always False]	F	F	F	F	F			0
	Signaling True (ST)	Т	Т	Т	Т				
	Not Greater Than or Less Than or Equal	F	F	F	Т	Т			
NGLE	Greater Than or Less Than or Equal (GLE)	Т	Т	Т	F	F			1
SEO	Signaling Equal	F	F	Т	F	Т			2
SEQ	Signaling Not Equal (SNE)	Т	Т	F	Т	F			2
NGL	Not Greater Than or Less Than	F	F	Т	Т				3
NOL	Greater Than or Less Than (GL)	Т	Т	F	F	F	Yes	1	5
LT	Less Than	F	Т	F	F	Т			4
L1	Not Less Than (NLT)	Т	F	Т	Т	F			+
NGE	Not Greater Than or Equal	F	Т	F	Т	Т			5
NUL	Greater Than or Equal (GE)	Т	F	Т	F	F			5
LE	Less Than or Equal	F	Т	Т	F	Т			6
	Not Less Than or Equal (NLE)	Т	F	F	Т	F			0
NGT	Not Greater Than	F	Т	Т	Т	Т			7
101	Greater Than (GT)	Т	F	F	F	F			/
Key: ? = <i>ur</i>	nordered, > = greater than, < = less than, =	= is	equ	al, 1	Γ = 1	True, F = F	alse		

Table 18-7 FPU Comparisons With Special Operand Exceptions for QNaN

Floating-Point Compare (continued)



The instruction encoding is an extension made in the MIP SIV architecture. In previous architecture levels, the *cc* field for this instruction must equal 0.

The MIPS I architecture defines a single floating-point condition code, implemented as the Coprocess or 1 condition signal (Cp1Cond) and the C bit in the FCR31 register. MIP SI, II, and III architectures must have the cc field set to 0, which is implied by the first format in the "Format" section. Both assembler formats are valid for MIPS IV.

The MIPS IV architecture adds seven more condition code bits to the original condition code 0. Floating-Point Compare and Conditional Branch instructions specify the condition code bit to set or test.

The fields *fs* and *ft* must specify FPRs valid for operands of type *fmt*; if they are not valid, the result is undefined.

The operands must be values in format *fint*; if they are not, the result is undefined and the value of the operand FPRs becomes undefined.

In the MIPS I, II, and III implementations, there must be at least one instruction between the Compare instruction that sets the condition code and the Branch instruction that tests it. Hardware does not detect a violation of this restriction. In the MIPS IV instruction set, this restriction has been removed.

Floating-Point Compare (continued)



Operation:

32, 64	T:	if NaN (ValueFPR (fs, fmt)) or NaN (ValueFPR (ft, fmt)) then less ← false equal ← false unordered ← true if cond ₃ then signal InvalidOperationException endif
		else
		less ← ValueFPR (fs, fmt) < ValueFPR (ft, fmt) equal ← ValueFPR (fs, fmt) = ValueFPR (ft, fmt) unordered ← false
		endif
		condition \leftarrow (cond ₂ and less) or (cond ₁ and equal) or (cond ₀ and unordered)
		SetFPConditionCode (cc, condition)

Floating-Point Compare (continued)



Note: Floating-point computational instructions, including compare, that receive an operand value of Signaling NaN (SNan) raise the Invalid Operation condition. Comparisons that raise the Invalid Operation condition for Quiet NaNs in addition to SNaNs permit a simpler programming model if NaNs are errors. Using these compares, programs do not need explicit code to check for QNaNs causing the unordered relation. Instead, they take an exception and allow the exception handling system to deal with the error when it occurs For example, consider a comparison in which we want to know i two numbers are equal, but for which unordered would be an error.

```
# comparisons using explicit tests for QNaN
                $f2,$f4
   c.eq.d
                             # check for equal
   nop
   bc1t
                L2
                             # it is equal
   c.un.d
                $f2,$f4
                             # it is not equal,
                             # but might be unordered
   bc1t
                ERROR
                             # unordered goes off to an error handler
# not-equal-case code here
   . . .
# equal-case code here
L2:
# -------
# comparison using comparisons that signal QNaN
   c.seq.d
                $f2,$f4
                             # check for equal
   nop
                L2
                             # it is equal
   bc1t
   nop
# it is not unordered here
# not-equal-case code here
   . . .
#equal-case code here
L2:
```

Floating-Point Compare (continued)

C.cond.fmt

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception Invalid Operation exception

Floating-Point CEIL.L.fmt

Ceiling to Long Fixed-Point Format **CEIL.L.fmt**

31 26	25 21	20 16	15 11	10 6	5 0
COP1 010001	fmt	0 0 0 0 0 0	fs	fd	CEIL.L 0 0 1 0 1 0
6	5	5	5	5	6

Format:

CEIL.L.fmt fd, fs (MIPS III format)

Description:

The contents of floating-point register fs are arithmetically converted into a 64-bit fixed-point format and the result is stored in floating-point register fd. The source operand is processed in the floating-point format *fmt*.

The result of the conversion is rounded toward the $+\infty$ direction, regardless of the current rounding mode.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number, because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

If the source operand is infinite or NaN, and if the rounded result is outside the range of -2^{52} to $2^{52} - 1$, the Unimplemented Operation exception occurs. If the Unimplemented Operation exception is not enabled, the exception does not occur, and 2^{52} -1 is returned.

This operation is defined in 64-bit mode and 32-bit Kernel mode. If this instruction is executed during 32-bit User or Supervisor mode, a Reserved Instruction exception occurs.

CEIL.L.fmt

Floating-Point Ceiling to Long Fixed-Point Format (continued)

CEIL.L.fmt

Operation:

32, 64T: StoreFPR (fd, L, ConvertFmt (ValueFPR (fs, fmt) , fmt, L))

Exceptions:

Coprocessor Unusable exception Floating-Point exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception Inexact Operation exception Overflow exception

CEIL.W.fmt

Floating-Point Ceiling to Single Fixed-Point Format **CEIL.W.fmt**

Γ	31 26	25 21	20 16	15 11	10 6	5 0
	COP1 0 1 0 0 0 1	fmt	0 0 0 0 0 0	fs	fd	CEIL.W 0 0 1 1 1 0
	6	5	5	5	5	6

Format:

CEIL.W.fmt fd, fs (MIPS II format)

Description:

The contents of floating-point register *fs* are arithmetically converted into a 32-bit fixed-point format, and the result is stored in floating-point register *fd*. The source operand is processed in the floating-point format *fmt*.

The result of the conversion is rounded toward the $+\infty$ direction, regardless of the current rounding mode.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number, because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

If the source operand is infinite or NaN, and if the rounded result is outside the range of $2^{31} - 1$ to -2^{31} , the Invalid Operation exception occurs. If the Invalid Operation exception is not enabled, the exception does not occur, and $2^{31} - 1$ is returned.

CEIL.W.fmt

Floating-Point Ceiling to Single Fixed-Point Format (continued)

CEIL.W.fmt

Operation:

32, 64T: StoreFPR (fd, W, ConvertFmt (ValueFPR (fs, fmt) , fmt, W))

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Invalid Operation exception Unimplemented Operation exception Inexact Operation exception Overflow exception

(CFC1	М	ove Cont (Col		PU	CFC1				
ſ	31	26	25 21	20	16	15	11	10		0
	COP1 0 1 0 0 0	1	CF 0 0 0 1 0	rt		fs		00000	0 0 0 0 0 0 0	
	6		5	5		5			11	

Format:

CFC1 rt, fs

(MIPS I format)

Description:

The contents of floating-point control register fs are loaded into general-purpose register rt.

This instruction is only defined when *fs* equals 0 or 31.

The contents of general-purpose register *rt* are undefined while the instruction immediately following this Load instruction is being executed.

Operation:

32 T: temp \leftarrow FCR[fs] T+1: GPR[rt] \leftarrow temp 64 T: temp \leftarrow FCR[fs] T+1: GPR[rt] \leftarrow (temp₃₁)³² || temp

Exceptions:

Coprocessor Unusable exception

(CTC1	Ν		Word to FP essor 1)	° CT	C1
 ,	31 26	25 21	20 16	5 15 11	1 10	0
	COP1 0 1 0 0 0 1	CT 0 0 1 1 0	rt	fs	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
	6	5	5	5	11	

Format:

CTC1 rt, fs

(MIPS I format)

Description:

The contents of general-purpose register rt are stored in floating-point control register fs. This instruction is defined only if fs is 0 or 31.

If the cause bit of the floating-point Control/Status register (FCR31) and the corresponding enable bit are set by writing data to FCR31, the Floating-Point exception occurs. Write the data to the register before the exception occurs.

The contents of floating-point control register f_s are undefined while the instruction immediately following this instruction is executed.

Operation:

32	T: T+1:	temp \leftarrow GPR[rt] FCR[fs] \leftarrow temp COC[1] \leftarrow FCR[31] ₂₃
64	T: T+1:	temp \leftarrow GPR[rt] ₃₁₀ FCR[fs] \leftarrow temp COC[1] \leftarrow FCR[31] ₂₃

CTC1

Move Control Word to FPU (Coprocessor 1) (continued)

CTC1

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Invalid Operation exception Unimplemented Operation exception Division by Zero exception Inexact Operation exception Overflow exception Underflow exception

CVT.D.fmt

Floating-Point Convert to Double Floating-Point Format

CVT.D.fmt

31 26	25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	0 0 0 0 0 0	fs	fd	CVT.D 1 0 0 0 0 1
6	5	5	5	5	6

Format:

CVT.D.S fd, fs CVT.D.W fd, fs CVT.D.L fd, fs (MIPS I format, fmt = S) (MIPS I format, fmt = W) (MIPS III format, fmt = L)

Description:

The contents of floating-point register fs are arithmetically converted to a doubleprecision floating-point format; the result is stored in floating-point register fd. The source operand is processed in the floating-point format *fmt*.

This instruction is valid only for conversion from the single-precision floatingpoint format and the 32-bit or 64-bit fixed-point formats.

In the single-precision floating-point format or 32-bit fixed-point format, this conversion operation is executed correctly without losing any accuracy.

If the FR bit of the Status register is 0, only an even number can be specified as a register number, because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

Operation:

32, 64T: StoreFPR (fd, D, ConvertFmt (ValueFPR (fs, fmt), fmt, D))

CVT.D.fmt

Floating-Point Convert to Double Floating-Point Format (continued)

CVT.D.fmt

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Invalid Operation exception Unimplemented Operation exception Inexact Operation exception

CVT.L.fmt

Floating-Point Convert to Long Fixed-Point Format



31 26	25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	0 0 0 0 0 0	fs	fd	CVT.L 1 0 0 1 0 1
6	5	5	5	5	6

Format:

CVT.L.fmt fd, fs (MIPS III format)

Description:

The contents of floating-point register *fs* are arithmetically converted into a 64-bit fixed-point format; the result is stored in floating-point register *fd*. The source operand is processed in the floating-point format *fint*.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number, because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

If the source operand is infinite or NaN, and if the rounded result is outside the range of -2^{52} to $2^{52} - 1$, the Unimplemented Operation exception occurs. If the Unimplemented Operation exception is not enabled, the exception does not occur, and $2^{52} - 1$ is returned.

This operation is defined in 64-bit mode and 32-bit Kernel mode. If this instruction is executed during 32-bit User or Supervisor mode, a Reserved Instruction exception occurs.

CVT.L.fmt

Floating-Point Convert to Long Fixed-Point Format (continued)

CVT.L.fmt

Operation:

64	T:	StoreFP	R (fd, L, ConvertFmt (ValueFPR (fs, fmt), fmt, L))
		Note:	Same operation in 32-bit Kernel mode.

Exceptions:

Coprocessor Unusable exception Floating-Point exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception Inexact Operation exception Overflow exception

CVT.S.fmt

Floating-Point Convert to Single Floating-Point Format CVT.S.fmt

31 26	25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	0 0 0 0 0 0	fs	fd	CVT.S 1 0 0 0 0 0
6	5	5	5	5	6

Format:

CVT.S.D fd, fs CVT.S.W fd, fs CVT.S.L fd, fs

(MIPS I format, fmt = D) (MIPS I format, fmt = W) (MIPS III format, fmt = L)

Description:

The contents of floating-point register fs are arithmetically converted into a singleprecision floating-point format; the result is stored in floating-point register fd. The source operand is processed in the floating-point format *fint*. The result of the conversion is rounded according to the current rounding mode.

This instruction is valid only for conversion from the double-precision floatingpoint format, and 32-bit or 64-bit fixed-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number, because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

Operation:

32, 64T: StoreFPR (fd, S, ConvertFmt (ValueFPR (fs, fmt), fmt, S))

CVT.S.fmt

Floating-Point Convert to Single Floating-Point Format (continued)

CVT.S.fmt

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Invalid Operation exception Unimplemented Operation exception Inexact Operation exception Overflow exception Underflow exception

CVT.W.fmt

Floating-Point Convert to Fixed-Point Format

CVT.W.fmt

31 26	25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	0 0 0 0 0 0	fs	fd	CVT.W 100100
6	5	5	5	5	6

Format:

CVT.W.fmt fd, fs (MIPS I format)

Description:

The contents of floating-point register *fs* are arithmetically converted to a 32-bit fixed-point format and the result is stored in floating-point register *fd*. The source operand is processed in the floating-point format *fmt*.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

If the source operand is infinite or NaN and if the rounded result is outside the range of $2^{31} - 1$ to -2^{31} , the Invalid Operation exception occurs. If the Invalid Operation exception is not enabled, the exception does not occur and $2^{31} - 1$ is returned.

CVT.W.fmt

Floating-Point Convert to Fixed-Point Format (continued)



Operation:

32, 64T: StoreFPR (fd, W, ConvertFmt (ValueFPR (fs, fmt), fmt, W))

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Invalid Operation exception Unimplemented Operation exception Inexact Operation exception Overflow exception

DIV	.fr	nt	t		Flo	oatir	ng-P	oint	Div	ide					DIV	.fmt
31	26	25		21	20		16	15		11	10		6	5		0
COP1 0 1 0 0 0 ⁻	1		fmt			ft			fs			fd			DIV 0 0 0 0 1 1	
6			5		1	5			5	1		5			6	

Format:

DIV.fmt fd, fs, ft

(MIPS I format)

Description:

The contents of floating-point register *fs* are divided by those of floating-point register *ft*, and the result is stored in floating-point register *rd*. The operand is processed in the floating-point format *fmt*. The operation is executed as if the accuracy were infinite, and the result is rounded according to the current rounding mode.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

Operation:

32, 64 T: StoreFPR (fd, fmt, ValueFPR (fs, fmt)/ValueFPR (ft, fmt))

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Unimplemented Operation exception Division by Zero exception Overflow exception Invalid Operation exception Inexact Operation exception Underflow exception

Ľ	DM	IFC1	D		rd Move fro processor 1		DMF	C1
ſ	31	26	25 21	20	16 15	11 10		0
	0	COP1 10001	DMF 0 0 0 0 1	rt	fs		0 0 0 0 0 0 0 0 0 0 0 0 0	
		6	5	5	5	5	11	

Format:

DMFC1 rt, fs

(MIPS III format)

Description:

The contents of FPU general-purpose register fs are stored in CPU generalpurpose register rt.

The contents of general-purpose register *rt* are undefined while the instruction immediately following this instruction is being executed.

The *FR* bit of the Status register indicates whether all 32 registers of the FPU can be specified. If the *FR* bit is 0 and the least-significant bit of fs is 1, this instruction is undefined.

The operation is undefined if an odd number is specified when the FR bit of the Status register is 0. If the FR bit is 1, both odd-numbered and even-numbered registers are valid.

This operation is defined in 64-bit mode or 32-bit Kernel mode.

DMFC1

Doubleword Move from FPU (Coprocessor 1) (continued)



Operation:

64	Т:	if SR ₂₆ = 1 then data ← FGR [fs] else
	T+1:	if $fs_0 = 0$ then data ← FGR [fs + 1] FGR [fs] else data ← undefined ⁶⁴ endif GPR[rt] ← data

Note: Same operation in 32-bit Kernel mode.

Exceptions:

Coprocessor Unusable exception Floating-Point exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception

	DM	TC1			rd Move to rocessor 1)		DMT	C1
ſ	31	26	25 2 ²	1 20	16 15	11 10		0
		COP1 1 0 0 0 1	DMT 0 0 1 0 1	rt	fs		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
		6	5	5	5		11	

Format:

DMTC1 rt, fs

(MIPS III format)

Description:

The contents of CPU general-purpose register *rt* are stored in FPU general-purpose register *fs*.

The contents of *fs* are undefined while the instruction immediately following this instruction is being executed.

The *FR* bit of the Status register indicates whether all the 32 registers of the FPU can be specified. If the *FR* bit is 0 and the least-significant bit of fs is 1, this instruction is undefined.

The operation is undefined if an odd number is specified when the FR bit of the Status register is 0. If the FR bit is 1, both odd-numbered and even-numbered registers are valid.

This operation is defined in 64-bit mode or 32-bit Kernel mode.

DMTC1

Doubleword Move to FPU (Coprocessor 1) (continued)



Operation:

64	T:	data \leftarrow GPR[rt]
	T+1:	if SR ₂₆ = 1 then FGR [fs] ← data else
		$\begin{array}{l} \text{if } fs_0 = 0 \text{ then} \\ \ \ \ \ \ \ \ \ \ \ \ \ \$

Note: Same operation in 32-bit Kernel mode.

Exceptions:

Coprocessor Unusable exception Floating-Point exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception

FLOOR.L.fmt Floating-Point Floor to Long Fixed-Point Format

31 26	25 21	20 16	15 11	10 6	5 0
COP1 010001	fmt	0 0 0 0 0 0	fs	fd	FLOOR.L 0 0 1 0 1 1
6	5	5	5	5	6

Format:

FLOOR.L.fmt fd, fs (MIPS III format)

Description:

The contents of floating-point register *fs* are arithmetically converted into a 64-bit fixed-point format and the result is stored in floating-point register *fd*. The source operand is processed in the floating-point format *fmt*.

The result of the conversion is rounded toward the $-\infty$ direction, regardless of the current rounding mode.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

If the source operand is infinite or NaN and if the rounded result is outside the range of -2^{52} to $2^{52} - 1$, the Unimplemented Operation exception occurs. If the Unimplemented Operation exception is not enabled, the exception does not occur and $2^{52} - 1$ is returned.

This operation is defined in the 64-bit mode and 32-bit Kernel mode. If this instruction is executed during 32-bit User/Supervisor mode, a Reserved Instruction exception occurs.

FLOOR.L.fmt Floating-Point Floor to Long Fixed-Point Format (continued)

FLOOR.L.fmt

Operation:

64 T: StoreFPR (fd, L, ConvertFmt (ValueFPR (fs, fmt) , fmt, L))

Note: Same operation in 32-bit Kernel mode.

Exceptions:

Coprocessor Unusable exception Floating-Point exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception Inexact Operation exception Overflow exception

FLOOR.W.fmt Floor to Single Fixed-Point Format

31	26	25	21	20	16	15	1	11	10	6	5	0
	OP1 0 0 1	fmt		0 0	0 0 0 0		fs		fo	t	FLOOR.W 0 0 1 1 1 1	
	6	5			5		5		5	5	6	

Format:

FLOOR.W.fmt fd, fs (MIPS II format)

Description:

The contents of floating-point register *fs* are arithmetically converted into a 32-bit fixed-point format; the result is stored in floating-point register *fd*. The source operand is processed in the floating-point format *fmt*.

The result of the conversion is rounded toward the $-\infty$ direction, regardless of the current rounding mode.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number, because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

If the source operand is infinite or NaN and if the rounded result is outside the range of $2^{31} - 1$ to -2^{31} , the Invalid Operation exception occurs. If the Invalid Operation exception is not enabled, the exception does not occur and $2^{31} - 1$ is returned.

FLOOR.W.fmt Floating-Point Floor to Single Fixed-Point Format

FLOOR.W.fmt

Operation:

32, 64T: StoreFPR (fd, W, ConvertFmt (ValueFPR (fs, fmt) , fmt, W))

(continued)

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Invalid Operation exception Unimplemented Operation exception Inexact Operation exception Overflow exception

L	LDC1			I	LDC1					
ſ	31	26	25	21	20		16	15		0
	LDC1 1 1 0 1 0	1	base			ft			offset	
	6		5			5			16	

LDC1 ft, offset (base) (M

(MIPS II format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address.

If the *FR* bit of the Status register is 0, the contents of the doubleword at the memory location specified by the virtual address are stored in floating-point registers ft and ft + 1. At this time, the high-order 32 bits of the doubleword are stored in an odd-numbered register specified by ft + 1 and the low-order 32 bits are stored in an even-numbered register specified by ft. The operation is undefined if the least-significant bit in the ft field is not 0.

If the FR bit is 1, the contents of the doubleword at the memory location specified by the virtual address are stored in floating-point register ft.

If any of the low-order three bits of the address is not zero, an Address Error exception occurs.

LDC1

Load Doubleword to FPU (Coprocessor 1) (continued)

LDC1

Operation:

32 T:	$\begin{array}{l} vAddr \leftarrow (\ (offset_{15})^{16} \mid \ offset_{15\ldots0}) + GPR[base] \\ (pAddr, uncachde) \leftarrow AddressTranslatio, DAdr, DATA) \\ data \leftarrow LoadMemory \ (uncachdn, DOUBLEWORD, pAdr, DATA) \\ data \leftarrow LoadMemory \ (uncachdn, DOUBLEWORD, pAdr, vAdr, DATA) \\ if SR_{26} = 1 \ then \\ FGR \ [ft] \leftarrow data \\ elaeeedeedededdeddddd, ddr, dddr, dddr, dddr, ddr, dddr, dddr, dddr, ddr, dddr, dddr, dddddddddd$
64 T:	$\begin{array}{l} vAddr \leftarrow (\ (offset_{15)}^{48} \ \ \ offset_{15\ldots0}) + GPR[base] \\ (pAddr, uncached) \leftarrow Address \ Translation \ (vAddr, DATA) \\ data \leftarrow LoadMemory \ (uncached, \ DOUBLEWORD, \ pAddr, \ vAddr, \ DATA) \\ if \ SR_{26} = 1 \ then \\ \ FGR \ [ft] \leftarrow data \\ elseif \ f_0 = 0 \ then \\ \ FGR \ [ft] \leftarrow data_{63\ldots32} \\ \ FGR \ [ft\!\!+\!1] \leftarrow data_{63\ldots32} \\ \ FGR \ [ft] \leftarrow daa_{31\ldots0} \\ \\ else \\ \ undefined_result \\ endif \end{array}$

Exceptions:

Coprocessor Unusable Exception TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception

L	DXC1		Lo	bad Dou		LDXC1						
	31 2	26 2	25	21 20		16 15	1	1 10		65		0
	COP1X 0 1 0 0 1 1		base	ir	ndex	0.0	0000		fd	0	LDXC1 0 0 0 0 0 1	
	6		5	ŀ	5	1	5		5		6	

LDXC1 fd, index (base) (MIPS IV format)

Description:

The contents of the 64-bit doubleword at the memory location specified by the aligned effective address are fetched and placed in floating-point regi s t $\notin d$. The contents of general-purpose registers *index* and *base* are added to form the effective address.

The *Region* bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress_{63..6} \neq *base*_{63..62}, the result is undefined.

An Address Error exception occurs if EffectiveAddress_{2.0} \neq 0 (not doubleword aligned), and the result of the instruction is undefined.

LDXC1

Load Doubleword Indexed to FP (Coprocessor 1) (continued)



Operation:

• F • • • • • • • • • • • • • • • • • • •	
	vAddr \leftarrow GPR[base] + GPR[index]
	if vAddr ₂₀ \neq 0 ³ then SignalException(AddressError) endif
	$(pAddr, CCA) \leftarrow AddressTranslation (vAddr, DATA, LOAD)$
	$mem \leftarrow LoadMemory(CCA, DOUBLEWORD, pAddr, vAddr, DATA)$
	if FP32RegistersMode then
	$FPR[fd] \leftarrow data$
	else
	if $fd_0 = 0$ then
	FPR[fd ₄₁ ∥ 0] ← data
	else
	FPR[fd ₄₁ 0] ← undefined ⁶⁴
	FPR[fd ₄₁ 1] ← undefined ⁶⁴
	endif
	endif

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception Address Error exception TLB Refill exception TLB Invalid exception

L	LWC1						_	oad (Cop					LWC			/C1	
	31		26	25		21	20		16	15							0
		LWC1 1 1 0 0 0	1		base			ft					off	set			
	1	6			5			5					16	i			

LWC1 ft, offset (base) (MIPS I format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The contents of the word at the memory location specified by the virtual address are loaded to floating-point register *ft*.

If the *FR* bit of the Status register is 0 and if the least-significant bit in the *ft* field is 0, the contents of the word are stored in the low-order 32 bits of floating-point register *ft*. If the least-significant bit in the *ft* field is 1, the contents of the word are stored in the high-order 32 bits of floating-point register *ft* – 1.

If the FR bit is 1, all the 64-bit floating-point registers can be accessed; therefore, the contents of the word are stored in floating-point register ft. The value of the high-order 32 bits is undefined.

If either of the low-order two bits of the address is not zero, an Address Error exception occurs.

LWC1

Load Word to FPU (Coprocessor 1) (continued)

Operation:

32	T:	$\begin{array}{l} vAddr \leftarrow (\ (offset_{15})^{16} \ \ offset_{150}) + GPR[base] \\ (pAddr, \ uncached) \leftarrow AddressTranslation \ (vAddr, \ DATA) \\ data \leftarrow LoadMemory \ (uncached, \ WORD, \ pAddr, \ vAddr, \ DATA) \\ if \ SR_{26} = 1 \ then \\ FGR \ [ft] \leftarrow undefined^{32} \ \ data \\ else \\ FGR \ [ft] \leftarrow \ data \\ endif \end{array}$
64	T:	$\begin{array}{l} vAddr \leftarrow (\ (offset_{15})^{48} \parallel offset_{15\dots} \) + GPR[base] \\ (pAddr, uncached) \leftarrow AddressTranslation \ (vAddr, DATA) \\ data \leftarrow LoadMemory \ (uncached, WORD, pAddr, vAddr, DATA) \\ if \ SR_{26} = 1 \ then \\ \qquad FGR \ [ft] \leftarrow undefined^{32} \ \ data \\ else \\ \qquad FGR \ [ft] \leftarrow data \\ endif \end{array}$

Exceptions:

Coprocessor Unusable exception TLB Miss exception TLB Invalid exception Bus Error exception Address Error exception

L	WXC1			Word Ind Coproce	exed to F ssor 1)		LWXC1		
	31 2	6 25	21 20	16 15	5 11	10	6 5	0	
	COP1X 0 1 0 0 1 1	base	in	dex	0 0 0 0 0 0	fd		LWXC1 00000	
	6	5	I	5	5	5	1	6	

LWXC1 fd, index (base) (MIPS IV format)

Description:

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and placed in the low word of floating-point register fd. The contents of general-purpose registers *index* and *base* are added to form the effective address.

The *Region* bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress_{63,6} \neq *base*_{63,62}, the result is undefined.

An Address Error exception occurs if EffectiveAddress_{1..0} \neq 0 (not word aligned), and the result of the instruction is undefined.

LWXC1

Load Word Indexed to FPU (Coprocessor 1) (continued)



Operation:

v	Addr \leftarrow GPR[base] + GPR[index]
if	vAddr ₁₀ \neq 0 ² then SignalException(AddressError) endif
(1	$pAddr, CCA) \leftarrow AddressTranslation (vAddr, DATA, LOAD)$
р	Addr \leftarrow pAddr _{PSIZE-13} (pAddr ₂₀ xor (ReverseEndian 0 ²))
/*	* mem is aligned 64-bits from memory. Pick out correct bytes. */
n	$mem \leftarrow LoadMemory(CCA, WORD, pAddr, vAddr, DATA)$
b	ytesel \leftarrow vAddr ₂₀ xor (BigEndianCPU 0^2)
if	FP32RegistersMode then
	$FPR[fd] \leftarrow undefined^{32} data$
e	lse
	if $fd_0 = 0$ then
	FPR[fd ₄₁ 0] ← FPR[fd ₄₁ 0] ₆₃₃₂ data
	else
	FPR[fd ₄₁ 0] ← data FPR[fd ₄₁ 0] ₃₁₀
	endif
e	ndif

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception Address Error exception TLB Refill exception TLB Invalid exception

Ν	IADD.	fmt		loating- ∕Iultiply-		MADD.fmt					
	31 26	3 25	21 20	16 15		11 10		65	3 2	2	0
	COP1X 0 1 0 0 1 1	fr	ft		fs		fd		ADD 0 0	fmt	
	6	5	5		5	I	5	1	3	3	

MADD.fmt fd, fr, fs, ft (MIPS IV format)

Description:

The value in floating-point register fs is multiplied by the value in floating-point register ft to produce a product. The value in floating-point register fr is added to the product. The resulting sum is calculated to infinite precision, rounded according to the current rounding mode in the FCR31 register, and placed into floating-point register fd. The operands and result are values in format fmt.

Cause bits are ORed into the Flag bits if no exception is taken.

The fields *fr*, *fs*, *ft*, and *fd* must specify floating-point registers valid for operands of type *fmt*; if they are not valid, the result is undefined.

The operands must be values in format *fint*; if they are not, the result is undefined and the value of the operand floating-point registers becomes undefined.

Operation:

$vfr \leftarrow ValueFPR(fr, fmt)$
vfs \leftarrow ValueFPR(fs, fmt)
$vft \leftarrow ValueFPR(ft, fmt)$
$StoreFPR(fd, fmt, vfr +_{fmt} (vfs \times_{fmt} vft))$

MADD.fmt

Floating-Point Multiply-Add (continued)

MADD.fmt

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception Invalid Operation exception Overflow exception Underflow exception Inexact Operation exception

MFC1						ve Word Coproc			MFC1				
	31	26	25	21	20	16	15		11	10			0
	COP ² 0 1 0 0		0 0	MF 0 0 0		rt		fs		0	0 0 0 0 0 0 0	0000	
	6			5		5		5			11		

MFC1 rt, fs

(MIPS I format)

Description:

The contents of floating-point general-purpose register *fs* are stored in general-purpose register *rt* of the CPU register *rt*.

The contents of general-purpose register *rt* are undefined while the instruction immediately following this instruction is being executed.

If the *FR* bit of the Status register is 0 and if the least-significant bit in the *ft* field is 0, the low-order 32 bits of floating-point register *ft* are stored in CPU general-purpose register *rt*. If the least-significant bit in the *ft* area is 1, the high-order 32 bits of floating-point register *ft* – 1 are stored in general-purpose register *rt*.

If the *FR* bit is 1, all 64-bit floating-point registers can be accessed; therefore, the high-order 32 bits of floating-point register *ft* are stored in CPU general-purpose register *rt*.

Operation:

32	T: T+1:	data ← FGR [fs] ₃₁₀ GPR [rt] ← data
64	T: T+1:	data \leftarrow FGR [fs] ₃₁₀ GPR[rt] \leftarrow (data ₃₁) ³² data

Exceptions:

Coprocessor Unusable exception

Ν	//OV. f	m	t			Fle	oating-F	Point	t Mo	ve				MOV.f	mt
	31	26	25		21	20	16	15		11	10		6	5	0
	COP1 0 1 0 0 0	1		fmt		0 0	0 0 0 0		fs			fd		MOV 0 0 0 1 1 0	
	6		1	5		1	5		5			5		6	

MOV.fmt fd, fs

(MIPS I format)

Description:

The contents of floating-point register *fs* are stored in floating-point register *fd*. The operand is processed in the floating-point format *fmt*.

This instruction is not executed arithmetically, and no IEEE-754 exception is generated.

This instruction is valid only in the single- and double-precision floating-point formats.

If the FR bit of the Status register is 0, only an even number can be specified as a register number, because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

Operation:

32, 64 T: StoreFPR (fd, fmt, ValueFPR (fs, fmt))

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Unimplemented Operation exception

MOVF

Move Conditional on FPU False

MOVF

31 26	25 21	20 18	3 17	16 ⁻	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0 0	rs	сс	0 0	tf O	rd	0 0 0 0 0 0	MOVCI 0 0 0 0 0 1
6	5	3	1	1	5	5	6

Format:

MOVF rd, rs, cc

(MIPS IV format)

Description:

If the floating-point condition code specified by *cc* is zero, then the contents of general-purpose register *rs* are placed into general-purpose register *rd*.

Operation:

if FPConditionCode(cc) = 0 then GPR[rd] ← GPR[rs] endif

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

ſ	MOVF	. f	mt	Floating-Point Move Conditional on FPU False							MOVF.fmt				
Γ	31	26	25	21	20	18 17	7 16	15	11	10	6	5	0		
	COP1 0 1 0 0 0	1	fmt		сс		tf O		fs	fd		MOVCF 0 1 0 0 0			
	6		5		3	1	1	·	5	5		6			

MOVF.fmt fd, fs, cc

(MIPS IV format)

Description:

If the floating-point condition code specified by cc is zero, then the value in floating-point register fs is placed into floating-point register fd. The source and destination are values in format *fmt*.

If the condition code is not zero, then floating-point register *fs* is not copied and floating-point register *fd* retains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes undefined. The fields *fs* and *fd* must specify floating-point registers valid for operands of type *fmt*; if they are not valid, the result is undefined.

The move is nonarithmetic; it causes no IEEE-754 exceptions.

Operation:

if FP	ConditionCode(cc) = 0 then
	StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else	
	StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endit	

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception

N	MOVN.fmt					Floati Conditio	-			MOVN.fm				
	31	26	25		21	20	16	15	11	10	6	5	0	
	COP1 0 1 0 0 0	1		fmt		rt			fs	fo	ł	MOVN 0 1 0 0 1		
	6			5		5			5	5	5	6		

MOVN.fmt fd, fs, rt

(MIPS IV format)

Description:

If the value in general-purpose register rt is not equal to zero, then the value in floating-point register fs is placed in floating-point register fd. The source and destination are values in format fmt.

If general-purpose register *rt* contains zero, then floating-point register *fs* is not copied and floating-point register *fd* contains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes undefined. The fields *fs* and *fd* must specify floating-point registers valid for operands of type *fmt*; if they are not valid, the result is undefined.

The move is nonarithmetic; it causes no IEEE-754 exceptions.

Operation:

if GPF	R[rt] ≠ 0 then
	StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else	
	StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif	

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception

MOVT Move Cond

Move Conditional on FPU True



31 2	6 25	21	20 [~]	18 17	16	15	11	10 6	5 ()
SPECIAL 0 0 0 0 0 0		rs	сс	0 0	tf 1	rd		0 0 0 0 0 0	MOVT 0 0 0 0 0 1	
6		5	3	1	1	5		5	6	_

Format:

MOVT rd, rs, cc

(MIPS IV format)

Description:

If the floating-point condition code specified by *cc* is one, then the contents of general-purpose register *rs* are placed into general-purpose register *rd*.

Operation:

if FPConditionCode(cc) = 1 then GPR[rd] ← GPR[rs]

endif

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

	MOVT	nt			-		nt Move FPU True	MOVT.fmt				
ſ	31	26	25	21	20 18	17	16	15 1	11 10	6	5	C
	COP1 0 1 0 0 0	1	fmt		СС	0 0	tf 1	fs		fd	MOVT 0 1 0 0 0 1	
	6		5		3	1	1	5		5	6	

MOVT.fmt fd, fs, cc

(MIPS IV format)

Description:

If the floating-point condition code specified by cc is one, then the value in floating-point register fs is placed into floating-point register fd. The source and destination are values in format *fmt*.

If the condition code is not one, then floating-point register *fs* is not copied and floating-point register *fd* retains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes undefined. The fields *fs* and *fd* must specify floating-point registers valid for operands of type *fmt*; if they are not valid, the result is undefined.

The move is nonarithmetic; it causes no IEEE-754 exceptions.

Operation:

if FPConditionCode(cc) = 1 then	
StoreFPR(fd, fmt, ValueFPR(fs, f	mt))
else	
StoreFPR(fd, fmt, ValueFPR(fd, f	mt))
endif	

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception

N	/IOVZ	. f	m	t		-	int Mov on Zero		MOVZ.fm				
	31	26	25	21	20	16	15	11	10	6 5		0	
	COP1 0 1 0 0 0	1		fmt	rt		fs		fd		MOVZ 0 1 0 0 1 0	,	
	6			5	5		5		5		6		

MOVZ.fmt fd, fs, rt

(MIPS IV format)

Description:

If the value in general-purpose register rt is equal to zero, then the value in floating-point register fs is placed in floating-point register fd. The source and destination are values in format *fmt*.

If general-purpose register *rt* does not contain zero, then floating-point register *fs* is not copied and floating-point register *fd* contains its previous value in format *fmt*. If *fd* did not contain a value either in format *fmt* or previously unused data from a load or move-to operation that could be interpreted in format *fmt*, then the value of *fd* becomes undefined. The fields *fs* and *fd* must specify floating-point registers valid for operands of type *fmt*; if they are not valid, the result is undefined.

The move is nonarithmetic; it causes no IEEE-754 exceptions.

Operation:

if GPF	R[rt] = 0 then
	StoreFPR(fd, fmt, ValueFPR(fs, fmt))
else	
	StoreFPR(fd, fmt, ValueFPR(fd, fmt))
endif	

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception

Ν	ISUB	.fn	nt		Floating-Point Multiply-Subtract							MSUB.fmt					
	31 2	26 2	25	21	20 16	6 15	11	10		6	5	32		0			
	COP1X 0 1 0 0 1 1	1	fr		ft		fs		fd		MSU 1 0 ⁻		fmt				
	6		5		5	1	5	1	5		3		3				

MSUB.fmt fd, fr, fs, ft (MIPS IV format)

Description:

The value in floating-point register fs is multiplied by the value in floating-point register ft to produce a product. The value in floating-point register fr is subtracted from the product. The subtraction result is calculated to infinite precision, rounded according to the current rounding mode in the FCR31 register, and placed into floating-point register fd. The operands and result are values in format fmt.

Cause bits are ORed into the Flag bits if no exception is taken.

The fields *fr*, *fs*, *ft*, and *fd* must specify floating-point registers valid for operands of type *fmt*; if they are not valid, the result is undefined.

The operands must be values in format *fint*; if they are not, the result is undefined and the value of the operand floating-point registers becomes undefined.

Operation:

$$\begin{split} \text{vfr} &\leftarrow \text{ValueFPR(fr, fmt)} \\ \text{vfs} &\leftarrow \text{ValueFPR(fs, fmt)} \\ \text{vft} &\leftarrow \text{ValueFPR(ft, fmt)} \\ \text{StoreFPR(fd, fmt, (vfs \times_{fmt} \text{vft}) -_{fmt} \text{vfr})} \end{split}$$

MSUB.fmt

Floating-Point Multiply-Subtract (continued)

MSUB.fmt

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception Invalid Operation exception Overflow exception Underflow exception Inexact Operation exception

Γ	MTC1			to FPU essor 1)	MTC
3′	1 26	25 21	20 16	6 15 1	1 10 0
	COP1 0 1 0 0 0 1	MT 0 0 1 0 0	rt	fs	0 0 0 0 0 0 0 0 0 0 0 0 0 0
	6	5	5	5	11

MTC1 rt, fs

(MIPS I format)

Description:

The contents of CPU general-purpose register *rt* are stored in the floating-point general-purpose register *fs*.

The contents of floating-point register f_s are undefined while the instruction immediately following this instruction is being executed.

If the FR bit of the Status register is 0, only an even number can be specified as a register number because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

If the FR bit is 1, all of the 32 floating-point general-purpose registers can be accessed, but only the low-order 32 bits are affected by this instruction.

Operation:

32, 64	Т:	data \leftarrow GPR [rt]2 _{31.0}
	T+1:	if SR ₂₆ = 1 then
		FGR [fs] \leftarrow undefined ³² data
		else
		FGR [fs] ← data
		endif

Exceptions:

Coprocessor Unusable exception

MU	Flo	Floating-Point Multiply								MUL.fmt				
31	26	25	21	20		16	15		11	10		6	5	0
	COP1 0001		fmt		ft			fs			fd		MUL 0 0 0 0 1	0
	6		5		5			5			5		6	

MUL.fmt fd, fs, ft (MIPS I format)

Description:

The contents of floating-point register *fs* are multiplied by those of floating-point register *ft*, and the result is stored in floating-point register *fd*. The operand is processed in the floating-point format *fmt*.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

Operation:

32, 64T: StoreFPR (fd, fmt, ValueFPR (fs, fmt) * ValueFPR (ft, fmt))

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Unimplemented Operation exception Invalid Operation exception Inexact Operation exception Overflow exception Underflow exception

NEG.1		Floating-Point Negate								NEG.fmt				
31	26	25	2	21	20	16	15		11	10	6	5		0
COP1 0 1 0 0 0			fmt		0 0	0 0 0 0		fs		fd		-	NEG 0 1 1 1	
6			5			5		5		5		1	6	

NEG.fmt fd, fs

(MIPS I format)

Description:

The sign of the contents of floating-point register fs is inverted and the result is stored in floating-point register fd. The operand is processed in the floating-point format *fmt*.

The sign is inverted arithmetically. Therefore, the instruction is invalid if the operand is NaN.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number, because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

Operation:

32, 64T: StoreFPR (fd, fmt, Negate (ValueFPR (fs, fmt)))

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Unimplemented Operation exception Invalid Operation exception

NMADD.fmt Floating-Point Negative Multiply-Add NMADD.fmt 31 26 25 21 20 16 15 11 10 6 5 3 2 0

fs

5

fd

5

NMADD

110 3 fmt

3

010011			
6	5	5	

fr

Format:

COP1X

NMADD.fmt fd, fr, fs, ft (MIPS IV format)

ft

Description:

The value in floating-point register fs is multiplied by the value in floating-point register ft to produce a product. The value in floating-point register fr is added to the product. The resulting sum is calculated to infinite precision, rounded according to the current rounding mode in the FCR31 register, negated by changing the sign bit, and placed into floating-point register fd. The operands and result are values in format *fmt*.

Cause bits are ORed into the Flag bits if no exception is taken.

The fields *fr*, *fs*, *ft*, and *fd* must specify floating-point registers valid for operands of type *fmt*; if they are not valid, the result is undefined.

The operands must be values in format *fint*; if they are not, the result is undefined and the value of the operand floating-point registers becomes undefined.

Operation:

$$\begin{split} \mathsf{vfr} &\leftarrow \mathsf{ValueFPR}(\mathsf{fr}, \mathsf{fmt}) \\ \mathsf{vfs} &\leftarrow \mathsf{ValueFPR}(\mathsf{fs}, \mathsf{fmt}) \\ \mathsf{vft} &\leftarrow \mathsf{ValueFPR}(\mathsf{ft}, \mathsf{fmt}) \\ \mathsf{StoreFPR}(\mathsf{fd}, \mathsf{fmt}, -(\mathsf{vfr}+_{\mathsf{fmt}} (\mathsf{vfs} \times_{\mathsf{fmt}} \mathsf{vft}))) \end{split}$$

NMADD.fmt

Floating-Point Negative Multiply-Add

NMADD.fmt

(continued)

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception Invalid Operation exception Overflow exception Underflow exception Inexact Operation exception

NMSUB.fmt Floating-Point Negative Multiply-Subtract

NMSUB.fmt

31 26	25 21	20 16	15 11	10 6	5 3	2 0
COP1X 0 1 0 0 1 1	fr	ft	fs	fd	NMSUB 111	fmt
6	5	5	5	5	3	3

Format:

NMSUB.fmt fd, fr, fs, ft (MIPS IV format)

Description:

The value in floating-point register fs is multiplied by the value in floating-point register ft to produce a product. The value in floating-point register fr is subtracted from the product. The subtraction result is calculated to infinite precision, rounded according to the current rounding mode in the FCR31 register, negated by changing the sign bit, and placed into floating-point register fd. The operands and result are values in format *fmt*.

Cause bits are ORed into the Flag bits if no exception is taken.

The fields *fr*, *fs*, *ft*, and *fd* must specify floating-point registers valid for operands of type *fmt*; if they are not valid, the result is undefined.

The operands must be values in format *fint*; if they are not, the result is undefined and the value of the operand floating-point registers becomes undefined.

Operation:

vfr \leftarrow ValueFPR(fr, fmt)
vfs \leftarrow ValueFPR(fs, fmt)
vft \leftarrow ValueFPR(ft, fmt)
StoreFPR(fd, fmt, –((vfs \times_{fmt} vft) – _{fmt} vfr))

NMSUB.fmt

Floating-Point Negative Multiply-Subtract

NMSUB.fmt

(continued)

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception Invalid Operation exception Overflow exception Underflow exception Inexact Operation exception

PREF	(Prefe	tch In	dexed	t			PRE	EF)
31	26	25	21 2	20	16 15		11	10	65		0
COP1X 0 1 0 0 1 1	1	base		index		hint		0 0 0 0 0 0)	PREFX 0 0 1 1 1 1	
6		5		5		5		5		6	

PREFX hint, index (base) (MIPS IV format)

Description:

PREFX adds the contents of general-purpose register *index* to the contents of general-purpose register *base* to form an effective byte address. It presents advice that data at the effective address may be used in the near future. The *hint* field supplies information about the way the data is expected to be used.

Unlike the V_R5000 , in which the PREFX instruction is executed as an NOP, in the VR5432 data may be prefetched into the data cache as a result of executing this instruction.

PREFX is an advisory instruction that may change the performance of the program. For all *hint* values, it neither changes architecturally visible state nor alters the meaning of the program. The supported hint values are shown in Table 18-8.

PREFX

Prefetch Indexed (continued)



Value	Name	Data Use and Desired Prefetch Action
0	load	Data is expected to be loaded (not modified). Fetch data as if for a load.
1	store	Data is expected to be stored or modified. Fetch data as if for a store.
2–3		Reserved
4	load_streamed	Data is expected to be loaded (not modified) but not reused extensively; it "streams" through the cache. Fetch data as if for a load and place it in the cache so that it does not displace data prefetched as "retained."
5	store_streamed	Data is expected to be stored or modified but not reused extensively; it "streams" through the cache. Fetch data as if for a store and place it in the cache so that it does not displace data prefetched as "retained."
6	load_retained	Data is expected to be loaded (not modified) and reused extensively; it should be "retained" in the cache. Fetch data as if for a load and place it in the cache so that it is not displaced by data prefetched as "streamed."
7	store_retained	Data is expected to be stored or modified and reused extensively; it should be "retained" in the cache. Fetch data as if for a store and place it in the cache so that it is not displaced by data prefetched as "streamed."
8-24		Reserved
25	writeback_invalidate	
26-31		Reserved

Table 18-8 Hint Field Values Used in PREFX Instruction

PREFX

Prefetch Indexed (continued)

PREFX

If MIPS IV instructions are supported and enabled and Coprocessor 1 is enabled (allowing access to CP1X), PREFX does not cause any addressing-related exceptions. If it does raise a nonaddressing-related exception condition, the exception condition is ignored. If an addressing-related exception condition is raised and ignored, no data is prefetched. In such a case, even if no data is prefetched, some action that is not architecturally visible—such as write-back of a dirty cache line—can take place.

PREFX never generates a memory operation for a location with an *uncached* memory access type. However, it can result in a memory operation.

The *Region* bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress_{63,6} \neq *base*_{63,62}, the result of the instruction is undefined.

Prefetch cannot prefetch data from a mapped location unless the translation for that location is present in the TLB. Locations in memory pages that have not been accessed recently may not have translations in the TLB, so prefetch may not be effective for such locations.

Prefetch does not cause addressing exceptions. It does not cause an exception to prefetch using an address pointer value before the validity of a pointer is determined.

Operation:

 $\begin{array}{l} \mathsf{vAddr} \leftarrow \mathsf{GPR}[\mathsf{base}] + \mathsf{GPR}[\mathsf{index}] \\ (\mathsf{pAddr}, \mathsf{CCA}) \leftarrow \mathsf{AddressTranslation}(\mathsf{vAddr}, \mathsf{DATA}, \mathsf{LOAD}) \\ \mathsf{Prefetch}(\mathsf{CCA}, \mathsf{pAddr}, \mathsf{vAddr}, \mathsf{DATA}, \mathsf{hint}) \end{array}$

Exceptions:

Reserved Instruction exception Coprocessor Unusable exception

REC	P.f	mt			Recipro	ocal		RECIP.fm				
31	26	25	21	20	16	15	11 1	10	65		0	
COF 0 1 0 0		fm	t	0 0	0 0 0 0	fs	;	fd		RECIP 010101		
6		5	5		5	5		5		6		

RECIP.fmt fd, fs

(MIPS IV format)

Description:

The reciprocal of the value in floating-point register fs is placed into floating-point register fd. The operand and result are values in format fmt.

The numeric accuracy of this operation meets the full accuracy specified by the IEEE-754 floating-point standard for this operation.

The fields *fs* and *fd* must specify floating-point registers valid for operands of type *fmt*; if they are not valid, the result is undefined.

Operation:

StoreFPR(fd, fmt, 1.0 / valueFPR(fs, fmt))

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception Invalid Operation exception Overflow exception Underflow exception Inexact Operation exception Division by Zero exception

ROUND.L.fmt Floating-Point Round to Long Fixed-Point Format ROUND.L.fmt

31	26	25	21	20	16	15	1	1	10		6	5		0	
CC 0 1 0		fmt		0 0	0) 0 0 0		fs			fd			ROUND.L 0 0 1 0 0 0	,	
(6	5			5		5			5			6		

Format:

ROUND.L.fmt fd, fs (MIPS III format)

Description:

The contents of floating-point register *fs* are converted into the 64-bit fixed-point format and the result is stored in floating-point register *fd*. The source operand is processed in the floating-point format *fmt*.

The result of the conversion is rounded to the closest value or even number, regardless of the current rounding mode.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number, because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

If the source operand is infinite or NaN and if the rounded result is outside the range of -2^{52} to $2^{52} - 1$, the Unimplemented Operation exception occurs. If the Unimplemented Operation exception is not enabled, the exception does not occur and $2^{52} - 1$ is returned.

This operation is defined in 64-bit mode and 32-bit Kernel mode. If this instruction is executed during 32-bit User or Supervisor mode, a Reserved Instruction exception occurs.

ROUND.L.fmt

ROUND.L.fmt

Floating-Point Round to Long Fixed-Point Format (continued)

Operation:

64 T: StoreFPR (fd, L, ConvertFmt (ValueFPR (fs, fmt) , fmt, L))

Note: Same operation in 32-bit Kernel mode.

Exceptions:

Coprocessor Unusable exception Floating-Point exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception Inexact Operation exception Overflow exception

ROUND.W.fmt Floating-Point Round to Single ROUND.W.fmt

Fixed-Point Format

31	26	25	21	20	16	15	1	11	10		6	5	0
COF 0 1 0 0		fr	mt	0 0	0) 0 0 0		fs			fd		ROUND.W 0 0 1 1 0 0	
6			5		5		5			5		6	

Format:

ROUND.W.fmt fd, fs (MIPS II format)

Description:

The contents of floating-point register fs are converted into the 32-bit fixed-point format and the result is stored in floating-point register fd. The source operand is processed in the floating-point format *fmt*.

The result of the conversion is rounded to the closest value or even number, regardless of the current rounding mode.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

If the source operand is infinite or NaN and if the rounded result is outside the range of $2^{31} - 1$ to -2^{31} , the Invalid Operation exception occurs. If the Invalid Operation exception is not enabled, the exception does not occur and $2^{31} - 1$ is returned.

ROUND.W.fmt Floating-Point Round to Single Fixed-Point Format

(continued)

Operation:

32, 64T: StoreFPR (fd, W, ConvertFmt (ValueFPR (fs, fmt) , fmt, W))

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Invalid Operation exception Unimplemented Operation exception Inexact Operation exception Overflow exception

RSQRT.fmt					Reciprocal Square Root					RSQRT.fmt			
	31	26	25		21	20	16	15	11	10	6	5 0)
	COP1 0 1 0 0 0	1		fmt		0 0 0 0 0	0	fs			fd	RSQRT 0 1 0 1 1 0	
	6			5		5		5			5	6	

RSQRT.fmt fd, fs

(MIPS IV format)

Description:

The reciprocal of the positive square root of the value in floating-point register *fs* is placed into floating-point register *fd*. The operand and result are values in format *fmt*.

The numeric accuracy of this operation meets the full accuracy specified by the IEEE-754 floating-point standard for this operation.

The fields *fs* and *fd* must specify floating-point registers valid for operands of type *fmt*; if they are not valid, the result is undefined.

Operation:

StoreFPR(fd, fmt, 1.0 / SquareRoot(valueFPR(fs, fmt)))

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception Invalid Operation exception Overflow exception Underflow exception Inexact Operation exception Division by Zero exception

S	SD	C1			Store Doubleword from FPU (Coprocessor 1)							SDC		
	31	2	6 25		21	20		16	15			0		
		SDC1 1 1 1 0 1		base			ft				offset			
		6		5			5				16			

SDC1 ft, offset (base) (MIPS II format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address.

The contents of floating-point registers ft and ft + 1 are stored in the memory position specified by the virtual address as a doubleword if the *FR* bit of the Status register is 0. At this time, the contents of the odd-numbered register specified by ft + 1 correspond to the high-order 32 bits of the doubleword and the contents of the even-numbered register specified by ft correspond to the low-order 32 bits.

If the least-significant bit in the *ft* field is not 0, this instruction is not defined.

If the FR bit is 1, the contents of floating-point register ft are stored in the memory location specified by the virtual address as a doubleword.

If any of the low-order three bits of the address is not zero, an Address Error exception occurs.

SDC1

Store Doubleword from FPU (Coprocessor 1) (continued)

SDC1

Operation:

32	T:	$\begin{array}{l} vAddr \leftarrow (\ (offset_{15})^{16} \mid \ offset_{150}) + GPR \ [base] \\ (pAddr, \ uncached) \leftarrow AddressTranslation \ (vAddr, \ DATA) \\ if \ SR_{26} = 1 \\ & data \leftarrow FGR \ [ft]_{630} \\ elseif \ ft_0 = 0 \ then \\ & data \leftarrow FGR \ [ft+1]_{310} \mid \ FGR \ [ft]_{310} \\ else \\ & data \leftarrow undefined^{64} \end{array}$
		endif Store Mamony (uncerched, DOUDLEW/ODD, date, p.A.d.dr. v.A.d.dr. DATA)
		StoreMemory (uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)
64	T:	$\begin{array}{l} vAddr \leftarrow (\ (offset_{15})^{48} \ \ offset_{15\ldots0}) + GPR \ [base] \\ (pAdr, uncached) \leftarrow AddressTranslation \ (vAddr, DATA) \\ if \ SR_{26} = 1 \\ & data \leftarrow FGR \ [ft]_{63\ldots0} \\ elseif \ ft_0 = 0 \ then \\ & data \leftarrow FGR \ [ft+1]_{31\ldots0} \ \ FGR \ [ft]_{31\ldots0} \\ else \\ & data \leftarrow undefined^{64} \\ endif \end{array}$
		StoreMemory (uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)

Exceptions:

Coprocessor Unusable exception TLB Miss exception TLB Invalid exception TLB Modification exception Bus Error exception Address Error exception

S	DXC1	Sto	ore Doublew (Cop	SDXC1				
	31 2 COP1X 0 1 0 0 1 1	6 25 base	21 20 index	16 15 fs	11 10	65 0000	SDXC1 0 0 0 0 0 1	0
	6	5	5	5		5	6	

SDXC1 fs, index (base) (MIPS IV format)

Description:

The 64-bit doubleword in floating-point register *fs* is stored in memory at the location specified by the aligned effective address. The contents of general-purpose registers *index* and *base* are added to form the effective address.

The *Region* bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress_{63,6} \neq *base*_{63,62}, the result is undefined.

An Address Error exception occurs if EffectiveAddress_{2..0} \neq 0 (not doubleword-aligned). If they are not, the result of the instruction is undefined.

Operation:

```
vAddr \leftarrow GPR[base] + GPR[index]

if vAddr<sub>2..0</sub> \neq 0<sup>3</sup> then SignalException(AddressError) endif

(pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, STORE)

if FP32RegistersMode then

data \leftarrow FPR[fs]

else

if fs<sub>0</sub> = 0 then

data \leftarrow FPR[fs<sub>4..1</sub> || 0]

else

data \leftarrow undefined<sup>64</sup>

endif

endif

StoreMemory(CCA, DOUBLEWORD, data, pAddr, vAddr, DATA)
```

SDXC1

Store Doubleword Indexed from FPU (Coprocessor 1) (continued)

SDXC1

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception Address Error exception TLB Refill exception TLB Modified exception TLB Invalid exception

S		.fn	nt		Floating-Point Square Root						SQRT.fmt			
	31	26	25	21	20	16	15		11	10	6	5		0
	COP1 0 1 0 0 0	1	fmt		0 (0000		fs		fd			SQRT 0 0 0 1 0 0	
	6		5			5		5		5		1	6	

SQRT.fmt fd, fs

(MIPS II format)

Description:

The positive arithmetic square root of the contents of floating-point register fs is calculated and the result is stored in floating-point register fd. The operand is processed in the floating-point format *fint*. The result is rounded as if calculated to infinite precision and then rounded according to the current rounding mode. If the value of the source operand is -0, the result will be -0. The result is placed in the floating-point register specified by fd.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number, because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

Operation:

32, 64T: StoreFPR (fd, fmt, SquareRoot (ValueFPR (fs, fmt)))

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Unimplemented Operation exception Invalid Operation exception Inexact Operation exception

SUB.fmt

Floating-Point Subtract

SUB.fmt

31 26	25 21	20 16	15 11	10 6	5 0
COP1 010001	fmt	ft	fs	fd	SUB 0 0 0 0 0 1
6	5	5	5	5	6

Format:

SUB.fmt fd, fs, ft

(MIPS I format)

Description:

The contents of floating-point register ft are subtracted from those of floatingpoint register fs, and the result is stored in floating-point register fd. The result is rounded as if calculated to infinite precision and then rounded according to the current rounding mode.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number, because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

Operation:

32, 64T: StoreFPR (fd, fmt, ValueFPR (fs, fmt) – ValueFPR (ft, fmt))

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Unimplemented Operation exception Invalid Operation exception Inexact Operation exception Overflow exception Underflow exception

SWC	1						l from FPU essor 1)		S	WC1
31 2	26	25	21	20		16	15			0
SWC1 1 1 1 0 0	1	base			ft			offset		
6		5	1		5			16		

SWC1 ft, offset (base) (MI

(MIPS I format)

Description:

The 16-bit *offset* is sign extended and added to the contents of general-purpose register *base* to form a virtual address. The contents of the floating-point general-purpose register *ft* are stored in the memory location at the specified address.

If the *FR* bit of the Status register is 0 and the least-significant bit in the *ft* field is 0, the contents of the low-order 32 bits of floating-point register *ft* are stored in memory. If the least-significant bit in the *ft* field is 1, the contents of the high-order 32 bits of floating-point register ft - 1 are stored.

If the FR bit is 1, all of the 64-bit floating-point registers can be accessed. The contents of the low-order 32 bits of the register in the *ft* field are stored in memory.

If either of the low-order two bits of the address is not zero, an Address Error exception occurs.

SWC1

Store Word from FPU (Coprocessor 1) (continued)



Operation:

32	T:	vAddr \leftarrow ((offset ₁₅) ¹⁶ offset ₁₅) + GPR[base] (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) data \leftarrow FGR [ft] ₃₁₀ StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)
64	T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅) + GPR[base] (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) data \leftarrow FGR [ft] ₃₁₀ StoreMemory (uncached, WORD, data, pAddr, vAddr, DATA)

Exceptions:

Coprocessor Unusable exception TLB Miss exception TLB Invalid exception TLB Modified exception Bus Error exception Address Error exception

S	SWXC1	I	Store Word Indexed from FPU (Coprocessor 1)							SWXC1		
	31 2	6 25	21 20	1	16 15		11 ⁻	10	65		0	
	COP1X 0 1 0 0 1 1	base		index		fs		0 0 0 0 0 0		SWXC1 0 0 1 0 0 0		
	6	5	1	5		5		5	1	6		

SWXC1 fs, index (base) (MIPS IV format)

Description:

The low 32-bit word from floating-point regis t efs is stored in memory at the location specified by the aligned effective address. The contents of general-purpose registers *index* and *base* are added to form the effective address.

The *Region* bits of the effective address must be supplied by the contents of *base*. If EffectiveAddress_{63..6} \neq *base*_{63..62}, the result is undefined.

An Address Error exception occurs if EffectiveAddress_{1.0} \neq 0 (not word aligned). If they are not, the result of the instruction is undefined.

SWXC1

Store Word Indexed from FPU (Coprocessor 1) (continued)



Operation:

Operation.	
	vAddr \leftarrow GPR[base] + GPR[index]
	if vAddr ₁₀ \neq 0 ² then SignalException(AddressError) endif
	$(pAddr, CCA) \leftarrow AddressTranslation(vAddr, DATA, STORE)$
	$pAddr \leftarrow pAddr_{PSIZE-13} \parallel (pAddr_{20} \text{ xor (ReverseEndian } \parallel 0^2))$
	bytesel \leftarrow vAddr ₂₀ xor (BigEndianCPU 0 ²)
	/* the bytes of the word are moved into the correct byte lanes */
	if FP32RegistersMode then
	data ← FPR[fs] ₃₁₀
	else
	if $fs_0 = 0$ then
	$data \leftarrow FPR[fs_{41} \parallel 0]_{310}$
	else
	$data \leftarrow FPR[fs_{41} \parallel 0]_{6332}$
	endif
	endif
	StoreMemory (CCA, WORD, data, pAddr, vAddr, DATA)

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception Address Error exception TLB Refill exception TLB Modified exception TLB Invalid exception

TRUNC.L.fmt Floating-Point Truncate to Long Fixed-Point Format Fixed-Point Format

31 26	25 21	20 16	15 11	10 6	5 0
COP1 0 1 0 0 0 1	fmt	0 0 0 0 0 0	fs	fd	TRUNC.L 0 0 1 0 01
6	5	5	5	5	6

Format:

TRUNC.L.fmt fd, fs (MIPS III format)

Description:

The contents of floating-point register *fs* are converted into the 64-bit fixed-point format and the result is stored in floating-point register *fd*. The source operand is processed in the floating-point format *fmt*.

The result of the conversion is rounded toward 0, regardless of the current rounding mode.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number, because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

If the source operand is infinite or NaN and if the rounded result is outside the range of -2^{52} to $2^{52} - 1$, the Unimplemented Operation exception occurs. If the Unimplemented Operation exception is not enabled, the exception does not occur and $2^{52} - 1$ is returned.

This operation is defined in 64-bit mode and 32-bit Kernel mode. If this instruction is executed during 32-bit User or Supervisor mode, a Reserved Instruction exception occurs.

Floating-Point Truncate to Long Fixed-Point Format (continued)

TRUNC.L.fmt

Operation:

TRUNC.L.fmt

64 T: StoreFPR (fd, L, ConvertFmt (ValueFPR (fs, fmt) , fmt, L))

Note: Same operation in 32-bit Kernel mode.

Exceptions:

Coprocessor Unusable exception Floating-Point exception Reserved Instruction exception

Floating-Point Exceptions:

Unimplemented Operation exception Inexact Operation exception Overflow exception

TRUNC.W.fmt Floating-Point Truncate to TRUNC.W.fmt

Single Fixed-Point Format

31	26_25	21	20 16	15 1	1_106	5 0
COP1 0 1 0 0 0 1		fmt	0 0 0 0 0 0	fs	fd	TRUNC.W 0 0 1 1 0 1
6		5	5	5	5	6

Format:

TRUNC.W.fmt fd, fs (MIPS II format)

Description:

The contents of floating-point register *fs* are arithmetically converted into a 32-bit fixed-point single format, and the result is stored in floating-point register *fd*. The source operand is processed in the floating-point format *fmt*.

The result of the conversion is rounded toward 0, regardless of the current rounding mode.

This instruction is valid only for conversion from the single- or double-precision floating-point format.

If the FR bit of the Status register is 0, only an even number can be specified as a register number because adjacent even-numbered and odd-numbered registers are used in pairs as floating-point registers. If an odd number is specified, the operation is undefined. If the FR bit is 1, both odd and even register numbers are valid.

If the source operand is infinite or NaN and if the rounded result is outside the range of $2^{31} - 1$ to -2^{31} , the Invalid Operation exception occurs. If the Invalid Operation exception is not enabled, the exception does not occur and $2^{31} - 1$ is returned.

TRUNC.W.fmt Floating-Point Truncate to Single Fixed-Point Format

(continued)

Operation:

32, 64T: StoreFPR (fd, W, ConvertFmt (ValueFPR (fs, fmt) , fmt, W))

Exceptions:

Coprocessor Unusable exception Floating-Point exception

Floating-Point Exceptions:

Invalid Operation exception Unimplemented Operation exception Inexact Operation exception Overflow exception

18.4 FPU Instruction Opcode Bit Encoding

Figure 18-3 lists the bit encoding for FPU instructions.




Figure 18-3 Bit Encoding for FPU Instructions (1 of 2)

	20			fun	ction			
53	0	1	2	3	4	5	6	7
0	ADD	SUB	MUL	DIV	SQRT	ABS	MOV	NEG
1	$ROUND.L\eta$	$TRUNC.L\eta$	CEIL.LŊ	FLOOR.L η	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W/RECIP
2	γ	γ	γ	γ	γ	γ	RSQRT	γ
3	γ	γ	γ	γ	γ	γ	γ	γ
4	CVT.S	CVT.D	γ	γ	CVT.W	CVT.Lη	γ	γ
5	γ	γ	γ	γ	γ	γ	γ	γ
6	C.F	C.UN	C.EQ	C.UEQ	C.OLT	C.ULT	C.OLE	C.ULE
7	C.SF	C.NGLE	C.SEQ	C.NGL	C.LT	C.NGE	C.LE	C.NGT

Figure 18-4 Bit Encoding for FPU Instructions (2 of 2)

Key:

*	When an opcode marked with an asterisk is executed, the
	Reserved Instruction exception occurs. These codes are reserved
	for future expansion.

- γ Opcodes marked with a gamma cause an UnimplementeOperation exception in all current implementations and ar reserved for future expansion
- η Opcodes marked with an eta are only defined when use of the MIPS III instruction set is enabled. If the opcode is executed when use of the instruction set is disabled (i.e., in 32-bit User or Supervisor mode), the Unimplemented Operation exception occurs.

Multimedia Instruction Set

19

This chapter provides a detailed description of the multimedia instructions. (For an general overview of VR5432 instructions, see Chapter 16.)

19.1 Multimedia Extensions

The VR5432 implements instructions and architectural extensions to support highperformance multimedia applications. These instructions interpret the 64-bit floating-point registers as packed vectors of eight unsigned 8-bit integers, called the octal byte or *OB* format. Considerable efficiency can be gained by operating in parallel on data, such as image data, in its original format rather than promoting it to larger integer formats. All of these instructions have a two-cycle latency and a one-cycle repeat rate. Three types of vector operations are supported:

- Vector-Vector. Each element of source vector *vs* is operated against the corresponding elements of source vector *vt* to produce destination vector *vd*, as shown in Figure 19-1.
- Vector-Scalar. Each element of source vector *vs* is operated against a selected element of source vector *vt* to produce destination vecto *vd*, as shown in Figure 19-2
- Vector-Immediate: Each element of source vector *vs* is operated against an immediate value to produce destination vecto *vd*, as shown in Figure 19-3.

63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0
v	t[7]	vt[6]	vt	[5]	vt	[4]	vt	[3]	vt	[2]	vt[1	1]	vt	[0]
63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0
v	s[7]	vs	[6]	VS	5]	vs	s[4]	vs	[3]	vs	[2]	vs[1]	vs	5[0]
63	▼ 56	55	7 ▼48	47 🖡	∀ 40	39	1 1 32	31	₹ 24	23	7 ▼16	15	/ ₩8	7	V V 0
V	d[7]	vd	[6]	vd	l[5]	v	d[4]		[3]		[2]	vd[[1]	vc	I[0]

Figure 19-1 Vector-Vector Operation

63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0
vt[7]		vt[6]	vt	[5]	vt	[4]	vt	[3]	vt	[2]	vt[1]	vt[()]
63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0
vs[7]		vs	[6]	vs	s[5]	vs	s[4]	vs	[3]	vs	[2]	vs	[1]	vs[0]
63	▼ 56	55	▼48	47	₹40	39	/ ▼ 32	31	₹24	23	7 ▼16	15	▼ ▼8	7 🗸	V 0
V	d[7]	vd	[6]	vo	d[5]	v	d[4]	vc	I[3]	vc	[2]	vd	[1]	vd[0]

Figure 19-2 Vector-Scalar Operation

	63	56	55	48	47	40	39	32	31	24	23	16	15	8	7	0
	vs[7]	vs[6]		vs[5]	vs[4	l]	vs[3	8]	vs[2]		vs[1]		vs[0]	
imm —																
	63 ▼ 1 vd[7		55 ¥ vd[6]		47 ¥ vd[5		39 ♥ \ vd[4		31♥ vd[3		23 ♥ vd[2]	16	15 🕅 V vd[1]	8	7 ♥ \ vd[0]	0
	Va[/	1	VU[U		vulc	'I	val	1	vulc	וי	Vu[2]		va[i]		vuloj	

Figure 19-3 Vector-Immediate Operation

The type of vector operation is selected by a field in the instruction. The four-bit *sel* field selects the treatment of the *vt* operand field, as described in Table 19-1. When a vector-immediate operation is selected, the value of the immediate is taken from the *vt* operand field.

Bit Encoding	Description
0000	Vector-scalar operation; vt[0] is the source operand.
0001	Vector-scalar operation; vt[1] is the source operand.
0010	Vector-scalar operation; vt[2] is the source operand.
0011	Vector-scalar operation; vt[3] is the source operand.
0100	Vector-scalar operation; vt[4] is the source operand.
0101	Vector-scalar operation; vt[5] is the source operand.
0110	Vector-scalar operation; vt[6] is the source operand.
0111	Vector-scalar operation; vt[7] is the source operand.
1011	Vector-vector operation
1111	Vector-immediate operation

Table 19-1 sel Field Encoding

Vector arithmetic operations (except for multiply-accumulate and shift) are saturating; i.e., results that overflow or underflow are clamped to the largest or smallest representable values (255 and 0, respectively). No exceptions occur as a result of overflow or underflow.

Vector operations can also be performed using the 192-bit Vector Accumulator as the destination. This register is interpreted as eight 24-bit accumulators, which is sometimes referred to as the *OB* format because it is only operated upon by data in the octal byte format. As with many DSP architectures, having an accumulator

wider than the operand data, shown in Figure 19-4, allows a series of operations to be performed without concern about overflow or accumulation of round-off error.




Figure 19-4 24-Bit Accumulator

19.2Multimedia Instruction Format

A basic set of instructions to perform arithmetic and logical operations between registers is provided. In addition, instructions exist for handling unaligned data, permutations, comparisons, and conditional selection. For data movement, the standard FPU instruction set is used. The R-type format used by the multimedia instructions is shown in Figure 19-5. Some instructions do not require all fields, in which case they are sometimes used to provide additional function selection bits. The ALNI instruction has a unique interpretation of bits 21 through 25, not described by this figure.

R-type (Register)




Figure 19-5 Multimedia Instruction Format

19.3 Multimedia Instructions

Table 19-2 lists the multimedia instructions sorted by function field.

Table 19-2 Multim	edia Instructions	and Operations
-------------------	-------------------	----------------

Code (5:0)	Mnemonic	Operation
1	C.EQ.OB	Vector Compare Equal
2	PICKF.OB	Vector Pick False
3	PICKT.OB	Vector Pick True
4	C.LT.OB	Vector Compare Less Than
5	C.LE.OB	Vector Compare Less Than or Equal
6	MIN.OB	Vector Minimum
7	MAX.OB	Vector Maximum
10	SUB.OB	Vector Subtract
11	ADD.OB	Vector ADD
12	AND.OB	Vector AND
13	XOR.OB	Vector XOR
14	OR.OB	Vector OR
15	NOR.OB	Vector NOR
16	SLL.OB	Vector Shift Left Logical
18	SRL.OB	Vector Shift Right Logical
24	ALNI.OB	Vector Align
31, sel = 4	SHFL.PACH.OB	Vector Element Shuffle
31, sel = 5	SHFL.PACL.OB	Vector Element Shuffle
31, sel = 6	SHFL.MIXH.OB	Vector Element Shuffle
31, sel = 7	SHFL.MIXL.OB	Vector Element Shuffle
32	RZU.OB	Vector Scale, Round, and Clamp Accumulator
48	MUL.OB	Vector Multiply
50, vd = 0	MULS.OB	Vector Multiply and Subtract Accumulator
50, vd = 16	MULSL.OB	Vector Multiply, Subtract, and Load Accumulator
51, vd = 0	MULA.OB	Vector Multiply-Accumulate
51, vd = 16	MULL.OB	Vector Multiply and Load Accumulator
62, sel = 0	WACL.OB	Vector Write Accumulator Low
62, sel = 8	WACH.OB	Vector Write Accumulator High

Code (5:0)	Mnemonic	Operation
63, sel = 0	RACL.OB	Vector Read Accumulator Low
63, sel = 4	RACM.OB	Vector Read Accumulator Middle
63, sel = 8	RACH.OB	Vector Read Accumulator High

A	ADD.OE	3		Vect	or Add			ADD).OB
	31 26	25 22	21	20 16	15	11 10		6 5	0
	MEDIA 0 1 0 0 1 0	sel	0 0	vt	VS		vd	ADE 0 0 1 0	
	6	4	1	5	5	1	5	6	

ADD.OB vd, vs, vt

Description:

The values in vector vt are added to the values in vector vs. Saturated arithmetic is performed: overflows and underflows clamp to the largest or smallest representable value before writing to vector vd. The *sel* field selects the values of vt[] used for each *i*.

No data-dependent exceptions are possible. The operands must be values in the OB format. If they are not, the results are undefined and the values of the operand vectors become undefined. The result of this instruction is undefined if the processor is executing in 16 FP register mode.

ADD.OB

Vector Add (continued)

ADD.OB

Operation:

$ts \gets FPR[vs]$
$tt \leftarrow select(sel, vt)$
$FPR[vd] \gets AddOB(ts_{6356}, tt_{6356})$
AddOB(ts ₅₅₄₈ , tt ₅₅₄₈)
AddOB(ts ₄₇₄₀ , tt ₄₇₄₀)
AddOB(ts ₃₉₃₂ , tt ₃₉₃₂)
AddOB(ts ₃₁₂₄ , tt ₃₁₂₄)
AddOB(ts ₂₃₁₆ , tt ₂₃₁₆)
AddOB(ts ₁₅₈ , tt ₁₅₈)
AddOB(ts ₇₀ , tt ₇₀)
function AddOB(ts, tt)
$t \leftarrow (0 \parallel ts) + (0 \parallel tt)$
if t ₈ = 1 then
AddOB $\leftarrow 1^8$
else
$AddOB \leftarrow t_{70}$
endif
end AddOB

Exceptions:

ALNI.OI	B			or Align, t Alignment		ALNI.O	B
31 26	2524	23 21	20 16	15 11	10	6 5	0
MEDIA 0 1 0 0 1 0	0 0 0	Imm	vt	vs	vd	ALNI 0 1 1 0 0 0	
6	2	3	5	5	5	6	

ALNI.OB vd, vs, vt, imm

Description:

The align amount is computed by masking the *immediate*, then using that value to control a funnel shift of vector *vs* concatenated with vector *vt*. No immediate or scalar mode is available.

No data-dependent exceptions are possible. The operands must be values in *OB* format. If they are not, the results are undefined and the values of the operand vectors become undefined. This operation does not interpret the format of the registers specified. The result of this instruction is undefined if the processor is executing in 16 FP register mode.

Operation:

```
\begin{split} s &\leftarrow \text{imm}_{2..0} || 0^3 \\ \text{if BigEndianCPU then} \\ & \text{FPR[vd]} \leftarrow (\text{FPR[vs]} \mid| \text{FPR[vt]})_{127\text{-s..64-s}} \\ \text{else} \\ & \text{FPR[vd]} \leftarrow (\text{FPR[vs]} \mid| \text{FPR[vt]})_{63\text{+s..}} \\ \text{endif} \end{split}
```

Exceptions:

AND.OB				Vec	tor AND		AND.OB		
	31 26	25 22	21	20 16	6 15	11 10	6 5	0	
	MEDIA 0 1 0 0 1 0	sel	0 0	vt	VS	vd	AND 0 0 1 1		
	6	4	1	5	5	5	6		

AND.OB vd, vs, vt

Description:

Each element of vector vs is combined with the corresponding element of vector vt in a bitwise logical AND operation. The *sel* field selects the values of vt[] used for each *i*.

No data-dependent exceptions are possible. The operands must be values in the OB format. If they are not, the results are undefined and the values of the operand vectors become undefined. The result of this instruction is undefined if the processor is executing in 16 FP register mode.

AND.OB

Vector AND (continued)

AND.OB

Operation:

$ts \gets FPR[vs]$	
$tt \leftarrow select(sel, vt)$	
$FPR[vd] \gets AndOB(ts_{6356}, tt_{6356})$	
AndOB(ts ₅₅₄₈ , tt ₅₅₄₈)	
AndOB(ts ₄₇₄₀ , tt ₄₇₄₀)	
AndOB(ts ₃₉₃₂ , tt ₃₉₃₂)	
AndOB(ts ₃₁₂₄ , tt ₃₁₂₄)	
AndOB(ts ₂₃₁₆ , tt ₂₃₁₆)	
AndOB(ts ₁₅₈ , tt ₁₅₈)	
AndOB(ts ₇₀ , tt ₇₀)	
function AndOB(ts, tt)	
AndOB \leftarrow (0 ts) and (0 tt)	
end AndOB	

Exceptions:

(C.EQ.	0	B			Ve	ector	Com	npa	re (E	qual)		C.EQ.O	B
	31	26	25	2	22 2	1 20)	16	15		11	10	6	5	0
	MEDIA 0 1 0 0 1			sel	()	vt			VS		0 0 0 0	00	C.EQ 0 0 0 0 0 1	
	6			4			5			5		5		6	_

C.EQ.OB vs, vt

Description:

The values in vector vt are compared to the values in vector vs and the result is written to the condition codes. All 8 *CC* bits are written with comparison results. The comparison made is equal (EQ). The inverse comparison (NE) is not necessary; the instructions that use condition codes (BC1F, BC1T, MOVF, MOVT, PICKF, PICKT) allow both *CC* = 0 and *CC* = 1 tests. The *sel* field selects the values of vt[] used for each *i*.

No data-dependent exceptions are possible. The operands must be values in the OB format. If they are not, the results are undefined and the values of the operand vectors become undefined. The result of this instruction is undefined if the processor is executing in 16 FP register mode.

C.EQ.OB

Vector Compare (Equal) (continued)

C.EQ.OB

Operation:

$$\begin{split} ts &\leftarrow \mathsf{FPR}[\mathsf{vs}] \\ tt &\leftarrow \mathsf{select}(\mathsf{sel}, \mathsf{vt}) \\ \mathsf{SetFPConditionCode}(7, (\mathsf{ts}_{63..56} = \mathsf{tt}_{63..56})) \\ \mathsf{SetFPConditionCode}(6, (\mathsf{ts}_{55..48} = \mathsf{tt}_{55..48})) \\ \mathsf{SetFPConditionCode}(5, (\mathsf{ts}_{47..40} = \mathsf{tt}_{47..40})) \\ \mathsf{SetFPConditionCode}(4, (\mathsf{ts}_{39..32} = \mathsf{tt}_{39..32})) \\ \mathsf{SetFPConditionCode}(3, (\mathsf{ts}_{31..24} = \mathsf{tt}_{31..24})) \\ \mathsf{SetFPConditionCode}(2, (\mathsf{ts}_{23..16} = \mathsf{tt}_{23..16})) \\ \mathsf{SetFPConditionCode}(1, (\mathsf{ts}_{15..8} = \mathsf{tt}_{15..8})) \\ \mathsf{SetFPConditionCode}(0, (\mathsf{ts}_{7..0} = \mathsf{tt}_{7..0})) \end{split}$$

Exceptions:

C.LE.OB				Vector Co (Less Than	•	С	LE.OB
	31 26	25 22	21	20 16	15 1	1 10 6	5 0
	MEDIA 0 1 0 0 1 0	sel	0 0	vt	VS	0 0 0 0 0 0	C.LE 0 0 0 1 0 1
	6	4	1	5	5	5	6

C.LE.OB vs, vt

Description:

The values in vector vt are compared to the values in vector vs and the result is written to the condition codes. All 8 *CC* bits are written with comparison results. The comparison made is less than or equal (LE). The inverse comparison (GT) is not necessary; the instructions that use condition codes (BC1F, BC1T, MOVF, MOVT, PICKF, PICKT) allow both *CC* = 0 and *CC* = 1 tests. The *sel* field selects the values of vt[] used for each *i*.

No data-dependent exceptions are possible. The operands must be values in the OB format. If they are not, the results are undefined and the values of the operand vectors become undefined. The result of this instruction is undefined if the processor is executing in 16 FP register mode.

C.LE.OB

Vector Compare (Less Than or Equal) (continued)

C.LE.OB

Operation:

$ts \gets FPR[vs]$
$tt \gets select(sel, vt)$
$SetFPConditionCode(7, (ts_{6356} \le tt_{6356}))$
$SetFPC onditionCode(6, (ts_{5548} \le tt_{5548}))$
$SetFPC onditionCode(5, (ts_{4740} \le tt_{4740}))$
$SetFPC onditionCode(4, \ (ts_{3932} \le tt_{3932}))$
$SetFPC onditionCode(3, (ts_{3124} \le tt_{3124}))$
$SetFPC onditionCode(2, \ (ts_{2316} \le tt_{2316}))$
$SetFPC onditionCode(1, (ts_{158} \le tt_{158}))$
SetFPConditionCode(0, $(ts_{70} \le tt_{70}))$

Exceptions:

C.LT.OB				ector Co (Less T	ompare Than)			C.LT.C)B
31 26	25	22 2 [.]	1 20	16 15	5	11 10) 6	5	0
MEDIA 0 1 0 0 1 0	se	I 0 0	vt		VS		0 0 0 0 0 0	C.LT 0 0 0 1 0 0	
6	4	1	5		5		5	6	

C.LT.OB vs, vt

Description:

The values in vector *vt* are compared to the values in vector *vs* and the result is written to the condition codes. All 8 *CC* bits are written with comparison results. The comparison made is less than(LT). The inverse comparison (GE) is not necessary; the instructions that use condition codes (BC1F, BC1T, MOVF, MOVT, PICKF, PICKT) allow both CC = 0 and CC = 1 tests. The *sel* field selects the values of *vt*[] used for each *i*.

No data-dependent exceptions are possible. The operands must be values in the OB format. If they are not, the results are undefined and the values of the operand vectors become undefined. The result of this instruction is undefined if the processor is executing in 16 FP register mode.

C.LT.OB

Vector Compare (Less Than) (continued)

C.LT.OB

Operation:

$ts \leftarrow FPR[vs]$
$tt \gets select(sel, vt)$
SetFPConditionCode(7, $(ts_{6356} < tt_{6356}))$
$SetFPConditionCode(6, (ts_{5548} < tt_{5548}))$
$SetFPConditionCode(5, (ts_{4740} < tt_{4740}))$
$SetFPConditionCode(4, (ts_{3932} < tt_{3932}))$
SetFPConditionCode(3, $(ts_{3124} < tt_{3124}))$
SetFPConditionCode(2, $(ts_{2316} < tt_{2316}))$
SetFPConditionCode(1, (ts ₁₅₈ < tt ₁₅₈))
SetFPConditionCode(0, (ts ₇₀ < tt ₇₀))

Exceptions:

MAX.OB				Vecto	or Maximui	n		MAX.OB		
	31 26	25 22	21	20 1	16 15	11 1	10	65 (0	
	MEDIA 0 1 0 0 1 0	sel	0 0	vt	VS		vd	MAX 0 0 0 1 1 1		
	6	4	1	5	5		5	6		

MAX.OB vd, vs, vt

Description:

The values in vector vt are compared to the values in vector vs and the larger is written to each element of vector vd. The *sel* field selects the values of vt[] used for each *i*.

No data-dependent exceptions are possible. The operands must be values in the OB format. If they are not, the results are undefined and the values of the operand vectors become undefined. The result of this instruction is undefined if the processor is executing in 16 FP register mode.

MAX.OB

Vector Maximum (continued)

MAX.OB

Operation:

$ts \gets FPR[vs]$
$tt \leftarrow select(sel, vt)$
$FPR[vd] \leftarrow MaxOB(ts_{6356}, tt_{6356})$
MaxOB(ts ₅₅₄₈ , tt ₅₅₄₈)
MaxOB(ts ₄₇₄₀ , tt ₄₇₄₀)
MaxOB(ts ₃₉₃₂ , tt ₃₉₃₂)
MaxOB(ts ₃₁₂₄ , tt ₃₁₂₄)
MaxOB(ts ₂₃₁₆ , tt ₂₃₁₆)
MaxOB(ts ₁₅₈ , tt ₁₅₈)
MaxOB(ts ₇₀ , tt ₇₀)
function MaxOB(ts, tt)
if (0 ts) > (0 tt) then
$MaxOB \leftarrow ts$
else
MaxOB ← tt
endif
end MaxOB

Exceptions:

MIN.O	B				١	/ect	or N	linim	um				MIN.C)B
31	26	25	22	21	20		16	15	11	10		6 5		0
MEDIA 0 1 0 0 1		se	el	0 0		vt		,	VS		vd		MIN 0 0 0 1 1 0	
6		4		1		5			5	•	5		6	

MIN.OB vd, vs, vt

Description:

The values in vector vt are compared to the values in vector vs and the smaller is written to each element of vector vd. The *sel* field selects the values of vt[] used for each *i*.

MIN.OB

Vector Minimum (continued)

MIN.OB

Operation:

$ts \gets FPR[vs]$
$tt \leftarrow select(sel, vt)$
$FPR[vd] \leftarrow MinOB(ts_{6356}, tt_{6356})$
MinOB(ts ₅₅₄₈ , tt ₅₅₄₈)
MinOB(ts ₄₇₄₀ , tt ₄₇₄₀)
MinOB(ts ₃₉₃₂ , tt ₃₉₃₂)
MinOB(ts ₃₁₂₄ , tt ₃₁₂₄)
MinOB(ts ₂₃₁₆ , tt ₂₃₁₆)
MinOB(ts ₁₅₈ , tt ₁₅₈)
MinOB(ts ₇₀ , tt ₇₀)
function MinOB(ts, tt)
if (0 ts) < (0 tt) then
$MinOB \leftarrow ts$
else
MinOB ← tt
endif
end MinOB

Exceptions:

N	IUL.C)E	3				Ve	ctor	Mult	iply				N	AUL.O	B
	31	26	25	2	2 21	20		16	15		11	10		65		0
	MEDIA 0 1 0 0 1	0	5	sel	0 0		vt			VS			vd		MUL 1 1 0 0 0 0	
	6			4	1	1	5			5			5	1	6	

MUL.OB vd, vs, vt

Description:

The values in vector vt are multiplied by the values in vector vs and the product is written into vector vd. Saturated arithmetic is performed: overflows and underflows clamp to the largest or smallest representable value before writing to vector vd. The *sel* field selects the values of vt[] used for each i.

MUL.OB

Vector Multiply (continued)

MUL.OB

Operation:

$ts \leftarrow FPR[vs]$
$tt \leftarrow select(sel, vt)$
$FPR[vd] \leftarrow MulOB(ts_{6356}, tt_{6356})$
MuIOB(ts ₅₅₄₈ , tt ₅₅₄₈)
MuIOB(ts ₄₇₄₀ , tt ₄₇₄₀)
MuIOB(ts ₃₉₃₂ , tt ₃₉₃₂)
MuIOB(ts ₃₁₂₄ , tt ₃₁₂₄)
MuIOB(ts ₂₃₁₆ , tt ₂₃₁₆)
MuIOB(ts ₁₅₈ , tt ₁₅₈)
MuIOB(ts ₇₀ , tt ₇₀)
function MulOB(ts, tt)
$t \leftarrow (0^8 \mid\mid ts) \times (0^8 \mid\mid tt)$
if t ₁₅₈ ≠ 0 ⁸ then
$MuIOB \leftarrow 1^8$
else
$MuIOB \leftarrow t_{70}$
endif
end MulOB

Exceptions:

Ν	/IULA.	O	B		Multip	Vecto oly-Acc	-	te	N	IULA.C)B
	31 2	6 2	25 22	2 21	20	16 15		11 10	6	5	0
	MEDIA 0 1 0 0 1 0		sel	0 0	vt		VS	0.0	A 0 0 0 0	MULA 1 1 0 0 1 1	
	6		4	1	5		5		5	6	

MULA.OB vs, vt

Description:

The values in vector vt are multiplied by the values in vector vs and the product is added to the Accumulator. Wrapped arithmetic is performed: overflows and underflows wrap around the Accumulator's representable range before being written into the Accumulator. The Accumulator is in the *OB* format. The *sel* field selects the values of vt[] used for each i.

MULA.OB

Vector Multiply-Accumulate (continued)

MULA.OB

Operation:

$$\begin{split} ts \leftarrow \mathsf{FPR}[\mathsf{vs}] \\ tt \leftarrow \mathsf{select}(\mathsf{sel}, \mathsf{vt}) \\ \mathsf{ACC} \leftarrow \mathsf{AccMulOB}(\mathsf{ACC}_{191..168}, \mathsf{ts}_{63..56}, \mathsf{tt}_{63..56}) \\ & \mid \mathsf{AccMulOB}(\mathsf{ACC}_{167..144}, \mathsf{ts}_{55..48}, \mathsf{tt}_{55..48}) \\ & \mid \mathsf{AccMulOB}(\mathsf{ACC}_{143..120}, \mathsf{ts}_{47..40}, \mathsf{tt}_{47..40}) \\ & \mid \mathsf{AccMulOB}(\mathsf{ACC}_{119..96}, \mathsf{ts}_{39..3}, \mathsf{tt}_{39..32}) \\ & \mid \mathsf{AccMulOB}(\mathsf{ACC}_{95..72}, \mathsf{ts}_{31..24}, \mathsf{tt}_{31..24}) \\ & \mid \mathsf{AccMulOB}(\mathsf{ACC}_{71..48}, \mathsf{ts}_{23..16}, \mathsf{tt}_{23..16}) \\ & \mid \mathsf{AccMulOB}(\mathsf{ACC}_{47..24}, \mathsf{ts}_{15..8}, \mathsf{tt}_{15..8}) \\ & \mid \mathsf{AccMulOB}(\mathsf{ACC}_{23..0}, \mathsf{ts}_{7..0}, \mathsf{tt}_{7..0}) \\ \end{split}$$

Exceptions:

MULL.	OE	3				tiply an mulato		Ν	IULL.C)B
31 2	6 2	5 2	22 21	20	16 15	5	11 10	6	5	0
MEDIA 0 1 0 0 1 0		sel	0 0	vt		VS	1	L 0 0 0 0	MULL 1 1 0 0 1 1	
6		4	1	5		5		5	6	

MULL.OB vs, vt

Description:

The values in vector vt are multiplied by the values in vector vs and the product is stored in the Accumulator. Wrapped arithmetic is performed, such that overflows and underflows wrap around the Accumulator's representable range before being written into the Accumulator. The Accumulator result is in the *OB* format. The *sel* field selects the values of vt[] used for each *i*.

MULL.OB

Vector Multiply and Load Accumulator (continued)

MULL.OB

Operation:

Exceptions:

N	IULS	.C)B						-	oly an Imula			Μ	ULS.C)B
	31	26	25	22	21	20		16	15		11	10	6 5	5	0
	MEDIA 0 1 0 0 1		s	el	0 0		vt			VS		S 0 0 0 0	0 0	MULS 1 1 0 0 1 0	
	6			4	1	1	5			5		5	1	6	

MULS.OB vs, vt

Description:


The values in vector vt are multiplied by the values in vector vs and the product is subtracted from the Accumulator. Wrapped arithmetic is performed: overflows and underflows wrap around the Accumulator's representable range before being written into the Accumulator. The Accumulator is in the *OB* format. The *sel* field selects the values of vt[] used for each *i*.

MULS.OB

Vector Multiply and Subtract Accumulator (continued)

MULS.OB

Operation:



Exceptions:

MULS	L.	OE	8			ctor ract		tiply Loac	ł	Μι	JLSL.C)B
31	26	25	22 2	21 2	0	16	15		11 10	6	5	0
MEDIA 0 1 0 0 1		se	I	0	vt			VS	1	L 0 0 0 0	MULSL 1 1 0 0 1 0	
6		4		1	5			5		5	6	

MULSL.OB vs, vt

Description:


The values in vector vt are multiplied by the values in vector vs and negated. The vector result is stored to the Accumulator. The Accumulator result is in the *OB* format. The *sel* field selects the values of vt[] used for each *i*.

MULSL.OB

Vector Multiply Subtract and Load (continued)

MULSL.OB

Operation:



Exceptions:

NOR.OB						v	ecto	or NO		NOR.OB				
31	26	25	22	21	20		16	15		11 10)	65		0
MEDIA 0 1 0 0 1	0	se	əl	0 0		vt			vs		vd		NOR 0 0 1 1 1 1	
6		4		1		5			5		5		6	

NOR.OB vd, vs, vt

Description:

Each element of vector vs is combined with the corresponding element of vector vt in a bitwise logical NOR operation. The *sel* field selects the values of vt[] used for each *i*.

NOR.OB

Vector NOR (continued)

NOR.OB

Operation:

tt \leftarrow select(sel, vt) FPR[vd] \leftarrow NorOB(ts ₆₃₅₆ , tt ₆₃₅₆)	
NorOB(ts _{55.48} , tt _{55.48})	
NorOB(ts ₄₇₄₀ , tt ₄₇₄₀)	
NorOB(ts ₃₉₃₂ , tt ₃₉₃₂)	
NorOB(ts ₃₁₂₄ , tt ₃₁₂₄)	
NorOB(ts ₂₃₁₆ , tt ₂₃₁₆)	
NorOB(ts ₁₅₈ , tt ₁₅₈)	
NorOB(ts ₇₀ , tt ₇₀)	
function NorOB(ts, tt)	
NorOB \leftarrow (0 ts) nor (0 tt)	
end NorOB	

Exceptions:

C	DR.OB	8					١	/ect	or OR					OR.C	B
	31 2	26	25	22	21	20		16	15	1	1 10		65		0
	MEDIA 0 1 0 0 1 0)	se	I	0 0		vt		١	'S		vd		OR 0 0 1 1 1 0	
	6		4		1	1	5			5	1	5	I	6	

OR.OB vd, vs, vt

Description:

Each element of vector vs is combined with the corresponding element of vector vt in a bitwise logical OR operation. The *sel* field selects the values of vt[] used for each *i*.

OR.OB

Vector OR (continued)

OR.OB

Operation:

$ts \gets FPR[vs]$
$tt \gets select(sel, vt)$
$FPR[vd] \gets OrOB(ts_{6356}, tt_{6356})$
OrOB(ts ₅₅₄ , tt ₅₅₄₈)
OrOB(ts ₄₇₄ , tt ₄₇₄₀)
OrOB(ts ₃₉₃ , tt ₃₉₃₂)
OrOB(ts ₃₁₂ , tt ₃₁₂₄)
OrOB(ts ₂₃₁ , tt ₂₃₁₆)
OrOB(ts ₁₅₈ , tt ₁₅₈)
OrOB(ts ₇₀ , tt ₇₀)
function OrOB(ts, tt)
$OrOB \leftarrow (0 \parallel ts) \text{ or } (0 \parallel tt)$
end OrOB

Exceptions:

PICKF.OB

Vector Pick False

PICKF.OB

31 26	25 22	21	20 16	15 1	11 10	65	0
MEDIA 0 1 0 0 1 0	sel	0 0	vt	vs	vd		PICKF 0 0 0 0 1 0
6	4	1	5	5	5	I	6

Format:

PICKF.OB vd, vs, vt

Description:

The vector vd is written with either the corresponding element of vector vs or the corresponding element of vector vt, depending on the state of the *CC* bits. All 8 *CC* bits are used. The *sel* field selects the values of vt[] used for each *i*.


Both PICKF and PICKT are necessary since the operands are not symmetrical; every element of vector vs is used, whereas the *sel* field selects values of vt[] used for each *i*.

PICKF.OB

Vector Pick False (continued)

PICKF.OB

Operation:



Exceptions:

PICKT.OB

Vector Pick True

PICKT.OB

31 26	25 22	21	20 1	6 15	11 10	6	5	0
MEDIA 0 1 0 0 1 0	sel	0 0	vt	VS		vd	PICKT 0 0 0 0 1 1	
6	4	1	5	5	·	5	6	

Format:

PICKT.OB vd, vs, vt

Description:

The vector vd is written with either the corresponding element of vector vs or the corresponding element of vector vt, depending on the state of the *CC* bits. All 8 *CC* bits are used. The *sel* field selects the values of vt[] used for each *i*.


Both PICKF and PICKT are necessary since the operands are not symmetrical; every element of vector vs is used, whereas the *sel* field selects values of vt[] used for each *i*.

PICKT.OB

Vector Pick True (continued)

PICKT.OB

Operation:



Exceptions:

RACH					or Read lator H			RACH.OE				
31	26	25	22	21	20	16	15	11	10	6 5		0
MEDIA 0 1 0 0 1	0	Н 10С	0	0 0	0 0 0 0 0	0	0 0 0 0	0 0	vd		RACH 1 1 1 1 1 1	
6	1	4		1	5		5		5		6	

RACH.OB vd

Description:

Read the most-significant third of the bits of the Accumulator elements. No clamping of the values extracted is performed; the bits are simply copied into elements of vd[].

RACL/RACM/RACH followed by WACL/WACH are used to save and restore the Accumulator.

No data-dependent exceptions are possible. The result of this instruction is undefined if the processor is executing in 16 FP register mode.

Operation:

FPR[vd] ← ACC ₁₉₁₁₈₄	
ACC ₁₆₇₁₆₀	
ACC ₁₄₃₁₃₆	
ACC ₁₁₉₁₁₂	
ACC ₉₅₈₈	
ACC ₇₁₆₄	
ACC ₄₇₄₀	
ACC ₂₃₁₆	

Exceptions:

Coprocessor Unusable exception

	RACL	.C	B				Vector Read Accumulator Low				RACL.OI			
Γ	31	26	25	22	21	20	16	15	11	10	65		0	
	MEDIA 0 1 0 0 1		0 0	L 00	0 0	0	0 0 0 0 0) 0 0 0)) 0 0	vd		RACL 1 1 1 1 1 1		
	6			4	1		5	Ę	5	5		6		

RACL.OB vd

Description:

Read the least-significant third of the bits of the Accumulator elements. No clamping of the values extracted is performed; the bits are simply copied into elements of vd[].

RACL/RACM/RACH followed by WACL/WACH are used to save and restore the Accumulator.

No data-dependent exceptions are possible. The result of this instruction is undefined if the processor is executing in 16 FP register mode.

Operation:

FPR[vd] ← ACC ₁₇₅₁₆₈	
ACC ₁₅₁₁₄₄	
ACC ₁₂₇₁₂₀	
ACC ₁₀₃₉₆	
ACC ₇₉₇₂	
ACC ₅₅₄₈	
ACC ₃₁₂₄	
ACC ₇₀	

Exceptions:

Coprocessor Unusable exception

RACM.	DB			or Read ator Middle		RACM.O			
31 26	25 22	21	20 16	15 11	10	6 5	0		
MEDIA 0 1 0 0 1 0	M 0100	0 0	0 0 0 0 0 0	0 0 0 0 0 0	vd	RACM 1 1 1 1 1 1			
6	4	1	5	5	5	6			

RACM.OB vd

Description:

Read the middle third of the bits of the Accumulator elements. No clamping of the values extracted is performed; the bits are simply copied into elements of vd[].

RACL/RACM/RACH followed by WACL/WACH are used to save and restore the Accumulator.

No data-dependent exceptions are possible. The result of this instruction is undefined if the processor is executing in 16 FP register mode.

Operation:

FPR[vd] ← ACC ₁₈₃₁₇₆	
ACC _{159.152}	
ACC ₁₃₅₁₂₈	
ACC ₁₁₁₁₀₄	
ACC ₈₇₈₀	
ACC ₆₃₅₆	
ACC ₃₉₃₂	
ACC ₁₅₈	

Exceptions:

Coprocessor Unusable exception

F	RZU.C	B	8	Vector Scale, Round, and Clamp Accumulator								RZU.C	B	
	31	26	25	22	21	20		16	15	11	10	6	5	0
	MEDIA 0 1 0 0 1	0	se	I	0 0	Ņ	vt		0 0 0 0	000	vd		RZU 1 0 0 0 0 0	
	6		4		1		5	1	5)	5		6	

RZU.OB vd, vt

Description:


The values in the Accumulator are logically shifted right by the values in vector vt, rounded to the nearest value with exactly halfway results rounded toward zero, and clamped to an unsigned subset of the range of vd[]. The Accumulator is in the *OB* format. The *sel* field selects the values of vt[] used for each *i*. The shift amount must be an immediate and the value must be 0, 8, or 16. The clamping range is 0..255.

RZU.OB

Vector Scale, Round, and Clamp Accumulator (continued)

RZU.OB

Operation:



Exceptions:

SHFL.	0	p.C)B)		-	ctor uffle		,	SHF	E.op.C	B
31	26	25	22	21	20	16	15	11	10	6	5	0
MEDIA 0 1 0 0 1	0	se	el	0 0	vt		V	S		vd	SHFL 0 1 1 1 1 1	
6		4		1	5		5	j		5	6	

SHFL.op.OB vd, vs, vt

Description:

Elements of vectors *vs* and *vt* are merged into a new vector. Not all combinations of values are available; the operations of the variants of this instruction are tailored to the data movement patterns of specific calculations. The shuffles available are given in Table 19-3.

The *sel* field selects the values of vt[] used for each *i*. The *sel* field must specify a vector, not an immediate or a scalar. The remaining bits in the field are not used for a vt[] select, but rather are used to encode the shuffle operation.

sel	Operation	vd[7]	vd[6]	vd[5]	vd[4]	vd[3]	vd[2]	vd[1]	vd[0]
0100	PACH	vs[7]	vs[5]	vs[3]	vs[1]	vt[7]	vt[5]	vt[3]	vt[1]
0101	PACL	vs[6]	vs[4]	vs[2]	vs[0]	vt[6]	vt[4]	vt[2]	vt[0]
0110	MIXH	vs[7]	vt[7]	vs[6]	vt[6]	vs[5]	vt[5]	vs[4]	vt[4]
0111	MIXL	vs[3]	vt[3]	vs[2]	vt[2]	vs[1]	vt[1]	vs[0]	vt[0]

Table 19-3 Operation Encoding for Shuffles

SHFL.op.OB

Vector Shuffle (continued)

SHFL.op.OB

Operation:

PACH.OB
$ts \gets FPR[vs]$
$tt \leftarrow select(sel, vt)$
FPR[vd] ← ts ₆₃₅₆ ts ₄₇₄₀
ts ₃₁₂₄ ts ₁₅₈
tt ₆₃₅₆ tt ₄₇₄
tt ₃₁₂₄ tt ₁₅₈
PACL.OB
$ts \gets FPR[vs]$
$tt \leftarrow select(sel, vt)$
FPR[vd] ← ts ₅₅₄₈ ts ₃₉₃₂
ts ₂₃₁₆ ts ₇₀
tt ₅₅₄₈ tt ₃₉₃
tt ₂₃₁₆ tt ₇₀
MIXH.OB
$ts \gets FPR[vs]$
$tt \leftarrow select(sel, vt)$
FPR[vd] ← ts ₆₃₅₆ tt ₆₃₅₆
ts ₅₅₄₈ tt ₅₅₄₈
ts ₄₇₄₀ tt ₄₇₄₀
ts ₃₉₃₂ tt ₃₉₃₂

SHFL.op.OB

Vector Shuffle (continued)

SHFL.op.OB

Operation (continued):

MIXL.OB

$$\begin{split} ts \leftarrow \mathsf{FPR}[vs] \\ tt \leftarrow select(sel, vt) \\ \mathsf{FPR}[vd] \leftarrow ts_{31..24} \mid\mid tt_{31..24} \\ \mid\mid ts_{23..16} \mid\mid tt_{23..16} \\ \mid\mid ts_{15..8} \mid\mid tt_{15..8} \\ \mid\mid ts_{7..0} \mid\mid tt_{7..0} \end{split}$$

Exceptions:

S	SLL.O	B				Vect	tor S	Shift	Lef	t Log	gica	I		(SLL.O	B
	31 2	26	25	22	21	20		16	15		11	10		65		0
	MEDIA 0 1 0 0 1 0		se	I	0 0		vt			vs			vd		SLL 0 1 0 0 0 0	
	6		4		1		5			5			5		6	

SLL.OB vd, vs, vt

Description:

Each element of vector vs is shifted left by an amount specified by an immediate or an element of vector vt, and zeros are shifted into the low-order bits. The results are written into vector vd. All but the lower 3 bits of the shift amount are masked to 0, so the largest possible shift is 7 places. The *sel* field selects the values of vt[] used for each i, which must be a scalar or an immediate.

SLL.OB

Vector Shift Left Logical (continued)

SLL.OB

Operation:

$ts \gets FPR[vs]$
$tt \leftarrow select(sel, vt)$
$FPR[vd] \gets SLLOB(ts_{6356}, tt_{6356})$
SLLOB(ts ₅₅₄₈ , tt ₅₅₄₈)
SLLOB(ts ₄₇₄₀ , tt ₄₇₄₀)
SLLOB(ts ₃₉₃₂ , tt ₃₉₃₂)
SLLOB(ts ₃₁₂₄ , tt ₃₁₂₄)
SLLOB(ts ₂₃₁₆ , tt ₂₃₁₆)
SLLOB(ts ₁₅₈ , tt ₁₅₈)
SLLOB(ts ₇₀ , tt ₇₀)
function SLLOB(ts, tt)
$s \leftarrow tt_{20}$
$SLLOB \gets ts_{7\text{-}s0} \parallel 0^s$
end SLLOB

Exceptions:

,	SRL.OE	8	V	ector Shift	Right Logic	al	SRL.O	B
	31 26	25 22	21	20 16	15 11	10	6 5	0
	MEDIA 0 1 0 0 1 0	sel	0 0	vt	VS	vd	SRL 0 1 0 0 1 0	
	6	4	1	5	5	5	6	

SRL.OB vd, vs, vt

Description:

Each element of vector vs is shifted right by an amount specified by an immediate or an element of vector vt, and zeros are shifted into the low-order bits. The results are written into vector vd. All but the lower 3 bits of the shift amount are masked to 0, so the largest possible shift is 7 places. The *sel* field selects the values of vt[] used for each i, which must be a scalar or an immediate.

SRL.OB

Vector Shift Right Logical (continued)

SRL.OB

Operation:

$ts \leftarrow FPR[vs]$
$tt \gets select(sel, vt)$
$FPR[vd] \gets SRLOB(ts_{6356}, tt_{6356})$
SRLOB(ts ₅₅₄₈ , tt ₅₅₄₈)
SRLOB(ts ₄₇₄₀ , tt ₄₇₄₀)
SRLOB(ts ₃₉₃₂ , tt ₃₉₃₂)
SRLOB(ts ₃₁₂₄ , tt ₃₁₂₄)
SRLOB(ts ₂₃₁₆ , tt ₂₃₁₆)
SRLOB(ts ₁₅₈ , tt ₁₅₈)
SRLOB(ts ₇₀ , tt ₇₀)
function SRLOB(ts, tt)
$s \leftarrow tt_{20}$
$SRLOB \leftarrow 0^{s} \parallel ts_{7s}$
end SRLOB

Exceptions:

S	SUB.OE	3			Vector	Subtract	t		SL	JB.O	B
	31 26	25	22 2	1 20	16	15	11 1	0	65		0
	MEDIA 0 1 0 0 1 0	se	el C		vt	VS		vd		SUB 0 1 0 1 0	
	6	4	1	1	5	5	L	5		6	

SUB.OB vd, vs, vt

Description:

The difference of the values in vector vt and vector vs is written into vector vd. Saturated arithmetic is performed: overflows and underflows clamp to the largest or smallest representable value before writing to vector vd. The *sel* field selects the values of vt[] used for each *i*.

SUB.OB

Vector Subtract (continued)

SUB.OB

Operation:

$ts \leftarrow FPR[vs]$	
$tt \leftarrow select(fmtsel, vt)$	
$FPR[vd] \leftarrow SubOB(ts_{6356}, tt_{6356})$	
SubOB(ts _{55.48} , tt _{55.48})	
SubOB(ts ₄₇₄₀ , tt ₄₇₄₀)	
SubOB(ts ₃₉₃₂ , tt ₃₉₃₂)	
SubOB(ts ₃₁₂₄ , tt ₃₁₂₄)	
SubOB(ts ₂₃₁₆ , tt ₂₃₁₆)	
SubOB(ts ₁₅₈ , tt ₁₅₈)	
SubOB(ts ₇₀ , tt ₇₀)	
function SubOB(ts, tt)	
$t \leftarrow (0 \mid\mid ts) - (0 \mid\mid tt)$	
if t ₈ = 1 then	
$SubOB \leftarrow 0^8$	
else	
$SubOB \leftarrow t_{70}$	
endif	
end SubOB	

Exceptions:

V	VACH	1.0	ЭB			A	Vecto Accumu	or Write lator Hi			W	ACH.C)B
	31	26	25	22	21	20	16	15	11	10	6 5	5	0
	MEDIA 0 1 0 0 1	0	Н 10(0 0	0 0	0 0	0 0 0 0 0	vs		0 0 0 0	0 0	WACH 1 1 1 1 1 0	
	6		4		1		5	5		5		6	

WACH.OB vs

Description:

This instruction writes the most-significant third of the bits of the Accumulator elements. The least-significant two-thirds of the bits of the Accumulator elements are unaffected.

RACL/RACM/RACH followed by WACL/WACH are used to save and restore the Accumulator.

This instruction is the only instruction that writes a portion of the Accumulator. WACL writes all bits in the accumulator, so it must precede WACH when restoring the Accumulator.

No data-dependent exceptions are possible. The result of this instruction is undefined if the processor is executing in 16 FP register mode.

Operation:

ACC ← FPR[vs] ₆₃₅₆ ACC ₁₈₃₁₆₈	
FPR[vs] ₅₅₄₈ AC ₁₅₉₁₄₄	
FPR[vs] ₄₇₄₀ AC ₁₃₅₁₂₀	
FPR[vs] ₃₉₃₂ AC ₁₁₁₉₆	
FPR[vs] ₃₁₂₄ AC ₈₇₇₂	
FPR[vs] ₂₃₁₆ AC ₆₃₄₈	
FPR[vs] ₁₅₈ AC ₃₉₂₄	
FPR[vs] ₇₀ ACC ₁₅₀	

WACH.OB

Vector Write Accumulator High (continued)

WACH.OB

Exceptions:

V	VACL	0)B			A		ctor mul		ite Low		Ν	ACL.C)B
	31	26	25	22	21	20		16 1	15		11 1	0 6	5	0
	MEDIA 0 1 0 0 1	0	L 0 0	0 0	0 0		vt			vs		0 0 0 0 0 0	WACL 1 1 1 1 1 0	
	6		4		1		5			5		5	6	

Format:

WACL.OB vs, vt

Description:

This instruction writes the least-significant two-thirds of the bits of the Accumulator elements. The upper one-third of the bits of the Accumulator elements are written by the sign bits of the corresponding elements of vector *vs*[] and replicated by 8, depending on the format.

RACL/RACM/RACH followed by WACL/WACH are used to save and restore the Accumulator.

No data-dependent exceptions are possible. The result of this instruction is undefined if the processor is executing in 16 FP register mode.

Operation:

$ACC \leftarrow 0^8 \mid\mid FPR[vs]_{6356} \mid\mid FPR[vt]_{6356}$
0 ⁸ FPR[vs] ₅₅₄₈ FPR[vt] ₅₅₄₈
0 ⁸ FPR[vs] ₄₇₄₀ FPR[vt] ₄₇₄₀
0 ⁸ FPR[vs] ₃₉₃₂ FPR[vt] ₃₉₃₂
0 ⁸ FPR[vs] ₃₁₂₄ FPR[vt] ₃₁₂₄
0 ⁸ FPR[vs] ₂₃₁₆ FPR[vt] ₂₃₁₆
0 ⁸ FPR[vs] ₁₅₈ FPR[vt] ₁₅₈
0 ⁸ FPR[vs] ₇₀ FPR[vt] ₇₀

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

	XOR.O	B				Vecto	or XO	R		Χ	OR.OB
ſ	31 2	26 2	25 22	21	20	16	15	11	1 10	6 5	0
	MEDIA 0 1 0 0 1 0		sel	0 0	vt			VS	vd		XOR 0 0 1 1 0 1
	6		4	1	5			5	5		6

Format:

XOR.OB vd, vs, vt

Description:

Each element of vector vs is combined with the corresponding element of vector vt in a bitwise logical XOR operation. The *sel* field selects the values of vt[] used for each *i*.

No data-dependent exceptions are possible. The operands must be values in the OB format. If they are not, the results are undefined and the values of the operand vectors become undefined. The result of this instruction is undefined if the processor is executing in 16 FP register mode.

XOR.OB

Vector XOR (continued)

XOR.OB

Operation:

$ts \gets FPR[vs]$
$tt \gets select(sel, vt)$
$FPR[vd] \gets XorOB(ts_{6356}, tt_{6356})$
XorOB(ts ₅₅₄₈ , tt ₅₅₄₈)
XorOB(ts ₄₇₄₀ , tt ₄₇₄₀)
XorOB(ts ₃₉₃₂ , tt ₃₉₃₂)
XorOB(ts ₃₁₂₄ , tt ₃₁₂₄)
XorOB(ts ₂₃₁₆ , tt ₂₃₁₆)
XorOB(ts ₁₅ , tt ₁₅₈)
XorOB(ts ₇₀ , tt ₇₀)
function XorOB(ts, tt)
$XorOB \gets (0 \mid\mid ts) xor (0 \mid\mid tt)$
end XorOB

Exceptions:

Coprocessor Unusable exception Reserved Instruction exception

19.4 Multimedia Instruction Opcode Bit Encoding

Figure 19-6 lists the bit encoding for multimedia instructions.

Function (for Opcode = COP2)								
53	0	1	2	3	4	5	6	7
0		C.EQ	PICKF	PICKT	C.LT	C.LE	MIN	MAX
1			SUB	ADD	AND	XOR	OR	NOR
2	SLL		SRL					
3	ALNI							SHFL
4	RZU							
5								
6	MUL		MULS{,L}	MUL{A,L}				
7							WAC{H,L}	RAC{H,L}
				I				

Figure 19-6 Bit Encoding for Multimedia Instructions

Debug and Test Features

20

This chapter describes the VR5432 processor's debug and test functions, which are intended for the exclusive use of debug software and hardware tools. These functions do not involve the WatchLo and WatchHi registers; instead, they replace and greatly improve on the debug functions implemented by the WatchLo and WatchHi registers.

The debug and other JTAG-accessible registers described here are not architecturally visible parts of the processor. Programs running in Normal mode (User, Supervisor, or Kernel mode) cannot access the debug resources directly. However, a special Normal mode instruction, DBREAK, is provided for accessing Debug mode, and a debug tool attached to the JTAG port can access Debug mode directly.

20.1 **Overview**

The processor implements both internally and externally accessible debug resources. The externally accessible resources are accessed via the JTAG interface, which complies with IEEE Standards 1149.1 and 1149.1a and implements N-Wire and N-Trace debug enhancements.

The processor's Debug mode is entered when a debug break occurs. The debug functions can be controlled internally or externally, as follows:

- Internal Access. A processor-resident debugger program, invoked via the Debug Exception vector, uses *debug instructions* to access the processor's *debug registers*. The DBREAK instruction is provided fo this purpose; when executed, it causes the processor to enter Debug mode.
- **External Access.** An external debug tool, attached to the JTAG test access port (TAP), can access the processor's internal *debug module*, which includes *JTAG-accessible registers* that support JTAG, N-Wire, and N-Trace test interfaces.

Figure 20-1 shows the processor resources accessible to debug programs and external debug tools using the internal- and external-access methods.




Figure 20-1 Access to Processor Resources in Debug Mode

The *debug registers*—DR0 through DR15—can be accessed by the *debug instructions*—DBREAK, MTDR, MFDR, and DRET—in either the internal- or external-access Debug mode. These registers and instructions give software or hardware the ability to break the processor, modify its state or set breakpoints, and resume running, or to break the processor, single-step, and resume running.

The N-Wire and N-Trace interfaces, available in external-access Debug mode, support comprehensive hardware and software breakpoints and trace functions. They use a *monitor* mechanism that gives debug tools access to all system resources, including the processor's user and debug registers, program counter, register file, caches, external memory, and I/O. For example, an external-access debug tool can download data via the JTAG port into external memory, return to normal operation mode, and monitor the result of execution using this data. The N-Wire functions provide run-time control and access to the processor's internal state. The N-Trace functions support instruction-execution tracing via trace packets on the trace signals. Both functions share a set of *JTAG-accessible registers*. In the VR5432 implementation, "N" equals 4, as represented by the four TrcData [3:0] signals.

Because an external-access debug tool can access both the debug registers and the JTAG-accessible registers, the external-access Debug mode provides more control of the processor than does internal-access Debug mode.

20.2 **Definition of Terms**

Debug Break. An event that causes the processor to asynchronously leave Normal mode (User, Supervisor, or Kernel mode) execution and enter Debug mode. The terms "break" and "debug break" are used interchangeably. Section 20.3 defines all possible debug break events.

Debug Exception Vector. Address 0xFFFF FFFF BFC0 1000. The DBREAK instruction is designed for accessing this vector.

Debug Instructions. DBREAK, MTDR, MFDR, and DRET, as described in Section 20.4.1.

Debug Mode. The processor enters Debug mode as the result of a debug break. If the debug module is in reset at the debug break, the processor begins executing internal-access resident debugger instructions, starting at the Debug Exception vector address. If the debug module is not in reset at the debug break, the processor begins executing external-access instructions from the JTAG-accessible N-Wire Monitor Instruction (MON_INST) register. Although Debug mode can be entered and controlled via internal or external access, external access supports maximum control of the processor. See also *Normal Mode*, *Debug Module*, and Section 20.3. **Debug Mode Registers.** The internally accessible debug registers and the JTAG-accessible registers.

Debug Module. A module inside the processor that supports external access to the debug features via the JTAG port. The debug module contains the JTAG, N-Wire, and N-Trace interfaces. See Figure 20-1.

Debug Module Reset. The processor state in which external access to the processor's debug module is disabled. This reset is unrelated to the processor reset (Reset*). The debug module is enabled and disabled with the *DINIT* bit in the JTAG-accessible N-Wire Debug Module System (DM_SYSTEM) register. In the internal-access method, the debug module is disabled (in reset), and the processor can enter Debug module by executing the DBREAK instruction. In the external-access method, the debug module is enabled (not in reset). Compare to *Debug Reset*.

Debug Registers. The registers accessible with the *debug instructions*. These registers include DR0 through DR15 (DRCNTL, DEPC, DDATA0, DDATA1, IBC, DBC, IBA, IBAM, DBA, DBAM, DBD, and DBDM). All of the debug registers are accessible directly in the internal-access Debug mode, and they are accessible either directly or indirectly in the external-access Debug mode. The debug registers are described in Section 20.4.2. These registers described in Section 20.5.2.

Debug Reset. A reset to the processor from the debug module, accomplished by externally setting the *RESET* bit in the N-Wire Debug Module Control (DM_CONTROL) register. The effect of a debug reset on the processor is the same as asserting Reset*. Compare to *Debug Module Reset*.

External Access. Debug access to processor resources and operations by an external debug tool through the JTAG port and the on-chip debug module, which supports JTAG, N-Wire, and N-Trace debug functions (see Figure 20-1). In the external-access method, a debug tool can access all of the debug registers and all of the JTAG-accessible registers. External access thus provides more control of processor resources than does internal access.

Hardware Breakpoint. An instruction address, data address, or data-data breakpoint specified in the debug registers or the JTAG-accessible registers. The hardware breakpoint registers are shared between the debug and JTAG-accessible register sets.

Internal Access. Debug access to processor resources and operations via a resident debugger program invoked at the processor's Debug Exception vector address (the DBREAK instruction is provided for this purpose). The resident debugger program can use the debug instructions MTDR and MFDR to access the processor state, set breakpoints, and single-step.

JTAG-Accessible Registers. The registers accessible in external-access Debug mode. They include the three required JTAG registers (Instruction, Bypass, and Boundary Scan), plus registers to support the N-Wire and N-Trace debug functions (DM_SYSTEM, DM_CONTROL, MON_INST, MON_DATA, TRCSYS, and most of the internal-access debug registers). These registe rsare described in Section 20.5.2.

Monitor. A JTAG-accessible mechanism for accessing all system resources, including the processor's Normal mode and Debug mode registers, cache, external memory, and I/O.

Normal Mode. User, Supervisor, or Kernel mode. The processor is also in Normal mode when it is in Reset or is being reset by the debug module. See also *Debug Mode*.

Resident Debugger. An optional program that can be accessed internally via the Debug Exception vector (the DBREAK instruction is designed for this purpose). This program provides system access to most (but not all) of the processor's debug features when there is no attached debug tool or the debug tool is in Reset.

Trigger. The BkTgIO* output signal.

Trigger Event. An event that causes assertion of the BkTgIO* output signal. Such events can include:

- An enabled hardware breakpoint
- An enabled debug break

20.3 **Debug Mode**

The processor enters Debug mode as a result of one of the following possible debug break events:

- Internal-access debug break events
 - Execution of the DBREAK instructio
 - Setting th *STEP* bit in the DRCNTL debug register (DR0)
 - Reaching an instruction-address, data-address, or data-data breakpoint specified in the debug registers
- External-access debug break events
 - Assertion o the BkTgIO* signal, when it is configured for inpu
 - Setting of th *BREAK* bit in the JTAG-accessible N-Wire Debug Module Control (DM_CONTROL) register
 - Setting th *STEP* bit in either the DRCNTL register or th DM_CONTROL register
 - Reaching an instruction-address, data-address, or data-data breakpoint specified in the debug registers

Debug mode is entered regardless of the state of the debug module.

- If the *debug modul* is *in Reset* (*DINIT* bit set to 1 in the N-Wire DM_SYSTEM register), the processor begins executing internal-access resident debugger instructions starting at the Debug Exception vector address. In this case, the DRCNTL register controls Debug mode operations.
- If the *debug modul* is *not in Reset* (*DINIT* bit cleared to 0 in the N-Wire DM_SYSTEM register), the processor begins executing external-access instructions from the N-Wire Monitor Instruction (MON_INST) register, if execution is enabled. In this case, the JTAG port controls Debug mode operations.

When Debug mode is entered, all incomplete instructions are flushed from the pipeline, all outstanding external bus transactions are completed, execution transitions to Debug mode at an instruction boundary, the program counter (PC) is saved in the DEPC debug register, and execution is redirected to the 64-bit Debug Exception vector (location 0xFFFF FFFF BFC0 1000). There may be a delay entering Debug mode to allow the pipeline flush and to allow all outstanding external transactions to complete; if so, the processor stalls during this time.

The processor will not enter Debug mode at a branch delay slot instruction boundary. Instead it stops at the branch instruction or the target of the branch. If a software or hardware breakpoint occurs for the branch delay slot instruction, the breakpoint occurs at the corresponding Branch instruction. If a single-step break is executed on a Branch instruction, both the branch and its delay slot are executed.

Instructions that redirect the PC (e.g., branches) are not allowed to be executed in the MON_INST register when the debug module is in reset. Any attempt to do so results in undefined behavior. Instructions that redirect the PC are allowed if the debug module is not in reset.

While in Debug mode, the processor behaves as if it is in Kernel mode (CP0 Status EXL = 1), although entering Debug mode does not set the EXL bit. All interrupts are disabled, including NMI*, and any debug break events are ignored. If a Load or Store instruction causes an exception in Debug mode, the exception is processed as if the processor is in Kernel mode. The DM_EXCEPT bit in the relevant Debug Control register (DRCNTL for internal access, or DM_CONTROL for external access) indicates whether an exception occurred. If any instruction other than Load or Store causes an exception, the results and processor state are undefined.

The processor returns to Normal mode from Debug mode by executing a DRET instruction. The processor vectors the PC to the address in the Debug Exception PC (DEPC) register.

20.4 Internal Access

In the processor's internal-access Debug mode, a resident debugger program can use the debug instructions to access all of the debug registers. These instructions and registers are (with a few exceptions) also available to external-access Debug mode, as described in Section 20.5.

20.4.1 **Debug Instructions**

The DBREAK, DRET, MTDR and MFDR instructions are unique to the processor's debug features. Except for DBREAK, these instructions are accessible only when the processor is in Debug mode; executing them in Normal mode causes a Reserved Instruction trap.

20.4.1.1 DBREAK: Debug Break

31 26	25	6	5	0
SPECIAL2 0 1 1 1 0 0	0 0000 0000 0000 0000 0000		DBREAK 1 1 1 1 1 1	
6	20		6	

The DBREAK instruction forces entry into Debug mode by causing a trap to the Debug Exception vector address (0xFFFF FFFF BFC0 1000). This instruction may only be executed in Normal (User, Supervisor, or Kernel) mode. Execution in Debug mode results in undefined behavior.

20.4.1.2 DRET: Debug Return

31 26	25	6	5	0
SPECIAL2 0 1 1 1 0 0	0 0000 0000 0000 0000 0000		1	DRET 1 1 1 1 0
6	20			6

The DRET instruction returns from Debug mode to the mode in effect (User, Supervisor, or Kernel mode) when the last debug break occurred. Control is passed to the instruction pointed to by the Debug Exception PC (DEPC) register. Unlike most jumps and branches, the execution of which also executes the next instruction (the one in the delay slot), DRET does not execute a delay slot instruction. The DRET instruction must not be placed in a branch delay slot.

20.4.1.3 MTDR: Move to Debug Register

3	1 26	25 21	20 16	15 11	10 6	5 0
	SPECIAL2 0 1 1 1 0 0	MTDR 0 0 1 0 0	rt	dr	00000	Debug Move 1 1 1 1 0 1
	6	5	5	5	5	6

This instruction moves the contents of general register rt into debug register dr.

20.4.1.4 MFDR: Move from Debug Register

31	26	25	21	20	16	15	11	10 6	5	0
SPECIA 0 1 1 1 (L2 00	MFDR 0 0 0 0 0		rt		dr		00000	Debug Move 1 1 1 1 0 1	
6		5		5		5		5	6	

This instruction moves the contents of debug register dr into general register rt.

20.4.2 **Debug Registers**

Table 20-1 lists the debug registers. The *DME* bit in the CP0 Status register is only accessible in Normal mode via Normal mode instructions. All of the debug registers except the *DME* bit are accessible in both the internal-access and external-access Debug modes via the MFDR and MTDR instructions. Unless otherwise specified, the contents of the debug registers are undefined after a processor cold reset.

Register Mnemonic	Register Name	Register Number	Register Width (Bits)	Register-Set Membership ¹
DME	DME bit in the CP0 Status register	—	1	Internal
DRCNTL	Debug Register Control register	DR0	32	Internal
DEPC	Debug Exception PC register	DR1	64	Internal
DDATA0	Debug Data Monitor 0 and Monitor Data register	DR2	64	Internal and external
DDATA1	Debug Data Monitor 1 register	DR3	64	Internal
IBC	Instruction Breakpoint Control/Status register	DR4	32	Internal and external
DBC	Data Breakpoint Control/Status register	DR5	32	Internal and external
	Reserved	DR6		—
	Reserved	DR7		—
IBA	Instruction Breakpoint Address register	DR8	64 ²	Internal and external
IBAM	Instruction Breakpoint Address Mask register	DR9	64 ²	Internal and external
	Reserved	DR10		
	Reserved	DR11		—
DBA	Data Breakpoint Address register	DR12	64	Internal and external
DBAM	Data Breakpoint Address Mask register	DR13	64	Internal and external
DBD	Data Breakpoint Data register	DR14	64	Internal and external
DBDM	Data Breakpoint Data Mask register	DR15	64	Internal and external

Table 20-1 Debug Registers

Notes:

^{1.} All debug registers except DME are accessible in both the internal-access and external-access Debug modes via the MFDR and MTDR instructions. However, the registers marked "internal and external" are actually shared by the internal-access and external-access register sets.

^{2.} Only 40 bits of the virtual address, plus the region bits (63:62), are compared. The unused address bits must be sign extended to bit 61 for all address spaces, except *xkphys*. For *xkphys* address space, bits 61:59 must also indicate the correct cacheability attribute, because these bits are compared.

20.4.2.1 Debug Mode Enable (DME) bit in the CP0 Status register

Bit 24 is the *Debug Mode Enable (DME)* bit in the *Diagnostic Status (DS)* field of the CP0 Exception Processing Status register (see Section 6.2.5 on page 97). It indicates to the processor that there is a resident debugger program at the Debug Exception vector. The bit is only accessible in Normal mode via Normal mode instructions, and it is only meaningful when the debug module is in reset.

- *DME* = 0: A debug break event does not cause the processor to enter Debug mode. The DBREAK instruction causes a Reserved Instruction exception instead of a debug break
- *DME* = 1: A debug break event causes the processor to enter Debug mode.

20.4.2.2 DRCNTL: Debug Register Control register (DR0)

The DRCNTL register is accessible only to internal-access resident debugger programs. It duplicates a subset of bits from two external-access registers that constitute part of the N-Wire interface—the Debug Module System (DM_SYSTEM) register and the Debug Module Control (DM_CONTROL) register, described in Section 20.5.2.5 and Section 20.5.2.6.

Although the *DRCNTL* bits duplicate some of the DM_SYSTEM and DM_CONTROL bits, the *DRCNTL* bits are a separate set of bits; they are not shared by the DM_SYSTEM and DM_CONTROL registers. Either the DRCNTL register is active or the two external-access registers are active; use of these registers is mutually exclusive. DRCNTL is used when the debug module is in reset (i.e., for internal access). The two external-access registers are used when the debug module is not in reset. The *DINIT* bit in the DM_SYSTEM register determines whether the debug module is in reset.

Figure 20-2 shows the register format. Table 20-2 describes the register fields.

31

See table below for field descriptions

Figure 20-2 Debug Register Control (DRCNTL) Register Format

0

Bits	Field	Description
1:0	Reserved	—
2	MRST	 Mask User Reset in Debug mode 1 → Ignores Reset* input while in Debug mode 0 → Accepts Reset* input while in Debug mode Defaulted to 1 at the debug module initialization.
3	MNMI	Mask User NMI* $1 \rightarrow$ Ignores NMI* $0 \rightarrow$ Accepts NMI* Defaulted to 0 at the debug module initialization.
4	MINT	 Mask User Interrupts 1 → Ignores user interrupt input 0 → Accepts user interrupt input Defaulted to 0 at the debug module initialization. MINT effects interrupts via the Int signals or via an external write. Software interrupts are not masked.
5	STEP	 Single-Step Break Single-step allows the user to execute one Normal mode instruction. Single-step occurs after a DRET instruction. The processor returns to Normal mode, executes a single instruction, and breaks back into Debug mode. 1 → Enables single-step break (single-step mode) 0 → Disables single-step break Defaulted to 0 at the debug module initialization.
13:6	BRK_CAUSE	Break Cause This consists of multiple bits. One bit is assigned for each break cause and a corresponding bit is set when the break occurred. Multiple bits are set if the break occurred by multiple break causes. The bit assignments are defined as follows: Bit $6 \rightarrow$ External break Bit $7 \rightarrow$ Single-step Bit $8 \rightarrow$ Software breakpoint Bit $9 \rightarrow$ Reserved Bit $10 \rightarrow$ Reserved Bit $11 \rightarrow$ Instruction-address breakpoint Bit $12 \rightarrow$ Data access (address or data) breakpoint Bit $13 \rightarrow$ Reserved

Table 20-2 Debug Register Control Register (DRCNTL) Fields

Bits	Field	Description
14	DBM	Debug Mode Indicates Debug mode or Normal mode (read only). 1 → Normal mode (User, Supervisor, or Kernel mode) 0 → Debug mode
17:15	CPU_STAT	Processor Status $0 \ 0 \ 0 \rightarrow \text{Reset (highest)}$ $0 \ 0 \ 1 \rightarrow \text{Reserved}$ $0 \ 1 \ 0 \rightarrow \text{Reserved}$ $1 \ 0 \ 0 \rightarrow \text{Reserved}$ $1 \ 0 \ 0 \rightarrow \text{Reserved}$ $1 \ 0 \ 1 \rightarrow \text{Reserved}$ $1 \ 0 \ 0 \rightarrow \text{Reserved}$ $1 \ 1 \ 0 \rightarrow \text{Reserved}$
20:18	Reserved	—
21	DM_EXCEPT	 Debug Mode Exception Indicates that an exception occurred while in Debug mode (read/write). Read 1 → Instruction executed in Debug mode caused exception Read 0 → No exception in Debug mode since flag was cleared Write 1 → No operation Write 0 → Clear exception flag If any instruction other than Load or Store causes an exception, the results and processor state are undefined.
22	BKIODIR	BkTgIO* direction Indicates the direction of the BkTgIO* signal. 1 → Input 0 → Output Defaulted to 1 at the debug module initialization.
23	BKIOEN	 BkTgIO* Break Enable 1 → Enable driving of BkTgIO* trigger output at a debug break event, or to break the processor at a BkTgIO* break input 0 → Disable Defaulted to 0 at the debug module initialization.
24	BKIOTEN	 BkTgIO* Trigger Enable (read/write) 1 → Enable detected internal trigger events to the BkTgIO* signal when it is configured in the output direction 0 → Disable Defaulted to 0 at the debug module initialization.
31:25	Reserved	—

Table 20-2 Debug Register Control Register (DRCNTL) Fields (continued)

20.4.2.3 DEPC: Debug Exception PC (DR1)

When entering Debug mode, the DEPC register contains the virtual address of the instruction where the debug break occurred. This is the address at which Normal mode instruction processing may resume after exiting Debug mode. Figure 20-3 shows the register format.




Figure 20-3 Debug Exception PC (DEPC) Register Format

20.4.2.4 DDATA0: Debug Data Monitor 0 and Monitor Data (DR2)

The DDATA0 register and the JTAG-accessible Monitor Data (MON_DATA) register (see Section 20.5.2.8) are the same register. The register is used for external access when the debug module is active, and therefore is scannable. It can also be used as a scratch register in Debug mode. The user is responsible for ensuring that the types of use for the register do not overlap. Figure 20-4 shows the register format.



Figure 20-4 Debug Data Monitor 0 (DDATA0) Register Format

20.4.2.5 DDATA1: Debug Data Monitor 1 (DR3)

The DDATA1 register can be used as a stack pointer or scratch register. Figure 20-5 shows the register format.



Figure 20-5 Debug Data Monitor 1 (DDATA1) Register Format

20.4.2.6 Instruction Address Breakpoint

Instruction address hardware breakpoints are supported by three registers: IBC, IBA, and IBAM. These three registers are used in both internal-access and external-access Debug mode.

To determine an instruction address match, the program counter is compared with the Breakpoint instruction address before TLB translation. If the breakpoint condition is met and the break is enabled in the IBC register, the processor enters Debug mode. The instruction that caused the breakpoint is not executed.

The VR5432 implementation of instruction address breakpoints has the following limitations:

- Only doubleword addresses can be compared (IBAM[2:0] must be 111₂) for instruction address breakpoints.
- Triggers (BkTgIO* trigger output) are not supported for instructio address breakpoints
- Only 40-bit virtual addresses are supported for instruction address breakpoints.

The following registers are used to set an instruction address breakpoint.

IBC: Instruction Breakpoint Control/Status register (DR4)

The IBC register is the control and status register for the instruction-address breakpoint. Figure 20-6 shows the register format. Table 20-3 describes the register fields.




Figure 20-6 Instruction Breakpoint Control/Status (IBC) Register Format

Bits	Name	Description	
0	BS	Breakpoint Status $1 \rightarrow$ Breakpoint match occurred. $0 \rightarrow$ Breakpoint match did not occur. Cleared to 0 on cold reset.	
1	BE	Break Enable. Causes a debug break when a breakpoint match occurs. $1 \rightarrow$ Enabled. $0 \rightarrow$ Disabled. Cleared to 0 on cold reset.	
2	Reserved	—	
3	INV	Invert address match condition $1 \rightarrow \text{Address}$ matches when conditions don't match. $0 \rightarrow \text{Address}$ matches when conditions match.	
4	ASIDM	ASID compare mask 1 → Address match is not qualified with ASID matching 0 → Address match is qualified with ASID matching the current processor ASID.	
12:5	ASID	Address Space ID to compare.	
31:13	Reserved	—	

Table 20-3 Instruction Breakpoint Control/Status (IBC) Register Fields

IBA: Instruction Breakpoint Address register (DR8)

The IBA register contains the address of the instruction breakpoint. When the instruction stored at the specified address is being executed, the condition is met. Figure 20-7 shows the register format.

Even though a 64-bit IBA register is specified, only 40 bits of the virtual address, plus the region bits (63:62) are compared. The unused address bits must be sign extended to bit 61 for all address spaces except *xkphys*. For *xkphys* address space, bits 61:59 must also indicate the correct cacheability attribute, because these bits are compared. Please refer to the memory mapping and address space discussions in Chapter 4.

63 62	61 4	0 39 0
region	see text	40-bit virtual address


Figure 20-7 Instruction Breakpoint Address (IBA) Register Format

IBAM: Instruction Breakpoint Address Mask register (DR9)

The IBAM register contains the mask for IBA. If a bit of this register is 1, the corresponding bit of IBA is not compared. Figure 20-8 shows the register format.

As with the IBA register, even though a 64-bit IBAM register is specified, only 40 bits of the virtual address, plus the region bits (63:62), are compared. The unused address bits must be sign extended to bit 61 for all address spaces except for *xkphys*. For *xkphys* address space, bits 61:59 must also indicate the correct cacheability attribute, because these bits are compared.





20.4.2.7 Data Access Breakpoint

Data access hardware breakpoints (break on address, break on data, or break on both) are supported by five registers: DBC, DBA, DBAM, DBD, and DBDM. These five registers are used in both internal-access and external-access Debug mode.

To determine a data instruction address match, the program counter is compared with the breakpoint instruction address before TLB translation. If the breakpoint condition is met and the break is enabled, the processor enters Debug mode. If only a data address condition is specified, the instruction that caused the breakpoint is not executed. If a data access condition (load or store) is specified in the DBC register, the break occurs sometime after the instruction that caused the breakpoint. If the breakpoint condition is met and the trigger is enabled in the DBC register, the processor asserts a trigger on BkTgIO* output.

The VR5432 implementation of data access breakpoints has the following limitations and features:

- For data access store breakpoints, only doubleword addresses can be compared (IBAM[2:0] must be 111₂).
- For data access load breakpoints, data access sizes other than 64 bits are supported.
- Only 40-bit virtual addresses are supported for data access breakpoints.

The processor supports data access sizes other than 64 bits. For loads, the DBDM register must mask all bits that are not part of the data access size, or the DBD register must specify the proper sign-extended 64-bit value. For stores, only data access for doublewords is supported.

The following registers are used to set a data access breakpoint.

DBC: Data Breakpoint Control/Status register (DR5)

The DBC register provides control and status for the data address and data access breakpoints. Figure 20-9 shows the register format. Table 20-4 describes the register fields.




Figure 20-9 Data Breakpoint Control/Status (DBC) Register Format

Bits	Name	Description	
0	BS	Breakpoint Status 1 → Breakpoint match occurred 0 → Breakpoint match did not occur Cleared to 0 on cold reset.	
1	BEA	Break Enable at Address Match Causes a debug break when the address match condition is met. 1 → Enabled 0 → Disabled	
2	TEA	Trigger Enable at Address Match Outputs a trigger on BkTgIO* when the address match condition is met. $1 \rightarrow$ Enabled $0 \rightarrow$ Disabled	
3	AINV	Invert Address-Match Condition $1 \rightarrow$ Address matches when conditions don't match $0 \rightarrow$ Address matches when conditions match	
4	ASIDM	ASID Compare Mask 1 → Address match is not qualified with ASID matching 0 → Address match is qualified with ASID matching the current processor ASID	
12:5	ASID	Address Space ID to compare	
15:13	Reserved		

Table 20-4 Data Breakpoint Control/Status (DBC) Register Fields

Bits	Name	Description	
16	TS	Trigger Status $1 \rightarrow$ Trigger occurred $0 \rightarrow$ Trigger has not occurred	
17	BED	 Break Enable at Data Match Causes a debug break when the data condition is met. 1 → Enabled 0 → Disabled BEA and BED are in effect if either BERD or BEWR are set. In this case, if both BEA and BED are set, a break occurs only when both conditions are met. If both are cleared, a break occurs regardless of the compare results. 	
18	TED	Trigger Enable at Data Match Outputs a trigger on BkTgIO* when the data match condition is met. 1 → Enabled 0 → Disabled TEA and TED are in effect if either TERD or TEWR is set. In this case, if both TEA and TED are set, a trigger is output when both conditions are met. If both are cleared, a trigger is output regardless of the compare results.	
19	DINV	Invert Data Match Condition $1 \rightarrow A$ data match occurs when conditions don't match $0 \rightarrow A$ data match occurs when conditions match	
20	BERD	Break Enable for Read Access (i.e., Loads) $1 \rightarrow$ Break enabled for loads $0 \rightarrow$ No break enabled for loads Cleared to 0 on cold reset.	
21	BEWR	 Break Enable for Write Access (i.e., Stores) 1 → Break enabled for stores 0 → No break enabled for stores Cleared to 0 on cold reset. If neither BERD nor BEWR are no data access debug break occurs. These are the primary be enable bits. 	

 Table 20-4
 Data Breakpoint Control/Status (DBC) Register Fields (continued)

Bits	Name	Description	
22	TER	Trigger Enable for Read Access (i.e., Loads) $1 \rightarrow$ Trigger enabled for loads $0 \rightarrow$ No trigger enabled for loads Cleared to 0 on cold reset.	
23	TEWR	Trigger Enable for Write Access (i.e., Stores) 1 → Trigger enabled for stores 0 → No trigger enabled for stores Cleared to 0 on cold reset. If neither TERD nor TEWR is set, no data access trigger occurs. These are the primary trigger- enable bits.	
31:24	Reserved	—	

Table 20-4 Data Breakpoint Control/Status (DBC) Register Fields (continued)

DBA: Data Breakpoint Address register (DR12)

The DBA register contains the address of the data breakpoint. When the instruction stored in the specified address is being executed, the condition is met. Figure 20-10 shows the register format.

Even though a 64-bit DBA register is specified, only 40 bits of the virtual address, plus the region bits (63:62) are compared. The unused address bits must be sign-extended to bit 61 for all address spaces except for *xkphys*. For *xkphys* address space, bits 61:59 must also indicate the correct cacheability attribute, because these bits are compared. Please refer to the memory mapping and address space discussions in Chapter 4.

63 62	61	40	39 0	
region	see tex	ĸt	40-bit virtual address	

Figure 20-10 Data Breakpoint Address (DBA) Register Format

DBAM: Data Breakpoint Address Mask register (DR13)

The DBAM register contains the bit mask for DBA. If a bit of this register is 1, the corresponding bit of DBA is not compared. Figure 20-11 shows the register format.

As with the DBA register, even though a 64-bit DBAM register is specified, only 40 bits of the virtual address, plus the region bits (63:62), are compared. The unused address bits must be sign extended to bit 61 for all address spaces except for *xkphys*. For *xkphys* address space, bits 61:59 must also indicate the correct cacheability attribute, because these bits are compared.




Figure 20-11 Data Breakpoint Address Mask (DBAM) Register Format

DBD: Data Breakpoint Data register (DR14)

The DBD register contains the data of the data breakpoint. The break condition is met when this data is read or written. Figure 20-12 shows the register format.



Figure 20-12 Data Breakpoint Data (DBD) Register Format

DBDM: Data Breakpoint Data Mask register (DR15)

The DBDM register contains the bit mask for DBD. If a bit of this register is 1, the corresponding bit of DBD is not compared. For partial word or partial doubleword operations, the unused bits must be masked. Figure 20-13 shows the register format.

63 0 DBDM

Figure 20-13 Data Breakpoint Data Mask (DBDM) Register Format

20.5 External Access

In the processor's external-access Debug mode, an external debug tool controls processor operations through the JTAG test access port (TAP). The JTAG port supports not only JTAG testing but also N-Wire and N-Trace testing. In external access, the debug tool can access all Debug mode registers, including the debug registers (Section 20.4.2) available to an internal-access resident debugger program and the JTAG, N-Wire, and N-Trace registers described below. This access to debug resources gives external-access Debug mode more control of the processor than does internal-access Debug mode.

20.5.1 JTAG Port Signals

20.5.1.1 Signal summary

Name	NameDefinitionDirectionDescription		
ЈТСК	JTAG Test Clock input	Input	The processor accepts a serial clock on the JTCK input. At the rising edge of JTCK, both JTDI and JTMS are sampled. The maximum frequency of JTCK is 33 MHz, and it runs asynchronously to the processor clock, SysClock. The ratio of SysClock to JTCK must be at least 4:1 for proper N-Wire and N- Trace synchronization.
JTMS	JTAG Test Mode Select	Input	The JTAG command signal. It is decoded by the TAP controller to control test operations. The signal has an internal pull-up so that its level is High when the debug tool is not connected.
JTDI	JTAG Test Data In	Input	Data is serially scanned in through this signal. The signal has an internal pull-up so that its level is High when the debug tool is not connected.
JTDO	JTAG Test Data Out	Output	Data is serially scanned out through this signal on the falling edge of JTCK. Per the IEEE- 1149.1 standard, the JTDO output is tristated unless data is actively being scanned.
TrcData (3:0)	N-Trace Data Port	Output	This bus is used for output of all trace packets generated as a result of processor execution. Trace packets can consist of one or more clock cycles of data on this bus.
TrcEnd	N-Trace End	Output	Assertion of this signal indicates the end of a trace packet on the TrcData (3:0) bus.

Table 20-5	JTAG Test Access Port Signal
10000 20 0	

Name	Definition	Direction	Description
TrcClk	N-Trace Clock	Output	This clock is generated for the benefit of test equipment that requires a clock reference for trace information. It runs at the same frequency as SysClock.
RMode*, BkTgIO*	N-Wire Reset Mode, or N-Wire Break or Trigger I/O	Input/ output	This pin supports two N-Wire signals: debug reset (RMode*), and debug break or trigger (BkTgIO*). During assertion of ColdReset*, the pin carries the RMode* input signal. In all other states the pin carries the BkTgIO* debug break input or debug trigger output signal, depending on its setup in various debug registers (Section 20.4.2) and JTAG- accessible registers (Section 20.5.2). The pin operates at SysClock frequency and must be driven synchronously with SysClock. The pin has an internal pull-up so that its level is High when the debug tool is not connected. See Section 20.5.1.2 and Section 20.5.1.3 for details.
Tristate	Tristate Outputs	Input	This signal floats all processor outputs to allow isolation for board-level tests.

T 11 20 5	$\mathbf{T} \mathbf{A} \mathbf{C} \mathbf{T} = (\mathbf{A} \mathbf{A} \mathbf{B} \mathbf{C}^{\dagger} \mathbf{C}^{\dagger} \mathbf{A} \mathbf{C}^{\dagger} C$
Table 20-5	JTAG Test Access Port Signals (continued)

20.5.1.2 Reset mode (RMode*) signal

When ColdReset* is deasserted, the RMode* input is sampled to set the value of the *RESET* bit in the Debug Module Control (DM_CONTROL) register, which is the N-Wire debug reset variable. The RMode* value initializes the *RESET* bit as follows:

- Low. Enables debug reset (when RMode* is sampled low, the *RESET* bit is set to 1). The debug module asserts debug reset to th processor. The effect on the processor of asserting RMode* is the same as asserting Reset*.
- **High.** Disables debug reset. The debug module does not assert debu reset to the processor.

20.5.1.3 Break or Trigger I/O (BkTgIO*) signal

After ColdReset* is deasserted, BkTgIO* acts as a debug break input or a debug trigger output. The direction of the BkTgIO* signal defaults to input at debug module initialization, but its direction can thereafter be configured in the JTAG-accessible DM_SYSTEM register (see Section 20.5.2.5).

If the signal is configured for *output*, it can be enabled to act as a trigger to an external debug tool, or it indicates whether the processor is currently in Debug mode:

- Low (1 cycle pulse) The debug module has detected one or more processor internal trigger events
- Low (> 1 cycle). The processor is in Debug mode
- **High.** The processor is operating in Normal mode (User, Supervisor, or Kernel mode).

Since the processor is a superscalar core running at a higher frequency than the system interface, trigger events can occur much faster than BkTgIO* can report them. Trigger events can be reported at the maximum rate of one every two SysClock cycles (1 cycle pulse). All trigger events that have occurred since the last BkTgIO* trigger output are reported in one trigger. If the processor enters Debug mode, any trigger events that have not been reported will not be reported.

If the signal is configured for *input*, it acts as a debug break from an external debug tool that can force the processor from Normal mode (User, Supervisor, or Kernel mode) to Debug mode:

- Low. Break request, forces processor into Debug mode
- High. Maintain current processor mod

The debug break request needs to be asserted for only one cycle. The processor enters Debug mode as soon as it is conveniently possible. If the processor is already in Debug mode, or if there is already an outstanding debug break request, a subsequent debug break request has no effect.

20.5.1.4 Board connector for debug tool

System designers are encouraged to incorporate into their board design a 26-pin high-density connector that provides 13 signals and 13 grounds. This assures maximum performance and eliminates noise problems. The target connector is a 0.05"-pitch 26-pin header connector, Samtec part number FTSH-113-01-L-D (through-hole) or FTSH-113-01-L-DV (surface mount), or equivalent. The 26 pins are allocated to 12 signals (and one spare) and 13 grounds. The connector spacing is a convenient 0.05" x 0.05" and provides easy cabling to external equipment.

Alternatively, there is a 10-pin connector option. This smaller connector contains only the basic JTAG boundary scan TAP signals and excludes the real-time trace-related signals.

Figure 20-14 shows the two connectors. Table 20-6 and Table 20-7 list their pinouts.




Figure 20-14 JTAG Connector Types

Pin	Signal	I/O	Target Termination
1	Reserved		—
3	JTDI	Input	1-KOhm pull-up resistor
5	JTDO	Output	33-ohm series resistor
7	JTMS	Input	1-KOhm pull-up resistor
9	JTCK	Input	1-KOhm pull-up resistor
11	Tristate	Input	1-KOhm pull-down resistor
13	RMode*/ BkTgIO*	Input/Output	1-KOhm pull-up resistor
15	TrcData 0	Output	33-ohm series resistor
17	TrcData 1	Output	33-ohm series resistor
19	TrcData 2	Output	33-ohm series resistor
21	TrcData 3	Output	33-ohm series resistor
23	TrcEnd	Output	33-ohm series resistor
25	TrcClk	Output	33-ohm series resistor

Table 20-6 26-Pin JTAG Connector Signals

Table 20-7 10-Pin JTAG Connector Sign a l

Pin	Signal	I/O	Target Termination
1	Reserved	—	—
3	JTDI	Input	1-KOhm pull-up resistor
5	JTDO	Output	33-ohm series resistor
7	JTMS	Input	1-KOhm pull-up resistor
9	JTCK	Input	1-KOhm pull-up resistor

In addition to the above debug port connector, system designers may also want to include a 208-pin PQFP test socket. The socket or connector should have the exact pinout, shape, and layout of the actual 208-pin PQFP processor chip and should be placed as close as possible to the processor chip. This extra socket or connector enables connection to a logic analyzer preprocessor between the target board and the processor without having to remove the processor from the board. The preprocessor can then support full visibility to all external processor signals, as well as real-time trace and inverse assembly.

20.5.2 JTAG-Accessible Registers

Table 20-8 lists the registers accessible by a debug tool through the JTAG port. These registers support JTAG, N-Wire, and N-Trace functions.

Mnemonic	Register Name	
—	JTAG Instruction register	5
—	JTAG Bypass register	1
_	JTAG Boundary Scan register	109
_	Processor Type register	25
DM_SYSTEM	N-Wire Debug Module System register	7
DM_CONTROL	N-Wire Debug Module Control register	22
MON_INST	N-Wire Monitor Instruction register	64
MON_DATA	N-Wire Monitor Data register This is the same as Debug register DR2 (DDATA0). See Section 20.4.2.4.	64
TRCSYS	N-Trace System register	11
IBC IBA IBAM DBC DBA DBAM DBD DBDM	N-Wire and N-Trace Hardware Breakpoint registers These are the same as Debug Registers DR4– DR15. See Section 20.4.2.6 and Section 20.4.2.7.	Various

Table 20-8 JTAG-Accessible Regist e r

20.5.2.1 JTAG Instruction register

The JTAG Instruction register holds the opcodes for JTAG, N-Wire, and N-Trace operations. Instructions are entered into the test logic during an instruction register scan sequence in the TAP controller. Figure 20-15 shows the register format. Table 20-9 describes the JTAG, N-Wire, and N-Trace instructions.




Figure 20-15 JTAG Instruction Register Format

Instruction	Opcode	Data Register	Function
EXTEST	00000	JTAG Boundary Scan register	Tests circuitry external to the chip
SAMPLE/ PRELOAD	00001	JTAG Boundary Scan register	Allows a snapshot of the normal operation of the chip to be taken and examined. Also allows data to be preloaded into the parallel outputs of the Boundary Scan register prior to another instruction such as EXTEST.
DM_SYSTEM	00010	N-Wire Debug Mode System register	Accesses the Debug Module System register
DM_CONTROL	00011	N-Wire Debug Mode Control register	Accesses the Debug Module Control register
PROCTYPE	00100	Processor Type register	Accesses the Processor Type register
NTRACE_SYS	00101	N-Trace System register	Accesses the Trace System register
MON_INST	01000	N-Wire Monitor Instruction register	Accesses the Monitor Instruction register
MON_DATA	01001	N-Wire Monitor Data register	Accesses the Monitor Data register

Table 20-9	JTAG Instructions
10000 10 /	01110 110110010010

Instruction	Opcode	Data Register	Function
CACHE_TEST	01100	Cache Test register	Enables Cache Test mode
HIGHZ	01110	JTAG Bypass register	Tristates all outputs of the chip
BYPASS	11111	JTAG Bypass register	Connects JTDI to JTDO through the 1-bit Bypass register

 Table 20-9
 JTAG Instructions (continued)

20.5.2.2 JTAG Bypass register

The JTAG Bypass register is 1 bit wide. When the TAP controller is in the Shift-DR (Bypass) state, the data on the JTDI signal is shifted into the Bypass register, and the data on Bypass register output shifts to the JTDO output signal. Figure 20-16 shows the register format.

0

Figure 20-16 JTAG Bypass Register Format

The Bypass register is like a short-circuit. It allows bypassing of board-level devices in the boundary scan chain that do not require a specific test. Use of the register speeds up access to Boundary Scan registers in those ICs that remain active in the board-level test data path.

20.5.2.3 JTAG Boundary Scan register

The JTAG Boundary Scan register is a single bus comprising a 74-bit Shift register, each bit of which is connected to a processor signal. The Boundary Scan register retains states for all of the processor's input and output signals, except for some clock and phase-locked loop signals. The external signals can be configured to drive any arbitrary pattern, depending on the data scanned into the Boundary Scan register while in the JTAG Shift-DR state. Data driven into the signals from other devices can be examined while in the Capture-DR state.

Figure 20-17 shows the register format. Table 20-10 describes the register bits in their scan order.




Figure 20-17 JTAG Boundary Scan Register Format

The least-significant bit, jSysADEn, is the JTAG output enable bit for all processor outputs. Output is enabled when this bit is set to 1. The remaining 73 bits correspond to the processor's 73 signal pads, as shown in Table 20-10. The scan starts by shifting the least-significant bit out of the Boundary Scan register, so the first scan-out bit is the jSysADEn signal.

No.	Signal	No.	Signal	No.	Signal	No.	Signal
1	jSysADEn	20	NMI*	39	SysCmd7	58	RdRdy*
2	Tristate	21	SysAD8	40	SysCmd6	59	SysAD30
3	ColdReset*	22	SysAD9	41	SysCmd5	60	ValidOut*
4	BigEndian	23	SysAD10	42	SysCmd4	61	SysAD31
5	DivMode0	24	SysAD11	43	SysCmd3	62	PReq*
6	DivMode1	25	SysAD12	44	SysCmd2	63	SysAD0
7	ByPassPLL	26	SysAD13	45	ValidIn*	64	SysAD1
8	TrcEnd	27	SysAD14	46	OptionR43k*	65	SysAD2
9	TrcData3	28	SysAD15	47	Reset*	66	SysAD3
10	TrcData2	29	SysAD16	48	SysCmd1	67	SysAD4

Table 20-10 JTAG Boundary Scan Register Order

No.	Signal	No.	Signal	No.	Signal	No.	Signal
11	TrcClk	30	SysAD17	49	SysCmd0	68	SysAD5
12	TrcData1	31	SysAD18	50	ExtRqst*	69	SysAD6
13	TrcData0	32	SysAD19	51	SysAd25	70	SysAD7
14	BkTgIO*	33	SysAD20	52	Release*	71	SysADC3
15	Int4	34	SysAD21	53	SysAD26	72	SysADC2
16	Int3	35	SysAD22	54	SysAD27	73	SysADC1
17	Int2	36	SysAD23	55	SysAD28	74	SysADC0
18	Int1	37	SysAD24	56	SysAD29		
19	Int0	38	SysCmd8	57	WrRdy*		

 Table 20-10
 JTAG Boundary Scan Register Order (continued)

20.5.2.4 Processor Type register

This register contains the CPU type and the debug module version. Figure 20-18 shows the register format. Table 20-11 describes the register fields.



Figure 20-18 Processor Type Register Format

Table 20-11 Processor Type Register Format Register Fields

Bits	Field	Description
15:0	DMV	Debug module version. Set to 10H.
24:16	PID	Processor ID. Set to 5400H.

20.5.2.5 N-Wire Debug Module System register (DM_SYSTEM)

The DM_SYSTEM register contains the basic configuration fields for debug module initialization, N-Wire RMode*/BkTgIO* signal functions, and N-Trace functions. Figure 20-19 shows the register format. Table 20-12 describes the register fields. Certain fields of this register are copied into the DRCNTL debug register, described in Section 20.4.2.




Figure 20-19 N-Wire Debug Module System (DM_SYSTEM) Register Format

Table 20-12	N-Wire Debug	Module System	(DM_SYSTEM)	Register Fields
-------------	--------------	---------------	-------------	-----------------

Bits	Name	Description
0	DINIT	Initialize the Debug Module (read/write) $1 \rightarrow \text{Resets}$ (initializes) the debug module $0 \rightarrow \text{Releases}$ reset of debug module (enable debug module) Defaulted to 1 at processor ColdReset* or JTAG in reset. When DINIT = 1, all the N-Wire register bits are at their reset value. The N-Wire function cannot be loaded unless $DINIT$ is enabled ($DINIT = 0$).
1	BKTGIO	RMode* /BkTgIO* Signal Implementation (read only) 1 → Implemented 0 → Not implemented
2	BKTGIODIR	BkTgIO* Direction (read/write) $1 \rightarrow \text{Input}$ $0 \rightarrow \text{Output}$ Defaulted to 1 at the debug module initialization.
3	BKIOBEN	 BkTgIO* Break Enable (read/write) 1 → Enable driving of trigger output on BkTgIO* at a processor break, or to break the processor at a BkTgIO* input 0 → Disable Defaulted to 0 at the debug module initialization.

Bits	Name	Description
4	BKIOTEN	 BkTgIO* Trigger Enable (read/write) 1 → Enable detected internal trigger events to the BkTgIO* signal when it is configured in the output direction 0 → Disable Defaulted to 0 at the debug module initialization.
5	NTRACE	N-Trace Implementation (read only) $1 \rightarrow$ Implemented $0 \rightarrow$ Not implemented
6	NTRACEN	N-Trace Port Enable (read/write) $1 \rightarrow$ Enable $0 \rightarrow$ Disable Defaulted to 0 at the debug module initialization.

Table 20-12 N-Wire Debug Module System (DM_SYSTEM) Register Fields (continued)

20.5.2.6 N-Wire Debug Module Control register (DM_CONTROL)

The DM_CONTROL register contains enabling and status fields for debug reset, processor breaking, interrupt and exception handling, single-stepping, and execution of N-Wire Monitor instructions. Figure 20-20 shows the register format. Table 20-13 describes the register fields. Certain fields of this register are copied into the DRCNTL debug register, as described in Section 20.4.2.




Figure 20-20 N-Wire Debug Module Control (DM_CONTROL) Register Format

Bits	Name	Description
0	RESET	Debug Reset (read/write) 1 → Requests debug reset 0 → Releases debug reset Defaulted according to the level of the RMode* input at processor ColdReset*. When RMode* is active low, this register bit is active high.
1	BREAK	Break Request (read/write) Write 1 → Requests break Write 0 → No operation Read 1 → Command not completed (still requesting break) Read 0 → Break is completed This bit is cleared when the break is completed. Defaulted to 0 at the debug module initialization.
2	MRST	 Mask Reset* (read/write) 1 → Ignores (masks) Reset* input while in Debug mode 0 → Accepts Reset* input while in Debug mode Defaulted to 1 at the debug module initialization. ColdReset* is not masked by this bit.
3	MNMI	Mask NMI* (read/write) 1 → Suppress the occurrence of NMI* 0 → Do not suppress the occurrence of NMI* Defaulted to 0 at the debug module initialization.
4	MINT	Mask Interrupts (read/write) 1 → Ignores user interrupt input 0 → Accepts user interrupt input This mask affects interrupts via the Int* signals or via an external write. Software interrupts are not masked. Defaulted to 0 at the debug module initialization.
5	STEP	Single-Step (read/write) This bit allows the user to execute one Normal mode instruction followed by a break. Single-step occurs after a DRET instruction. The processor returns to Normal mode, executes a single instruction, and breaks back into Debug mode. Enabling a single-step break while the processor is in Normal mode results in undefined behavior. $1 \rightarrow$ Enable single-step break (single-step mode) $0 \rightarrow$ Disable single-step break Defaulted to 0 at the debug module initialization.

Table 20-13 N-Wire Debug Module Control (DM_CONTROL) Register Fields

Bits	Name	Description
13:6	BRKCAUSE	Break Cause (read only) This field consists of multiple bits. One bit is assigned for each break cause and the corresponding bit is set when the break occurred. Multiple bits are set if the break occurred by multiple break causes. Break Cause is cleared by DRET or by processor reset. The bit assignments are defined as follows: Bit $6 \rightarrow$ External break Bit $7 \rightarrow$ Single-step Bit $8 \rightarrow$ Software breakpoint Bit $9 \rightarrow$ Reserved Bit $10 \rightarrow$ Reserved Bit $11 \rightarrow$ Instruction address breakpoint Bit $12 \rightarrow$ Data access (address or data) breakpoint Bit $13 \rightarrow$ Reserved
14	DBM	Debug or Normal Mode (read only) $1 \rightarrow$ Debug mode is active $0 \rightarrow$ Normal mode is active
17:15	CPUSTAT	CPU Status (read only) The processor status is encoded as follows: $0\ 0\ 0 \rightarrow \text{Reset}$ (highest) $0\ 0\ 1 \rightarrow Reserved$ $0\ 1\ 0 \rightarrow Reserved$ $1\ 0\ 0 \rightarrow Reserved$ $1\ 0\ 1 \rightarrow Reserved$ $1\ 0\ 1 \rightarrow Reserved$ $1\ 0\ 1 \rightarrow Reserved$ $1\ 0\ 1 \rightarrow Reserved$ $1\ 1\ 0 \rightarrow Reserved$
18	ACTFLG_CLK	Active Flag for Processor Clock (read/write) This bit indicates clock activity. The debug tool can use this bit to detect whether a clock is supplied into the processor from the target system board. Write $1 \rightarrow$ No operation Write $0 \rightarrow$ Clear active flag Read $1 \rightarrow$ Clock is active Read $0 \rightarrow$ Clock has not been active since flag was cleared This flag is set when there's any activity on the clock. This flag is cleared when the debug tool writes 0 into this bit.

Table 20-13 N-Wire Debug Module Control (DM_CONTROL) Register Fields (continued)

Bits	Name	Description
19	ACTFLG_BUS	 Active Flag for Bus (read/write) This bit indicates bus activity. Write 1 → No operation Write 0 → Clear active flag Read 1 → Bus cycle is active Read 0 → Bus cycle has not occurred since flag was cleared This flag is set when there is any activity on the bus. It is cleared when the debug tool writes 0 into this bit.
20	MON_INSTEXEC	 Monitor Instruction Execution (read/write) Setting this bit causes the processor to fetch and execute the instruction in the MON_INST register. Write 1 → Fetches and executes MON_INST instruction Write 0 → No operation Read 1 → A monitor instruction is executing Read 0 → No monitor instruction is executing
21	DM_EXCEPT	 Debug Mode Exception (read/write) Read 1 → Instruction executed in Debug mode has caused an exception Read 0 → No exception in Debug mode since flag was cleared Write 1 → No operation Write 0 → Clear exception flag If any instruction other than a Load or Store causes an exception, the results and processor state are undefined.

Table 20-13 N-Wire Debug Module Control (DM_CONTROL) Register Fields (continued)

20.5.2.7 N-Wire Monitor Instruction register (MON_INST)

All JTAG accesses to system resources, such as the processor's Normal mode and Debug mode registers, cache, external memory, and I/O are accessed via a monitor mechanism. The MON_INST and MON_DATA registers are used to insert instructions and data, respectively, into the processor.

When the debug module is active (*DINIT* bit cleared to 0 in the DM_SYSTEM register) and a debug break occurs, processor instructions can be loaded and executed. The MON_INST instruction causes a processor instruction to be scanned into the write-only MON_INST register through the JTAG port. The *MON_INSTEXEC* bit in the DM_CONTROL register can then be set to cause the processor to execute the instruction.

When executing Monitor instructions, the processor PC does not give meaning to the instruction. Therefore, all processor instructions and events that redirect the PC are not defined and produce unpredictable behavior. The DRET instruction is the only instruction that can be used for redirecting the PC.

Figure 20-21 shows the register format. A monitor instruction can only be executed while the processor is in Debug mode and the debug module is not reset. If the *MON_INSTEXEC* bit is written to while in Normal mode, the results are undefined. Attempts to modify the MON_INST or MON_DATA registers while executing a Monitor instruction will result in undefined behavior.

An example of loading processor instructions and data with the Monitor instruction is given in Section 20.5.3.

63 0 MON_INST

Figure 20-21 N-Wire Monitor Instruction (MON_INST) Register Format

0

20.5.2.8 N-Wire Monitor Data register (MON_DATA)

The MON_DATA register is identical to the DDATA0 debug register (DR2), described in Section 20.4.2.4. The MON_DATA instruction and register are used in conjunction with the MON_INST instruction and register to insert data and instructions into the processor. The MON_DATA instruction causes data to be scanned into the MON_DATA (DR2) register through the JTAG port. The MON_INST instruction is then used to scan the MFDR instruction into the MON_INST register. The *MON_INSTEXEC* bit in the DM_CONTROL register can then be set to cause the instruction currently loaded in the MON_INST register (i.e., the MFDR instruction) to move this data into a general-purpose register.

Figure 20-22 shows the register format. An example of loading processor instructions and data with the Monitor instruction is given in Section 20.5.3.

63

MON_DATA

Figure 20-22 N-Wire Monitor Data (MON_DATA) Register Format

20.5.2.9 N-Trace System register (TRCSYS)

The TRCSYS register is used to control N-Trace reset and to give read-only information that indicates the processor's N-Trace implementation parameters. Figure 20-23 shows the register format. Table 20-14 describes the register fields.




Figure 20-23 N-Trace System (TRCSYS) Register Format

Bits	Name	Description
2:0	MODE	Trace Mode (read only) The read value is 2H. Bits 2:1 are 01, indicating Target PC (TPC) packet tracing in the N-Trace Level 1 mode (TPC packets at exceptions and indirect jumps). Bit 0 is 0, indicating a non-real-time trace.
4:3	CLKDIV	Trace Clock (TrcClk) Divisor (read only) These bits are set by the <i>DivMode</i> (1:0) pins. The trace port runs at the system interface clock frequency.
5	RESET	 Reset N-Trace (read/write) 1 → N-Trace is in reset. The NOP packet is output to the TrcData (3:0) port. The bit is initialized to 1 at ColdReset*. 0 → N-Trace is active. Trace information is output to the TrcData (3:0) port. If N-Trace is reset, no trace packets are generated (NOP packets are on the internal N-Trace port). When reset is released, the value of the current PC is output and trace information proceeds.
7:6	Reserved	The read value is 0H.
10:8	NDATAPIN	N-Trace Data Pins (read only) The read value is 4H, indicating 4 pins in the TrcData (3:0) port.

20.5.2.10 N-Wire and N-Trace Hardware Breakpoint registers

Debug registers DR4–DR15 serve as the hardware breakpoint registers for both internal-access and external-access Debug mode. The registers are described in Section 20.4.2.

20.5.3 N-Wire Monitor Data Download Example

The following example describes the steps for downloading data into external memory using the N-Wire Monitor instruction and data resources. To do this, use the following sequence:

- 1. Break into Debug mode with the debug module enabled (DINIT bit cleared).
- 2. Scan the download data into the MON_DATA register via JTAG.
- 3. Scan the MFDR instruction into the MON_INST register via JTAG.
- 4. Set the *MON_INSTEXEC* bit in the DM_CONTROL register via JTAG. This causes the processor to execute the instruction in the MON_INST register, thus moving the data from the MON_DATA debug register (same as debug register DR2) into a general-purpose register in preparation for a store operation.
- 5. Check for completion by checking the *MON_INSTEXEC* bit via JTAG.
- 6. Scan a Store instruction into the MON_INST register via JTAG.
- 7. Set the *MON_INSTEXEC* bit via JTAG. This causes the processor to execute the Store instruction in the MON_INST register, thus storing the data from the general-purpose register into memory.
- 8. Check for completion by checking the *MON_INSTEXEC* bit via JTAG.
- 9. Repeat steps 2–8 for each doubleword of data to be stored in memory.
- 10. Scan a DRET instruction into the MON_INST register via JTAG.
- 11. Set the MON_INSTEXEC bit via JTAG to execute the DRET.
- 12. Check for completion by checking the *MON_INSTEXEC* bit via JTAG. When the DRET is complete, the processor has returned to Normal mode.

20.5.4 N-Trace Packets

The processor can trace its internal instruction execution by using the N-Trace protocol. It uses the TrcData (3:0), TrcEnd, and TrcClk signals on the JTAG port (Section 20.5.1) to send N-Trace packets to an external debug tool. The processor supports the N-Trace packets shown in Table 20-15. All packets maintain a 4-bit code definition and output information that is a multiple of four bits.

Mnemonic	Code	Description
EXP	0,1,1,0, <exp_id></exp_id>	Exception
LSEQ	0,1,1,1	Long Sequential Execution
NOP	0,0,0,0	No Operation
NSEQ	1,0,0,0, <seq #=""></seq>	Non-Sequential Operation
TPC	0,1,0,0, <program_counter></program_counter>	Target PC

Table 20-15 N-Trace Packet Types

The processor generates useful trace packets only in Normal mode (User, Supervisor, or Kernel mode). It does not generate trace packets (other than NOP) in Debug mode; instead, NOP packets are continuously output on the N-Trace interface. When the processor is at the instruction boundary before entering Debug mode, all packets that have been generated are output. The processor also finishes all pending system interface operations before entering Debug mode. When the processor leaves Debug mode, it generates a Target PC (TPC) trace packet to indicate the instruction address where the normal execution resumes.

The processor supports only one N-Trace mode (N-Trace Level 1 mode, with TPC packets at exceptions and indirect jumps). The mode is non-real time, which implies that the CPU pipeline stalls if the trace buffer fills. N-Trace is either on or off and does not have additional control options.

20.5.4.1 Exception (EXP)

- Mnemonic EXP <exp_id>
- Code 0,1,1,0,<exp_id>

The EXP packet is output when an exception occurs within the processor. The <exp_id> field contains the Exception vector address taken. Bit 3 is equal to the *BEV* bit of the Status register. Bits 2:0 are an ID indicating the exception type.

ID	Exception
000	NMI
001	Debug Break
010	Reserved
011	Reserved
100	TLB Refill
101	XTLB Refill
110	Cache Error
111	Others

20.5.4.2 Long Sequential Execution (LSEQ)

- Mnemonic LSEQ
- Code 0,1,1,1

The LSEQ packet indicates that 256 instructions have been executed sequentially. This is the limit of the sequential instruction counter.

20.5.4.3 No Operation (NOP)

- Mnemonic NOP
- Code 0,0,0,0

The NOP packet is output if there are no other packets while trace is enabled. It is also output if trace is disabled.

20.5.4.4 Non-Sequential Operation (NSEQ)

- Mnemonic NSEQ <seq #>
- Code 1,0,0,0, <seq #>

The NSEQ packet indicates the current value of the 8-bit Trace instruction counter (IC). It is output when a branch, jump, or exception occurs. The <seq #> field is the count of instructions since the last NSEQ or LSEQ occurred; the count starts at 0.

20.5.4.5 Target PC (TPC)

- Mnemonic TPC <program_counter>
- Code 0,1,0,0,<program_counter>

The TPC packet contains a 40-bit value representing the virtual address of:

- The target address of a Jump Register instruction after an NSEQ packet
- The new PC after an ERET instructi
- The starting trace location when trace reset is released
- The new PC when the processor leaves Debug mode whil N-Trace is enabled

20.5.4.6 N-Trace instruction summary

Table 20-16 summarizes the Trace instructions and the trace behavior that they create. The instructions are grouped according to the classifications that are defined as part of the N-Trace architecture. The instruction counter (IC) is a pointer that indicates the count of instructions after an NSEQ or TPC packet. This count starts at 0. The IC reported by a trace action is the IC of the instruction that caused the action.

Instruction Set	Instruction or Group	Trace Action ¹
CPU Instruction Set	J, JAL (Action occurs in the delay slot)	NSEQ <ic>; IC = 0;</ic>
CPU Instruction Set	JR, JALR (Action occurs in the delay slot)	NSEQ <ic>; IC = 0; TPC;</ic>
CPU Instruction Set	PC-Relative Conditional Branches (Action occurs in the delay slot for Branch Taken case)	If (Branch Taken) NSEQ $\langle IC \rangle$; IC = 0; Else (Not Taken) IC $\langle -IC + 1$; If (IC = 256) LSEQ; IC = 0;
CPU Instruction Set	Exceptions and SYSCALL, BREAK instructions	NSEQ <ic>; EXP<cause>; IC = 0;</cause></ic>
CPU Instruction Set	Conditional Traps	If (Trap Taken) NSEQ <ic>; EXP<cause>; IC = 0; Else (Not Taken) IC <- IC +; If (IC = 256) LSEQ; IC = 0;</cause></ic>
CPU Instruction Set	All other instructions	IC <- IC + 1; If (IC = 256) LSEQ; IC = 0;
CP0 Instruction Set	ERET	NSEQ <ic>; IC = 0; TPC;</ic>
CP0 Instruction Set	All other instructions	IC <- IC + 1; If (IC = 256) LSEQ; IC = 0;
FPU Instruction Set	Conditional Branches (Action occurs in the delay slot for Branch Taken case)	If (Branch Taken) NSEQ $\langle IC \rangle$; IC = 0; Else (Not Taken) IC $\langle -IC + 1$; If (IC = 256) LSEQ; IC = 0;
FPU Instruction Set	All other instructions	IC <- IC + 1; If (IC = 256) LSEQ; IC = 0;
Debug Instructions	Debug Break or Break instruction	NSEQ $\langle IC \rangle$; IC = 0;
Debug Instructions	DRET	IC = 0; TPC;
Debug Instructions	All other instructions	No action
<i>Note</i> : 1. IC = instruction counte	r, a pointer indicating the number of instructi	ons after an NSEQ or TPC packet.

Table 20-16 N-Trace Instruction Summary

Table 20-17 shows an example of a Break instruction with an exception handler instruction indicated as the target.

IC	Instruction	Trace Packet(s)
Ν	Break	NSEQ <n>; EXP<cause></cause></n>
0	Target	
1	Target + 1	

Table 20-17 Trace Example #1

For taken branches and Jump instructions, the PC is not redirected until the delay slot is executed. The NSEQ and IC reported is for the delay slot of the Branch instruction. Table 20-18 shows an example of a Branch instruction with a Target instruction target:

Table 20-18 Trace Example #2

IC	Instruction	Trace Packet(s)
N-1	Branch	
Ν	Delay Slot	NSEQ <n></n>
0	Target	
1	Target + 1	

Table 20-19 shows an example of a Jump Register instruction with a Target instruction and target address.

Table 20-19 Trace Example #3

IC	Instruction	Trace Packet(s)
N-1	Jump Register	
Ν	Delay Slot	NSEQ <n>; TPC<targetaddress></targetaddress></n>
0	Target	
1	Target + 1	

For Branch instructions not taken, the delay slot is always part of the instruction flow. The NSEQ and IC reported include delay slots of all Branch instructions. delay slot is included even for branch-likely cases where the architecture does not include it. For branch-likely cases, the delay slot is treated as an NOP.

Subblock Data Retrieval Order

A

Data block elements (bytes, halfwords, words, or doublewords) can be retrieved from storage in either sequential or subblock order. This appendix describes these retrieval methods, with an emphasis on subblock retrieval order.

Note: The VR5432 processor requires external memory systems to retrieve data in subblock order.

Sequential retrieval fetches data block elements in serial, or sequential, order. Figure A-1 shows an example of sequential retrieval, in which word 0 is taken first and word 3 is taken last.




Figure A-1 Retrieving a Data Block in Sequential Order

Subblock retrieval allows the system to define the retrieval order. Figure A-2 shows retrieval of a four-word block; the critical word at the target address is retrieved first (W2), followed by the remaining words. (The smallest data element of a block transfer is a doubleword.)




Figure A-2 Subblock Order Data Retrieval

The subblock ordering logic generates an address for each word as it is retrieved by executing a bitwise exclusive-OR (XOR) of the starting block address with the output of a binary counter that increments with each word, starting at word zero (00_2). Using this scheme, Table A-1 through Table A-3 list subblock word retrieval for a four-word block, based on three different starting-block addresses: 10_2 , 11_2 , and 01_2 . The subblock order is generated by an XOR of the subblock address (10_2 , 11_2 , and 01_2) with the binary count of the word (00_2 through 11_2).

Cycle	Starting Block Address	Binary Count	Word Retrieved
1	10	00	10
2	10	01	11
3	10	10	00
4	10	11	01

Table A-1 Subblock Sequence: Address 102

Cycle	Starting Block Address	Binary Count	Word Retrieved
1	11	00	11
2	11	01	10
3	11	10	01
4	11	11	00

Table A-2Subblock Sequence: Address 112

Table A-3 Subblock Sequence: Address 01₂

Cycle	Starting Block Address	Binary Count	Word Retrieved
1	01	00	01
2	01	01	00
3	01	10	11
4	01	11	10

Comparing the VR4300, VR5000, and VR5432 Processors

Table B-1 compares the VR4300, VR5000, and VR5432 processor features.

Feature	VR4300	VR5000	VR5432
Cache Algorithms	Cached (write-back) Uncached	Cached (write-back) Cached (write-through) Uncached	Cached (write-back) Cached (write-through) Uncached Accelerated uncached
Circuit Design Technique	Dynamic	Static	Static
Coprocessor 0 Hazards	Yes	Yes	No
Data Cache Array Size	8 KB	32 KB	32 KB
Data Cache Associativity	Direct mapped	2-way set associative	2-way set associative
Data Cache Line Locking	No	No	Yes (Lock bit/cache line)
Data Cache Line Size	16 bytes	32 bytes	32 bytes
Data Cache Parity Support	No	Yes	No

Table B-1 VR4300, VR5000, and VR5432 Feature Compariso

Feature	VR4300	VR5000	VR5432
Hardware Debug Features	JTAG Boundary Scan	No	JTAG Boundary Scan N-Wire debug support Hardware breakpoints Instruction jamming
Instruction Cache Array Size	16 KB	32 KB	32 KB
Instruction Cache Associativity	Direct-mapped	2-way set associative	2-way set associative
Instruction Cache Line Locking	No	No	Yes (Lock bit/cache line)
Instruction Cache Line Size	32 bytes	32 bytes	32 bytes
Instruction Cache Parity Support	No	Yes	No
Instruction Fetch Branch Prediction	No	No	4096 entries 2-bit saturating counter
Instruction Set Architecture	MIPS III	MIPS IV	MIPS IV + Rotate + DSP (Integer MAC, etc.) + Media
Load/Store Architecture	Blocking	Blocking	Nonblocking hits under misses Up to 4 outstanding D- cache misses
Performance Counters (Software/Code Tuning)	No	No	Two 32-bit counters Selectable any 2 of 16 different events
Physical Address Size	32 bits	36 bits	36 bits internal; 32 bits external
Power-On Configuration Modes	Dedicated pins	Scan-in boot ROM	Dedicated pins
Secondary Cache Support	No	Yes	No

 Table B-1
 VR4300, VR5000, and VR5432 Feature Comparison (continued)

Feature	VR4300	Vr 5000	VR5432
Superscalar (Execution Units)	Scalar (Single Issue)	Limited 2-way (1 Integer + 1 Floating Point)	Symmetrical 2-way (2 Integer + 2 Floating Point + 1 Load/Store + 1 MAC + 1 Media)
System Interface Clock Divisors	1, 1.5, 2, 3	2, 3, 4, 5, 6, 7, 8	2, 2.5, 3, 4
System Interface Parity Support	No	Yes	No
System Interface Protocol	R4000-like (Removed Unused Encodings)	R4000 + Additional Write Modes	R5000 + Split Transactions, or R4000-like (in VR4300 Emulation mode)
System Interface Width	32 bits address/data multiplexed	64 bits + parity address/data multiplexed	32 bits + parity address/data multiplexed
TLB Data Micro-TLB	No	2 entries (4 KB fixed page size)	4 entries (4 KB–16 MB variable page sizes)
TLB Instruction Micro- TLB	2 entries (4 KB fixed page size)	2 entries (4 KB fixed page size)	4 entries (4 KB – 16 MB variable page sizes)
TLB Joint (2nd Level)	32 double entries (4 KB–16 MB variable page sizes)	48 double entries (4 KB–16 MB variable page sizes)	48 double entries (4 KB–16 MB variable page sizes)
Virtual Address Size (largest segment)	40 bits	40 bits	40 bits

Table B-1 VR4300, VR5000, and VR5432 Feature Comparison (continued)

PLL Analog Power Filtering

For noisy module environments, a phase-locked loop (PLL) filter circuit, as shown in Figure C-1, is recommended. In addition, the configuration shown in Figure C-2 is required for PLLCap input.




Figure C-1 PLL Filter Circuit




Figure C-2 PLLCap Circuit

R1 = 1 KOhm, C1 = 400 pF, and C2 = 40 pF. All values shown are nominal. Minimum and maximum values are TBD. All components should be placed as closely as possible to the indicated pins.

Instruction Hazards

D

This chapter identifies R5432 instruction hazards that occur with certain instruction and event combinations (such as pipeline delays, cache misses, interrupts, and exceptions). These hazards can cause unpredictable system behavior and malfunctions.

Most hazards result from instructions modifying and reading state in different pipeline stages. Such hazards are defined between instruction pairs, not on a single instruction in isolation. Other hazards are associated with instruction restartability in the presence of exceptions. For the following code hazards, the behavior is undefined and unpredictable.

- Any instruction that would modify the PageMask, EntryHi, EntryLo0, EntryLo1, or Random CP0 registers should not be followed by TLBWR instruction. There should be at least two integer instruction between the register modification and the TLBWR instruction
- Any instruction that would modify the PageMask, EntryHi, EntryLo0, EntryLo1, or Index CP0 registers should not be followed by TLBWI instruction. There should be at least two integer instructions between the register modification and the TLBWI instruction.
- Any instruction that would modify the Index CP0 register or the contents of the JTLB should not be followed by a TLBR instruction. There should be at least two integer instructions between the register modification and the TLBR instruction
- Any instruction that would modify the PageMask or EntryHi CP0 registers or the contents of the JTLB should not be followed by a TLBP instruction. There should be at least two integer instructions between the register modification and the TLBP instruction.
- Any instruction that would modify the EPC, ErrorEPC, or Status CP0 registers should not be followed by an ERET instruction. There should be at least two integer instructions between the register modification and the ERET instruction.
- A Branch or Jump instruction is not allowed in the delay slot o another Branch/Jump instruction. This sequence is illegal in th MIPS architecture.
- The two instructions preceding a DIV, DIVU, DDIV, DDIVU, MULT, MULTU, DMULT, or DMULTU instruction should not read the HI o LO registers. There should be at least two integer instruction between the register read and the register modification

Index

Numerics

32-bit addressing ... 101 data format ... 10 instructions ... 321 operands, in 64-bit mode ... 327 single-precision FP format ... 159 32-bit mode address space ... 17 address translation ... 81 FPU operations ... 150 TLB entry format ... 64 64-bit addressing ... 101 bus, address and data ... 22 data format ... 10 double-precision FP format ... 159 floating-point registers ... 153 operations ... 327 virtual-to-physical address translation ... 50 64-bit mode 32-bit operands, handling of ... 327 address space ... 17 address translation ... 81 FPU operations ... 150 TLB entry format ... 64

A

address cycles ... 206 Address Error exception ... 123 address space identifier (ASID) ... 46 address spaces 64-bit translation of ... 50 address space identifier (ASID) ... 46 physical ... 47 virtual ... 46 virtual-to-physical translation of ... 47 addresses ... 45 addressing and data formats ... 10 big-endian ... 10 Kernel mode ... 56 little-endian ... 10 Supervisor mode ... 53 User mode ... 51 virtual address translation ... 81 See also address spaces array, page table entry (PTE) ... 94 ASID. See address space identifier

B

Bad Virtual Address register (BadVAddr) ... 95 big-endian, byte addressing ... 10, 166 binary fixed-point format ... 161 bit definition of ERL ... 51, 53, 56, 101 EXL ... 51, 53, 56, 101, 104, 113 IE ... 101 KSU ... 51, 53, 56 KX ... 56, 101 SX ... 53, 101 UX ... 51, 101 branch delay ... 34 Branch instructions, CPU ... 9 Branch instructions, FPU ... 167 Break or Trigger I/O (BkTgIO*) Signal ... 762 Breakpoint exception ... 131 Bus Error exception ... 128 byte addressing big-endian ... 10, 166 little-endian ... 10, 166

С

Cache Error (CacheErr) register ... 110 Cache Error exception ... 127 Cache Error exception process ... 114 Cause register ... 102 central processing unit (CPU) data formats and addressing ... 10 exception processing ... 91 See also exception processing, CPU instruction formats ... 8 instruction set overview ... 8 instructions. See instructions. CPU interrupts ... 143 See also interrupts, CPU memory management See also memory management operating modes ... 17 registers See also registers, CPU System Control Coprocessor (CP0) ... 63 transfers between FPU and CPU ... 165 ckseg0 ... 62 ckseg1 ... 62 ckseg3 ... 62 cksseg ... 62 Clock interface ... 313

signals ... 24 cold reset ... 307 Compare instructions, FPU ... 167 Compare register ... 96 compatibility DEC VAX ... 10 iAPX x86 ... 10 IBM 370 ... 10 MC68000 ... 10 computational instructions, CPU ... 9 64-bit operations ... 327 formats ... 326 computational instructions, FPU floating-point ... 167 Config register ... 77 Context register ... 94 Control/Status register, FPU ... 153, 155 conversion instructions, FPU ... 166 coprocessor instructions ... 9 Coprocessor Unusable exception ... 133 Count register ... 95 CP0. See System Control Coprocessor csseg ... 56

D

Data Access Breakpoint ... 754 Data Breakpoint Address Mask register ... 758 Data Breakpoint Address register ... 757 Data Breakpoint Control/Status register ... 755 Data Breakpoint Data Mask register ... 759 Data Breakpoint Data register ... 758 data cycles ... 206 data formats and addressing ... 10 byte ordering ... 10 data identifiers ... 243 data rate ... 237 DBA ... 757 DBAM ... 758 DBC ... 755 DBD ... 758 DBDM ... 759 **DBREAK** ... 744 DDATA0 ... 750 DDATA1 ... 751 Debug Board Connector ... 763 Break or Trigger I/O (BkTgIO*) signal ... 762 Data Access Breakpoint ... 754 Data Breakpoint Address Mask register ... 758 Data Breakpoint Address register ... 757 Data Breakpoint Control/Status register ... 755 Data Breakpoint Data Mask register ... 759 Data Breakpoint Data register ... 758 Debug Break ... 739 Debug Data Monitor 0 and Monitor Data register ... 750 Debug Data Monitor 1 register ... 751 Debug Exception PC register ... 750 Debug exception vector ... 739 Debug instructions ... 739, 744 Debug mode ... 739, 742 Debug Mode Enable (DME) Bit ... 747 Debug module ... 738, 740 Debug Module Control register ... 772 Debug module reset ... 740 Debug Module System register ... 771 Debug Register Control register ... 747 Debug registers ... 738, 740, 745 Debug Reset ... 740 Debug mode registers ... 740 External Access ... 738, 740, 759 Features ... 737

Hardware Breakpoint ... 740 Hardware Breakpoint registers ... 779 Instruction Breakpoint Address Mask register ... 753 Instruction Breakpoint Address register ... 753 Instruction Breakpoint Control/Status register ... 752 Instruction-Address Breakpoint ... 751 Internal Access ... 738, 741, 743 JTAG Boundary Scan register ... 769 JTAG Bypass register ... 768 JTAG Instruction register ... 767 JTAG Port signals ... 760 JTAG-Accessible registers ... 738, 741, 766 Monitor ... 741 Monitor Data register ... 777 Monitor example ... 779 Monitor Instruction register ... 776 N-Trace instruction summary ... 782 N-Trace packets ... 780 N-Trace System register ... 778 N-Wire and N-Trace functions ... 759 Processor Type register ... 770 Reset Mode (RMode*) signal ... 761 Trigger ... 741 Trigger Event ... 741 DEC VAX, compatibility with ... 10 Divide registers, CPU ... 6 Division by Zero exception ... 181 DM_CONTROL ... 772 DM_SYSTEM ... 771 DR0 ... 747 DR1 ... 750 DR12 ... 757 DR13 ... 758 DR14 ... 758 DR15 ... 759

DR2 ... 750 DR3 ... 751 DR4 ... 752 DR5 ... 755 DR8 ... 753 DR9 ... 753 DRET ... 744

Е

EntryHi register ... 64, 75 EntryLo register ... 72 EntryLo0 register ... 64, 72 EntryLo1 register ... 64, 72 ERL bit ... 51, 53, 56, 101 Error Exception Program Counter (ErrorEPC) register ... 112 exception processing, CPU exception handler flowcharts ... 136 exception types Address Error ... 123 Breakpoint ... 131 Bus Error ... 128 Cache Error ... 127 Cache Error exception process ... 114 Coprocessor Unusable ... 133 Floating-Point ... 134 general exception process ... 114 Integer Overflow ... 129 Interrupt ... 135 Nonmaskable Interrupt (NMI) exception process ... 114 overview ... 113 Reserved Instruction ... 132 Reset ... 119 Reset exception process ... 113 Soft Reset ... 121 Soft Reset exception process ... 114 System Call ... 130

TLB ... 124 Trap ... 129 exception vector location Reset ... 115 exception processing, FPU exception types Division by Zero ... 181 Inexact Operation ... 179 Invalid Operation ... 180 Overflow ... 181 overview ... 174 Underflow ... 181 Unimplemented Exception ... 183 flags ... 176 saving and restoring state ... 184 trap handlers ... 184 Exception Program Counter (EPC) register ... 104 EXL bit ... 51, 53, 56, 101, 104, 113 EXP ... 781 External Access ... 738, 740, 759

F

features Floating-Point Unit (FPU) ... 150 Floating-Point exception ... 134 Floating-Point General-Purpose registers (FGRs) ... 151 Floating-Point registers (FPRs) ... 153 Floating-Point Unit (FPU) designated as CP1 ... 16, 149 exception types ... 174 See also exception processing, FPU, exception types features ... 16, 150 formats binary fixed-point ... 161 floating-point ... 159 instruction execution cycle time ... 169 instruction pipeline ... 169 *See also* pipeline, FPU instruction set, overview ... 162 overview ... 149 programming model ... 150 transfers between FPU and CPU ... 165 transfers between FPU and memory ... 165 FPU. *See* Floating-Point Unit

G

general exception handler ... 137 process ... 114 servicing guidelines ... 138

H

hardware interlocks ... 166 interrupts ... 143 Hardware Breakpoint ... 740 Hardware Breakpoint registers ... 779

I

iAPX x86, compatibility with ... 10 IBA ... 753 IBAM ... 753 IBC ... 752 IBM 370, compatibility with ... 10 IE bit ... 101 Implementation/Revision register, FPU ... 153–154 Index register ... 70 Initialization interface cold reset ... 307, 309 power-on reset ... 308

reset signal description ... 307, 311 warm reset ... 307, 310 Instruction Breakpoint Address Mask register ... 753 Instruction Breakpoint Address register ... 753 instruction formats. CPU types of ... 8 instruction set architecture (ISA) overview ... 8 instruction set. CPU overview ... 8 See also instructions, CPU instruction set, FPU ... 162 Instruction-Address Breakpoint ... 751 instructions. CPU branch ... 9 computational ... 9 64-bit operations ... 327 formats ... 326 coprocessor ... 9 jump ... 9 load defining access types ... 323 overview ... 9 store defining access types ... 323 overview ... 9 System Control Coprocessor (CP0) ... 9 translation lookaside buffer (TLB) ... 83 instructions, FPU branch ... 167 compare ... 167 computational ... 167 conversion ... 166 load ... 165 move ... 165 store ... 165 Integer Overflow exception ... 129

interlocks, hardware ... 166 Internal Access ... 738, 741, 743 Interrupt exception ... 135 Interrupt interface, signals ... 27 Interrupt register ... 143–146 interrupts, CPU accessing ... 143 hardware ... 143 Nonmaskable Interrupt (NMI) ... 143 Invalid Operation exception ... 180

J

Joint Test Action Group (JTAG) interface signals ... 26
JTAG Boundary Scan register ... 769
JTAG Bypass register ... 768
JTAG Instruction register ... 767
JTAG port signals ... 760
JTAG test access port ... 759
JTAG-Accessible registers ... 738, 741, 766
Jump instructions, CPU ... 9

K

Kernel mode and exception processing ... 92 ckseg0 ... 62 ckseg1 ... 62 ckseg3 ... 62 cksseg ... 62 kseg0 ... 60 kseg1 ... 60 kseg3 ... 60 ksseg ... 60 kuseg ... 59 operations ... 56 xkphys ... 61 xkseg ... 62 xksseg ... 61 xkuseg ... 61 kseg0 ... 60 kseg1 ... 60 kseg3 ... 60 ksseg ... 60 KSU bit ... 51, 53, 56 kuseg ... 59 KX bit ... 56, 101

L

latency external response ... 243 FPU operation ... 169 release ... 243 little-endian, byte addressing ... 10, 166 load delay ... 166 Load instructions, CPU defining access types ... 323 overview ... 9 Load instructions, FPU ... 165 Load Linked Address (LLAddr) register ... 80 LSEQ ... 781

M

master state ... 209
MC68000, compatibility with ... 10
memory management
address spaces ... 45
addressing ... 17
memory management unit (MMU) ... 41
register numbers ... 69
registers. See registers, CPU, memory management
System Control Coprocessor (CP0) ... 63

MFDR ... 745 MON_DATA ... 750, 777 MON_INST ... 776 Monitor ... 741, 779 Move instructions, FPU ... 165 MTDR ... 745 Multiply registers, CPU ... 6

N

NMI ... 122, 143
Nonmaskable Interrupt (NMI) exception handling ... 142 process ... 114
NOP ... 781
Normal Mode ... 741
NSEQ ... 782
N-Trace ... 759
N-Trace Instruction summary ... 782
N-Trace packets ... 780
N-Trace System register ... 778
null request ... 231
N-Wire ... 759

0

operating modes ... 17 Kernel mode ... 56 User mode ... 51 OptionR43K* signal ... 19, 28, 253 Overflow exception ... 181

P

page table entry (PTE) array ... 94 PageMask register ... 64, 72 Parity Error (PErr) register ... 109 PClock ... 313 physical address space ... 47 pipeline branch delay ... 34 cycle time ... 169 overview ... 169 pipelined writes ... 219 power-on reset ... 308 Processor Revision Identifier (PRId) register ... 76

R

Random register ... 71 registers, CPU exception processing Bad Virtual Address (BadVAddr) ... 95 Cache Error (CacheErr) ... 110 Cause ... 102 Compare ... 96 Config ... 77 Context ... 94 Count ... 95 Error Exception Program Counter (ErrorEPC) ... 112 Exception Program Counter (EPC) ... 104 Load Linked Address (LLAddr) ... 80 Parity Error (PErr) ... 109 Processor Revision Identifier (PRId) ... 76 register numbers ... 93 Status ... 97 TagHi ... 80 TagLo ... 80 XContext ... 105 Interrupt ... 143–146 memory management EntryHi ... 64, 75 EntryLo ... 72 EntryLo0 ... 64, 72 EntryLo1 ... 64, 72 Index ... 70

PageMask ... 64, 72 Random ... 71 Wired ... 71. 74 overview ... 6 System Control Coprocessor (CP0) ... 63 registers, FPU Control/Status ... 153, 155 Floating-Point (FPRs) ... 153 Floating-Point General-Purpose (FGRs) ... 151 Implementation/Revision ... 153-154 requests ... 198 requests. See System interface Reserved Instruction exception ... 132 Reset exception handling ... 142 overview ... 119 process ... 113 Reset mode (RMode*) signal ... 761 resets cold ... 307, 309 power-on ... 308 warm ... 307, 310 resident debugger ... 741

S

sequential ordering ... 250 shutdown ... 100 signals Clock interface ... 24 descriptions ... 19 Interrupt interface ... 27 JTAG interface ... 26 request cycle control signals ... 208, 268 System interface ... 21 slave state ... 209 Soft Reset exception

handling ... 142 overview ... 121 process ... 114 sseg ... 55 Status register access states ... 101 format ... 97 operating modes ... 101 Store instructions, CPU defining access types ... 323 overview ... 9 Store instructions, FPU ... 165 subblock ordering ... 250 Supervisor mode csseg ... 56 sseg ... 55 suseg ... 55 xsseg ... 55 xsuseg ... 55 suseg ... 55 SX bit ... 53, 101 SysClock ... 313 System Call exception ... 130 System Control Coprocessor (CP0) instructions ... 9 register numbers ... 63 registers used in exception processing ... 93 System interface addressing conventions ... 250 buses ... 188 commands overview ... 243 read requests ... 245 syntax ... 244 write requests ... 246 data identifiers

overview ... 243 data identifiers, syntax ... 244, 248 data rate ... 237 data rate control data transfer patterns ... 237, 297, 298 independent transmissions on SysAD bus ... 242 external request protocols arbitration request ... 228, 283 null request ... 231, 287 overview ... 227, 281 read request ... 229, 286 write request ... 232, 290, 291, 293, 294, 296, 297, 298, 299, 300, 302, 304.306 external requests null request ... 231, 287 overview ... 257 read request ... 199 read response request ... 200, 259 write request ... 200, 259 handling requests load miss ... 201-202, 261 store hit ... 203. 262 store miss ... 202-203, 262 uncached loads or stores ... 203, 263 independent transmission ... 242 issue cycles ... 206, 266 latency ... 243 master state ... 209, 269 null request ... 231 pipelined writes ... 219 processor internal address map ... 251 processor request protocols cluster flow control ... 216, 218, 276, 277 read request ... 212, 272 write request ... 214, 274 processor requests overview ... 194-195, 255-256

read request ... 196, 256 write request ... 197, 257 request ... 211 control signals ... 208, 268 rules ... 194, 255 sequential ordering ... 250 signals ... 21 slave state ... 209, 269 subblock ordering ... 250 write reissue ... 219

Т

TagHi register ... 80 TagLo register ... 80 Test Features ... 737 TLB Invalid exception ... 125 TLB Modified exception ... 126 TLB Refill exception ... 124 TLB/XTLB Miss exception handler ... 139 TLB/XTLB Refill exception servicing guidelines ... 140 TPC ... 782 translation lookaside buffer (TLB) and memory management ... 41 entry formats ... 64 exceptions ... 124 instructions ... 83 misses ... 83, 94, 136 page attributes ... 61 shutdown ... 100 translation, virtual to physical 64-bit ... 50 Trap exception ... 129 **TRCSYS ... 778** Trigger ... 741

Trigger event ... 741

U

Underflow exception ... 181 Unimplemented exception ... 183 useg ... 51, 52 User mode operations ... 51 useg ... 52 xuseg ... 52 UX bit ... 51, 101

V

virtual address space ... 46 virtual memory hits and misses ... 42 mapping ... 17 virtual address translation ... 81 VR4300 compatibility mode ... xvi, 19, 28, 253, 265

W

warm reset ... 307, 310 Wired register ... 71, 74 write reissue ... 219

Х

XContext register ... 105 xkphys ... 61 xkseg ... 62 xksseg ... 61 xkuseg ... 61 xsseg ... 55 xsuseg ... 55 xuseg ... 55

NEC

Some of the information contained in this document may vary from country to country. Before using any NEC product in your application, please contact a representative from the NEC office in your country to obtain a list of authorized representatives and distributors who can verify the following:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.) Santa Clara Tel: 800-366-9782 Fax: 800-729-9288

NEC Electronics (Germany) GmbH Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd. Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH Benelux Office

Eindhoven, the Netherlands Tel: 040-2445845 Fax: 040-2444580 NEC Electronics (France) S.A. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044 NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A. Sao Paulo-SP,Brasil Tel: 011-889-1680 Fax: 011-889-1689



No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document. NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others. While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features. NEC devices are classified into the following three quality grades: "Standard," "Special," and "Specific." The Specific quality grade applies only to devices developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers may check the quality grade of each device before using it in a particular application. Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots. Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anticrime systems, safety equipment (not specifically designed for life support). Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc. The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's data sheets or data books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

In North America: No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. (NECEL). The information in this document is subject to change without notice. All devices sold by NECEL are covered by the provisions appearing in NECEL Terms and Conditions of Sales only, including the limitation of liability, warranty, and patent provisions. NECEL makes no warranty, express, statutory, implied or by description, regarding information set forth herein or regarding the freedom of the described devices from patent infringement. NECEL assumes no responsibility for any errors that may appear in this document. NECEL makes no commitments to update or to keep current information contained in this document. The devices listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. "Standard" quality grade devices are recommended for computers, office equipment, communication equipment, test and measurement equipment, machine tools, industrial robots, audio and visual equipment, and other consumer products. For automotive and transportation equipment, traffic control systems, anti-disaster and anti-crime systems, it is recommended that the customer contact the responsible NECEL salesperson to determine the reliability requirements for any such application and any cost adder. NECEL does not recommend or approve use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If customers wish to use NECEL devices in applications not intended by NECEL, customers must contact the responsible NECEL salespeople to determine NECEL's willingness to support a given application.