

ELECTRONIC DEVICES GENERAL-PURPOSE IC DATA BOOK


# ELECTRONIC DEVICES GENERAL-PURPOSE IC DATA BOOK 

## 1.GENERAL INFORMATION

## 2. QUALITY ASSURANCE SYSTEM

3. ASSP
4. MPU

## 5. DSP

## 6. MEMORY

7. LINEAR IC

## 8. APPLICATION MANUAL

## NOTICE

* Specifications described herein are subject to change without notice.
* The application circuit diagrams and circuit constants herein are included as an example and provide no guarantee for designing equipment to be mass-produced.
* RICOH COMPANY, LTD. does not assume any liability arising out of the application or use of any product or circuits described herein, neither does it convey any license under its patent rights nor the patent rights of others.


## Table of Contents

Page

1. GENERAL INFORMATION ..... 1-1
2. QUALITY ASSURANCE SYSTEM ..... 2-1
3. ASSP
3.1 REAL TIME CLOCK RP5C01 ..... 3-1
3.2 REAL TIME CLOCK RP/RF/RJ5C15 ..... 3-15
3.3 REAL TIME CLOCK RP/RF5C62 ..... 3-23
3.4 CRT CONTROLLER RF5C16A/RP5C16 ..... 3-29
3.5 QUAD. UART RF5C59 ..... 3-41
3.6 PIO RF5C60 ..... 3-49
3.7 PCM SOUND GENERATOR RF5C68A ..... 3-53
3.8 PWM GENERATOR RF5C86 ..... 3-71
3.9 2-dimension Filter RF5C67 ..... 3-87
3.10 Transversal Filter 5C136 ..... 3-113
4. MPU
4.1 CMOS 8bit MPU RP65C02G/G-06 ..... 4-1
5. DSP
5.1 Digital Signal Processor RP5C72 ..... 5-1
6. MEMORY
6.1 CMOS 256Kbit MASK ROM RP/RS53256E ..... 6-1
6.2 CMOS 1Mbit MASK ROM RP/RS531010E ..... 6-5
6.3 CMOS 2Mbit MASK ROM RP/RS532010E ..... 6. 9
6.4 CMOS 4Mbit MASK ROM RP/RS534040E ..... 6-13
6.5 NMOS 64Kbit MASK ROM RP2364E ..... 6-19
6.6 NMOS 128Kbit MASK ROM RP23128E ..... 6-23
6.7 NMOS 256Kbit MASK ROM RP23256D/E, RP23257D/E ..... 6-27
6.8 NMOS 1Mbit MASK ROM RP231027D/E ..... 6-31
6.9 NMOS 4Mbit MASK ROM RP234096 ..... 6-35
6.10 CMOS 64bit PROM RF/RP5H01 ..... 6.41
7. LINEAR IC
7.1 VOLTAGE DETECTOR RX5VA Series ..... 7-1
7.2 VOLTAGE DETECTOR RN5VL Series ..... 7.7
7.3 VOLTAGE DETECTOR RN5VT Series ..... 7-13
7.4 VOLTAGE REGURATOR RX5RA Series ..... 7-19
7.5 VOLTAGE REGURATOR RN5RL Series ..... 7-25
7.6 VOLTAGE REGURATOR RX5RE Series ..... 7-29
7.7 STEP-UP DC/DC CONVERTER RH5RC301/302/501/502 ..... 7-33
7.8 STEP-UP/DOWN DC/DC CONVERTER RF5RD301/501 ..... 7-41
7.9 STEP-UP/STEP-DOWN PWM DC/DC CONVERTER with VOLTAGE DETECTOR RS5RM Series ..... 7-47
7.10 STEP-UP/STEP-DOWN VFM DC/DC CONVERTER with VOLTAGE DETECTOR RS5RJ Series ..... 7-53
7.11 PWM STEP-UP SWITCHING REGULATOR RH5RH Series ..... 7-59
7.12 VFM STEP-UP SWITCHING REGULATOR RH5RI Series ..... 7-69
7.13 DC/DC MULTI POWER SUPPLY RF5C133 ..... 7-79
7.14 MULTI POWER SUPPLY RS5VE ..... 7-95
8. APPLICATION MANUAL
8.1 REAL TIME CLOCK RP5C01/RP5C15 APPLICATION MANUAL ..... 8-1
8.2 REAL TIME CLOCK RP/RF5C62 APPLICATION MANUAL ..... 8-75
8.3 2-dimension Filter 5C67 APPLICATION MANUAL ..... 8-117
8.4 VOLTAGE DETECTOR RX5VA Series APPLICATION MANUAL ..... 8-135
8.5 VOLTAGE REGURATOR RX5RA Series APPLICATION MANUAL ..... 8-157
8.6 VOLTAGE REGURATOR RX5RE Series APPLICATION MANUAL ..... 8-181
8.7 STEP-UP DC/DC CONVERTER RH5RC Series APPLICATION MANUAL ..... 8-203
8.8 STEP-UP/DOWN DC/DC CONVERTER RF5RD Series APPLICATION MANUAL ..... 8-227

## EPL

## Features

This is the ASIC which allows the user to program optional logic circuits with many standard PAL programmers. This is optimum replacement for small-scale logic and CPU peripheral devices. EPL's provide a quick evaluation and correction of logic circuits.

## Lineup

- Upward compatible to AMD PAL.
- CMOS EPROM process
- Low current consumption and high programmability.
- Erasable by ultraviolet light (ceramic window package).
- Maximum access time $25 / 35$ ns
-20pin, 24pin types
- Up to 900 gate equivalents
- Security fuse
- Output polarities are programmable.


| Modet name |  | Configuration | Power supply | Electrical characteristics |  |  |  | Package | Compatible products |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Max. Icc |  | Max. access time | Max. operating freq. |  |  |
|  |  | Operation |  |  |  | Standby |  |  |
| $\begin{gathered} \mathrm{G} \\ \mathrm{I} \end{gathered}$ | EPL10P8 B |  | 10 input 8 output AND-OR/XOR Array | $5 \mathrm{~V} \pm 5 \%$ | 50mA* | 40 mA * | 35ns | 20 MHz | 20DIP <br> (plastic, ceramic with window) | PAL10L8, 10H8 |
|  | EPL12P6 B |  | 12 input 6 output AND-OR/XOR Array |  |  |  |  |  |  | PAL12L6, 12H6 |
|  | EPL14P4 B | 14 input 4 output AND-OR/XOR Array | PAL14L4, 14H4 |  |  |  |  |  |  |
|  | EPL16P2 B | 16 input 2 output AND-OR/XOR Array | PAL16L2, 16H2 |  |  |  |  |  |  |
| $\begin{array}{\|l\|} \hline \mathrm{G} \\ \mathrm{II} \end{array}$ | EPL16P8 B | 10 input 6 input/output AND-OR/XOR Array | 70mA |  | 60mA | PAL16L8 |  |  |  |
|  | EPL16RP8 B | 8 input 8 feedback 8 output 8 register AND-OR/XOR Array |  |  |  | PAL16R8 |  |  |  |
|  | EPL16RP6 B | 8 input 6 feedback 2 input/ output 6 output 6 register AND-OR/XOR Array |  |  |  | PAL16R6 |  |  |  |
|  | EPL16RP4 B | 8 input 4 feedback 4 input/ output 4 output 4 register AND-OR/XOR Array |  |  |  | PAL16R4 |  |  |  |
|  | $\begin{aligned} & \text { EPL241ED/ } \\ & \text { EP/EJ } \end{aligned}$ | 6 input 16 input/output 16 feedback 16 macrocell clock select asychronous reset with 16 register | $140 \mathrm{mA**}$ |  | $120 \mathrm{~mA} * *$ | 25ns | 30 MHz | $\begin{aligned} & \text { 24DIP } \\ & \text { 28PLCC } \end{aligned}$ | 22V10 \& others |
|  | $\begin{aligned} & \text { EPL204ED/ } \\ & \text { EP } \end{aligned}$ | 10 input 8 input/output 8 feedback 8 macrocell clock select asynchronous reset with 8 register | 70mA |  | 60mA | 25ns | 30 MHz | 20DIP | 16V8, 18P8 and other 20pin PAL |
|  | EPL242*** | 16 input 8 input/output 8 macrocell asynchronous reset with 8 register | 80 mA |  | 70 mA | 25ns | 30 MHz | 24DIP (Plastic) 24CERDIP 28PLCC | 20V8 |
|  | EPL20F*** | Same as GII type (except for XOR) | 70 mA |  | 60 mA | 15ns | 40 MHz | $\begin{aligned} & \text { 20DIP } \\ & \text { 20CERDIP } \\ & \text { 20PLCC } \end{aligned}$ | Same as GII |

GI : Group I GII : Group II

* Since Group I has twice as many product terms as PAL products, typical currents will be reduced to a half of the above specification values by power-down circuits in RICOH's EPL.
** It will proportional to the product term usage. ( 40 mA at $35 \%$ utilization)
***Under development


## Support Tool

Software
© EPLASM (RICOH)
○ABEL (Data I/O)
Hardware
OUniversal Programmer
UNISITE40, 29B (Data I/O)
OModel 60A (Data I/O)
© Model PW98-20 (RICOH)
OEPROGRAMER241 (RICOH)

- Pecker 30 (AVAL)
- PROMAC Model 11 (Japan Macnics)

Interface
Customer
RICOH or Distributors


- If the customer has the programer, it can be programed by the customer.
Omark: Products handled by RICOH's sales


## RICOH ASIC

## GATE ARRAY

## Features

-A variety of line-up
High speed ( 0.38 ns ) High density (200k Gate), Low power operation (3V), Small gates with a number of I/Os.

- Design support system is available for a Work Station (SPARC).


Memory Build-in type

## 5GU Series (CMOS Gate Array, $0.8 \mu$ Design rule)

| 5GU Series | Gates | No. of 1/0* | Gate Delay Time | Supply Voltage | I/O Level | Output Drive Current | Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5GU020 | 21.976 | 136 | (5V operation) <br> $0.38 \mathrm{~ns} /$ gate <br> (3V operation) <br> $0.63 \mathrm{~ns} /$ gate <br> Load <br> FAN OUT=2 <br> wire length $=2 \mathrm{~mm}$ | $5 \mathrm{~V} \pm 10 \%$ | CMOS/TTL <br> Compatible | (5V operation) 4/8/12mA | Sea of Gate |
| 5GU030 | 33.000 | 164 |  |  |  |  |  |
| 5GU040 | 43.092 | 188 |  |  |  |  |  |
| 5GU050 | 54.016 | 208 |  |  |  |  |  |
| 5GU075 | 82.056 | 256 |  | $3 \mathrm{~V} \pm 10 \%$ |  | (3V operation) |  |
| 5GU100 | 109.080 | 292 |  |  |  | 2/4/6 mA |  |
| 5GU200 | 194.400 | 384 |  |  |  |  |  |

5GL Series (CMOS Gate Array, $1.2 \mu$ Design rule, Small gates with a number of I/Os)

| 5GL Series | Gates | No. of 1/0* | Gate Delay Time | Supply Voltage | I/O level | Package (Number of Pins) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | QFP | SQFP |
| 5GL005 | 500 | 64 | (5V operation) <br> $0.8 \mathrm{~ns} /$ gate | $5 \mathrm{~V} \pm 10 \%$ | CMOS/TTL <br> Compatible | 64 | 64 |
| 5GL009 | 900 | 84 |  |  |  | 64, 80 | 64, 80 |
| 5GL.015 | 1500 | 104 | (3V operation) |  |  | 64, 80, 100 | 64, 80, 100 |
| 5GL026 | 2600 | 132 | $1.6 \mathrm{~ns} / \mathrm{gate}$ | $3 \mathrm{~V} \pm 10 \%$ |  | 64, 80, 100 | 64, 80, 100, 128 |
| 5GL035 | 3500 | 148 | Load |  |  | 80, 100, 128, 144 | 80, 100, 128 |
| 5GL045 | '4500 | 164 | FAN OUT $=2$ |  |  | 100, 128, 144 | 100 |
| 5GL100 | 10000 | 236 | wire length $=2 \mathrm{~mm}$ |  |  | 128, 144, 160 | 208 |

* 8 pins in I/O pads are dedicated to Vcc and GND. 64, 80 and 128 pin type of SQFP are under development.

5GV Series (CMOS Gate Array, 1.2 $\mu$ Design rule)

| 5GV Series | Gates | No. of 1/O* | Gate Delay Time | Supply Voltage | I/O level | Package (Number of pins) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | DIP | SDIP | FLAT | SQFP | PLCC |
| 5GV041 | 4100 | 106 | (5V operation) $0.8 \mathrm{~ns} /$ gate <br> (3V operation) $1.6 \mathrm{~ns} / \mathrm{gate}$ <br> Load <br> FAN OUT=2 <br> wire length $=2 \mathrm{~mm}$ | $5 \mathrm{~V} \pm 10 \%$ | CMOS/TTL <br> Compatible | 24, 28, 40 | 42, 64 | 60, 64, 80, 100 | 64, 80, 100 | 44, 68, 84 |
| 5GV053 | 5300 | 118 |  |  |  | 24, 28, 40 | 42, 64 | 60, 64, 80, 100, 128 | 64, 80, 100, 128 | 44, 68, 84 |
| 5GV073 | 7300 | 136 |  |  |  | 24, 28, 40 | 42, 64 | 60, 64, 80, 100, 128, 144 | 64, 80, 100 | 44, 68, 84 |
| 5GV094 | 9400 | 154 |  | $3 \mathrm{~V} \pm 10 \%$ |  | 24, 28, 40 | 42, 64 | 64, 80, 100, 128, 144 | 64, 80, 100, 128 | 44, 68, 84 |
| 5GV124 | 12400 | 178 |  |  |  | - | 42, 64 | 64, 80, 100, 128, 144, 160 | 64, 80, 100, 128 | 44, 68, 84 |
| 5GV161 | 16100 | 204 |  |  |  | - | 42, 64 | 80, 100, 128, 144, 160 | 80, 100, 128 | 44, 68, 84 |

[^0]
## Features of 5GF Series

5GF Series Gate Arrays allow memory (ROM, RAM) in conjunction with Logic requirements.
RICOH's unique system of constituting the memory using wired area, as shown on the right diagram. Since it does not require the master for memory, the cost for development can be kept down in case of memory integrated.


5GF Series (CMOS Gate Array, $1.5 \mu$ Design rule)

| 5GF Series | Gates | Max. loading memory capacity RAM (ROM) (bit) | No. of 1/O | Gate Delay Time | Supply Voltage | I/O level | Package (Number of pins) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | DIP | Shrink DIP | FLAT | PLCC |
| 5GF21 | 2100 | $\begin{array}{r} 2 \mathrm{~K} \\ (4 \mathrm{~K}) \\ \hline \end{array}$ | 84 | 1.0ns/gate | $5 \mathrm{~V} \pm 10 \%$ | CMOS/TTL <br> Compatible | 40 | 64 | 44, 60, 64, 80, 100 | 68 |
| 5GF26 | 2600 | $\begin{aligned} & 2 K \\ & (4 \mathrm{~K}) \end{aligned}$ | 94 |  |  |  | 40 | 64 | 44, 60, 64, 80, 100 | 68 |
| 5GF32 | 3200 | $\begin{aligned} & 2 \mathrm{~K} \\ & (4 \mathrm{~K}) \end{aligned}$ | 102 |  |  |  | 40 | 64 | 44, 60, 64, 80, 100 | 68 |
| 5GF45 | 4500 | $\begin{aligned} & 4 \mathrm{~K} \\ & (8 \mathrm{~K}) \end{aligned}$ | 120 | Load <br> 2 input NAND <br> FAN OUT $=3$ 3 mm |  |  | 40 | 64 | $60,64,80,100$ | 68 |
| 5GF58 | 5800 | $\begin{gathered} 8 \mathrm{~K} \\ (16 \mathrm{~K}) \end{gathered}$ | 138 |  |  |  | 40 | 64 | 64, 80, 100 | 68 |
| 5GF82 | 8200 | $\begin{gathered} 16 \mathrm{~K} \\ (32 \mathrm{~K}) \\ \hline \end{gathered}$ | 168 |  |  |  | 40 | 64 | 80, 100 | 68 |

Note: Available number of gates for logic are reduced due to memory capacity.

5GH Series (CMOS Gate Array, 2.0 $\quad$ Design rule)

| 5GH <br> Series | Dates | $\xrightarrow[\text { No. of }]{ }$ | Gate Delay Time | Supply Voltage | I/O level | Package (Number of pins) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | DIP | Shrink DIP | FLAT | PLCC |
| 5GH05 | 560 | 40 | $1.5 \mathrm{~ns} / \mathrm{gate}$ | $5 \mathrm{~V} \pm 10 \%$ | CMOS/TTL <br> Compatible | 14, 16, 18, 20, 22, 24, 28, 40 | - | - | - |
| 5GH10 | 1000 | 60 |  |  |  | 24, 28, 40, 48 | 28 | 60, 44 | 44** 52, 68 |
| 5GH16 | 1600 | 72 |  |  |  | 24, 28, 40, 48* | 28, 42, 64 | 60, 80, 44 | $44^{*}, 68$ |
| 5GH23 | 2300 | 88 | Load <br> 2 input NAND FAN OUT $=3$ |  |  | 28, 40, 48* | 64 | 60, 80, 100 | 68, 84* |
| 5GH29 | 2900 | 98 |  |  |  | 28, 40, 48* | 64 | 60, 100 | $68^{*}, 84^{*}$ |
| 5GH38 | 3800 | 108 |  |  |  | 40, 48* | 64 | 60, 80, 100 | 68*, $84^{*}$ |

(*) : Under Development

## RICOH ASIC

## STANDARD CELL

## Features

- Abundant Cell Library
(CPU : 8/16 bit, CPU peripheral Cell, Compiled Cell, Analog Cell (A/D, D/A)).
- High-Speed (0.26ns).
- Low voltage operation ( $5 \mathrm{~V} / 3 \mathrm{~V}$ ).
- Design support system is available for a Workstation (SPAPC).


## Development Example

## ASIC Micro Computor

RICOH prepairs 3 CPUs; \& Ru 8 ( 8 bit ), 65 C 02 ( 8 bit ) and 65 C 816 (16bit). These CPUs are High-speed (pipe-line archtecture, powerful addressing mode) and small size.


Example (Using 65C02)


## Example

(Image Processing IC)


Example (Controller IC)

〈Cell Library >

| Cell Name | Cells |  |
| :---: | :---: | :---: |
| Basic Cell | Macro Cell <br> Macrofunction Cell | (411 Cells) |
| CPU Cell | $\begin{array}{ll} \text { 8bit : } & \text { Ru8, R65C02 } \\ \text { 16bit: } & \text { R65C816 } \end{array}$ | (3 Cells) |
| CPU <br> Peripheral Cell | ACi (Asynchronous communication interface) <br> INTC (Interrupt controller) <br> TCC (Timer/Counter) <br> PIO\&HS (Parallel input/output) <br> RTC 8 (Real Time Clock) | (5 Cells) |
| Compiled Cell | MUL (Multiplier) <br> ALU (Arithmetic Logic Unit) <br> ADS (Adder/Subtructor) <br> BRS (Barrel Shifter) <br> RGF (Register file) <br> DMX (Multiplexer) <br> SEQ (Microprogram sequencer) <br> PIP (Pipeline register) <br> MRO (Mask ROM Asynchronous) <br> SRA (SRAM Asynchronous) <br> HSR (SRAM Synchronous) | (11 Cells) |
| Analog Cell | AD8SRA (8 bit Successive Approximation A/D Convertor) <br> AD8TRW/AD8TRWL ( 8 bit Series - Parallel A/D Convertor) <br> DA8RRV/DA8RRI ( 8 bit R-2R D/A Convertor) <br> DA8VA ( 8 bit Current Adder D/A Convertor) | (4 Cells) |

Interface


Note) The CAD interface system provides software development for any practical circuit.

## RICOH STANDARD

## MASK ROM

## Lineup

| Model name | Process | Memory capacity | Memory configuration | Access time (nsec) | Power supply voltage | Max. power consumption (mW) |  | No. of pins | Pin compatibility |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Operation | Standby |  |  |
| PR2D32/33 | NMOS | 32K | 4096×8 | 250 | $5 \mathrm{~V} \pm 10 \%$ | 440 | - | 24 | TI/INTEL |
| RP2364E |  | 64K | 8192x8 | 200 |  | 550 | 110 | 28 | INTEL |
| RP23128E |  | 128K | 16384x8 | 200 |  | 550 | 110 | 28 | INTEL |
| RP23256D/E |  | 256K | 32768×8 | 250/200 |  | 550 | 110 | 28 | INTEL |
| RP231027D/E |  | 1M | 131072x8 | 250/200 |  | 550 | 165 | 28 |  |
| RP231028E * |  | 1M | 131072×8 | 200 |  | 275 | 110 | 28 |  |
| RP234096 * |  | 4M | $524288 \times 8$ | 200 |  | 440 | - | 32 |  |

* Under development


## Interface



## RICOH STANDARD

## EPROM

| Model name | Type | Memory capacity | Configuration | Access time ( $\mu \mathrm{s}$ ) | Power supply voltage | Max. power consumption (mW) |  | No. of pin | Pin compatible |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Operation | Standby |  |  |
| RP/RF5H01 | CMOS | 64 bits | $64 \times 1$ | 1 | $5 \mathrm{~V} \pm 5 \%$ | 55 | 0.55 | 8 | - |

## MPU

| Model name | Circuit function | Power consumption (MAX.) |  | Operation frequency | Cycle time | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Operation | Standby |  |  |  |
| RP65C02G/G-06 | 8bit CMOS MPU | $5 \mathrm{~mA} / \mathrm{MHz}$ | $28 \mu \mathrm{~A}$ | $\begin{aligned} & 4 / 6 \mathrm{MHz} \\ & \text { (MAX.) } \end{aligned}$ | 250/166ns (MIN.) | 40pin DIP |

DSP

| Model name | Circuit function | Power supply <br> voltage | Supply <br> current <br> (TYP.) | Execution <br> speed | Clock <br> (MAX.) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RP5C72 | Digital Signal Processor (fixed point operation) | $5 \mathrm{~V} \pm 5 \%$ | 60 mA | 100ns/ <br> Instruction | 40 MHz |

## REAL-TIME CLOCK

| Model name | Circuit function | Power supply voltage | Max. current consumption |  | Backup power voltage | Package |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Operation | During backup |  |  |
| RP/RF/RJ5C15 | REAL TIME CLOCK | $5 \mathrm{~V} \pm 10 \%$ | $250 \mu \mathrm{~A}$ | $15 \mu \mathrm{~A}$ | 2.0 V | 18DIP/18SOP/28PLCC |
| RP5C01 | REAL TIME CLOCK with RAM |  | $250 \mu \mathrm{~A}$ | $15 \mu \mathrm{~A}$ | 2.2 V | 18-DIP |
| RP/RF5C62 | REAL TIME CLOCK | $5 \mathrm{~V} \pm 10 \%$ | $50 \mu \mathrm{~A}$ | $3 \mu \mathrm{~A}$ | 2.0 V | 18DIP/18SOP |

CRT CONTROLLER

| Model name | Circuit function | Power supply voltage | Power supply current | Package |
| :---: | :---: | :---: | :---: | :---: |
| RF5C16A/RP5C16 | CRT DISPLAY CONTROLLER (All in One Type) $640 \times 200$ or $80 \times 25$ (character $\times$ line) | $5 \mathrm{~V} \pm 10 \%$ | 50mA | $\begin{aligned} & \text { 64-FLAT } \\ & \text { 64-DIP } \end{aligned}$ |
| RF5C56 | CRT DISPLAY CONTROLLER (All in One Type with Look up Table and analog RGB) <br> $512 \times 192$ dots or $32 \times 24$ characters display | $5 \mathrm{~V} \pm 10 \%$ | 60mA | 64-DIP |

Note) EPL is a registered trademark of RICOH. LOGICIAN is a registered trademark of Daisy Systems Co. IDEA1000 is a registered trademark of Mentor Graphics Co. IBM-PC is a registered trademark of IBM Co. DASH is a registered trademark of FutureNet Co. CADAT is a registered trademark of HHB Systems Co. PAL is a registered trademark of Advanced Micro Devices, INC.

## RICOH STANDARD

QUAD. UART

| Model name | Circuit function | Power supply <br> voltage | Max. power <br> current |
| :---: | :---: | :---: | :---: |
| PF5C59 | Asynchronous receiver transmitter with 4 channel ports. | 5 V | 20 mA |

PARALLEL I/O

| Model name | Circuit function | Power supply <br> voltage | Supply <br> current <br> (MAX.) | Package |
| :--- | :---: | :---: | :---: | :---: |
| RF5C60 | $6 \mathrm{I} / \mathrm{O}$ Port (8 bit I/O $\times 5,5$ bit I/O $\times 1$ ) | $5 \mathrm{~V} \pm 10 \%$ | 30 mA | 60 pin FLAT |

PCM SOUND GENERATOR

| Model name | Circuit function | Power supply <br> voltage | Supply <br> current <br> (MAX.) | Clock <br> (MAX.) | Package |
| :--- | :--- | :---: | :---: | :---: | :---: |
| RF5C68A | 8 ch. stereo output | $5 \mathrm{~V} \pm 10 \%$ | 30 mA | 10 MHz | 80pin FLAT |

## PWM GENERATOR

| Model name | Circuit function | Power supply <br> voltage | Supply <br> current <br> (MAX.) | PWM <br> resolution | Clock <br> (MAX.) | Package |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| RF5C86 | 8 ch. PWM output | $5 \mathrm{~V} \pm 10 \%$ | 30 mA | 16 bit | 16 MHz | 28 pin SOP |

## 2 DIMENSION FILTER

| Model name | Circuit function | Power supply <br> voltage | Clock <br> (MAX.) | Processing <br> speed <br> (MAX.) | Package |
| :--- | :---: | :---: | :---: | :---: | :---: |
| RF5C67 | $5 \times 5$ image element filtering process | $5 \mathrm{~V} \pm 10 \%$ | 20 MHz | $25 \mathrm{~ns} /$ element | 100pin FLAT |

## VOLTAGE DETECTOR

| Model Name | Function | Voltage <br> Detect <br> Accuracy | Operation <br> Voltage | Current <br> Consumption | Package |
| :--- | :--- | :---: | :---: | :---: | :---: |
| RX5VL | Voltage Detection. <br> Possible to set detect voltage at 0.1 V step. | $\pm 2.5 \%$ | $1.5 \sim 10 \mathrm{~V}$ | $1 \mu \mathrm{~A}$ | (SOT-89) <br> TO-92, SOT-23-5 |
| RN5VT* | Voltage Detection. <br> Low voltage operation. | $\pm 2.5 \%$ | $0.7 \sim 10 \mathrm{~V}$ | $1 \mu \mathrm{~A}$ | Mini mold 5 pin <br> $($ SOT-23-5) |

* Under Development


## VOLTAGE REGULATOR

| Model Name | Function | Output <br> Voltage <br> Accuracy | Operation <br> Voltage | Current <br> Consumption | Package |
| :---: | :--- | :---: | :---: | :---: | :---: |
| RX5RL | Power Supply. <br> Possible to set output voltage at 0.1 V step. | $\pm 2.5 \%$ | $1.5 \sim 10 \mathrm{~V}$ | $1 \mu \mathrm{~A}$ | (SOT-89) <br> TO-92, SOT- $23-5$ |
| RXRE | Power Supply. <br> Large current output | $\pm 2.5 \%$ | $1.5 \sim 10 \mathrm{~V}$ | $1 \mu \mathrm{~A}$ | Mini Power mold <br> TO-92 |

## DC/DC CONVERTOR

| Model Name | Function | Starting <br> Voltage | Output <br> Voltage | Current <br> Consumption | Package |
| :--- | :--- | :---: | :---: | :---: | :---: |
| RH5RC | Step-up voltage switching regulator, low voltage operation | $0.9 \sim 1.0 \mathrm{~V}$ | $3 \mathrm{~V}, 3.5 \mathrm{~V}, 5 \mathrm{~V}$ | $3.5 \mu \mathrm{~A}$ | Mini power mold |
| RF5RD | Step-up/down voltage series regulator. | 1.2 V | 3 V .5 V | $6 \mu \mathrm{~A}$ | $8-\mathrm{SOP}$ |
| RS5RM* | Series Regulator, Voltage Detect, Enable, <br> PWM type Step-up/down. | 1.2 V | - | $10 \mu \mathrm{~A}$ | $8-\mathrm{SOP}$ |
| RS5RJ* | Series Regulator, Voltage Detect, Enable, <br> VFM type, Step-up/down. | 1.2 V | - | $10 \mu \mathrm{~A}$ |  |

* Under Development


## SWITCHING REGULATOR

| Model Name | Function | Starting <br> Voltage | Output <br> Voltage | Current <br> Consumption | Package |
| :--- | :---: | :---: | :---: | :---: | :---: |
| RH5RH | PWM type Step-up Voltage Switching Regulator | 0.9 |  | 5 | - |
| RH5RI* | VFM type Step-up Voitage Switching Regulator | - | - | - | Mini power mold |
| (SOT-89) |  |  |  |  |  |

* Under Development


## MULTI POWER SUPPLY

| Model Name | Function | Voltage <br> Accuracy | Operation <br> Voltage | Package |
| :--- | :---: | :---: | :---: | :---: |
| RF5C133 | Multi Power Supply for Audio (DC/DC + Power Supply) | $\pm 2.5 \%$ | 5 V (TYP.) | SSOP24 |
| RS5VE* | Multi Power Supply for Communication (Regulation + Detector) | $\pm 2.5 \%$ | $1.5 \sim 10 \mathrm{~V}$ | SSOP16 |

* Under Development


## 2. QUALITY ASSURANCE SYSTEM

## THE POLICY OF QUALITY ASSURANCE

RICOH, Electronic Devices Division, keeps in mind to develop devices and assure the quality putting ourselves in customers' place. RICOH pursuits following 5 points night and day to offer the best quality timely with the optimum cost to the customers.


1. Accomplish the quality aim satisfying the use condition and requirements of customers.
2. Control the first stage thoroughly to make in the quality on development and manufacturing steps.
3. Recognize the importance of quality through quality improvements and quality educations, and then aim at the high quality and high reliability.
4. Inquire into the cause of failure in cooperation with other sections and take measures immediately and completely not to meet the recurrence.
5. Complete the synthetic assurance and control system which satisfy quality, cost, and delivery.

## QUALITY CONTROL FLOW CHART IN MANUFACTURE



## QUALITY ASSURANCE SYSTEM

An effective quality assurance system cannot be undertaken on an individual basis. Only a cooperative effort among all divisions can consistently achieve a solid guarantee of top quality. Put into practical use, a system of this type must be functional, it must be based on the idea of standardization, and it must quickly accommodate the data and feedback that continually pass between departments.

We have developed a Quality Assurance System that incorporates these concepts. Our Quality Assurance Department is set up to ensure fast, accurate relay of information between divisions and prompt execution of quality assurance tasks at each step in the manufacturing process - from product development to mass production.

At the product development stage, the tasks required in all succeeding stages are defined and responsibility for their execution is assigned. The Quality Assurance Department then undertakes inspections from a comprehensive point of view, through its inquiry groups. Our quality and reliability criteria are geared to meet reliability and qualification testing standards such as MIL, EIAJ, and JIS to ensure that our product designs, processes, and conformity to standards are approved.

At the mass-production stage, the Manufacturing Department undertakes strict control of processes, product quality within processes, equipment, and the environment, in order to build in quality at each step. The Quality Assurance Department safeguards overall quality by inspecting incoming materials, controlling product amendments, maintaining accuracy in measurement devices, inspecting wafers and making final checks, monitoring quality, and undertaking quality assurance checks which ensure that no defective products reach the market.

## FAILURE ANALYSIS FLOW CHART



## LOT ASSURANCE INSPECTION

(+ASSEMBLY INCOMING INSPECTION)

Sampling: Every Wafer Lot

| No. | TEST ITEMS | TEST METHODS |  |  | $\begin{aligned} & \text { LTPD } \\ & (\%) \end{aligned}$ | Maximum Accept No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ELECTRICAL <br> (Open, Short check) | Auto Tester QAT Specification |  |  | 5 | 0 |
| 2 | HIGH TEMPERATURE OPERATING LIFE | $\begin{aligned} & \mathrm{Ta}=\mathrm{T} \text { jmax } 125^{\circ} \mathrm{C} \\ & 20 \text { Hrs. } \\ & \text { Dynamic Operation } \end{aligned}$ |  |  | 10 | 0 |
| 3 | THERMAL SHOCK (liquid) | $\begin{aligned} & \mathrm{Ta}=\mathrm{T} \text { stgmin } \sim \mathrm{T} \text { stgmax } \\ & \quad\left(5^{\prime}-10^{\prime \prime}-5^{\prime}\right) \\ & 10 \text { Cycles } \end{aligned}$ |  |  | 20 | 0 |
|  | MIX PCT | TYPE A <br> DIP package | TYPE B QFP, SOP package | TYPE C <br> PLCC <br> package |  |  |
|  | SOLDERING HEAT | $260^{\circ} \mathrm{C}$ <br> Lead only <br> 10 sec . | $260^{\circ} \mathrm{C}$ <br> Full dip <br> 5 sec . <br> or <br> IR Reflow <br> 2 times <br> or <br> VPS <br> $215^{\circ} \mathrm{C}$ <br> 60 sec . | IR Reflow 2 times or VPS $215^{\circ} \mathrm{C}$ 60 sec . |  |  |
|  | THERMAL SHOCK <br> PRESSURE COOKER | T stgmin <br> T stgmax <br> 10 Cycles | T stgmin <br> 2 <br> T stgmax <br> 10 Cycles | T stgmin 2 <br> T stgmax 10 Cycles | 20 | 0 |
|  |  | $\begin{aligned} & 121^{\circ} \mathrm{C} \\ & 2 \mathrm{atms} \\ & 20 \mathrm{Hrs} . \end{aligned}$ | $121^{\circ} \mathrm{C}$ <br> 2 atms $20 \text { Hrs. }$ | $\begin{aligned} & 121^{\circ} \mathrm{C} \\ & 2 \mathrm{atms} \\ & 20 \mathrm{Hrs} . \end{aligned}$ |  |  |

## OUTGOING INSPECTION

Sampling Method: MIL-STD 105D

| No. | DIVISION | TEST ITEMS | CRITERIA | LEVEL |
| :---: | :--- | :--- | :--- | :--- |
| 1 | ELECTRICAL | Function <br> DC | QAT Specification | AQL <br> AC |
| 2 | APPEARANCE | Heavy Defect <br> Light Defect | Visual Inspection <br> Criteria | $0.65 \%$ <br> $1.0 \%$ |

*1) Catastrophic Failures (short, open, or functially inoperative) AQL $0.065 \%$

## RELIABILITY TEST REQUIREMENTS

TABLE I RELIABILITY/ENVIRONMENTAL

| No. | TEST ITEMS | TEST CONDITION | PACKAGE TYPE |  | QUALIFY TEST TIME |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | PLASTIC | CERAMIC |  |
| 1 | High Temp. Operating Life | $125^{\circ} \mathrm{C}\left(150^{\circ} \mathrm{C}\right) \mathrm{Vcc}$ Max | M | M | 1000 Hrs. |
| 2 | High Temp. Reverse Bias | $125^{\circ} \mathrm{C}\left(150^{\circ} \mathrm{C}\right) \mathrm{Max}$ | $\bigcirc$ | $\bigcirc$ | 1000 Hrs . |
| 3 | High Temp. Storage | $125^{\circ} \mathrm{C}\left(150^{\circ} \mathrm{C}\right)$ | M | M | 1000 Hrs . |
| 4 | Low Temp. Storage | $-55^{\circ} \mathrm{C}\left(-65^{\circ} \mathrm{C}\right)$ | $\bigcirc$ | $\bigcirc$ | 1000 Hrs . |
| 5 | 85/85 Temp. Humidity Bias | $85^{\circ} \mathrm{C} / 85 \%$ RH Vcc Max | M | M | 1000 Hrs. |
| 6 | Low Temp. Operating Life | $-20^{\circ} \mathrm{C}\left(-40^{\circ} \mathrm{C}\right)$ | $\bigcirc$ | 0 | 1000 Hrs . |
| 7 | Pressure Cooker | $121^{\circ} \mathrm{C} / 15 \mathrm{PSIG} / 100 \% \mathrm{RH}$ | M | * | 200 Hrs. |
| 8 | Thermal Shock | $-55 \sim 125^{\circ} \mathrm{C}\left(-65 \sim 150^{\circ} \mathrm{C}\right)$ | M | M | 200 Cycles |
| 9 | Temp. Cycle | $-55 \sim 125^{\circ} \mathrm{C}\left(-65 \sim 150^{\circ} \mathrm{C}\right)$ | M | M | 1000 Cycles |
| 10 | ESD Sensitivity | $1000 \mathrm{~V}(\mathrm{MIL}) / 200 \mathrm{~V}$ (EIAJ) | M | M | - |
| 11 | Latch Up (CMOS Device Only) | - | M | M | - |
| 12 | Mechanical Shock | $1500 \mathrm{~g} / \mathrm{Z} 1, \mathrm{Y} 1, \mathrm{X} 1$ | * | M | - |
| 13 | Vibration | $20 \sim 2 \mathrm{kHz}$ | * | M | 4 Cycles |

( ): Option

TABLE II MECHANICAL

| No. | TEST ITEMS | TEST CONDITION | PACKAGE TYPE |  | QUALIFY <br> TEST TIME |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | PLASTIC | CERAMIC |  |
| 14 | Physical Dimensions | - | M | M | - |
| 15 | Marking Permanency | COND.B or D | M | M | - |
| 16 | Visual and Mechanical | - | M | M | - |
| 17 | Solderability | $245^{\circ} \mathrm{C} 5 \mathrm{sec}$ | M | M | - |
| 18 | Lead Integrity (Fatigue, Forming, Pull) | $-$ | $\bigcirc$ | $\bigcirc$ | - |
| 19 | Hermeticity (Fine, Gross) | F/L: $5 \times 10^{8}$ ATMcc/sec G/L: 2 Hrs. at 60 PSIG | * | M | - |

M: Mandatory O: Optional *: Not Applicable

## QUALITY \& RELIABILITY ASSURANCE FUNCTION



REDD: RICOH ELECTRONIC DEVICE DIV.
RC : RICOH CORP.,RATION.

## 3. ASSP

## RP5C01

## GENERAL DESCRIPTION

The RP5C01 bus compatible real-time clock is designed for use with most of the popular microprocessors such as the 8085A, Z-80 and others. Time setting and readout can be readily done in the same manner as writing/readout in and from memory. This RTC device features: counters for complete time-of-day clock alarm, a hundred year calendar, also a $26 \times 4$-bit RAM providing battery backed up functions and applications as an involatile RAM.

## - FEATURES

- Direct connection with CPU-Bus
- 4-bit bi-directional bus; $\mathrm{D}_{0}-\mathrm{D}_{3}$
-4-bit address input ; $\mathrm{A}_{0}-\mathrm{A}_{3}$
- Counters for Time (hour, minute, second) and Calendar (leap year, year, month, date, day of the week) are built in.
- 24 Hours, or 12 Hours am/pm display
- All the clock data is BCD encoded
- AIDJ terminal for $\pm 30$ seconds adjustment
- Provision for battery-backup
- BLOCK DIAGRAM
- PIN CONFIGURATION (Top view)

|  | $\overline{C S}$ 1 <br> CS  <br> CS  |
| :---: | :---: |

- Self contained $26 \times 4$-bit RAM
- Provision for Alarm signal, or 16 Hz or 1 Hz Timing pulse output.

$\qquad$
- ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameters | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply Voltage | With respect to GND | -0.3~7 | V |
| $\mathrm{V}_{1}$ | Input Voltage |  | $-0.3 \sim 7$ | V |
| $\mathrm{V}_{0}$ | Output Voltage |  | $-0.3 \sim 7$ | V |
| $\mathrm{P}_{\mathrm{d}}$ | Power Dissipation | Ta $=25^{\circ} \mathrm{C}$ | 700 | mW |
| $\mathrm{T}_{\text {opr }}$ | Operating Ambient Temperature |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS(Unless Noted: $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$ )

| Symbol | Parameters |  | Limits |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply Voltage | 4.5 | 5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{tH}}$ | Data Hold Voltage | 2.2 |  | 5.5 | V |
| $\mathrm{f}_{\mathrm{xT}}$ | Crystal Oscillation Frequency |  | 32.768 |  | kHz |

- ELECTRICAL CHARACTERISTICS
- DC ELECTRICAL CHARACTERISTICS(Unless Noted: $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \quad \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameters | Measuring Conditions | Limits |  | Unit |  |
| :--- | :--- | :--- | ---: | ---: | :---: | :---: |
|  |  |  | Min | Typ |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{~V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.3 |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OI}}=2 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{I}}$ | Input Current | $\mathrm{V}_{\mathrm{t}}=0 \sim 5.5 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current |  |  |  | $\pm 10$ | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{CCI}}$ | Standby Supply Current | $\mathrm{f}_{\mathrm{XT}}=32.768 \mathrm{kHz} \quad \mathrm{V}_{\mathrm{cc}}=2.2 \mathrm{~V}$ |  |  | 15 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Operating Supply Current | $\mathrm{f}_{\mathrm{xT}}=32.768 \mathrm{kHz} \quad \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}(\mathrm{~N} 2)$ |  |  | 250 | $\mu \mathrm{~A}$ |

(NOTE 1) : Current flow is 'positive' when flowing toward the IC.
(NOTE 2) : When connected to a CPU R/W cycle-time is $10 \mu \mathrm{~s}$.

- AC ELECTRICAL CHARACTERISTICS(Unless Noted : $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%$ )

| Symbol | Parameters | Measuring Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{Ac}}$ | Address- $\overline{\mathrm{R}} / \overline{\mathrm{WR}}$ Delay Time |  | 170 |  |  | ns |
| $\mathrm{t}_{\mathrm{cc}}$ | $\overline{\mathrm{R}} / \overline{\mathrm{WR}}$ Pulse Width |  | 400 |  | 10000 | ns |
| $\mathrm{t}_{\mathrm{CA}}$ | Address Valid Time After $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ Pulse Rise |  | 10 |  |  | ns |
| $\mathrm{t}_{\mathrm{RD}}$ | Data Delay Time After $\overline{\mathrm{RD}}$ Fall |  |  |  | 340 | ns |
| $\mathrm{t}_{\text {RDM }}$ | Data Hold Time After $\overline{\mathrm{RD}}$ Rise |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {wod. }}$ | Data Delay Time After $\overline{\mathrm{W} R}$ Fall |  |  |  | 40 | ns |
| $t_{\text {wo }}$ | Data Hold Time After WR Rise |  | 20 |  |  | ns |

SPECIFICATIONS Under $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$ are as follows.

- AC ELECTRICAL CHARACTERISTICS(Unless Noted: $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameters | Measuring Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{tac}_{\text {c }}$ | Adress- $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ Delay Time |  | 170 |  |  | ns |
| $\mathrm{t}_{\mathrm{Cc}}$ | $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ Pulse Width |  | 450 |  | 10000 | ns |
| $\mathrm{t}_{\text {ca }}$ | Effective Address Time After $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ Pulse Rise |  | 10 |  |  | ns |
| $\mathrm{t}_{\mathrm{ki}}$ | Data Delay Time After $\overline{\mathrm{D}}$ Fall |  |  |  | 400 | ns |
| $t_{\text {R1M }}$ | Data Hold Time After $\overline{\mathrm{RD}}$ Rise |  | 0 |  |  | ns |
| $\mathrm{t}_{\text {win }}$. | Data Delay Time After WR Fall |  |  |  | 40 | ns |
| $t_{\text {wl }}$ | Data Hold Time After WR Rise |  | 20 |  |  | ns |

- PIN DESCRIPTION

| Symbol | Pin No. | Function |
| :---: | :---: | :---: |
| $\overline{\mathrm{CS}}, \mathrm{CS}$ | 1,2 | Terminals for external interfacing. Valid when $\mathrm{CS}=\mathrm{H}, \mathrm{CS}=\mathrm{L} . \mathrm{CS}$ is connected to the power-down detector of peripheral circiut power supply, and CS is connected to the microcomputer. |
| ADJ | 3 | This pin provides easy zero setting for the "seconds" independently of the CPU. When $\mathrm{ADJ}=\mathrm{H}$ in the range of from 0 to 29 secs, the "seconds" are preset at zero and not released in the range of 30 to 59 secs by countup until the full minute expires. |
| $\mathrm{A}_{0} \sim \mathrm{~A}_{3}$ | 4, 5, 6, 7 . | ADDRESS pin. Connected to AdDress bus of CPU |
| Rİ | 8 | I/O control input. L when CPU - RP5C01. |
| GND | 9 | 0 V |
| WR | 10 | I/O control input. L when CPU $\rightarrow$ RP5C01. |
| $\mathrm{D}_{0} \sim \mathrm{D}_{3}$ | 11, 12, 13, 14 | Bi-directional data bus. Connected to the data bus of CPU. |
| ALARM | 15 | Alarm signal and pulse ( 16 Hz CK or 1 HzCK ) are put out. Open drain output. |
| $\text { OSC }_{1 \mathbb{N}}, \text { OSC }_{\text {out }}$ | 16,17 18 | Crystal resonator connecting terminal. 32.768 kHz . +5 V power supply. |

- ADDRESS MODES

| MODE | MOIDE 00 |  |  |  |  | MOIDE 01 |  |  |  |  | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{3} \sim \mathrm{~A}_{0}$ | Contents | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | Contents | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | Contents | Contents |
| 0 | 1 Sec Counter |  |  |  |  |  | $\times$ | $\times$ | $\times$ | $\times$ |  |  |
| 1 | 10 Sec Counter | $\times$ |  |  |  |  | $\times$ | $\times$ | x | $\times$ |  |  |
| 2 | 1 Min Counter |  |  |  |  | Alarm <br> 1 Min Register |  |  |  |  | block 10 | block 11 |
| 3 | 10. Min Counter | x |  |  |  | Alarm <br> 10 Min Register | $\times$ |  |  |  |  |  |
| 4 | 1 Hr Counter |  |  |  |  | Alarm <br> 1 Hr Register |  |  |  |  |  |  |
| 5 | 10 Hr Counter | x | $\times$ |  |  | Alarm 10 Hr Register | $\times$ | $\times$ |  |  | 4bit | 4bit |
| 6 | Day Counter | $\times$ |  |  |  | Alarm Day Register | $\times$ |  |  |  | $\times$ | $\times$ |
| 7 | 1 Day Counter |  |  |  |  | Alarm <br> 1 Day Register |  |  |  |  | 13 | 13 |
| 8 | 10. Day Counter | x | $\times$ |  |  | Alarm 10 Day Register | $\times$ | $\times$ |  |  |  |  |
| 9 | 1 Mo Counter |  |  |  |  |  | $\times$ | $\times$ | $\times$ | $\times$ | RAM | RAM |
| A | 10. Mo Counter | $\times$ | $\times$ | $\times$ |  | $\overline{12 \mathrm{Tr} / 24 \mathrm{Hr}} \begin{array}{r}\text { Selector }\end{array}$ | $\times$ | $\times$ | $\times$ |  |  |  |
| B | 1. Yr Counter |  |  |  |  | Leap Year Counter | $\times$ | $\times$ |  |  |  |  |
| C | 10 Yr Counter |  |  |  |  |  | $\times$ | $\times$ | $\times$ | $\times$ |  |  |
|  |  |  |  | MOIE | Register |  |  |  | MODE | Register |  |  |
| D) | MODE Register | EN | $\mathrm{EN}$ |  | M0 |  | ENer | EN |  | M0 | at left | at left |
| E | TEST Register | Test 3 | $\begin{gathered} \text { Test } \\ 2 \end{gathered}$ | Test | $\begin{gathered} \text { Test } \\ 0 \end{gathered}$ |  | Test | Test | Test | $\begin{gathered} \text { Test } \\ 0 \end{gathered}$ |  |  |
| F | RESET Controller and Others | $\begin{aligned} & 1112 \\ & 0 N \end{aligned}$ | $\begin{array}{r} 16 \mathrm{~Hz} \\ \mathrm{ON} \end{array}$ | Timer RESET | Alarm RESET |  | $\underset{O N}{1 H_{2}}$ | $16 \mathrm{~Hz}$ | Timer RESET | Alarm RESET | at left | at left |

$\times$ indicates: don't care for WR, always zero for RI).

- MODE REGISTER $\left(\mathrm{A}_{3}, \mathrm{~A}_{2}, \mathrm{~A}_{1}, \mathrm{~A}_{0}\right)=(1,1,0,1)=\mathrm{D}$



## - LEAP YEAR Counter

Leap year when $D_{1}=D_{2}=0$. It counts up simultaneously with Year Counter.

- $\overline{12 h} / 24 \mathrm{~h}$ Selector

24 -hour counter when $\mathrm{D}_{0}=1$
12-hour counter when $\mathrm{D}_{0}=0$
IM when $D_{1}=1$, and $A M$ when $D_{1}=0$ respectively of 10 h counter

- RESET Controller $16 \mathrm{~Hz} \cdot 1 \mathrm{HzCK}$ Register
$\left(\mathrm{A}_{3}, \mathrm{~A}_{2}, \mathrm{~A}_{1}, \mathrm{~A}_{0}\right)=(1,1,1,1)=\mathrm{F}$
$\mathrm{D}_{0}=1$ : Resetting of all alarm registers
$D_{1}=1$ : Resetting of frequency divisions before
Second
$\mathrm{D}_{2}=0: 16 \mathrm{~Hz}$ CK pulse ON
$\mathrm{D}_{3}=0: 1 \mathrm{~Hz}$ CK pulse ON
- ADDRESS 0~D

Both READ and WRITE are possible.

- ADRESS E~F

WRITE only is possible.

## TIMING DIAGRAM

- WRITE CYCLE (CS='H')


READ CYCLE (CS = ' H ' )


## APPLICATION NOTES

1. Oscillating Circuit

1-1 When using a crystal oscillating element.
The oscillator circuit is shown in Figure 1.
Externally connected parts consist of : a resistor, capacitors and a trimmer capacitor. To adjust the frequency, use the trimmer capacitor (The 16 Hz or 1 Hz signal output at the ALARM pin should be used), for calibration.
When calibrating with the 16 Hz signal :
The Address is $\left(A_{3}, A_{2}, A_{1}, A_{0}\right)=(1,1,1,1)$.
The Data is $(1,0,0, \times)$.
When calibrating with the 1 Hz signal:
The Address is $\left(\mathrm{A}_{3}, \mathrm{~A}_{2}, \mathrm{~A}_{1}, \mathrm{~A}_{0}\right)=(1,1,1,1)$
The Data is $(0,1,0, \times)$.

(The crystal employed is Nippon Dempa Kogyo MX38Tor equivalent)
Fig. 1

## 1-2 When using an external Clock

The external clock should be connected through the circuits shown in Fig.2(a), and (b). The OSCOUT pin should be left with no connection.


Fig. 2 (a) CMOS INVERTER CONNECTION


Fig. 2 (b) TTL INVERTER CONNECTION
2. Input/Output, and Chip selection Pins.

## 2-1 Input/Output Pins

In order to stabilize the potential at the Input/Output Pins during 'battery backup' operation, and a pull -down resistor $(100 \sim 300 \mathrm{k} \Omega)$, and a pull up resistor ( $4.7 \sim 47 \mathrm{k} \Omega$ )


Fig. 3

## 2-2 Chip selection Pins

There are two chip selection Pins. The CS pin should be connected to the powerdown sensing circuit, and the $\overline{\mathrm{CS}}$ pin to the CPU. CS is active "H", whereas $\overline{\mathrm{CS}}$ is active " L ".
3. Interfacing with typical CPU

3-1 Applicable CPU

| CPU | External Circuit |
| :---: | :---: |
| Z-80A | Nil |
| 8085 A | 74LS74 (NOTE 1) |
| 6800 | 74LS00, 74LS 04 |

3-2 Standard Interfacing examples.
Examples of Interfacing the RTC with typical CPU (Z80, 8085,6800 ) are presented hereunder.
(1) Z80

The Data Bus, Address Bus, and $\overline{\mathrm{R}} \overline{\mathrm{D}}, \overline{\mathrm{W}} \overline{\mathrm{R}}$ pins are connected to the corresponding pins of the Z-80 (the same symbols are used). The $\overline{\mathrm{CS}}$ pin of the RP5C01 should connect with the IORQ pin, or one Bit of the Address Bus (e.g. $\mathrm{A}_{0}$ ).
(NOTE 1) Not needed when the X'tal used is below 5 MHz


Fig. 4 CONNECTION DIAGRAM WITH Z-80

TIMING CHART

(2) 8085

The Data Bus, Address Bus, and $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ pins of the RTC correspond with those of the 8085 (the same symbols are used). The $\overline{C S}$ pin of the RP5C01 should connect with one Bit of the 8085

## Address Bus (e.g.pin $\mathrm{A}_{0}$ ).

When the crystal oscillator used has a frequency of 6 MHz , a 74LS74 (externally connected circuit shown in the dotted line) should be added to provide 1 . Wait.

## Connection Diagram



Fig. 5 CONNECTION EXAMPLE WITH 8085

## Timing Chart


(3) 6800

The pin connections for the RTC are compatible with the Data Bus, Address Bus of the 6800. (The symbols are the same).
The $\overline{R D}, \overline{W R}$, pins of the RP5C0l should be
connected to the $\phi_{1}$, and R/W pins of the 6800 , but with the addition of the following : two 74 LS 04 inverters, two input NANDs and two 74LSOO.
Besides, the $\overline{\mathrm{CS}}$ pin of the RTC should be connected to one Bit of the 6800 Address Bus (e.g. $\mathrm{A}_{0}$ ).

## Connection Diagram



Fig. 6

## 3-3 Interrupt into the CPU

The Data of RP5C01 is read-out by using Interrupt to the CPU at the rate of once every second.
(1) 780

(2) 8085

(3) 6800


## 4. Example of a program for setting Time/Alarm

4-1 Flowchart for the time setting operation By setting Data ( $\mathrm{D}_{3}, \mathrm{D}_{2}, \mathrm{D}_{1}, \mathrm{D}_{0}$ ) in the test register (Address $\left.\left(A_{3}, A_{2}, A_{1}, A_{0}\right)=(1,1,1,0)\right)$, operation of the clock is maintained.
(1) Timer Setting Program


For Time setting, the Timer is stopped, and readout and write-in should be executed within one second.
(2) Time Readout Program

$\qquad$

## 4-2 Alarm Setting Flowchart

(1) Alarm Time Write-in Program

(2) Read-out of Alarm Time


## 5. Read/Write With RAM Program

The $26 \times 4$ Bit User RAM, has provisions for Battery Backup, and can be used as a non-volatile RAM.
(1) Write-in


The RAM consists of two Blocks (1 Block: $13 \times 4$ Bits). A Mode Register enables Selecting the needed Block.
(2) Read-out


- 18 PIN PLASTIC PACKAGE (UNIT : mm)



## REAL TIME CLOCK

## RP/RF/RJ5C15

## GENERAL DESCRIPTION

The 5 C 15 is a real-time clock for microcomputer that can be connected directly with the data bus of 16 -bit CPUs such as $8086, Z 8000$ and 68000 as well as 8 -bit CPUs such as $8085, Z-80,6809$ and 6502 , and is able to set up and read a time in the same process with READ/WRITE of the memory.

It is provided with alarm function in addition to basic functions of time and calendar, and the battery backup is possible.

## - FEATURES

- Direct connection with CPU, and high speed access time.
- 4-bit bi-directional data bus $\mathrm{D}_{0} \sim \mathrm{D}_{3}$
-4-bit address input $\mathrm{A}_{0} \sim \mathrm{~A}_{3}$
- Counters for Time (hour, minute, second) and Calendar (leap year, year, month, date, day of the weèk) are built in.
- All the clock data are expressed with BCD code.
- $\pm 30$ second adjustment function is built in.
- Battery backup is possible. (min. 2.0 V )
- $16 \mathrm{kHz}, 1 \mathrm{kHz}, 128 \mathrm{~Hz}, 16 \mathrm{~Hz}, 1 \mathrm{~Hz}, 1 / 60 \mathrm{~Hz}$ are selectable as the reference clock.
- Alarm signal or timing pulse $(16 \mathrm{~Hz}$ or 1 Hz$)$ can be put out.
- BLOCK DIAGRAM


PIN CONFIGURATION


## PIN DESCRIPTION

| Symbol | Function |
| :---: | :---: |
| $\overline{\text { CS, }}$ CS | Terminals for external interfacing. Valid when $\mathrm{CS}=\mathrm{H}, \overline{\mathrm{CS}}=\mathrm{L} . \mathrm{CS}$ is connected to the power-down detector of peripheral power supply circiut and $\overline{\mathrm{CS}}$ is connected to the microcomputer. |
| CLK OUT | Reference clock output terminal. Open drain output. 8 kinds of mode are selectable as seen in the table, according to content of the clock select register. |
| $\frac{A_{0}}{\square D} \sim A_{3}$ | ADDRESS pin. Connected to ADDRESS bus of CPU. |
| RD | I/O control input. L when CPU $\leftarrow$ RP5C15. |
| GND | 0 V |
| $\overline{\mathrm{WR}}$ | I/O control input. L when $\mathrm{CPU} \rightarrow \mathrm{RP5C15}$. |
| $\mathrm{D}_{0} \sim \mathrm{D}_{3}$ | Bi-directional data bus. Connected to the data bus of CPU. |
| $\overline{\text { ALARM }}$ | Alarm signal and pulse $(16 \mathrm{~Hz} \mathrm{CK}$ or 1 HzCK$)$ are put out. Open drain output. |
| OSC IN, OSC OUT | Crystal resonator connecting terminal. 32.768 kHz . |
| $\mathrm{V}_{\mathrm{cc}}$ | +5 V power supply. |

ABSOLUTE MAXIMUM RATING

| Symbol | Parameters | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply Voltage | With respect to GND | $-0.3 \sim 7$ | V |
| $V_{1}$ | Input Voltage |  | $-0.3 \sim 7$ | V |
| $\mathrm{V}_{0}$ | Output Voltage |  | $-0.3 \sim 7$ | V |
| $\mathrm{P}_{\mathrm{d}}$ | Maximum Power Dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 400 | mW |
| $\mathrm{T}_{\text {opr }}$ | Operating Ambient Temperature |  | $-20 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

$\square$ RECOMMENDED OPERATING CONDITIONS (Unless Noted: $\mathrm{Ta}=-20 \sim 70^{\circ} \mathrm{C}$ )

| Symbol | Parameters | Specified Value |  |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply Voltage | 4.5 | 5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{DH}}$ | Data Hold Voltage | 2.0 |  | 5.5 | V |
| $\mathrm{f}_{\mathrm{XT}}$ | Crystal Oscillation Frequency |  | 32.768 |  | kHz |

ELECTRICAL CHARACTERISTICS

- DC ELECTRICAL CHARACTERISTICS (Unless Noted: $\mathrm{Ta}=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameters | Measuring Conditions | Specified Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.3 |  | 0.8 | V |
| $\mathrm{V}_{\text {OH }}$ | Output High Voltage | $\mathrm{I}_{\text {OH }}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\text {ol }}$. | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{I}_{21}$ | Input Leakage Current | $\mathrm{V}_{1}=0 \sim 5.5 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{02}$ | Output-off Leakage Current | $\mathrm{V}_{\mathrm{oz}}=0 \sim 5.5 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{cl} 1}$ | Standby Supply Current | $\mathrm{f}_{\mathrm{XT}}=32.768 \mathrm{kHz}, \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ |  |  | 15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CC2 }}$ | Operating Supply Current | $\mathrm{f}_{\mathrm{xT}}=32.768 \mathrm{kH}_{\mathrm{z}}, \mathrm{V}_{\mathrm{cc}}=5.5$ (NOTE1) |  |  | 250 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {ILCS }}$ | CS Pin Input "L" Voltage at Backup | $\mathrm{V}_{\mathrm{cc}}=2.0 \mathrm{~V}$ | -0.2 |  | 0.2 | V |
| $\mathrm{V}_{\text {thcs }}$ | $\overline{\mathrm{CS}}$ Pin Input "H" Voltage at Backup | $\mathrm{V}_{\mathrm{cc}}=2.0 \mathrm{~V}$ | 1.8 |  | 2.0 | V |

(NOTE 1) $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ Signal Frequency: 100 kHz . Input Terminal fixed $\mathrm{V}_{\mathrm{cc}}$, or GND level, Output Terminal Open

- AC ELECTRICAL CHARACTERISTICS (Unless Noted: Ta $=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameters | Measuring Conditions | Specified Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{AC}}$ | Address - $\overline{\mathrm{RD}} / \mathrm{WR}$ Delay Time |  | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{cc}}$ | $\overline{\mathrm{RD}} / \mathrm{WR}$ Pulse Width |  | 120 |  | 13,000 | ns |
| $\mathrm{t}_{\mathrm{CA}}$ | Address Valid Time After $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ Rise |  | 10 |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Data Delay Time After $\overline{\mathrm{RD}}$ Fall | 1TTL+100pF Load |  |  | 120 | ns |
| $\mathrm{t}_{\text {RDH }}$ | Data Hold Time After $\overline{\mathrm{RD}}$ Rise |  | 10 |  |  | ns |
| $\mathrm{t}_{\text {wos }}$ | Data Setup Time at Write in |  | 100 |  |  | ns |
| $\mathrm{t}_{\text {wid }}$ | Data Hold Time at Write in |  | 20 |  |  | ns |
| $\mathrm{t}_{\text {TED }}$ | Timer Enable ~ Timer Disable |  | 100 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {ABJ }}$ | Adjust Completed Time. |  |  |  | 100 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {AINH }}$ | Alarm Write Inhibit Time after Alarm set |  | 100 |  |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{RCC}}$ | $\overline{\mathrm{RD} / \overline{\mathrm{WR}} \text { Recovery Time }}$ |  | 1 |  |  | $\mu \mathrm{s}$ |

TIMING DIAGRAM

## - READ CYCLE



- WRITE CYCLE


ADDRESS ASSIGNMENT

| MODE |  | BANK 0 |  |  |  | BANK 1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{3} \sim \mathrm{~A}_{0}$ |  | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | Contents | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| 0 | 1 Sec. Counter |  |  |  |  | $\begin{array}{\|l\|} \hline \text { CLK OUT } \\ \text { Select Register } \end{array}$ | x |  |  |  |
| 1 | 10 Sec . Counter | $\times$ |  |  |  | adjust | $\times$ | x | x |  |
| 2 | 1 Min. Counter |  |  |  |  | Alarm <br> 1 Min. Register |  |  |  |  |
| 3 | 10 Mins. Counter | $\times$ |  |  |  | Alarm <br> 10 Mins Register | x |  |  |  |
| 4 | 1 Hr . Counter |  |  |  |  | Alarm <br> 1 Hr . Register |  |  |  |  |
| 5 | 10 Hrs. Counter | x | $\times$ |  |  | Alarm 10 Hrs. Register | x | x |  |  |
| 6 | Week Counter | $\times$ |  |  |  | Alarm Week Register | x |  |  |  |
| 7 | 1 Day Counter |  |  |  |  | Alarm <br> 1 Day Register |  |  |  |  |
| 8 | 10 Days Counter | $\times$ | x |  |  | Alarm <br> 10 Days Register | x | x |  |  |
| 9 | 1 Month Counter |  |  |  |  |  | x | $\times$ | x | $x$ |
| A | 10 Months Counter | $\times$ | $\times$ | $\times$ |  | 12/24 Hour | $\times$ | $\times$ | x |  |
| B | 1 Year Counter |  |  |  |  | Leap Year Counter | $\times$ | $\times$ |  |  |
| C | 10 Years Counter |  |  |  |  |  | $\times$ | $x$ | $x$ | x |
| D | MODE Register | $\underset{\mathrm{EN}}{\mathrm{Timer}}$ | $\underset{\mathrm{EN}}{\text { Alarm }}$ | $\times$ | $\begin{gathered} \text { BANK } \\ 1 / 0 \end{gathered}$ |  | $\underset{\mathrm{EN}}{\mathrm{Timer}}$ | $\underset{\text { EN }}{\text { Alarm }}$ | $\times$ | $\begin{gathered} \text { BANK } \\ 1 / 0 \end{gathered}$ |
| E | $\underset{\text { Register }}{\text { TEST }}$ | Test 3 | Test 2 | Test 1 | Test 0 |  | Test 3 | Test 2 | Test 1 | Test 0 |
| F | RESET <br> Register | $\frac{\overline{\mathrm{Hz}}}{\overline{\mathrm{ON}}}$ | $\frac{\overline{16 \mathrm{~Hz}}}{\overline{0 N}}$ | $\begin{aligned} & \text { Timer } \\ & \text { RESET } \end{aligned}$ | $\begin{aligned} & \text { Alarm } \\ & \text { RESET } \end{aligned}$ |  | $\frac{\overline{\mathrm{Hzz}}}{\overline{\mathrm{ON}}}$ | $\frac{\overline{16 \mathrm{H}}}{\overline{\mathrm{ON}}}$ | $\begin{aligned} & \text { Timer } \\ & \text { RESET } \end{aligned}$ | $\begin{aligned} & \text { Alarm } \\ & \text { RESET } \end{aligned}$ |

$\times$ : Don't care for WR, always 0 for RD.
CLOCK OUTPUT SELECT REGISTER

| $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | CLK OUT | Remark |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $\times$ | 0 | 0 | 0 | $" Z "$ | High Impedance |
| $\times$ | 0 | 0 | 1 | 16.384 kHz | duty $50 \%$ |
| $\times$ | 0 | 1 | 0 | 1.024 kHz | duty $50 \%$ |
| $\times$ | 0 | 1 | 1 | 128 Hz | duty $50 \%$ |
| $\times$ | 1 | 0 | 0 | 16 Hz | duty $50 \%$ |
| $\times$ | 1 | 0 | 1 | 1 Hz | f Second Counter Count up, duty $50 \%$ |
| $\times$ | 1 | 1 | 0 | $1 / 60 \mathrm{~Hz}$ | F Minute Counter Count up, duty $50 \%$ |
| $\times$ | 1 | 1 | 1 | $" \mathrm{L"}$ |  |

## ADJUST FUNCTION

## BANK 1

Address $\left(\mathrm{A}_{3}, \mathrm{~A}_{2}, \mathrm{~A}_{1}, \mathrm{~A}_{0}\right)=(0,0,0,1)$
Data $\left(D_{3}, D_{2}, D_{1}, D_{0}\right)=(\times, \times, \times, 1)$

If adjusted during the Second counter being $0 \sim 29$, the Second comes to be 0 , and if adjusted during $30 \sim 59$, the minute is counted up, and the Second comes to be 0 .

OSCILLATION CIRCUIT
As the output stabilizer resistor ( $\approx 100 \mathrm{k} \Omega$ ) is built in, it is not necessary to fix it externally.


- MODe REGISter $\left(\mathrm{A}_{3}, \mathrm{~A}_{2}, \mathrm{~A}_{1}, \mathrm{~A}_{0}\right)=(1,1,0,1)=\mathrm{D}$
$\mathrm{D}_{3}$
$\mathrm{D}_{1}$
$\mathrm{D}_{0}$

Timer
$\times \quad 0 \quad$ BANK 0 : Setup and Read of time
$\times 1$ BANK 1 : Setup and Read of Alarm, $\overline{12 h} / 24 \mathrm{~h}$ and Leap year, Selection of CLK OUT Operation of Adjust.
1: Alarm output ENABLE
0 : Alarm output DISABLE ( 16 Hz and 1 Hz signals are independent)
1: Time count starts
0 : Time count after Second stops

## - LEAP YEAR COUNTER

Leap year when $D_{1}=D_{2}=0$. It counts up simultaneously with Year Counter.

- 12h/24h SELECTOR

24 -hour counter when $D_{0}=1$
12 -hour counter when $D_{0}=0$
PM when $D_{1}=1$, and $A M$ when $D_{1}=0$ respectively of 10 h counter

- RESET CONTROLLER $16 \mathrm{~Hz} \cdot 1 \mathrm{HzCK}$ REGISTER $\left(\mathrm{A}_{3}, \mathrm{~A}_{2}, \mathrm{~A}_{1}, \mathrm{~A}_{0}\right)=(1,1,1,1)=\mathrm{F}$
$\mathrm{D}_{0}=1$ : Resetting of all alarm registers
$D_{1}=1:$ Resetting of frequency divisions before Second
$\mathrm{D}_{2}=0: 16 \mathrm{~Hz}$ CK pulse ON
$\mathrm{D}_{3}=0: 1 \mathrm{~Hz}$ CK pulse ON
- ADDRESS O~D

Both READ and WRITE are possible.

- ADDRESS E~F

WRITE only is possible.

- TEST REGISTER $\left(\mathrm{A}_{3}, \mathrm{~A}_{2}, \mathrm{~A}_{1}, \mathrm{~A}_{0}\right)=(1,1,1,0)=\mathrm{E}$ Register to be used for our inspection.
Normal count is operated by setting up data $\left(\mathrm{D}_{3}, \mathrm{D}_{2}, \mathrm{D}_{1}, \mathrm{D}_{0}\right)=(0,0,0,0)$.
* Please refer to "Application Manual" that we offer.
- PACKAGE DIMENSION (Unit:mm/inch)


## - RP5C15(18pin DIP)



- RF5C15 (18pin FLAT)

- RJ5C15(24pin PLCC)



## RP/RF5C62

RP5C62 and RF5C62 are CMOS real time clock LSIs for microcomputers. RP5C62 and RF5C62 have clock, calendar, and alarm functions. They can be directly connected to the data buses of 8 bit or 16 bit CPUs such as $8086, \mathrm{Z} 80,6809,6502$ and 68000 . With a built-in timer counter, they can be used as watch-dog-timer or interrupt timer.

## FEATURES

- Directly connected to CPU, enabling fast access.
- 4 bit bidirectional data bus, and 4 bit address bus.
- The oscillator is driven by a constant voltage, so the oscillation frequency is stable (within $\pm 1 \mathrm{ppm})$ even when the power supply voltage fluctuates.
- Built-in timer counter using internal clock.
- Generates cyclic CPU interrupts, and generates alarm-match interrupts.
- Interrupt flag and interrupt inhibit.
- Clock (hour, minute, second), calendar (leap year, year, month, day, day of the week), alarm (hour, minute).
- 12- or 24 -hour mode is selectable.
- Recognizes leap years automatically.
- All clock and alarm data expressed in BCD codes.
- $\pm 30$ seconds adjustment function.
- Determines whether clock data is valid or invalid.
- Consumes very low power due to CMOS technology, so it can be backed up by batteries.
- 5 V single power supply.
- Package: 18-pin DIP for RP5C62, 18-pin SOP for RF5C62.


## BLOCK DIAGRAM



## - PIN CONFIGURATION



## - PIN DESCRIPTION

| Symbol | Name | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & \overline{\mathrm{CS}} \\ & \mathrm{CE} \end{aligned}$ | Chip select Chip enable input | $\overline{\mathrm{CS}}$ and CE are used when interfacing external devices. They may be accessed when $\overline{\mathrm{CS}}$ is low and CE is high. CE is connected to a power down detector on the system power supply side, and $\overline{\mathrm{CS}}$ is connected to the microcomputer adress bus. |
| TMOUT | Timer output | Timer output may be used as an interrupt free-run timer or watchdog timer. When CE is low (running on battery backup), operation stops (there is no output). It is N-ch open drain output. |
| A0~A 3 | Address input | Address input is connected to the CPU address bus. It is gated internally with CE. |
| $\overline{\mathbf{R D}}$ | Read control input | When RD is set low, the contents of the counters or registers specified by A0~ A 3 are output to $\mathrm{D} 0 \sim \mathrm{D} 3$. It is valid when $\overline{\mathrm{CS}}$ is low and CE is high. It is CMOS input. |
| $\overline{\text { WR }}$ | Write control input | When WR is low or rises from low to high, the contents of D0~D3 are written to registers or counters specified by A0~A3. $\overline{\mathrm{WR}}$ is valid when $\overline{\mathrm{CS}}$ is low and CE is high. It is CMOS input. |
| D 0~D3 | Bi-directional data bus | D0~D3 are connected to the CPU data bus. The input section is gated internally with CE. It is CMOS input/output. |
| $\overline{\mathrm{INTR}}$ | Interrupt output | $\overline{\text { INTR }}$ outputs timing CLOCK interrupts or alarm match interrupts to CPU. It also operates when CE is low (at battery backup). It is N-ch open drain output. |
| $\begin{aligned} & \text { OSCIN } \\ & \text { OSCOUT } \end{aligned}$ | Oscillator circuit input/output | Crystal oscillator of 32.768 KHz must be connected between OSCIN and OSCOUT. Capacitance is connected externally between VDD and OSCIN and VDD and OSCOUT, forming the oscillator circuit. |
| $\begin{array}{\|l\|} \text { VDD } \\ \text { VSS } \end{array}$ | Power supply | VDD connects to +5 V and VSS to ground. |

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Condition | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD | Supply Voltage | VSS $=0$ | $-0.3 \sim+7.0$ | V |
| VI | Input Voltage |  | $-0.3 \sim \mathrm{VDD}+0.3$ | V |
| VO | Output Voltage |  | $-0.3 \sim \mathrm{VDD}+0.3$ | V |
| PD | Maximum Power Consumption | $\mathrm{TA}=25^{\circ} \mathrm{C}$ | 300 | mW |
| TA | Operating Temperature |  | $-20 \sim+70$ | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITION
(VSS $=0 \mathrm{~V}, \mathrm{TA}=-20 \sim+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Condition | MIN. | Typ. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| VDD | Supply Voltage |  |  | 5.0 | 6.0 | V |
| VCLK | Supply Voltage of Clock |  | 2.0 |  | 6.0 | V |
| fXT | Crystal Oscillation Frequency |  |  | 32.768 |  | kHz |

## - DC CHARACTERISTICS

| Symbol | Parameter | Pin Name | Condition |  | MIN. | Typ. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH1 | "H" input voltage | $\begin{aligned} & \mathrm{A} 0 \sim \mathrm{~A} 3, \mathrm{D} 0 \sim \mathrm{D} 3 \\ & \overline{\mathrm{CS}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}} \end{aligned}$ |  |  | 2.2 |  | VDD +0.3 | V |
| VIL1 | "L" input voltage |  |  |  | -0.3 |  | 0.8 | V |
| VIH2 | "H" input voltage | CE |  |  | 0.8 *VDD |  | VDD +0.3 | V |
| VIL2 | "L" input voltage |  |  |  | -0.3 |  | 0.2 *VDD | V |
| VOH1 | "H" output voltage | D0~D3 | $\begin{aligned} \mathrm{IOH1} & =-400 \mu \mathrm{~A} \\ \mathrm{IOL1} & =2 \mathrm{~mA} \end{aligned}$ |  | 2.4 |  |  | V |
| VOL1 | "L" output voltage |  |  |  |  |  | 0.4 | V |
| VOL2 | "L" output voltage | $\overline{\text { INTR }}$, TMOUT | $\mathrm{IOL} 2=2 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| IILK | Input leak current | $\begin{array}{\|l} \hline \text { A0~A3, CE, } \\ \text { CS, RD, WR } \\ \hline \end{array}$ | VILK = VDD or VSS |  | -1 |  | 1 | $\mu \mathrm{A}$ |
| IOZ1 | Output off leak current | D0~D3 | VOZ1 = VDD or VSS |  | -5 |  | 5 | $\mu \mathrm{A}$ |
| IOZ2 |  | $\overline{\text { INTR, TMOUT }}$ | VOZ2 = VDD |  | -2 |  | 2 | $\mu \mathrm{A}$ |
| IDD1 | Consumption current for back-up | VDD | $\mathrm{VDD}=2.5 \mathrm{~V}$ | Input: <br> VDD or VSS |  |  | 3 | $\mu \mathrm{A}$ |
| IDD2 | Consumption current for stand-by | VDD | $\mathrm{VDD}=5.5 \mathrm{~V}$ | Output: OPEN |  |  | 8 | $\mu \mathrm{A}$ |
| $\partial \mathrm{f}$ | Oscillation frequency drift for voltage drift | $\begin{aligned} & \text { OSCIN } \\ & \text { OSCOUT } \end{aligned}$ | $\mathrm{VDD}=2$ | 5~5.5V | -1 |  | 1 | PPM |

$\binom{$ Unless Noted, VSS $=\mathrm{OV}, \mathrm{VDD}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-20 \sim+70^{\circ} \mathrm{C}}{$,$\mathrm{X} ’ tal =32.768 \mathrm{KHz}(\mathrm{CI} \leqq 35 \mathrm{~K} \Omega), \mathrm{CG}=\mathrm{CD}=33 \mathrm{pF}}$

## AC CHARACTERISTICS

$\left(\mathrm{VSS}=0 \mathrm{~V}, \mathrm{TA}=-20 \sim 70^{\circ} \mathrm{C}\right.$, Note $1 ; \mathrm{VDD}=5 \mathrm{~V} \pm 10 \%$, Note2; $\mathrm{VDD}=3 \mathrm{~V} \pm 10 \%$, Note3; $\mathrm{VDD}=5 \mathrm{~V} \pm 20 \%$ )

| Symbol | Parameter | Description | Note1 | Note2 | Note3 | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tCES | CE setup time | Time for which CE must be kept " $H$ " before the address is determined. | MIN 500 | MIN 1000 | MIN 500 | nS |
| tCEH | CE hold time | Time for which CE must be kept " H " until the address finishes changing. | MIN 500 | MIN 1000 | MIN 500 | nS |
| tAA | Address setup time (RD) | Time for which the address must be determined before $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=$ "L". | MIN 20 | MIN 20 | MIN 20 | nS |
| tCS | $\overline{\text { CS }}$ setup time (RD) | Time between the trailing edge of $\overline{\mathrm{CS}}$ and data output, after the address is determined and $\overline{R D}=" L "(C L=100 \mathrm{pF})$. | MAX 120 | MAX 295 | MAX 150 | nS |
| tRD | $\overline{\mathrm{RD}}$ setup time (RD) | Time between the trailing edge of $\overline{\mathrm{RD}}$ and data output, after the address is determined and $\overline{C S}=" L$ " ( $\mathrm{CL}=100 \mathrm{pF}$ ) | MAX 120 | MAX 295 | MAX 150 | nS |
| tOH | Data hold time (RD) | Time for which data does not change though the address changes, when $\overline{C S}=\overline{R D}=$ " $L$ " | MIN 10 | MIN 10 | MIN 10 | nS |
| tCSZ | $\overline{\text { CS }}$ output delay time (RD) | Time between the rising edge of $\overline{\mathrm{CS}}$ and the data bus line becoming high impedance. | MAX 70 | MAX 95 | MAX 75 | nS |
| tRDZ | $\begin{aligned} & \overline{\mathrm{RD}} \text { output delay } \\ & \text { time (RD) } \end{aligned}$ | Time between the rising edge of $\overline{\mathrm{RD}}$ and the data bus line becoming high impedance. | MAX 70 | MAX 95 | MAX 75 | nS |
| tACS | $\overline{\text { CS }}$ setup time (WR) | Time for which the address must be determined before the trailing edge of CS while WR is "L". | MIN 20 | MIN 20 | MIN 20 | nS |
| tAWR | $\overline{\mathrm{WR}}$ setup time (WR) | Time for which the address must be determined before the trailing edge of $\overline{W R}$ while CS is " $L$ ". | MIN 20 | MIN 20 | MIN 20 | nS |
| tWCS | $\overline{\mathrm{CS}}$ pulse width (WR) | Pulse width when writing by $\overline{C S}$ while $\overline{W R}$ is "L". | MIN 120 | MIN 195 | MIN 150 | nS |
| tWR | $\overline{W R}$ pulse width (WR) | Pulse width when writing by $\overline{W R}$ while $\overline{\mathrm{CS}}$ is "L". | MIN 120 | MIN 195 | MIN 150 | nS |
| tWDS | Data setup time (WR) | Time for which the data must be determined before the rising edge of CS or RD. | MIN 60 | MIN 95 | MIN 75 | nS |
| tCSH | Address $\overline{\mathrm{CS}}$ hold time (WR) | Time for which the address needs to be held after the rising edge of CS. | MIN 10 | MIN 10 | MIN 10 | nS |
| tWH | Address $\overline{\mathrm{WR}}$ hold time (WR) | Time for which the address needs to be held after the rising edge of $\overline{W R}$. | MIN 10 | MIN 10 | MIN 10 | nS |
| tWDH | Data hold time (WR) | Time for which the data needs to be held after the rising edge of $\overline{C S}$ or $\overline{W R}$. | MIN 10 | MIN 10 | MIN 10 | nS |

## TIMING DIAGRAM



## Input/Output Condition

$$
\begin{array}{lll}
(\mathrm{VDD}=5 \mathrm{~V} \pm 10 \%) & (\mathrm{VDD}=3 \mathrm{~V} \pm 10 \%) & (\mathrm{VDD}=5 \mathrm{~V} \pm 20 \%) \\
\text { VIH }=2.2 \mathrm{~V} & \text { VIH }=0.8 \times \mathrm{VDD} & \text { VIH }=2.4 \mathrm{~V} \\
\text { VIL }=0.8 \mathrm{~V} & \text { VIL }=0.2 \times \mathrm{VDD} & \text { VIL }=0.4 \mathrm{~V} \\
\text { VOH } 22.2 \mathrm{~V} & \text { VOH }=0.8 \times \mathrm{VDD} & \text { VOH } \geqq 2.4 \mathrm{~V} \\
\text { VOL } \leqq 0.8 \mathrm{~V} & \text { VOL }=0.2 \times \mathrm{VDD} & \text { VOL } \leqq 0.4 \mathrm{~V}
\end{array}
$$

## ■ PACKAGE DIMENSION (Unit: mm/inch)

- RP5C62 (18pin DIP)

- RF5C62 (18pin SOP)



## RF5C I6A/RP5C I6

## General description

RP5C16/RF5C16A are LSI developed under CMOS process technology for application to CRT controller. They allow to display the various patterns on the CRT by control commands and image data fed from 8 bit CPU including 8085, Z80, etc. With use of this $5 \mathrm{C} 16, \mathrm{CRT}$ controller system can be configurated by merely connecting DRAM.

Note)
RF5C16A is the 64 pin FLAT packaged product. RP5C16 is the 64 pin DIL packaged product.

## Features

- 4 modes
-Color picture with $80 \times 25$ characters
- Color picture with $640 \times 200$ dots
$\cdot 2$ color pictures with $40 \times 25$ characters and $40 \times 25$ characters
- 2 color pictures with $320 \times 200$ dots and $40 \times 25$ characters
- Display of maximum 15 colors with RGB output (2 values or 3 values)
- Virtual screen
- Smooth scroll to horizontal and vertical directions are practicable.
- Abundant attribute function (transverse invert, longitudinal invert, vertical invert and black white invert)
- Cursor built-in (for mouse)
- Master/Slave mode (Superimpose practicable)
- Redefinable character set
- Buffer register and address counter built-in for updating of V-RAM (Video RAM)
- Low power consumption for the sake of CMOS process
- 60 Hz non-interlace display


## ■ Pin configuration

RF5C16A


## RP5C16



Block diagram


## Pin description

(1) CPU interface

| Symbol | Name | Input/output | Logic | Function |
| :---: | :--- | :---: | :---: | :--- |
| $\overline{\mathrm{CS}}$ | Chip Select | IN | Active <br> L | Make it possible to Read and Write of control <br> register, address register and buffer register |
| $\overline{\mathrm{RD}}$ | Read Strobe | IN | L |  |
| $\overline{\mathrm{WR}}$ | Write Strobe | IN | L |  |
| $\mathrm{A}_{\mathbf{0}} \sim \mathrm{A}_{\mathbf{3}}$ | Address 0~ Address 3 | IN | (positive) | Selective line of control register |
| $\mathrm{D}_{0} \sim \mathrm{D}_{7}$ | Data 0~ Data 7 | IN/OUT | (positive) | Data bus Data 0 = LSB Data 7 = MSB |
| INT | Interrupt | OUT | Active <br> H |  |
| $\overline{\text { DREQ }}$ | DMA Request | OUT | L |  |
| $\overline{\text { DACK }}$ | DMA Acknowledge | IN | L |  |

(2)

| Symbol | Name | Input/output | Logic | Function |
| :---: | :---: | :---: | :---: | :---: |
| RAS | ROW Address Strobe | OUT | Active | Set Row Address, Provide Timing |
| CAS | Column Address Strobe | OUT | L | Set Column Address, Provide Timing |
| $\mathrm{CAS}_{0}$ | Column Address Strobe 0 | OUT | L | CAS which turns to active only when address is $0 \sim 3$ FFFH. |
| $\overline{\mathrm{CAS}_{1}}$ | Column Address Strobe 1 | OUT | L | CAS which turns to active only when active is $4000 \mathrm{H} \sim 7$ FFFH. |
| VBUS EN | VIDEO BUS ENABLE | IN | H | When L , it turns CAS, CASO, CAS $_{1}$, RAS, WEL, WEM, VA $0_{\sim 7}$ and $\mathrm{VD}_{0} \sim 15$ to $\mathrm{Hi}-\mathrm{Z}$. |
| VBUS REQ | VIDEO BUS REQUEST | OUT | H | 5C16 accesses VBUS, it turns to active before 4 clock. |
| WEM | Write Enable MSB | OUT | L | Write is early write operation |
| WEL | Write Enable LSB | OUT | L | Write is early write operation |
| $\mathrm{VA}_{0} \sim \mathrm{VA}_{7}$ | Video Memory Address $0 \sim 7$ | OUT | (positive) |  |
| $\mathrm{VD}_{0} \sim \mathrm{VD}_{15}$ | Video Memory Data 0~15 | IN/OUT | (positive) | $\begin{aligned} & \text { Data 0 }=\text { LSB } \\ & \text { Data } 15=\text { MSB } \end{aligned}$ |

(3) Clock and Video output

| Symbol | Name | mput/output | Logic | Function |
| :--- | :--- | :---: | :---: | :--- |
| CLOCK IN <br> CLOCK OUT | Clock In <br> Clock Out |  |  | 14.31818 MHz which connects quartz crystal. |
| M-LEVEL | Middle Level | IN |  | When RGB3 value output, it provides CRTC <br> with intermediate level |
| Vcc, GND | Vcc, GND | - | - |  |
| R G/ G <br> L/d | Red, Green, Blue <br> Light and dark | OUT | (positive) | Video output (2 values or 3 values) |
| C-SYNC | Composite Synchronous | OUT/IN | (negative) | Output (open drain output) when master mode <br> and input H-SYNC when slave mode |
| $\overline{\text { V-SYNC }}$ | Vertical Synchronous | OUT/IN | (negative) | Output (open drain output) when master mode <br> and input V-SYNC when slave mode |
| H-SYNC | Horizontal Synchronous | OUT/IN | (negative) | Output (open drain output) when master mode <br> and input H-SYNC when slave mode |
| $1 / 4$ CLK | $1 / 4$ CLOCK | OUT |  | Clock $1 / 4$ frequency division output |

## - Absolute maximum rating

| Symbol | Parameter | Condition | Value | Unit |
| :---: | :--- | :---: | :---: | :---: |
| Vcc | Supply voltage |  | $-0.3 \sim+7.0$ | V |
| VI | Input voltage |  | $-0.3 \sim+7.0$ | V |
| Vo | Output voltage |  | $-0.3 \sim+7.0$ | V |
| Pd | Maximum power consumption | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Ta | Operating ambient temperature |  | $-10 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

## Recommended operating condition

| Symbol | Parameter | Condition | Value | Unit |
| :---: | :--- | :---: | :---: | :---: |
| Vcc | Supply voltage |  | $4.5 \sim 5.5$ | V |
| Vss $^{2}$ | Supply voltage |  | 0 | V |
| $\mathrm{VIH}_{\text {IH }}$ | "H" input voltage |  | $2.0 \sim \mathrm{Vcc}+0.3$ | V |
| $\mathrm{VIL}^{\text {"L" }}$ | "Lnput voltage |  | $-0.3 \sim 0.8$ | V |
| Ta | Ambient temperature |  | $-10 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |

- DC electrical characteristics $\left(\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-10 \sim 70^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VIH | "H" input voltage |  | 2.0 |  | $\mathrm{Vcc}+0.3$ | V |
| VIL | "L" input voltage |  | -0.3 |  | 0.8 | V |
| Voh | "H" output voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| Vol | "L" output voltage | $\mathrm{IOL}=3.2 \mathrm{~mA}$ |  |  | 0.4 | V |
| ILI | Input leakage current | $0 \leqq \mathrm{VI} \leqq \mathrm{Vcc}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | 3-state floating current | $0.4 \leqq \mathrm{VI} \leqq 2.4$ |  |  | 10 | $\mu \mathrm{A}$ |
| Icc | Supply current |  |  |  | 50 | mA |
| VIN $\phi$ | Clock input "H' input voltage |  | $0.7 \times$ Vcc |  |  | V |
| ViL $\phi$ | Clock input "L" input voltage |  |  |  | $0.3 \times \mathrm{Vcc}$ | V |

- AC characteristics ( $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-10 \sim 70^{\circ} \mathrm{C}$ ) and Timing diagram
(Unit : ns)
(1) CPU-5C16 READ/WRITE

| No. | Symbol | Parameter | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| 1 | tacc | Access time from $\overline{\mathrm{CS}}, \mathrm{A}_{0} \sim \mathrm{~A}_{3}$ and $\overline{\mathrm{DACK}}$ |  |  | 200 | ns |
| 2 | tder | $\overline{\mathrm{RD}}$ delay time from $\overline{\mathrm{CS}}, \mathrm{A}_{0} \sim \mathrm{~A}_{3}$ and $\overline{\mathrm{DACK}}$ | 30 |  |  | ns |
| 3 | twh | $\overline{\mathrm{RD}}$ pulse width (H-threshold) |  |  | 10 | ns |
| 4 | ther | $\overline{\mathrm{CS}}, \mathrm{A}_{0} \sim \mathrm{~A}_{3}$ and $\overline{\mathrm{DACK}}$ hold time during read | 5 |  |  | ns |
| 5 | tddr | Data delay time from $\overline{\mathrm{RD}}$ |  |  | 120 | ns |
| 6 | thdr | Data hold time during read | 0 |  | 85 | ns |
| 7 | tdcw | $\overline{\mathrm{WR}}$ delay time from $\overline{\mathrm{CS}}, \mathrm{A}_{0} \sim \mathrm{~A}_{3}$ and $\overline{\mathrm{DACK}}$ | 30 |  |  | ns |
| 8 | twwh | WR pulse width (H-threshold) |  |  | 10 | ns |
| 9 | twwl | $\overline{\text { WR }}$ pulse width (L-threshold) | 150 |  |  | ns |
| 10 | thew | $\overline{\mathrm{CS}}, \mathrm{A}_{0} \sim \mathrm{~A}_{3}$ and $\overline{\mathrm{DACK}}$ hold time from $\overline{\mathrm{WR}}$ | 10 |  |  | ns |
| 11 | tsdw | Data setup time | 150 |  |  | ns |
| 12 | thdw | Data hold time during write | 10 |  |  | ns |
| 13 | tddgl | $\overline{\text { DREG }} \downarrow$ delay time from CLK OUT |  |  | 90 | ns |
| 14 | tddgh | $\overline{\text { DREG } \uparrow \text { delay time from CLK OUT }}$ |  |  | 60 | ns |
| 15 | tdinl 1 | INT $\downarrow$ delay time from $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ (End of INT by Buffer Ready) |  |  | 410 | ns |
| 16 | tdinl 2 | INT $\downarrow$ delay time from CLK OUT |  |  | 120 | ns |
| 17 | tdinh | INT $\uparrow$ delay time from CLK OUT |  |  | 90 | ns |

(1-1) CPU READ 5C16


## (1-2) CPU WRITE IN 5C16


(1-3) INT, $\overline{\text { DREQ }}, \overline{\text { DACK }}$

(2) 5C16-V-RAM READ/WRITE

| No. | Symbol | Parameter | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| 1 | trc | Read cycle time | 270 | 279 |  | ns |
| 2 | tras | RAS pulse width | 150 |  |  | ns |
| 3 | trp | RAS pre-charge time | 90 |  |  | ns |
| 4 | tred | $\overline{\text { RAS-CAS }}$ delay time | 40 |  |  | ns |
| 5 | trsh | $\overline{\text { RAS }}$ hold time | 80 |  |  | ns |
| 6 | tcrs | CAS-RAS setup time | 0 |  |  | ns |
| 7 | teas | CAS pulse width | 150 |  |  | ns |
| 8 | tcp | CAS pre-charge time | 60 |  |  | ns |
| 9 | tasr | Line address setup time | 0 |  |  | ns |
| 10 | trah | Line address hold time | 20 |  |  | ns |
| 11 | tasc | Column address setup time | 0 |  |  | ns |
| 12 | tcah | Column address hold time ( $\overline{\mathrm{CAS}}$ reference) | 40 |  |  | ns |
| 13 | trcs | Read command setup time | 0 |  |  | ns |
| 14 | trch | Read command hold time ( $\overline{\mathrm{CAS}}$ reference) | 0 |  |  | ns |
| 15 | trrh | Read command hold time (RAS reference) | 0 |  |  | ns |
| 16 | tdsr | Data input setup time ( $\overline{\mathrm{CAS}}$ reference) | 60 |  |  | ns |
| 17 | tdhr | Data input hold time (CAS reference) | 0 |  |  | ns |
| 18 | twes | Write command setup time | 0 |  |  | ns |
| 19 | twch | Write command hold time ( $\overline{\mathrm{CAS}}$ reference) | 60 |  |  | ns |
| 20 | tdsw | Data input setup time ( $\overline{\mathrm{CAS}}$ reference) | 0 |  |  | ns |
| 21 | tdhw | Data input hold time ( $\overline{\mathrm{CAS}}$ reference) | 60 |  |  | ns |
| 22 | tdvr | VBUS REQ delay time from CLK OUT |  |  | 90 | ns |
| 23 | thve | Hold time of VBUS EN against CLK OUT | 40 |  |  | ns |
| 24 | tsve | Setup time of VBUS against CLK OUT | 0 |  |  | ns |
| 25 | tdral | $\overline{\text { RAS }} \downarrow$ delay time from CLK OUT |  |  | 100 | ns |
| 26 | tdraf | Delay time for $\overline{\text { RAS }}$ from CLK OUT to turn to floating | 0 |  | 60 | ns |
| 27 | tdwev | Delay time for $\overline{\text { WEL }}$ or $\overline{\text { WEM }}$ from CLK OUT to turn to valid |  |  | 70 | ns |
| 28 | tdwef | Delay time for $\overline{\mathrm{WEL}}$ or $\overline{\mathrm{WEM}}$ from CLK OUT to turn to floating | 0 |  | 60 | ns |
| 29 | tdcav | Delay time for $\overline{\mathrm{CAS}}, \overline{\mathrm{CAS}}{ }_{0}$ and $\overline{\mathrm{CAS}_{1}}$ from CLK OUT to turn from floating to valid |  |  | 70 | ns |
| 30 | tdcaf | Delay time for $\overline{\mathrm{CAS}}, \overline{\mathrm{CAS}}{ }_{0}$ and $\overline{\mathrm{CAS}_{1}}$ from CLK OUT to turn to floating | 30 |  | 130 | ns |
| 31 | tdvav | Delay time for $\mathrm{VA}_{0 \sim 7}$ and $\mathrm{VD}_{0 \sim 15}$ from CLK OUT to turn from floating to valid |  |  | 70 | ns |
| 32 | tdvaf | Delay time for $\mathrm{VA}_{0} \sim 7$ and $\mathrm{VD}_{0} \sim 15$ from CLK OUT to turn to floating | 0 |  | 60 | ns |

(2-1) 5C16 READ V-RAM

(2-2) 5C16 WRITE V-RAM


(3-1) CLK IK, CLK OUT

(3) CLK IN, CLK OUT

| No. | Symbol |  | Value |  |  | Unit |
| :---: | :--- | :--- | ---: | ---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| 1 | tccl | Clock frequency | -300 | 14.318 | +300 | MHz <br> ppm. |
| 2 | twch | Clock pulse width (H period) | 32 |  |  | ns |
| 3 | twcl | Clock pulse width (L period) | 32 |  |  | ns |
| 4 | td4ch | $1 / 4$ CLK $\uparrow$ delay time from CLK OUT |  |  | 60 | ns |
| 5 | td4cl | $1 / 4$ CLK $\downarrow$ delay time from CLK OUT |  |  | 60 | ns |
| 6 | tdvi | RGB dèlay time from CLK OUT |  |  | 60 | ns |

(4) SYNC wave, R.G.B. output

| No. | Symbol |  | Parameter | Value |
| :---: | :---: | :--- | :---: | :---: |
| 7 | a | Backdrop (peripheral) display period front porch side | $3.64 \pm 0.50$ | $\mu \mathrm{~s}$ |
| 8 | b | Backdrop (peripheral) display period back porch side | $3.64 \pm 0.50$ | $\mu \mathrm{~s}$ |
| 9 | c | Front porch | $1.68 \pm 0.30$ | $\mu \mathrm{~s}$ |
| 10 | d | Horizontal synchronous period | $4.48 \pm 0.30$ | $\mu \mathrm{~s}$ |
| 11 | e | Horizontal synchronous period + back porch | $10.80 \pm 0.30$ | $\mu \mathrm{~s}$ |
| 12 | f | Horizontal synchronous signal cycle | $63.70 \pm 0.50$ | $\mu \mathrm{~s}$ |
| 13 | g | Display period of backdrop (peripheral) | 21 | line |
| 14 | h | Blanking period before vertical synchronous period | 3 | line |
| 15 | i | Vertical synchronous period | 3 | line |
| 16 | j | Blanking period after vertical synchronous period | 14 | line |
| 17 | k | Display period of backdrop (peripheral) | 21 | line |
| 18 | 1 | Display period of character and graphic | 200 | line |

(4-1) SYNC wave, R.G.B. output (Unit : $\mu \mathrm{s}$ )


## Connectible CPU

80856 MHz 8085AH-2 8085A-2
Z-80 6MHz Z-80B
65023 MHz 65C02B
16bitCPU

## Usable memory

$64 \times 1$ bit, $16 \mathrm{k} \times 4$ bit or $64 \mathrm{k} \times 4$ bit
-Use Tacc (access time) of below 120 ns .

- Memory at maximum 128 K byte is usable.


## - Table of control register



## Description of function

## (1) Display mode

- Following 4 display modes are available.
A. 80 character $\times 25$ line character display mode (only back ground)

| + | 80 characters |
| :---: | :---: |
|  |  |

C. 40 characters -40 character display mode
B. $640 \times 200$ dot graphic dispaly mode (only back ground)

|  | 640 dots |
| :---: | :---: |
| $\stackrel{3}{\circ}$ |  |
| 0 |  |
| 0 |  |

D. 40 character -320 dot display

(2) Picture simultaneous display (display mode 3 and 4)

- 2 pictures of fore ground face and back ground face are simultaneously displayed.
- When overlapping of FG face pattern with BG face pattern, FG face is displayed.
- In case where there is neither pattern present on FG face nor on BG face, backdrop color (CBD-C) is displayed.
- As far as the distance ranging from the outside of display window to the edge of cathode ray tube, the color of backdrop face (CBD-P) is displayed. (Backdrop color is specified by register E )

(3) 15 color display

15 colors can be displayed.

| Color code |  |  |  | Color |  |  |  | Color code |  |  | Color |
| :---: | :---: | :---: | :---: | :--- | ---: | :--- | :--- | :--- | :--- | :---: | :---: |
| L/d | B | G | R | L/d | B | G | R |  |  |  |  |
| 0 | 0 | 0 | 0 | Black | 1 | 0 | 0 | 0 | Black |  |  |
| 0 | 0 | 0 | 1 | Red | 1 | 0 | 0 | 1 | Pink |  |  |
| 0 | 0 | 1 | 0 | Green | 1 | 0 | 1 | 0 | Light Green |  |  |
| 0 | 0 | 1 | 1 | Yellow | 1 | 0 | 1 | 1 | Light Yellow |  |  |
| 0 | 1 | 0 | 0 | Blue | 1 | 1 | 0 | 0 | Light Blue |  |  |
| 0 | 1 | 0 | 1 | Magenta | 1 | 1 | 0 | 1 | Light Magenta |  |  |
| 0 | 1 | 1 | 0 | Cyan | 1 | 1 | 1 | 0 | Light Cyan |  |  |
| 0 | 1 | 1 | 1 | Gray | 1 | 1 | 1 | 1 | White |  |  |

(4) R, G, B output

- Following outputs are held as image signal. R, G, B, L/d, C-SYNC, $\overline{\mathrm{V}-\mathrm{SYNC}}$ and H-SYNC
- RGB terminal takes the following output levels at 3 value output.

|  | Min. | Max. |
| :--- | :---: | :---: |
| High | 4.4 | Vcc |
| Middle | M-LEVEL-0.6 | M-LEVEL+0.4 |
| Low | - | 0.4 |

$\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{M}-\mathrm{LEVEL}=2.5 \mathrm{~V}, \mathrm{Io}= \pm 1 \mathrm{~mA}$

- $\overline{\mathrm{V}-\mathrm{SYNC}}, \overline{\mathrm{C}-S Y N C}$ and $\overline{\mathrm{H}-S Y N C}$ terminals turn to output terminal (open drain) under master mode and to input terminal under slave mode.
(Refer "Terminal function (3) Clock and Video output')
(5) Character display
- The size of character at character display
- Configuration of character font is $8 \times 8$ dots.
- Fonts are kept in memory area of 2 K words from character generator base address (BCG-M).
(Max. 256 kinds)
- Data of code area

- Data of character generator area


| Character <br> generator value |  |
| :---: | :---: |
| 00 | Display <br> color |
| 01 | Clear <br> 10 |
| 11 | 1st color |
| 2nd color |  |
| 3rd color |  |

When displaying MSByte in single color such as alphanumeric character, etc., all " 0 " or all " 1 " is used.
When drawing the picture such as game, etc, 4 colors can be displayed at each dot with 2 bit
 of combination such as bit 15 with bit 7 , bit 14 with bit 6 and
so on. so on.
(6) Graphic display

- 1 dot is consisted of 4 bits, and 8 dots are allocated as 1 block.
- Display color is decided by 4 face synthesis of R, G, B and L/d.

| Back ground base address Bbg | 15 |  | 8 | 7 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | = $\begin{gathered}\text { ¢ } \\ = \\ \square\end{gathered}$ | G | $\stackrel{+}{+}$ | =F <br> $=$ <br> + <br> + | R | + |
|  | $\bigcirc$ | L/d | $\uparrow$ |  | B | + |
| Bbg +2 | - | G |  | $\stackrel{+}{+\infty}$ | R |  |
|  | - | L/d |  | + ${ }_{\text {+ }}^{+\infty}$ | B |  |
| BBG +4 |  | G |  |  | R |  |
|  |  | Leght/ |  |  |  |  |


(1dot)

## (7) Attribure (character display)

- 4 kinds of attribute can be decided with bit $8 \sim$ bit 11 of code area data.

(8) Cursor
- Cross hair cursor is displayed. The coordinate of cursor in the horizontal direction is specified with 10 bits of cursor register CsHm and CsH l while in the vertical direction with 8 bits of CsV. 2 bits of cursor register CsHm will not become effective unless CsHz is written.
(9) Dot scroll (only back ground)
- It allows scroll of $0 \sim 7$ dots in the horizontal and vertical directions. The number of shift to the horizontal and vertical directions is specified by respective dot scroll register SH and SV.


## (10) Control of video memory area

## - Base address

BG base address (BBG-M, BBG-L) is consisted of 16 bits and allows to specify by 1 character unit. Therefore, the change of BG base address allows scroll in the column or line direction. BBG-M becomes effective when BBG-L is written. Those subsequent to this address area fall in code data of back ground. In case of graphic, too, data are stored here.

FG base address (BFG-M) allows paging of each 1,024 characters with 6 bit. Subsequent to this address, code data of fore ground are stored in 1,000 words ( 40 character $\times 25$ line).

Character generator base address (BCGM ) is able to specify the start address of character font for each 2,048 words


Shape of cursor


Shift to horizontal direction
with 5 bit. Character font is consisted of 1 cell 8 words and is able to select 256 patterns. (Refer diagram) It will not be used for only graphic display.


- Width of code area (No. of character AH)

FG is fixed with 40 characters. BG can be selected from 40 characters ( 320 dots), 64 characters ( 512 dots), 80 characters ( 640 dots) and 128 characters ( 1,024 dots). With this, the width of virtual screen is set.

## (11) Updating function of frame buffer

- Since it has the transfer register and address counter, it allows read/write of frame buffer data, making use of retrace line section in horizontal/vertical direction without relying on externally mounted circuit.
- Write mode/read mode/read modify write mode (see diagram below)
- Word transfer/Byte transfer (see diagram below)

|  | Write mode |  | Read mode |  | Read modify write |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Word tranafer | Byte transfer | Word transfer | Byte transfer | Word transfer | Byte transfer |
| Read TR-M | - | - | - | Add+1-RT | - | - |
| ReadTR-L | - | - | Add $+1-\mathrm{RT}$ | Add $+1-\mathrm{RT}$ | - | - |
| WriteTR-M | - | WT-Add+1 | - | WT | - | $\begin{gathered} \text { WT-Add+1 } \\ -R T \end{gathered}$ |
| Write TR-L | WT-Add+1 | WT-Add+1 | WT | WT | $\begin{gathered} \text { WT-Add }+1 \\ -\mathrm{RT}^{2} \end{gathered}$ | $\begin{gathered} \text { WT-Add }+1 \\ \text {-RT } \\ \hline \end{gathered}$ |
| ReadAdd-M | - | - | - | - | - | - |
| ReadAdd-L | - | - | - | - | - | - |
| WriteAdd-M | - | - | - | - | - | - |
| Write Add-L | - | - | RT | RT | RT | RT |
| TR : Transfe <br> Add: Addres | register counter |  | RT: Read transfer (frame buffer read) <br> WT : (frame buffer write) |  |  |  |

The relationship " - " between read/write operation of transfer register and read/write toward frame buffer represents the sequence of process. For example, when CPU side read TR-L register under (read mode), first of all, number of address counter is set as +1 , then, perform read of frame buffer. " - " represents that no steps are being taken for frame buffer.


- The mode of increment $+1 /+2+2$ of address counter is used in graphic display, for example, only the face of BLUE is rewritten in sequence.
- DMA transfer

In case of DMA transfer, it is necessary to set whether to read or write to LSB of transfer register, or to read or write to MSB. In case of word transfer, TR-L and TR-M vary at every 1 byte. In case of byte transfer, it is always written in the register that has been set.

## (12) D-RAM refresh

- 8 addresses per $1 \mathrm{H}(64 \mu \mathrm{~s})$ are refreshed within retrace line section.


$\mathbf{6 4}$ pin flat package dimension (Unit : mm)


■ 64 pin DIL package dimension (Unit : mm)


## QUAD.UART

## RF5C59

## ■ GENERAL DESCRIPTION

RF5C59 is the CMOS LSI with 4 channels of serial port built-in for application to asynchronous communication. The operations including transfer rate, transmit/receive of communication and etc. can be specified by program independently for each channel and it allows the use as peripheral circuit of CPU.

## ■ FEATURES

- Double-buffer mode transmitter/receiver
- Dual transmit/receive of communication is practicable for all 4 channels.
- Setting of transfer rate at each channel for both hardware and software is practicable.

When input clock is 14.7456 MHz , the following rates are applicable.
614.4 KHz, $307.2 \mathrm{KHz}, 153.6 \mathrm{KHz}, 76.8 \mathrm{KHz}, 38.4 \mathrm{KHz}, 19.2 \mathrm{KHz}, 9.6 \mathrm{KHz}$ and 4.8 KHz .

- Freedom of combination of logical address with physical address for 4 channels.
- Data length 8 bit, stop bit 1 bit fixed.
- Overrun and framing error are detectable.
- Error start bit is detectable.
- Direct connection to 8 bit bidirectional data bus and data bus is practicable.
- 4 bit address input.
- Hardware interrupt signal of $\overline{\text { TXRDY }}$ and $\overline{\text { RXRDY }}$ that can be masked.
- Connection to high speed CPU is practicable.
- 5 V single voltage supply.
- 60 pin flat package.


## - PIN CONFIGURATION




## BLOCK DIAGRAM



## - DESCRIPTION OF FUNCTION

RF5C59, which is the UART for data communication, is used as peripheral circuit of CPU, and operation under serial data transfer mode can be specified with program.

RF5C59 has the transmit/receive ports with 4 channels, which receive parallel data from CPU, convert them into serial data and feed them out from TXD * terminal. In addition, RF5C59 receives data fed to RDX * terminal and feed them to CPU.

All 4 channels are controllable independently. Reading of status register 1 will not only make it possible to find the condition of transmit/receive operation but also allow to notify CPU of hardware interrupt signal from TXRDY terminal and $\overline{\text { RXRDY }}$ terminal.

The combination of logical port with physical port can be freely set with instruction register 3 . In other words, logical ports in plural number can be assigned to one physical port. The transfer rate is $1 /(24 * \mathrm{n}$ ) of input clock. ( $\mathrm{n}: 1,2,4,8,16,32,64,128$ )

| PIN No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 6,7,8,9 \\ & 10,11 \\ & 12,13 \end{aligned}$ | $\mathrm{DO}_{\text {D7 }}$ | I | Bidirectional 3 state data bus used for transfer of command, data and status between RF5C59 and CPU. <br> TTL compatible input. |
| 36 | RESET | I | Reset input. Active LOW. During reset, <br> - All interral registers turn to reset or default value. <br> - Transmit outputs TXDA and TXDD turn to mark (HIGH) condition. <br> - All transmit/receive ports are enabled. <br> - TXRDY and RXRDY lines turn to active. <br> (CMOS compatible Schumit input) |
| 5 | $\overline{\mathrm{CS}}$ | I | Chip select input. Active LOW. When $\overline{\mathrm{CS}}$ is at LOW level, it allows data transfer with CPU. TTL compatible. |
| 57 | $\overline{\text { WR }}$ | I | $\overline{\mathrm{WR}}$ input. When $\overline{\mathrm{WR}}$ is LOW and $\overline{\mathrm{CS}}$ is LOW, the data on D0~D7 are written in this LSI. TTL compatible. |
| 58 | $\overline{\mathrm{RD}}$ | I | $\overline{\mathrm{RD}}$ input. When $\overline{\mathrm{RD}}$ is LOW and $\overline{\mathrm{CS}}$ is LOW, the content of internal register of specified address is read on D0~D7. TTL compatible. |
| 4 | C/ $\overline{\mathrm{D}}$ | I | $C / \overline{\mathrm{D}}$ represents the input which informs whether the data on the bus is control information or status information. TTL compatible. |
| 1,2,3 | $\begin{aligned} & \mathrm{A} 2, \mathrm{~A} 1 \\ & \mathrm{~A} 0 \end{aligned}$ | I | Address input. TTL compatible. |
| 56 | $\overline{\text { RXRDY }}$ | O | Interrupt signal to CPU which informs the receipt of data. If the data exist in any one of the receive ports being unmasked by RIM* flag of instruction register 1, it turns to LOW. When the data are read from all unmasked receive ports and each receive buffer has the space, it turns to HIGH. When RIM* flags are all turned to 1 , it also turns to HIGH. Meanwhile, aparting from this signal, CPU is also able to confirm the existence of receive data by reading RXRDY bit of status register. |
| 59 | CLK | I | System clock input. CMOS compatible. |
| $\begin{aligned} & 20 \\ & 21 \\ & 22 \\ & 23 \end{aligned}$ | $\begin{aligned} & \text { TXDA } \\ & \text { TXDB } \\ & \text { TXDC } \\ & \text { TXDD } \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{O} \\ & \mathrm{O} \\ & \mathrm{O} \end{aligned}$ | Transmit receive section of channel $\mathrm{A} \sim \mathrm{D}$ serial data output. Following the start bit, it is output from LSB and after MSB, 1 bit of stop bits is added. During disable of port or during idle, it holds the "MARK" condition. With 'Mark' at HIGH level and 'Space' at LOW level, it performs Enable/Disable of coordinate ports with bit 7 and bit 3 of instruction register 4 and 5 . |
| $\begin{aligned} & 15 \\ & 16 \\ & 17 \\ & 18 \end{aligned}$ |  | I I I I | Receive section of channel $\mathrm{A} \sim \mathrm{D}$ serial data input. Receive from LSB. 'Mark' is HIGH and 'Space' is LOW. It performs Enable/Disable of coordinate ports with bit 7 and bit 3 of instruction register 4 and 5. |
| $\begin{aligned} & 29 \\ & 34,37 \end{aligned}$ | Vcc Vcc |  | +5 V power supply. Make sure 29 Pin is connected with power supply. |
| $\begin{aligned} & 14 \\ & 19,60 \end{aligned}$ | $\begin{aligned} & \text { GND } \\ & \text { GND } \end{aligned}$ |  |  |
| 55 | TXRDY | O | Interrupt signal to CPU which informs that the data are transmissible. If any one of the transmit ports unmasked by TIM* flag of instruction register 1 is in transmissible condition, LOW output. (NOR output of TXRDY flag of each port) When TXRDY flags of all ports are masked, it turns to HIGH. Meanwhile, aparting from this signal, CPU is also able to confirm the condition of transmit register buffer by reading TXRDY* flag of status register 1. |
| 28 | TX 24 | O | 1/24 frequency division output of CLK input. |
| 54 | DIVAEN | I | Preset input by hardware of transfer rate. When DIV*EN is LOW, transfer rate |
| 53 | DVRA2 | I | of coordinate port is decided by input condition of DVR*2, DVR*1 and DVR*0. |
| 52 | DVRA1 | I | When DIV*EN is HIGH, transfer rate is decided by the data written in instruction |
| 51 | DVRA0 | I | register 4 and 5. All pull-up Schumit input. When CLK input is 14.7454 MHz , |
| 50 | DIVBEN | I | the transmit rates are: Frequency |
| 49 48 | DVRB2 | I | DVR*2 DVR*1 DVR*0division ratio <br> (vs.CLK/24)$\quad$ Transmit rate |
| 48 | DVRB1 <br> DVRB 0 <br> DVCEN | I | DVR*2 DVR*1 DVR*0 (vs. CLK/24) Transmit rate <br> L L L 614.4 KHz  |
| 45 | DIVCEN | , | $\begin{array}{lllll}\mathbf{L} & \mathrm{L} & \mathrm{H} & 1 / 2 & 307.2\end{array}$ |
| 44 | DVRC2 | I | $\begin{array}{lllll}\text { L } & \mathrm{H} & \mathrm{L} & 1 / 4 & 153.6\end{array}$ |
| 43 | DVRC1 | I | $\begin{array}{llll}\text { L } & \mathrm{H} & \mathrm{H} & 1 / 8\end{array}$ |
| 42 | DVRC0 | I | $\begin{array}{llll}\mathrm{H} & \mathrm{L} & \mathrm{L} & 1 / 16\end{array}$ |
| 41 | DIVDEN | I | $\begin{array}{llll}\mathrm{H} & \mathrm{L} & \mathrm{H} & 1 / 32\end{array}$ |
| 40 | DVRD2 | I | $\begin{array}{llll}\mathrm{H} & \mathrm{H} & \mathrm{L} & 1 / 64 \\ \mathrm{H} & \mathrm{H} & \\ & \end{array}$ |
| 39 | DVRD1 | I | $\begin{array}{lllll}\mathrm{H} & \mathrm{H} & \mathrm{H} & 1 / 128 & 4.8\end{array}$ |
| 38 | DVRD0 | I |  |
| 27 26 25 24 |  | $\begin{aligned} & \mathrm{O} \\ & \mathrm{O} \\ & \mathrm{O} \\ & \mathrm{O} \\ & \hline \end{aligned}$ | Transfer clock output during transmit of each port. Transmit data are output in synchronizing with the rise of this clock. |
| $\begin{aligned} & 33 \\ & 32 \\ & 31 \\ & 30 \end{aligned}$ | $\begin{aligned} & \text { RXCA } \\ & \text { RXCB } \\ & \text { RXCC } \\ & \text { RXCD } \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{O} \\ & \mathrm{O} \\ & \mathrm{O} \end{aligned}$ | Transfer clock output during receive of each port. Frame synchronization is taken in synchronizing with the rise of start bit. |
| 35 | TEST | I | It turns to test mode at HIGH active. $1 / 24$ frequency division circuit of CLK is bypassed under the test mode. Normally, it is kept LOW. |

## - ABSOLUTE MAXIMUM RATING

| Symbol | Parameter | Test condition | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage | $\mathrm{GND}=0 \mathrm{~V}$ | $-0.3 \sim 7$ | V |
| $\mathrm{V}_{1}$ | Input voltage |  | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |
| Vo | Output voltage |  | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |
| Pd | Power consumption |  | 200 | mW |
| Topg | Operating ambient temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage ambient temperature |  | $\stackrel{-40 \sim 125}{ }$ | ${ }^{\circ} \mathrm{C}$ |

■ DC CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  |
| $\mathrm{V}_{\text {IH }}$ | "H' input voltage (TTL) |  | 2.2 |  | Vcc +0.3 | V |
| $\mathrm{V}_{\text {IL }}$ | "L" input voltage (TTL) |  | $-0.3$ |  | 0.8 | V |
| $\mathrm{V}_{\text {IH2 }}$ | "H" input voltage (CMOS) |  | $\mathrm{Vcc} \times 0.7$ |  | $\mathrm{Vcc}+0.3$ | V |
| $\mathrm{V}_{\text {IL2 }}$ | "L" input voltage (CMOS) |  | -0.3 |  | Vcc $\times 0.3$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | "H" output voltage | $\mathrm{IOH}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | "L" output voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.4 | V |
| I LI | Input leakage current | $0 \leqq \mathrm{VI} \leqq \mathrm{Vcc}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| I Lo | Output leakage current | $0 \leqq \mathrm{VO} \leqq \mathrm{Vcc}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{T}}$ | Input rise threshold voltage |  |  |  | 3.8 | V |
| $\mathrm{V}_{T}$ | Input fall threshold voltage |  | 1.3 |  |  | V |
| I cc | Supply current |  |  |  | 20 | mA |

AC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  |
| Tww | $\overline{\text { WR }}$ pulse width |  | 200 |  |  | ns |
| Twds | $\overline{\text { WR }}$ data setup time |  | 60 |  |  | ns |
| Twdh | $\overline{\text { WR }}$ data hold time |  | 45 |  |  | ns |
| TAW | $\overline{\text { WR }}$ before rise $\sim$ address setup time |  | 50 |  |  | ns |
| Twa | $\overline{\mathrm{WR}}$ after rise $\sim$ address hold time |  | 80 |  |  | ns |
| T ${ }_{\text {ACS }}$ | $\overline{\mathrm{CS}}$ after fall $\sim$ address setup time |  | 0 |  |  | ns |
| TCSA | $\overline{\mathrm{CS}}$ before rise $\sim$ address hold time |  | 0 |  |  | ns |
| $\mathrm{T}_{\mathrm{RR}}$ | $\overline{\mathrm{RD}}$ pulse width |  | 200 |  |  | ns |
| $\mathrm{T}_{\mathrm{RD}}$ | $\overline{\mathrm{RD}}$ data delay time | $\mathrm{CL}=100 \mathrm{pF}$ |  |  | 105 | ns |
| $\mathrm{T}_{\mathrm{DH}}$ | $\overline{\mathrm{RD}}$ data hold time |  | 10 |  |  | ns |
| $\mathrm{T}_{\text {AR }}$ | $\overline{\mathrm{RD}}$ before rise $\sim$ address setup time |  | 50 |  |  | ns |
| Tra | $\overline{\mathrm{RD}}$ after rise $\sim$ address hold time |  | 80 |  |  | ns |

## - TIME CHART



■ EXAMPLE OF APPLICATION


Peripheral devices

## REGISTER MAP

| register | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| instr. 1 | RIMA | RIMB | RIMC | RIMD | TIMA | TIMB | TIMC | TIMD |
|  | L. P. A | L. P. B | L. P. C | L. P. D | L. P. A | L. P. B | L. P. C | L. P. D |
|  | $\begin{aligned} & 0: \text { non mask } \\ & 1: \text { mask } \end{aligned}$ |  |  |  |  |  |  |  |
| instr. 2 | INIRER |  |  | $\cdots$ | ERSTA | ERSTB | ERSTC | ERSTD |
|  | $\begin{aligned} & 0: \text { NOP } \\ & 1: \text { Initial Reset } \end{aligned}$ |  |  |  | $\begin{aligned} & 0: \text { NOP } \\ & 1 \text { : Error Flag Reset } \end{aligned}$ |  |  |  |
|  | LPAb1 | LPAb0 | LPBb1 | LPBb0 | LPCb1 | LPCb0 | LPDb1 | LPDb0 |
| instr. 3 | $\begin{aligned} & 11 \text { : physical port } \mathrm{A} \\ & 10 \text { : physical port } \mathrm{B} \\ & 01 \text { : physical port } \mathrm{C} \\ & 00 \text { : physical port } \mathrm{D} \end{aligned}$ |  |  |  |  |  |  |  |
| instr. 4 | ENLPA | ADIV 2 | ADIV 1 | ADIV0 | ENLPB | BDIV2 | BDIV1 | BDIV0 |
|  | L. P. A | physical port A |  |  | L. P. B | physical port B |  |  |
|  | $\begin{aligned} & 0: \text { DIS } \\ & 1: \text { ENA } \end{aligned}$ | note 1 |  |  | $\begin{aligned} & 0: \text { DIS } \\ & 1: \text { ENA } \end{aligned}$ | note 1 |  |  |
|  | ENLPC | CDIV 2 | CDIV1 | CDIV0 | ENLPD | DDIV2 | DDIV1 | DDIV0 |
| instr. 5 | $\begin{aligned} & 0: \text { DIS } \\ & 1: \text { ENA } \end{aligned}$ | note 1 |  |  | $\begin{aligned} & 0: \text { DIS } \\ & 1: \text { ENA } \end{aligned}$ | note 1 |  |  |
| stat. 1 | RXRDYA | RXRDYB | RXRDYC | RXRDYD | TXRDYA | TXRDYB | TXRDYC | TXRDXD |
|  | L. P. A | L. P. B | L. P. C | L. P. D | L. P. A | L. P. B | L. P. C | L. P. D |
|  | 0 : no receive data <br> 1 : receive data in buffer |  |  |  | $0:$ transmit busy <br> 1: transmit ready |  |  |  |
| stat. 2 | FREA | FREB | FREC | FRED | OVEA | OVEB | OVED | OVEE |
|  | L. P. A | L. P. B | L. P. C | L. P. D | L. P. A | L. P. B | L. P. C | L. P. D |
|  | 0 : no error <br> 1 : framing error |  |  |  | $\begin{aligned} & 0: \text { no error } \\ & 1: \text { over run error: } \end{aligned}$ |  |  |  |

L. P. *: Logical Port *
note $1: 000: 1 / 1,001: 1 / 2,010: 1 / 4,011: 1 / 8,100: 1 / 16,101: 1 / 32,110: 1 / 64,111: 1 / 128$

## ADDRESS ASSIGNMENT OF REGISTER

| C/D | A 2 | A 1 | A 0 | write register | read register |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | L | TXDA (Logical port) | RXDA (Logical port) |
| L | L | L | H | TXDB (Logical port) | RXDB (Logical port) |
| L | L | H | L | TXDC (Logical port) | RXDC (Logical port) |
| L | L | H | H | TXDD (Logical port) | RXDD (Logical port) |
| H | L | L | L | instruction register 1 | instruction register 1 |
| H | L | L | H | instruction register 2 | instruction register 2 |
| H | L | H | L | instruction register 3 | instruction register 3 |
| H | L | H | H | instruction register 4 | instruction register 4 |
| H | H | L | L | instruction register 5 | instruction register 5 |
| H | H | L | H |  | status register 1 |
| H | H | H | L |  | status register 2 |

■ PACKAGE DIMENSIONS (60 pin FLAT)



## RF5C60

RF5C60 Parallel Input Output (PIO) LSI is designed to solve a wide range of peripheral control problems in the implementation of microcomputer systems. This device has five Input/Output ports of 8 bits and one Input/Output ports of 5 bits.

## ■ Features

- Six I/O ports (five parallel 8 bit ports and one parallel 5 bit port)
- Bidirectional I/O ports
- TTL I/O Level
- Low power CMOS silicon gate technology
- 5V single power supply
- 60 pin plastic Flat package


## Pin Configuration



Pin Description

| $\overline{\mathrm{CS}}$ | Chip Select | $\mathrm{AD}_{0} \sim \mathrm{AD} 7_{7}$ | Address/Data Bus |
| :---: | :--- | :--- | :--- |
| $\overline{\mathrm{RD}}$ | Read | $\mathrm{PO}_{0} \sim \mathrm{P} 0_{7}$ | Port 0 |
| $\overline{\mathrm{WR}}$ | Write | $\mathrm{P} 1_{0} \sim \mathrm{P} 1_{7}$ | Port 1 |
| ALE | Address latch Enable | $\mathrm{P} 2_{0} \sim \mathrm{P} 2_{7}$ | Port 2 |
| $\overline{\mathrm{RESET}}$ | Reset | $\mathrm{P} 3_{0} \sim \mathrm{P} 3_{7}$ | Port 3 |
| Vcc | Power Supply | $\mathrm{P} 4_{0} \sim \mathrm{P} 4_{7}$ | Port 4 |
| GND | Ground | $\mathrm{P} 5_{0} \sim \mathrm{P} 5_{4}$ |  |

$\qquad$

## Block Diagram



* Addressing

| $A D_{\mathbf{2}}$ | $A D_{1}$ | $A D_{0}$ | select | $A D_{2}$ | $A D_{1}$ | $A D_{0}$ | select |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $L$ | $L$ | $L$ | PORT 0 | $H$ | $L$ | $L$ | PORT 4 |
| $L$ | $L$ | $H$ | PORT 1 | $H$ | $L$ | $H$ | PORT 5 |
| $L$ | $H$ | $L$ | PORT 2 | $H$ | $H$ | $L$ | - |
| $L$ | $H$ | $H$ | $H$ | $H$ | $D D R$ |  |  |

- Absolute Maximum Ratings

| Symbol | Parameter | Condition | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | GND $=0 \mathrm{~V}$ | $-0.3 \sim 7$ | V |
| VI | Input Voltage |  | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |
| Vo | Output Voltage |  | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |
| Pd | Power Consumption |  | 200 | mW |
| Topr | Operating Temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature |  | -40~125 | ${ }^{\circ} \mathrm{C}$ |

- DC Electrical Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Condition | MIN. | TYP. | MAX. | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IH }}$ | "H" Input Voltage |  | 2.2 |  | Vcc+0.3 | V | Note 1 |
| $\mathrm{V}_{\text {IL }}$ | "L" Input Voltage |  | -0.3 |  | 0.8 | V |  |
| VT ${ }^{+}$ | Input Rise Threshold Voltage |  | 1.3 | 1.9 | 2.4 | V | Note 2 |
| $\mathrm{VT}^{-}$ | Input Fall Threshold Voltage |  | 0.7 | 1.2 | 1.7 | V |  |
| TV ${ }^{+}-\mathrm{VT}^{-}$ | Hysteresis Voltage |  | 0.4 | 0.5 |  | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | " ${ }^{\prime}$ " Output Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| $\mathrm{V}_{\text {OL }}$ | "L" Output Voltage | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| $1 /$ | Input Leakage Current | $0 \leqq \mathrm{~V}_{1} \leqq \mathrm{Vcc}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| l O | Output Leakage Current (off) | $\mathrm{OV} \leqq \mathrm{V}_{0} \leqq \mathrm{Vcc}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| Icco | Power Supply Current (operating) |  |  |  | 30 | mA |  |
| $\mathrm{lcc}_{1}$ | Power Supply Current(standby) |  |  |  | 200 | $\mu \mathrm{A}$ |  |

Note 1 : The values are for $\overline{C S}, A L E, \overline{R D}, \overline{W R}$ and $A D_{0} \sim A D_{1}$. Note 2 : The values are for $\overline{R E S E T}$ and $\mathrm{PO}_{0} \sim \mathrm{PS}_{4}$.

AC Electrical Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {LL }}$ | ALE Pulse Width |  | 80 |  |  | ns |
| $\mathrm{t}_{\text {AL }}$ | Address Setup Time (to ALE $\downarrow$ ) |  | 40 |  |  | ns |
| $t_{\text {LA }}$ | Address Hold Time (to ALE $\downarrow$ ) |  | 40 |  |  | ns |
| $t_{\text {SL }}$ | $\overline{\mathrm{CS}} \text { Setup Time } \quad \text { (to ALE } \downarrow \text { ) }$ |  | 30 |  |  | ns |
| $\mathrm{t}_{\text {LS }}$ | $\overline{\mathrm{CS}}$ Hold Time <br> (to ALE $\downarrow$ ) |  | 40 |  |  | ns |
| $\mathrm{t}_{\mathrm{LC}}$ | ALE $\downarrow \overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ Delay Time |  | 30 |  |  | ns |
| $\mathrm{tcc}_{1}$ | $\overline{\mathrm{RD}}$ Pulse Width |  | 160 |  |  | ns |
| ${ }^{\text {t }}{ }_{\text {cle }}$ | $\overline{\text { WR Pulse Width }}$ |  | 120 |  |  | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | $\overline{\mathrm{RD}} / \overline{\mathrm{WR}} \uparrow \sim \mathrm{ALE} \uparrow$ Delay Time |  | 25 |  |  | ns |
| $\mathrm{t}_{\mathrm{RD}}$ | $\overline{\mathrm{RD}} \downarrow \sim$ Data Output Delay Time | $C L=0 \sim 150 \mathrm{pF}$ | 30 |  | 120 | ns |
| $\mathrm{t}_{\text {RDF }}$ | $\overline{\mathrm{RD}} \uparrow \sim$ Data Float Delay Time |  |  |  | 80 | ns |
| $\mathrm{t}_{\mathrm{PR}}$ | Poat Input Setup Time |  | 50 |  |  | ns |
| $t_{\text {R }}$ | Port Input Hold Time |  | 50 |  |  | ns |
| $t_{\text {DW }}$ | Data Input Setup Time |  | 100 |  |  | ns |
| $t_{\text {wo }}$ | Data Input Hold Time |  | 30 |  |  | ns |
| $t_{\text {WP }}$ | $\overline{\mathrm{WR}} \uparrow$ Port Output Delay Time | CL $=150 \mathrm{pF}$ |  |  | 300 | ns |
| $t_{\text {FP }}$ | $\overline{\mathrm{WR}} \uparrow$ Poat Output Mode Delay Time |  |  |  | 400 | ns |
| $\mathrm{t}_{\text {PF }}$ | $\overline{\mathrm{WR}} \uparrow$ Poat Input Mode Delay Time |  |  |  | 400 | ns |

## - Timing Chart

READ CYCLE


WRITE CYCLE


## PCM Sound Generator IC

## RF5C68A

## - GENERAL DESCRIPTION

RF5C68A is a sound generator IC that uses pulse code modulation (PCM). It has a digital control oscillator (DCO) and digital control amplifier (DCA) built in. You can structure a PCM sound generator system by connecting external waveform data memories (pseudo SRAM, SRAM, or mask ROM) and $\mathrm{D} / \mathrm{A}$ converters, controlling them with a microcomputer.

## - FEATURES

- PCM sound generation method
- Number of channels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
- Source clock frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 MHz max.
- Sampling frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19.8 kHz (source clock $=7.6 \mathrm{MHz}$ )
- Waveform data width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 bits
- Number of waveform words . . . . . . . . . . . . . . . . . . . . . . . . . . Any
- Waveform memory space . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64 K-bytes max.
- Envelope data width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 bits
- Left(L) and $\operatorname{Right}(\mathrm{R})$ stereo output at arbitrary orientation level
- Pitch fine adjustment
- Interface with 8 -bit CPUs
- Interface with waveform memories

Can be directly coupled with two $256 \mathrm{~K}(32 \mathrm{~K} \times 8)$ pseudo SRAMs.
Can be directly coupled with two $256 \mathrm{~K}(32 \mathrm{~K} \times 8)$ mask ROMs.
Can be directly coupled with two $256 \mathrm{~K}(32 \mathrm{~K} \times 8)$ SRAMs.

- Interface with D/A converters

Can be directly coupled with 10 -bit serial D/A converters.
Can be directly coupled with 8 -bit parallel D/A converters.

- Silicon gate CMOS process
- 5 V single power supply
- Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80-pin flat package.
- APPLICATIONS

Sound generator for personal computers, electronic instruments, TV games, and toys.
$\qquad$

## - PIN CONFIGURATION (Top View)



## - BLOCK DIAGRAM



## - PIN DESCRIPTION

| PIN NAME | FUNCTION | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| AO ~ A12 | Address input | 1 | Address signals input from a microcomputer |
| D0 ~ D17 | Data input output | 1/O | Data bus signals between RF5C68A and a microcomputer |
| CSB | Chip select input | 1 | Chip select signals input from a microcomputer |
| RDB | Read enable input | 1 | Read signals input from a microcomputer |
| WRB | Write enable input | 1 | Write signals input from a microcomputer |
| $\begin{aligned} & \text { RAMADO } \\ & \sim \text { RAMAD7 } \end{aligned}$ | RAM address input output | 1/0 | When pseudo SRAMs are connected, these are multiplex signals of lower addresses/data between RF5C68A and SRAMs. When MROMs are connected, these are data input signals from MROMs. <br> When SRAMs are connected, these are data bus signals between RF5C68A and SRAMs. |
| RAMA8 <br> ~RAMA14 | RAM address output | 0 | Higher address signals of SRAM and MROM |
| RAMAO <br> ~RAMA7 | RAM address output | 0 | Lower address signals of SRAM and MROM |
| RAMC2B | Memory select output | 0 | SRAM and MROM select signals of higher 32 K -bytes |
| RAMC1B | Memory select output | 0 | SRAM and MROM select signals of lower 32 K -bytes |
| RAMWEB | RAM write enable output | 0 | Write signals of pseudo SRAM and SRAM |
| RAMOEB | Memory output enable output | 0 | Read signals of pseudo SRAM, SRAM, and MROM |
| SDLH | Higher " $L$ " data output | 0 | Higher " $L$ " data signals output to serial DACs |
| SDLL | Lower " $L$ " data output | 0 | Lower "L" data signals output to serial DACs |
| SDRH | Higher " $R$ " data output | 0 | Higher "R" data signals output to serial DACs |
| SDRL | Lower " $R$ " data output | 0 | Lower " $R$ " data signals output to serial DACs |
| $\begin{aligned} & \text { DACO } \\ & \sim \text { DAC7 } \end{aligned}$ | Multiplex signal output | 0 | " $R$ " data/" $L$ " data multiplex signals output to parallel DACs |
| SHL | "L' data sample/hold signals output | 0 | "L' data sample/hold signals of DAC0 to DAC7 |
| SHR | "R" data sample/hold signals output | 0 | "R" data sample/hold signals of DAC0 to DAC7 |
| RESETB | Reset signals input | 1 | Reset signals |
| XIN | Crystal signals input | 1 | External terminal of crystal oscillator |
| XOUT | Crystal signals output | 0 | Clock can be directly input to XIN. |
| TEST 1 <br> TEST 2 <br> TEST 3 | Test input pin | 1 | These are test inputs usually set to logic " $L$ ". When MROM or SRAM is used for memory, TEST2 is set to logic " H ". |
| VCC | Power supply | - | Power supply terminal |
| GND | Ground | - | Grounding terminal |

## - APPLICATION EXAMPLE



- ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Condition | Limit | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage | GND $=0 \mathrm{~V}$ | $-0.3 \sim 7$ | V |
| VTE | Input and Output Voltage | GND $=0 \mathrm{~V}$ | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |
| Pd | Maximum Power consumption |  | 200 | mW |
| Topr | Operating Ambient Temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

- RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Specified Value |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ. | Max. |  |
| Vcc |  | 4.5 |  | 5.5 | V |
| VIH | Input High Voltage | 2.2 |  | $\mathrm{Vcc}+0.3$ | V |
| VIL | Input Low Voltage | -0.3 |  | 0.8 | V |
| Ta | Ambient Temperature | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

## - DC CHARACTERISTICS

( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Specified Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{1+1}$ | Input High Voltage (TTL Compatible) |  | 2.0 |  | $\mathrm{Vcc}+0.3$ | V |
| VIL1 | Input Low Voltage (TTL Compatible) |  | -0.3 |  | 0.8 | V |
| VIH2 | Input High Voltage (XIN pin) |  | 3.5 |  | $\mathrm{Vcc}+0.3$ | V |
| VIL2 | Input Low Voltage (XIN pin) |  | -0.3 |  | 1.5 | V |
| ILI | Input Leakage Current | $\mathrm{Ov} \leqq \mathrm{V}_{10} \leqq \mathrm{Vcc}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4.0 \mathrm{~mA}$ | 2.4 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{IOL}=4.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| loz | Output Leakage Current for OFF State | $\mathrm{Ov} \leqq$ Vout $\leqq \mathrm{Vcc}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| Icco | Standby Supply Current | $\mathrm{VIN}=0 \mathrm{~V}, \mathrm{Vcc}$ |  |  | 300 | $\mu \mathrm{A}$ |
| Icc1 | Operating Supply Current | fopR $=10 \mathrm{MHz}$ |  |  | 30 | mA |

## - AC CHARACTERISTICS

( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Specified Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| fopR | Input Clock Frequency |  |  |  | 10 | MHz |
| Tce | RAMCE 1, 2 Pulse Width |  | 200 |  |  | ns |
| TAs | Address to RAMCE 1, 2 |  | 0 |  |  | ns |
| Trah | RAMCE 1, 2 to Row Address |  | 30 |  |  | ns |
| Тонс | RAMCE 1, 2 to RAMOEB |  | 0 |  |  | ns |
| Toea | RAMOEB to Read Data Valid |  |  |  | 50 | ns |
| Tohz | RAMOEB to Read Data Float |  | 20 |  |  | ns |
| Tow | RAMCE 1, 2 to RAMWEB High |  | 200 |  |  | ns |
| Twp | RAMWEB Pulse Width |  | 35 |  |  | ns |
| Tow | Write-Data Valid to RAMWEB High |  | 30 |  |  | ns |
| TDH | Write-Data Hold after RAMWEB High |  | 0 |  |  | ns |
| Trda | Read-Data Valid to RDB High |  |  |  | 100 | ns |
| TRDH | Read-Data Hold after RDB High |  | 10 |  |  | ns |
| TWRH | Write-Data Valid to WRB High |  | 30 |  |  | ns |
| TwRH | Write-Data Hold after WRD High |  | 30 |  |  | ns |

## - TIMING CHART

1. Psendo SRAM Interface

* Read Cycle

* Write Cycle



## 2. Mask ROM Interface

* Read Cycle


3. CPU Interface

* Read Cycle

* Write Cycle



## - FUNCTIONS

## 1. PCM Sound Generation

Waveform data (WAVE DATA) is specified by the internal address pointer of RF5C68A, and is read from external waveform memories. RF5C68A multiplies it with envelope data (ENV DATA) or stereo pan pot data (PAN DATA) that are stored in the internal memory (RAM). The operation above is performed for each of the eight channels. RF5C68A outputs the total of the results as single-sample PCM sound data (digital data).

RF5C68A performs the operation even to the channel that is not sounding. Therefore, one sampling requires a fixed time (one cycle of source clock $\times 384$ ).

However, the operation result of the channel that is not sounding does not affect the output PCM sound data.

The digital control amplifier (DCA) block, which executes the above processing, is described below.

## [DCA block]

The digital control amplifier block generates musical tones using the data read from internal and external memories.

The figure below shows how each type of data is processed.
The above processing is performed sequentially for each of the channels 1 to 8 . Every time the R and $L$ outputs of the eight channels are totaled, sample/hold signals for $R$ and $L$ are generated.

If there is a plus side overflow while totaling the values of the eight channels, the limiter circuit sets FFFFH as the result. If there is a minus side overflow, the limiter sets 0000 H as the result.


## [Example of waveform data format]

The figure below shows an example format of waveform data to be stored in an external waveform memory. In this example, digital sampling is performed assuming that the values of the analog waveform are 127 at the center, 253 at maximum, and 0 at minimum.

The 'FFH' waveform data is handled as loop stop data (therefore, 'FFH' cannot be used as waveform data). If ' FFH ' data is read from the waveform memory, the waveform memory read address is reset to the LSH and LSL data (see 2. Wave Form Memory Read), and waveform data is read again.


## 2. Wave Form Memory Read

RF5C68A has an address pointer that specifies addresses of a 64 K -byte waveform memory independently for eight channels, according to start address data (ST data), loop start address data (LSH data, LSL data), and address count data (FDH data, FDL data) that are stored in the internal memory, and loop stop data that is stored in the waveform memory.

The address pointer fixes the waveform memory read address of a channel that is not sounding to the ST data of that channel. Therefore, in the first sampling cycle after the channel has started sounding, music tones are always read from the waveform memory specified by the ST data.

Waveform memories are read after the waveform memory address which has been sampled previously by the sounding channel is incremented according to FDH and FDL data of that channel.

The waveform memory is read after its address which has been smapled previously by the sounding channel is incremented according to FDH and FDL data of that channel. Therefore, the music tone data stored in the waveform memory can be set to any frequency.

If the loop stop data ( FFH ) stored in the waveform memory is read, waveform memory read address is set to the LSH and LSL data, and the waveform memory is read again. Therefore, any part of music tone data stored in the waveform memory can sound repeatedly.

## [Address pointer function]

The address pointer controls addresses of 11 digits below the decimal point, for fine-adjusting the integer address to specify addresses of the 64 K -byte waveform memory and the music tone frequency. The flow-chart below shows the processing executed independently for each of the eight channels.


## [Example of music tone data frequency setting]

Examples of FDH and FDL setting are shown below.
$\left[\begin{array}{l}\text { Number of timbre data words: } 256 \text { words } \\ \text { Source clock frequency: } 10 \mathrm{MHz}\end{array}\right]$

| Timbre name | FD set value |  | Frequency responding to the FD set value ( Hz ) | Voice | FD set value |  | Frequency responding to the FD set value ( Hz ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FDH | FDL |  |  | FDH | FDL |  |
| $\mathrm{C}_{1}$ | 02 | 92 | 32.68 | $\mathrm{C}_{4}$ | 14 | 93 | 261.61 |
| $\mathrm{C}_{1}$ | 02 | B 9 | 34.62 | $\mathrm{C}_{4}$ | 15 | D 4 | 277.56 |
| $\mathrm{D}_{1}$ | 02 | E 3 | 36.71 | $\mathrm{D}_{4}$ | 17 | 18 | 293.65 |
| $\mathrm{D}_{1}$ | 03 | 0 E | 38.84 | $\mathrm{D}_{4}$ | 18 | 77 | 311.09 . |
| $\mathrm{E}_{1}$ | 03 | 3 D | 41.18 | $\mathrm{E}_{4}$ | 19 | EC | 329.61 |
| $\mathrm{F}_{1}$ | 03 | 6 E | 43.61 | $\mathrm{F}_{4}$ | 1 B | 76 | 349.18 |
| $\mathrm{F}_{1}$ | 03 | A 3 | 46.24 | $\mathrm{F}_{4}$ | 1 D | 18 | 369.95 |
| $\mathrm{G}_{1}$ | 03 | D A | 48.98 | $\mathrm{G}_{4}$ | 1 E | D 4 | 392.00 |
| $\mathrm{G}_{1}$ | 04 | 15 | 51.91 | $\mathrm{G}_{4}$ | 20 | A 9 | 415.30 |
| $\mathrm{A}_{1}$ | 04 | 53 | 54.99 | $\mathrm{A}_{4}$ | 22 | 9 A | 439.98 |
| $\mathrm{A}_{1}$ | 04 | 95 | 58.26 | $\mathrm{A}_{4}$ | 24 | A 9 | 466.16 |
| $\mathrm{B}_{1}$ | 04 | D A | 61.69 | $\mathrm{B}_{4}$ | 26 | D 7 | 493.87 |
| $\mathrm{C}_{2}$ | 05 | 24 | 65.37 | $\mathrm{C}_{5}$ | 29 | 26 | 523.23 |
| $\mathrm{C}_{2}$ | 05 | 72 | 69.24 | $\mathrm{C}_{5}$ | 2 B | 98 | 554.32 |
| $\mathrm{D}_{2}$ | 05 | C 5 | 73.36 | $\mathrm{D}_{5}$ | 2 E | 30 | 587.30 |
| $\mathrm{D}_{2}$ | 06 | 1 D | 77.73 | $\mathrm{D}_{5}$ | 30 | EF | 622.22 |
| $\mathrm{E}_{2}$ | 06 | 7 A | 82.35 | $\mathrm{E}_{5}$ | 33 | D 8 | 659.23 |
| $\mathrm{F}_{2}$ | 06 | D D | 87.27 | $F_{5}$ | 36 | ED | 698.42 |
| $\mathrm{F}_{2}$ | 07 | 46 | 92.49 | $F_{5}$ | 3 A | 31 | 739.94 |
| $\mathrm{G}_{2}$ | 07 | B 5 | 98.00 | $\mathrm{G}_{5}$ | 3 D | A 7 | 783.95 |
| $\mathrm{G}_{2}$ | 08 | 2 A | 103.81 | $\mathrm{G}_{5}$ | 41 | 52 | 830.59 |
| $\mathrm{A}_{2}$ | 08 | A 6 | 109.97 | $\mathrm{A}_{5}$ | 45 | 34 | 879.96 |
| $\mathrm{A}_{2}$ | 09 | 2 A | 116.53 | $A_{5}$ | 49 | 52 | 932.32 |
| $\mathrm{B}_{2}$ | 09 | B 5 | 123.43 | $\mathrm{B}_{5}$ | 4 D | AE | 987.75 |
| $\mathrm{C}_{3}$ | OA | 49 | 130.78 | $\mathrm{C}_{6}$ | 52 | 4 C | 1046.5 |
| $\mathrm{C}_{3}$ | OA | E 6 | 138.58 | $\mathrm{C}_{6}$ | 57 | 31 | 1108.7 |
| $\mathrm{D}_{3}$ | OB | 8 C | 146.83 | $\mathrm{D}_{6}$ | 5 C | 61 | 1174.7 |
| $\mathrm{D}_{3}$ | 0 C | 3 B | 155.52 | $\mathrm{D}_{6}$ | 61 | D F | 1244.5 |
| $\mathrm{E}_{3}$ | 0 C | F 6 | 164.81 | $\mathrm{E}_{6}$ | 67 | B 0 | 1318.5 |
| $\mathrm{F}_{3}$ | OD | B B | 174.59 | $\mathrm{F}_{6}$ | 6 D | D 3 | 1396.5 |
| $F_{3}$ | OE | 8 C | 184.97 | $\mathrm{F}_{6}$ | 74 | 64 | 1480.0 |
| $\mathrm{G}_{3}$ | 0 F | 6 A | 196.00 | $\mathrm{G}_{6}$ | 7 B | 50 | 1568.0 |
| $\mathrm{G}_{3}$ | 10 | 54 | 207.62 | $\mathrm{G}_{6}$ | 82 | A 4 | 1661.2 |
| $\mathrm{A}_{3}$ | 11 | 4 D | 219.99 | $\mathrm{A}_{6}$ | 8 A | 69 | 1760.0 |
| $\mathrm{A}_{3}$ | 12 | 54 | 233.05 | $\mathrm{A}_{6}$ | 92 | A 5 | 1864.7 |
| $\mathrm{B}_{3}$ | 13 | 6 B | 246.91 | $\mathrm{B}_{6}$ | 9 B | 60 | 1975.7 |
|  |  |  |  | $\mathrm{C}_{7}$ | A 4 | 99 | 2093.0 |

$\qquad$

## 3. Internal Data Setting

(1) Address map

There is an 8 K byte address space inside that can be accessed from a microcomputer. The table below shows the address map.
[ Address ]
[ Content ]

| 1 FFFH | Waveform data <br> Waveform data memory is accessed via this IC. 4K byte can be directly accessed. <br> Using the bank function in the control Reg enables access to up to 64K byte. |
| :--- | :--- |
| 1000 H | Not used |
| 0009 H |  |
| 0008 H | Channel ON/OFF Reg |
| 0007 H | Control Reg |
| 0006 H | ${ }^{*}$ ST data memory |
| 0005 H | ${ }^{*}$ LSH data memory |
| 0004 H | ${ }^{*}$ LSL data memory |
| 0003 H | ${ }^{*}$ FDH data memory |
| 0002 H | ${ }^{*}$ FDL data memory |
| 0001 H | ${ }^{\text {* PAN data memory }}$ |
| 0000 H | ${ }^{*}$ ENV data memory |

*: Items marked with * must be set independently for each channel by the bank function in the control Reg.

## (2) Control Reg

This register sets modes of this IC, waveform memory bank addresses, and internal memory bank channels.

This is a write-only register.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ON | MOD | - | - | *WB3 | WB2 | WB1 | WB0 | Address |
| OFF |  |  |  | - | CB2 | CB1 | CB0 | 0007H |

*WB: Wave bank

## Bit 7: ON/OFF

This IC starts sounding when this bit is set and stops sounding when this bit is reset. External waveform memories of a microcomputer can be read only when the IC is not sounding. When the IC is sounding, writing to the external waveform memories is restricted as described later.

## Bit 6: MOD

This bit controls to which register the content of bits 3 to 0 is written.
The microcomputer writes the content of bits 2 to 0 to CBs 2 to 0 when this bit is " H ", and writes the content of bits 3 to 0 to WBs 3 to 0 when this bit is " $L$ "

When MOD $=$ ' H '
Bits 2 to 0 : $\mathrm{CBs}^{*} 2$ to 0
These bits control selection of channels when the microcomputer accesses internal memories (ENV, PAN, FDL, FDH, LSL, LSH, and ST).
*CB: Channel Bank

| CB 2 | CB 1 | CB 0 | Channel NO. |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 2 |
| 0 | 1 | 0 | 3 |
| 0 | 1 | 1 | 4 |
| 1 | 0 | 0 | 5 |
| 1 | 0 | 1 | 6 |
| 1 | 1 | 0 | 7 |
| 1 | 1 | 1 | 8 |

When MOD $=$ ' $L$ '
Bits 3 to 0 : WBs 3 to 0
These bits control higher addresses when the micro computer accesses external waveform memories.
The table below shows the relation between set values of WBs 3 to 0 and the addresses for accessing external waveform memories.

| WB 3 | WB 2 | WB 1 | WB 0 | External waveform memory address |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Memory No. | Address |
| 0 | 0 | 0 | 0 | 1 | $0000 \mathrm{H} \sim 0 \mathrm{FFFH}$ |
| 0 | 0 | 0 | 1 | 1 | $1000 \mathrm{H} \sim 1 \mathrm{FFFH}$ |
| 0 | 0 | 1 | 0 | 1 | $2000 \mathrm{H} \sim 2 \mathrm{FFFH}$ |
| 0 | 0 | 1 | 1 | 1 | $3000 \mathrm{H} \sim 3 \mathrm{FFFH}$ |
| 0 | 1 | 0 | 0 | 1 | $4000 \mathrm{H} \sim 4 \mathrm{FFFH}$ |
| 0 | 1 | 0 | 1 | 1 | $5000 \mathrm{H} \sim 5 \mathrm{FFFH}$ |
| 0 | 1 | 1 | 0 | 1 | $6000 \mathrm{H} \sim 6 \mathrm{FFFH}$ |
| 0 | 1 | 1 | 1 | 1 | $7000 \mathrm{H} \sim 7 \mathrm{FFFH}$ |
| 1 | 0 | 0 | 0 | 2 | $0000 \mathrm{H} \sim 0 \mathrm{FFFH}$ |
| 1 | 0 | 0 | 1 | 2 | $1000 \mathrm{H} \sim 1 \mathrm{FFFH}$ |
| 1 | 0 | 1 | 0 | 2 | $2000 \mathrm{H} \sim 2 \mathrm{FFFH}$ |
| 1 | 0 | 1 | 1 | 2 | $3000 \mathrm{H} \sim 3 \mathrm{FFFH}$ |
| 1 | 1 | 0 | 0 | 2 | $4000 \mathrm{H} \sim 4 \mathrm{FFFH}$ |
| 1 | 1 | 0 | 1 | 2 | $5000 \mathrm{H} \sim 5 \mathrm{FFFH}$ |
| 1 | 1 | 1 | 0 | 2 | $6000 \mathrm{H} \sim 6 \mathrm{FFFH}$ |
| 1 | 1 | 1 | 1 | 2 | $7000 \mathrm{H} \sim 7 \mathrm{FFFH}$ |

Note: Memory No. 1 is selected by RAMC1B.
Memory No. 2 is selected by RAMC2B.

## (3) Internal memory

This internal memory stores data for sounding, which will be described later, for each of the eight channels.
a. ST data

For the address of the waveform memory read of a channel that starts
$($ Address $=0006 \mathrm{H})$ sounding, the higher eight bits are the ST data that responds to the channel. ' OOH ' is set to the lower address.
b. LSH data $\qquad$ When the stop data is read from the waveform memory while the IC
(Address $=0005 \mathrm{H}) \quad$ is sounding, its lower address is converted into LSH data, and the waveform memory is read again.
c. LSL data $\qquad$ When the stop data is read from the waveform memory while the IC (Address $=0004 \mathrm{H}) \quad$ is sounding, its lower address is converted into LSL data, and the waveform memory is read again.
d. FDH data $\qquad$ This data controls the address counter that indicates the address to be (Address $=0003 \mathrm{H})$ read from the waveform memory while the IC is sounding.

Setting arbitrary bits of FDH enables address increment of one sampling time as shown in the table below.

| FDH bit | Address increment |
| :---: | :---: |
| 7 | $2^{4}$ |
| 6 | $2^{3}$ |
| 5 | $2^{2}$ |
| 4 | $2^{1}$ |
| 3 | $2^{0}$ |
| 2 | $2^{-1}$ |
| 1 | $2^{-2}$ |
| 0 | $2^{-3}$ |

Example: When only bits 4 and 3 of FDH are set, the address is incremented by $2^{1}+2^{0}=3$ counts in one sampling.
e. FDL data $\qquad$ This data controls the address counter that indicates the address to be (Address $=0002 \mathrm{H}) \quad$ read from the waveform memory while the IC is sounding.

Setting arbitrary bits of FDL enables address increment of one sampling time as shown on the next page.

| FDL bit | Address increment |
| :---: | :---: |
| 7 | $2^{-4}$ |
| 6 | $2^{-5}$ |
| 5 | $2^{-6}$ |
| 4 | $2^{-7}$ |
| 3 | $2^{-8}$ |
| 2 | $2^{-9}$ |
| 1 | $2^{-10}$ |
| 0 | $2^{-11}$ |

Example: When only bits 4 and 3 of FDL are set, the address is incremented by $2^{-7}+2^{-8}$ counts in one sampling.
f. PAN data $\qquad$ This data controls the separation of output generated from the sound(Address $=0001 \mathrm{H}$ ) ing channel into ' $L$ ' and ' $R$ ' stereo outputs.

The higher four bits of PAN data are the coefficient of the ' R ' output, and the lower four bits are that of the ' $L$ ' output.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSB | Coefficient of the ' $R$ ' output |  |  |  |  |  | LSB |
| MSB |  |  |  |  |  |  |  |

## Bit

Address
0001H
g. ENV data $\qquad$ To vary the amplitude of the waveform data read from the waveform $\cdot($ Address $=0001 \mathrm{H})$ memory by the sounding channel, this data multiplies it with the ENV data.

Bit 7 is MSB, and bit 0 is LSB.
(4) Channel ON/OFF Reg

This register controls start/stop of sounding for each channel.
However, the control by the control register is given priority, and this register is valid when the control register sets the sounding state.

Bit 0 responds to channel 1 , and bit 7 responds to channel 8 .

## 4. Interface with Peripheral Devices

(1) Microcomputer interface

This IC can be used as a peripheral device of an 8-bit CPU .
The control Reg's setting of sounding/not sounding states changes the conditions of the access from the microcomputer to this IC. See the table below.

| Condition | External waveform memory |  | Internal memory |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Read | Write | Read | Write |
| Sounding | Impossible | Access by cycles more <br> than the 16 cycles of <br> the source clock. | Impossible | Possible |
| Stopping | Possible | Possible | Impossible | Possible |

(2) Waveform memory interface

This IC externally connects pseudo SRAMs, SRAMs, or MROMs as waveform memories. Examples are shown in the figure below.

(3) RF5C68A outputs PCM sounds in digital values, and must have an external D/A converter connected. The output timing chart is shown below.


However, NLH, NLL, NRH, and NRL are the number of bits of the absolute value of the difference of the previous sound data. If it is larger than the previous data, the output value is " H ", and if it is smaller, the output value is " $L$ "
[Example]

| $\begin{array}{r} a_{9} \\ -\quad b_{9} \end{array}$ |  | $\begin{aligned} & \mathrm{a}_{7} \\ & \mathrm{~b}_{7} \end{aligned}$ | $\begin{aligned} & a_{6} \\ & b_{6} \end{aligned}$ | $\begin{aligned} & a_{5} \\ & b_{5} \end{aligned}$ | $\begin{aligned} & a_{4} \\ & \mathrm{~b}_{4} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{3} \\ & \mathrm{~b}_{3} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{2} \\ & \mathrm{~b}_{2} \end{aligned}$ | $\begin{aligned} & a_{1} \\ & b_{1} \end{aligned}$ | $\begin{aligned} & \mathrm{a}_{0} \\ & \mathrm{~b}_{0} \end{aligned}$ |  | - Previous sound data (10 bits) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| c9 | $\mathrm{C}_{8}$ | $\mathrm{c}_{7}$ | $\mathrm{c}_{6}$ | $\mathrm{c}_{5}$ | $\mathrm{c}_{4}$ | $\mathrm{c}_{3}$ | $\mathrm{c}_{2}$ | $\mathrm{c}_{1}$ | $\mathrm{c}_{0}$ |  | Absolute value of the sound data difference |



Unit：mm

## PWM GENERATOR

## RF5C86

Ricoh's RF5C86 is an integrated circuit (IC) for generating pulse width modulation (PWM) signals. It has eight output channels. The pulse cycle, pulse high width, and output mode can be set. The RF5C86 is ideal for servo control of motor lamps and actuators. If the multiplier (MPL) mode is set, it operates as an analog multiplier, so it can be used as four electronic volumes.

## ■ FEATURES

- Three types of mode for various purposes (modes may also be mixed)

PWM mode: The period value can be set for every two channels. It can be used as a PWM generator for up to eight channels. The pulse high width can be set for all eight channels.
One-shot mode: Outputs a one-shot pulse using an external TRG signal.
MPL mode: Can be used as an analog multiplier and as up to four electronic volumes.

- Built-in prescaler: One of $\mathrm{fclk} / 2, \mathrm{fclk}^{\mathrm{f}} / 8$, fcle $/ 32$, or fclk $/ 128$ can be chosen for each channel ( $\mathrm{fclk}=16 \mathrm{MHz}$ maximum).
- The external trigger can be selected (common in all channels).
- The output polarity can be selected (PWM mode only).
- The register values can be changed after completion of the current cycle.
- Direct link to CPU bus
- 5 V single power supply
- CMOS process
- 28-pin SOP package


## ■ BLOCK DIAGRAM



## ■ PIN CONFIGURATION

| CLK | $\square 1$ | 28 | $\square \mathrm{Vcc}$ |
| :---: | :---: | :---: | :---: |
| PWMOB | $\square 2$ | 27 | D0 |
| PWM0A | $\square 3$ | 26 | $\square \mathrm{D} 1$ |
| NC | $\square 4$ | 25 | $\square \mathrm{D} 2$ |
| PWM1B | $\square 5$ | 24 | D3 |
| PWM1A | $\square 6$ | 23 | $\square \mathrm{D} 4$ |
| PWM2B | $\square 7$ | 22 | $\square \mathrm{D} 5$ |
| PWM2A | $\square 8$ | 21 | $\square \mathrm{D} 6$ |
| PWM3B | $\square 9$ | 20 | $\square \mathrm{D} 7$ |
| PWM3A | $\square 10$ | 19 | $\square \mathrm{NC}$ |
| TRG | $\square 11$ | 18 | $\square \mathrm{NC}$ |
| $\overline{\mathrm{WR}}$ | 12 | 17 | $\square \mathrm{C} / \overline{\mathrm{D}}$ |
| $\overline{\mathrm{CS}}$ | 13 | 16 | $\square \overline{\mathrm{RES}}$ |
| GND | $\square 14$ | 15 | $\square \mathrm{NC}$ |

## PIN DESCRIPTION

| Pin No. | Name | I / O | Function |
| :---: | :--- | :---: | :--- |
| 1 | CLK | I | Clock input |
| 2 | PWM0B | I / O | PWM mode: PWM signal output, MPL mode: Vref input |
| 3 | PWM0A | O | PWM signal output |
| 4 | NC |  | No connection |
| 5 | PWM1B | I / O | PWM mode: PWM signal output, MPL mode: Vref input |
| 6 | PWM1A | O | PWM signal output |
| 7 | PWM2B | I / O | PWM mode: PWM signal output, MPL mode: Vref input |
| 8 | PWM2A | O | PWM signal output |
| 9 | PWM3B | I $/$ O | PWM mode : PWM signal output, MPL mode: Vref input |
| 10 | PWM3A | O | PWM signal output |
| 11 | TRG | I | External trigger input, active high edge |
| 12 | $\overline{\text { WR }}$ | I | Write signal input |
| 13 | $\overline{\text { CS }}$ | I | Chip select signal input |
| 14 | GND |  | Ground |
| 15 | NC |  | No connection |
| 16 | $\overline{\text { RES }}$ | I | Internal register or counter reset signal input |
| 17 | C $/ \bar{D}$ | I | Selection of command input/data input |
| 18 | NC |  | No connection |
| 19 | NC |  | No connection |
| $20 \sim 27$ | D0 $\sim$ D7 | I | Data input |
| 28 | Vcc |  | Power supply |

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Condition | Limit | Unit |
| :---: | :--- | :---: | :---: | :---: |
| Vcc | Supply Voltage |  | $-0.5 \sim+7.0$ | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage |  | $-0.5 \sim \mathrm{Vcc}+0.3$ | V |
| Vo | Output Voltage | $-0.5 \sim \mathrm{Vcc}+0.3$ | V |  |
| Topr | Operating Ambient Temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

DC CHARACTERISTICS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \quad \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%\right)$

| Symbol | Parameter | Condition | Specified Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| VIH | Input High Voltage |  | 2.2 |  | Vcc＋0．3 | V |
| VIL | Input Low Voltage |  | －0．5 |  | 0.8 | V |
| VOH | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.4 | V |
| ILI | Input Leakage Current | $\mathrm{V}_{\mathrm{I}}=0, \mathrm{Vcc}$ <br> CLK，$\overline{\mathrm{CS}}, \overline{\mathrm{WR}}, \mathrm{C} / \overline{\mathrm{D}}, \mathrm{GATE}$ <br> Data bus | －10 |  | 10 | $\mu \mathrm{A}$ |
| ILI（1） |  | $\overline{\text { RESET }} \mathrm{V}_{\mathrm{I}}=0$ | －300 |  | 10 | $\mu \mathrm{A}$ |
| Icc 1 | Supply Current | 16 MHz Operations |  |  | 30 | mA |
| Icc 2 |  | Input： 0 or Vcc <br> Output ：OPEN |  |  | 10 | $\mu \mathrm{A}$ |
| Ron | Input Resistance | Analog Switch |  |  | 100 | $\Omega$ |
| VaI | Input Analog Voltage |  | 2.0 |  | Vcc＋0．3 | V |
| Vao | Output Analog Voltage |  | VAI－ |  | VAO＋ | V |

Note：Input Pull－Up Pin
－TERMINAL CAPACITANCE $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=0 \mathrm{~V}\right)$

| Symbol | Parameter | Condition | Specified Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| CI | Input Capacitance | fCLK $=1 \mathrm{MHz}$ |  |  | 10 | pF |
| Co | Output Capacitance | 0 V except at pins to be measured |  |  | 20 | pF |

■ AC CHARACTERISTICS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \quad \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%\right)$
(1) Bus timing

| Symbol | Item | Condition | Specified Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| twp | WR pulse width |  | 80 |  |  | ns |
| tas | $\mathrm{C} / \overline{\mathrm{D}}$ and $\overline{\mathrm{CS}}$ setup time |  | 30 |  |  | ns |
| tah | $\mathrm{C} / \overline{\mathrm{D}}$ and $\overline{\mathrm{CS}}$ hold time |  | 10 |  |  | ns |
| tDS | Data setup time |  | 60 |  |  | ns |
| tDH | Data hold time |  | 20 |  |  | ns |
| trv | Write recovery time |  | $\frac{1}{\mathrm{f}} \times 2$ |  |  | S |

## AC test input waveform



TIMING CHART

(2) Clock and trigger timing

| Symbol | Item | Specified Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| tcle | Clock cycle | 62.5 |  | DC | ns |
| tkKh | Clock pulse width H | 30 |  |  | ns |
| tкkL | Clock pulse width L | 30 |  |  | ns |
| $\mathrm{t}_{\mathrm{KR}}, \mathrm{t}_{\text {KP }}$ | Close rise and fall time |  |  | 15 | ns |
| tsgk | Trigger setup time | 30 |  |  | ns |
| tgat | Trigger effective time | 30 |  |  | ns |
| tdel | Output delay time after trigger input |  |  | 1 | sel |
| tin | Retrigger input inhibition time | 2 |  |  | sel |

Note : sel means one cycle of clock selected in each mode

Clock and trigger timing chart


RICOM

## - FUNCTIONS

(1) Register $(C / \bar{D}=0)$

This IC includes four P•REG, H•REG•A, H•REG•B 16-bit registers, and four C•REG 8-bit registers. Write is enabled after a desired register is set by a command.

- P•REG $\qquad$ Sets the PWM waveform cycle (same at A and B output).
16 bits $\times 4$

- $\mathrm{H} \cdot \mathrm{REG} \cdot \mathrm{A}$ $\qquad$ Sets "High" (high duty ratio) for PWM waveform (A output). 16 bits $\times 4$

- H•REG•B $\qquad$ Sets "High" (high duty ratio) for PWM waveform (B output). 16 bits $\times 4$

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| HB15 | P•REG•M |  |  |  |  |  |  |  |  |  |  |  |  |  |
| HBEG•L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

- C•REG $\qquad$ Sets the mode for each channel.
8 bits $\times 4$


PWM waveform (A) polarity (C1) PWM waveform (B) polarity (C2)
0 : NORMAL
1: INVERTED

Prescaler setting
$00:$ fськ/2
01 : fcle/8
10: fсLK/32
11: fclk/128

Mode setting
00 : PWM mode
01 : One-shot mode
10 : MPL mode (PWM)
11: INHIBIT

Explanation of C register bits

- Bit 0 (C0) : Enable bit for each channel function (counter)

When this bit is set to 1 , the internal counter is enabled and the waveform selected from the control register is output. When this bit is set to 0 , the PWM counter is disabled and the PWM output is set to low. The registers are not affected. This bit is set to 0 by external reset.

- Bit 1 (C1): PWM waveform (A) polarity

When this bit is set to 1 , the polarity of the PWM waveform (A) is inverted. The H•REG value specifies "Low".

When bit $0(\mathrm{C} 0)$ is set to 0 while Bit $1(\mathrm{C} 1)$ is 1 , the PWM output pin is set to High. This bit is 0 at reset.


- Bit 2 (C2) : PWM waveform (B) polarity

When this bit is set to 1 , the polarity of the PWM waveform (B) is inverted.
The function is the same as that of Bit 1 .

- Bits 3 and 4 (C3 and C4) : Prescaler setting


Bits 3 and 4 set the PWM counter clock input. fcle/2 is set at reset.

| bit 4 | bit 3 | PWM counter clock |
| :---: | :---: | :---: |
| 0 | 0 | fcLK $/ 2$ |
| 0 | 1 | fcLK $/ 8$ |
| 1 | 0 | fcLK $/ 32$ |
| 1 | 1 | fcLK $/ 128$ |

- Bits 5 and 6 (C5 and C6) : Mode setting

Bits 5 and 6 select the mode for each channel. The PWM mode is selected at reset.

| bit 6 | bit 5 | Mode |
| :---: | :---: | :--- |
| 0 | 0 | PWM mode |
| 0 | 1 | One-shot mode |
| 1 | 0 | MPL mode (PWM) |
| 1 | 1 | INHIBIT |

See (3) for explanation of the modes.
(2) Command ( $C / \bar{D}=1$ )

This 6-bit register specifies which register within RF5C86 is to be selected. Write is enabled by setting the $\mathrm{C} / \overline{\mathrm{D}}$ pin to High.


0 : Control EN bit (Control Register)
1: ALL ENABLE (channel 0~3)

Register specification
00 : P.REG
01: H•REG•A
10: H•REG•B
11: Cont Reg

Channel specification
00 : Channel 0
01: Channel 1
10 : Channel 2
11: Channel 3

Notes:

- When COM7 (ALLEN bit) is set to 1 , the PWM output is enabled regardless of the PWM waveform Enable bit. In other words, when the ALLEN bit is 1, the status of the Enable bit of the data register does not affect the PWM output.
- When data is written to H•REG•A, H•REG•B, or P•REG, write to the upper 8 bits first, then to the lower 8 bits.
- Inhibit the condition of $\mathrm{P} \cdot \mathrm{REG}=\mathrm{H} \cdot \mathrm{REG} \cdot \mathrm{A}$ or $\mathrm{P} \cdot \mathrm{REG}=\mathrm{H} \cdot \mathrm{REG} \cdot \mathrm{B}$.


## (3) Explanation of modes


(1) PWM mode

In the PWM mode, the A output buffer and the B output buffer are both active, and the analog switch is off. Two PWM waveforms with different duty ratios are output from the two output terminals. To reset the cycle pulse width, reloading from the registers (double registers) to the PWM counter and compare latch is performed after the completion of the PWM cycle, so this reloading is effective from the next cycle of the PWM output waveform.

(2) One-shot mode

A low-level, one-shot pulse with the specified length is output.
Retrigger is enabled by TRG input.
The operation in the previous block diagram is equal to that in the PWM mode.


The one-shot pulse length is set at H•REG•A and B, so it is possible to output a one-shot waveform to A output and B output independently. The clock input selection from the PWM counter is the same.

In this mode, the H.REG value is latched from the register to the compare latch by a TRG signal.

Note: Can be selected from fclk $/ 2$, $\mathrm{f}_{\text {CLK }} / 8$, $\mathrm{fcLK} / 32$ or $\mathrm{fcLK} / 128$.

## (3) MPL mode

In the MPL mode, the B output buffer is in tri-state, the A output buffer is in OPEN drain, and the analog switch is on. Analog input to the PWMnB terminal enables an analog multiplier.

An example of the configuration of a simple-type electronic volume is given below.
An operation amplifier is provided externally and Vref is input to the PWMnB terminal through the amplifier. A low pass filter is connected to the PWMnA terminal. Then the analog output can be obtained by the formula given below.


## (4) Control signals

An $\overline{\mathrm{RES}}, \overline{\mathrm{CS}}, \overline{\mathrm{WR}}$, or $\mathrm{C} / \overline{\mathrm{D}}$ control signal is input to this IC for various control operations. The truth values are given below.

| $\overline{\mathrm{RES}}$ | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{WR}}$ | $\mathrm{C} / \overline{\mathrm{D}}$ |  |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | 1 | Contents |
| 1 | 0 | 0 | 0 | Data write |
| 1 | 1 | $\times$ | $\times$ | Device non-selection |
| 0 | $\times$ | $\times$ | $\times$ | Reset (The PWM output is set to Low at reset.) |

## CONNECTION EXAMPLE



## - APPLICATION EXAMPLES

$\sharp \mathrm{DC}$ motor control
(wire dot printer, laser printer, LED printer, copier, printer)

* Electronic volume
(TV set, stereo set)

PACKAGE DIMENSION (mm/inch)
28 pin SOP


## 2-Dimension Filter

## RF5C67

The RF5C67 is a Filter IC that performs $5 \times 5$ elements two-dimension filtering.
There are two methods of data input available: serial mode, that enters one data item for each line in the main scanning direction; and odd-even mode, that enters two data items (odd and even) for each line. (Two RF5C67 are needed for the odd-even mode.)

Operation speed is 20 MHz , enabling fast image processing: $50 \mathrm{~ns} /$ element in serial mode and $25 \mathrm{~ns} /$ element in odd-even mode.

Input element data is a 6-bit absolute value, and the filter coefficient is signed 7-bit absolute two's compliment.
As shown in Fig-1, the filter coefficient must be symmetric to the central scanning line that includes the processing element or must have the opposite sign.

| $W_{11}$ | $W_{12}$ | $W_{13}$ | $\pm W_{12}$ | $\pm W_{11}$ |
| :---: | :--- | :--- | :--- | :--- |
| $W_{21}$ | $W_{22}$ | $W_{23}$ | $\pm W_{22}$ | $\pm W_{21}$ |
| $W_{31}$ | $W_{32}$ | $W_{33}$ | $\pm W_{32}$ | $\pm W_{31}$ |
| $W_{41}$ | $W_{42}$ | $W_{43}$ | $\pm W_{42}$ | $\pm W_{41}$ |
| $W_{51}$ | $W_{52}$ | $W_{53}$ | $\pm W_{52}$ | $\pm W_{51}$ |

Filter Coefficient of the RF5C67

Writing various filter coefficients to the RF5C67 from the host CPU enables space filtering of various characteristics.

## Features

- $5 \times 5$ elements two-dimension filter
- Operation speed 40 MHz max. (two ICs) ............................... odd/even mode

20 MHz max. (one IC)
serial mode

- Filter coefficient: 7 bits (signed binary)
- Image data: 6 bits (absolute values)
- Overflow/underflow terminal
- Image element output enable terminals
- 8-bit and 16 -bit CPU interface (coefficient setting)
- Silicon gate CMOS process
- 5V single power supply
- 100-pin flat package


## Applications

Digital copiers, CT scanners, radars, and other devices

## - Pin Configuration



## ■ Pin Description

| Pin name | I/O | Description |
| :---: | :---: | :---: |
| VDD | - | Power supply |
| VSS | - | Power supply |
| CLK | 1 | Element clock. Element data is input, processed and output in synchronization with the rising edge of this clock. |
| DAIO~5 | 1 | Element data input of the first line |
| DBIO~ 5 | 1 | Element data input of the second line |
| DCIO~5 | 1 | Element data input of the third line |
| DDIO~5 | 1 | Element data input of the fourth line |
| DEIO~5 | 1 | Element data input of the fifth line |
| DAIIO ~ 5 | 1 | Element data input of the first line |
| DBIIO ~ 5 | 1 | Element data input of the second line |
| DCIIO~5 | 1 | Element data input of the third line |
| DDIIO~5 | 1 | Element data input of the fourth line |
| DEIIO~5 | 1 | Element data input of the fifth line |
| 00~5 | 0 | Element output data |
| DO~7 | 1 | Data input to internal coefficient register |
| $\overline{\mathrm{WR}}$ | 1 | Write pulse input to internal coefficient register |
| AO~4 | 1 | Select signal input of internal coefficient register |
| FA | 1 | Format adjustment input <br> "'H": Negative values become absolute. <br> "'L": Negative values are rounded to 0. |
| $\overline{\mathrm{CS}}$ | 1 | Chip select input in host interfacing |
| OE | 1 | Element output enable <br> " H ": DOOO to 5 and DOEO to 5, SGN, and OVR become high impedance. |
| SGN | 0 | Outputs the sign before format adjustment. <br> " H ": Negative value <br> "'L": Positive value |
| OVR | 0 | " H ': Overflow or underflow in format adjustment |
| SPMS | 1 | Select signal of serial and odd-even mode $\begin{aligned} & \text { SPMS = "'H': serial mode } \\ & \text { SPMS = "'L"': odd-even mode } \end{aligned}$ |


| OEMS | 1 | In odd-even mode <br> Selects odd or even output. <br> In odd output (OEMS = "L"') <br> Odd data is input to DAI to DEI and even data is input to DAll to DEII. <br> In even output (OEMS = '" $\mathrm{H}^{\prime \prime}$ ) <br> Even data is input to DAI to DEI and odd data is input to DAll to DEII. |
| :---: | :---: | :---: |
| $\overline{\mathrm{SET}}$ | 1 | Reset signal of multiplication coefficient <br> Setting this signal L makes $W_{33}=1, W_{11}=W_{12}=W_{13}=\cdots \cdot=W_{55}=0$ <br> Division coefficient 1 is set, and data before processing can be output. |
| TIN | 1 | Test terminal |
| TOUT | 0 | Test terminal |
| TEST1 | 1 | Test terminal |
| TEST2 | 1 | Test terminal |

## Block Diagram



## Description of Block

- LINE ADD

Multiplies and adds five data items ( $A$ to $E$ ) in the main scanning direction and the preset filter coefficient for each line.

- SUM

Adds the results of LINE ADD operation of all main scanning lines. Operation results are expressed by 13 -bit integer two's compliment.

- DIV/FA

Divides the final results of the addition, and rounds down the results.

Absolute Maximum Ratings

| Symbol | Parameter | Condition | Ratings | Unit |
| :--- | :--- | :--- | :--- | :---: |
| VCC | Supply Voltage | GND $=0 \mathrm{~V}$ | $-0.3 \sim 7$ | V |
| VTE | Terminal Voltage | GND $=0 \mathrm{~V}$ | $-0.3 \sim \mathrm{VCC}+0.3$ | V |
| Pd | Power Consumption |  | $0 \sim 70$ | mW |
| Topr | Operating Ambient <br> Temperature | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |  |
| Tstg | Storage Temperature |  | ${ }^{\circ} \mathrm{C}$ |  |

DC Electrical Characteristics

| Symbol | Parameter | Condition | MIN. | TYP. | MAX. | Unit | Note |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| VIH | "'H" Input Voltage |  | 2.2 |  | VCC <br> +0.3 | V |  |
| VIL | "L' Input Voltage |  | -0.3 |  | 0.8 | V |  |
| ILI | Input Leakage Current | $0 \leqq \mathrm{VI} \leqq \mathrm{VCC}$ |  |  | $\pm 10$ | $\mu \mathrm{~A}$ |  |
| VOH | "'H" Output Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| VOL | "L'" Output Voltage | $\mathrm{IOL}=4.0 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| ICC | Supply Voltage Current <br> (Operating) |  |  |  | 100 | mA | Note1 |

Note 1: When the carriers of all multipliers are propagated from the lowest bit to the highest bit.

## AC Electrical Characteristics

| Symbol | Item | MIN. | MAX. | Unit |
| :--- | :--- | ---: | ---: | :---: |
| ticyc | Clock cycle | 50 | - | ns |
| tist | Element input set-up time | 30 | - | ns |
| tiHD | Element input hold time | 5 | - | ns |
| tiPD | Element output pipeline delay time (odd-even) <br> (serial) | 650 <br> 700 |  | ns |
| tiCD | Delay time from element output and SGN and <br> OVR clocks |  | 30 | ns |
| tFST | Format adjustment set-up time | 40 |  | ns |
| tODD | Disable time of element output from OE and SGN <br> and OVR outputs |  | 30 | ns |
| tDED | Enable time of element output from OE and SGN <br> and OVR outputs | 30 | ns |  |
| tDST | Coefficient data input set-up time | 30 |  | ns |
| tDHD | Coefficient data input hold time | 10 |  | ns |
| tWP | Write pulse width | 40 |  | ns |
| tWD | Set-up time for -A signal (to RW) | 30 |  | ns |
| tWR | Hold time for -A signal (to RW) | 30 |  | ns |
| tFMD | Format adjustment hold time | 40 |  | ns |

$\qquad$

- Timing Chart

$A 0 \sim 4$

CS

WR
$\mathrm{D}_{0} \sim 7$


## Operation

1. Flat surface filtering

|  | 1 | 2 | 3 | 4 | 5 | 6 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{D}_{11}$ | $\mathrm{D}_{11}$ | $\mathrm{D}_{13}$ | $\mathrm{D}_{14}$ | $\mathrm{D}_{15}$ | $\mathrm{D}_{16}$ |  |
| 2 | $\mathrm{D}_{21}$ | $\mathrm{D}_{22}$ |  |  |  |  |  |
| 3 | $\mathrm{D}_{31}$ | $\mathrm{D}_{32}$ | $\mathrm{D}_{3}$ |  |  |  |  |
| 4 | $\mathrm{D}_{41}$ | $\mathrm{D}_{42}$ |  |  |  |  |  |
| 5 | $\mathrm{D}_{51}$ | $\mathrm{D}_{52}$ |  |  |  |  |  |



Fig-1 Flat Surface Element Data

| $\mathrm{W}_{11}$ | $\mathrm{~W}_{12}$ | $\mathrm{~W}_{13}$ | $\mathrm{~W}_{14}$ | $\mathrm{~W}_{15}$ |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~W}_{21}$ | $\mathrm{~W}_{22}$ | $\mathrm{~W}_{23}$ | $\mathrm{~W}_{24}$ | $\mathrm{~W}_{25}$ |
| $\mathrm{~W}_{31}$ | $\mathrm{~W}_{32}$ | $\mathrm{~W}_{33}$ | $\mathrm{~W}_{34}$ | $\mathrm{~W}_{35}$ |
| $\mathrm{~W}_{41}$ | $\mathrm{~W}_{42}$ | $\mathrm{~W}_{43}$ | $\mathrm{~W}_{44}$ | $\mathrm{~W}_{45}$ |
| $\mathrm{~W}_{51}$ | $\mathrm{~W}_{52}$ | $\mathrm{~W}_{53}$ | $\mathrm{~W}_{54}$ | $\mathrm{~W}_{55}$ |

Fig-2 Filter Coefficient

When performing flat surface filtering on element data as shown in Fig-1 with filter coefficients as shown in Fig-2, the operation results of element data $D_{33}$ is as follows:

$$
F\left(D_{33}\right)=\sum_{i=1}^{5}{\left.\underset{j=1}{5} W_{i j} D_{i j}\right), ~}_{\text {in }}
$$

The RF5C67 IC performs the above flat surface filtering on consecutive input elements. The coefficients are as follows:

$$
\begin{aligned}
& W_{i 5}= \pm W_{i 1} \\
& W_{i 4}= \pm W_{i 2} \quad(i=1 \sim 5)
\end{aligned}
$$

## 2. Data input

The RF5C67 IC has two modes of element data input:

1) serial mode and
2) odd-even mode.

## 1) Serial mode

When flat-surface element data in Fig-1 is input as in Fig-3:


Fig-3 Data Input in Serial mode
The RF5C67 outputs results of processing accordingly, as shown in Fig-4.
Data in the first line is input simultaneously to DAI and DAII.
Data in the second to fifth lines are also input to I and II.


Fig-4 Flow of Data Processing in Serial Mode
2) Odd-even mode

When the flat-surface element data in Fig-1 is input as in Fig-5:


Fig-5 Data Input in Odd-even mode
Two RF5C67 are required for flat-surface filtering, as shown in Fig-6. The odd data in the first line is input to DAI of the RF5C67 in odd mode and to DAll of the other RF5C67 in even mode. Even data is input to both DAll and DAI. Data in the second to fifth lines is also treated in the same way.


Fig-6 Flow of Data Processing in Odd-even mode
The processing results of elements $\mathrm{D}_{\mathrm{i} 2 \mathrm{~m}-1,} \mathrm{D}_{\mathrm{i} 2 \mathrm{~m}}$ (m is integer) are output simultaneously from the RF5C67 ( $O$ ) and the RF5C67 (E).

1) and 2) modes are switched at the SPMS (serial/parallel mode select) and the OEMS (odd-even mode select) terminals. (See Table-1.)

| SPMS | OEMS | Mode of RF5C67 |
| :---: | :---: | :--- |
| L | L | Odd-even mode, odd data output |
| L | H | Odd-even mode, even data output |
| H | X | Serial mode |

Table-1 Mode Switching of RF5C67
3. LINE ADD

This section explains the flow of signals in the LINE ADD block shown in Block Diagram.

1) Serial mode

Fig-7 shows the flow of signals in LINE ADD when using the RF5C67 in serial mode.


Fig-7 Flow of Signals in Serial mode
As shown in the figure, data items are input from DIA in the order: $\mathrm{D}_{\mathrm{i} 1}, \mathrm{D}_{\mathrm{i} 2}, \mathrm{D}_{\mathrm{i} 3}, \ldots$, and are multiplied by $\mathrm{W}_{\mathrm{i1}}, \mathrm{~W}_{\mathrm{i} 2}$, and $\mathrm{W}_{\mathrm{i}}$. The results of multiplication is delayed by an appropriate clock in the delay unit, then added or subtracted.

$$
\begin{aligned}
F(D i n)= & W_{i 1} \cdot D_{i n+2}+W_{i 2} \cdot D_{i n+1}+W_{i 3} \cdot D_{i n} \\
& \pm W_{i 2} \cdot D_{i n-1} \pm W_{i 1} \cdot D_{i n-2}
\end{aligned}
$$

Dout outputs the following as a result:
Determine the sign ( + or -) by writing it from the CPU to a register simultaneously with the coefficient of multiplier, as described later.
2) Odd-even mode

Fig-8 shows the folow of signals in LINE ADD in odd-even mode.


Fig-8 Flow of Signals in Odd-even Mode
The flows of signals are a little different in odd mode (odd data output) and even mode (even data output). Table-2 shows the relationship of data I/O in each mode.

|  | Odd mode | Even mode |
| :--- | :--- | :---: |
| $D_{1 A}$ | $D_{i 1}, D_{i 3}, D_{i 5}, \cdots, D_{i 2 n-1}$, | $D_{i 2}, D_{i 4}, D_{i 6}, \cdots, D_{i 2 n}, \cdots$ |
| DIB | $D_{i 2}, D_{i 4}, D_{i 6}, \cdots, D_{i 2 n}, \cdots$ | $D_{i 1}, D_{i 3}, D_{i 5}, \cdots, D_{i 2 n-1}, \cdots$ |
| DOUT | $F\left(D_{i 3}\right), F\left(D_{i 5}\right), F\left(D_{2 n-1}\right)$ | $F\left(D_{4}\right), F\left(D_{6}\right), \cdots F\left(D_{i 2 n}\right) \cdots$ |

Table-2

At the selector, $O$ is selected in odd mode and $E$ is selected in even mode. In odd mode, the processing result of odd data is output as follows:

$$
\begin{aligned}
F\left(D_{i 2 n-1}\right)= & W_{i 1} \cdot D_{i 2 n+1}+W_{i 2} \cdot D_{i 2 n}+W_{i 3} \cdot D_{i 2 n-1} \\
& \pm W_{i 2} \cdot D_{i 2 n-2} \pm W_{i 1} \cdot D_{i 2 n-3}
\end{aligned}
$$

At the same time, in even mode, the processing result of even data is output as follows:

$$
\begin{aligned}
F\left(D_{i 2 n}\right)= & W_{i 1} \cdot D_{i 2 n+2}+W_{i 2} \cdot D_{i 1 n+1}+W_{i 3} \cdot D_{i 3 n} \\
& \pm W_{i 2} \cdot D_{i 2 n-1} \pm W_{i 1} \cdot D_{i 2 n-2}
\end{aligned}
$$

As seen in the comparison of Fig-7 and Fig-8, the multipliers, which multiply the filter coefficients $\mathrm{W}_{\mathrm{i} 1}$ and $\mathrm{W}_{\mathrm{i} 2}$, are different in 1) serial mode and 2 ) odd-even mode.

As described later, when setting filter coefficients from the CPU, $W_{i 1}$ and $W_{i 2}$ must be written to different addresses in different modes.

## 4. DEV/FA

a) Division circuit

The RF5C67 performs division using a shifter and addition/subtraction unit. Fig-9 shows the circuit diagram of the part of DIV/FA that performs division.


Fig-9 Division Circuit
shift (1), shift (2) : Arbitrary 0- to 4-bit shift to right
shift (3) : Arbitrary 0 - to 5 -bit shift to right
ADD/Reg $\quad:$ 13-bit adder + register
SW1, SW2 : Selects whether to enter data or 0 in one input of the adder.
PM1, PM2 : Selects whether to add or subtract the other input of the adder.
SHF1, SHF2, SHF3: Determines the shift length of shifts (1), (2), and (3).
b) Principle of division

| Input (DIN) | $:$ | $X$ |
| :--- | :--- | :--- |
| Length of shift (1) | $:$ | $p$ |
| Length of shift (2) | $:$ | $q$ |
| Length of shift (3) | $:$ | $r$ |

When $\mathrm{SW} 1=\mathrm{SW}=1$ and $\mathrm{PM} 1=\mathrm{PM} 2=0$, the values output to $(A),(B),(C),(D)$, and $(E)$ in Fig-1 are as follows:
(A) $=2^{-p} \cdot x$
(B) $=x+2^{-p} \cdot x$
(C) $=2^{-(p+q)} \cdot x$
(D) $=x+2^{-p} \cdot x+2^{-(p+q)} \cdot x$
(E) $=2^{-r} \cdot x+2^{-(p+r)} \cdot x+2^{-(p+a+r)} \cdot X$

For example, to calculate $1 / 25 X$,

$$
\begin{aligned}
1 / 25 & =0.04 \\
& \fallingdotseq 1 \times 2^{-5}+1 \times 2^{-7}+1 \times 2^{-10}(=0.040039)
\end{aligned}
$$

Therefore, the following values calculate $1 / 25 \mathrm{X}$ :

$$
r=5, p=2, q=3
$$

$$
\begin{aligned}
1 / 15 & =0.06666 \\
& \fallingdotseq 1 \times 2^{-4}+1 \times 2^{-8}(=0.06640)
\end{aligned}
$$

Therefore, the following values calculate $1 / 15 X$ :
0 -bit shift of shift (1) $(p=0), S W 1=0$
4-bit shift of shift (2) $(q=4), S W 1=1$
4-bit shift of shift (3) $(r=4)$

Then obtain 1/9:

$$
\begin{aligned}
1 / 9 & =0.1111 \\
& \fallingdotseq 1 \times 2^{-4}+1 \times 2^{-5}+1 \times 2^{-6}+1 \times 2^{-9}(=0.11132)
\end{aligned}
$$

3-bit shift of shift (1) $(p=3)$
PM1 = 1 (subtraction)
$S W 1=1$
Then,
(C) $=x-2^{-3} \cdot x=2^{-1} \cdot x+2^{-2} \cdot x+2^{-3} \cdot x$

3-bit shift of shift (2) ( $q=3$ )
PM2 $=0$ (addition)
SW1 = 1
3-bit shift of shift (3) ( $r=3$ )
Then,

$$
\begin{aligned}
(E) & =2^{-3}\left(2^{-1} \cdot x+2^{-2} \cdot x+2^{-3} \cdot x+2^{-6} \cdot X\right) \\
& =2^{-4} \cdot x+2^{-5} \cdot x+2^{-6} \cdot x+2^{-9} \cdot x \\
& \fallingdotseq 1 / 9 \cdot x
\end{aligned}
$$

For $1 / 2 n, n$ is changed by operation of SHF1, SHF2, and SHF3, within $0 \leqq n \leqq 11$ (see Table-3).

|  | $\mathbf{p}$ (SHF1) | PM1 | SW1 | $\mathbf{q}$ (SHF2) | PM2 | SW2 | $\mathbf{r}$ (SHF3) | Approximation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $1 / 25 \cdot \mathrm{X}$ | 2 | 0 | 1 | 3 | 0 | 1 | 5 | $\left(2^{-5}+2^{-7}+2^{-10}\right) \cdot \mathrm{X}$ |
| $1 / 15 \cdot \mathrm{X}$ | 0 | 0 | 0 | 4 | 0 | 1 | 4 | $\left(2^{-4}+2^{-9}\right) \cdot \mathrm{X}$ |
| $1 / 9 \cdot \mathrm{X}$ | 3 | 1 | 1 | 3 | 0 | 1 | 3 | $\left(2^{-4}+2^{-5}+2^{-6}+2^{-9}\right) \cdot \mathrm{X}$ |
| X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X |
| $1 / 2 \cdot \mathrm{X}$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $2^{-1} \cdot \mathrm{X}$ |

Table-3 Division Coefficient and Its Input Setting
c) Operation deviation

In performing divisions using the circuit in Fig-9, errors occur due to following two reasons:
$\qquad$

1. Errors due to expressing divisions in the approximation.
2. Errors due to truncating the lower bits of data in shifts (1), (2), and (3).

Table-4, -5 , and -6 show the errors in executing divisions of $1 / 25,1 / 15$, and $1 / 9$.

| Division | Quotient | Maximum error |
| :---: | :---: | :---: |
|  |  |  |
| (1) $51 / 25 \sim 75 / 25$ | 2 |  |
| (2) $76 / 25 \sim 99 / 25$ | 3 | 0 |
|  |  |  |
|  |  |  |

The following is an explanation of Table-4, -5 , and -6 with the above example:
(1) The result of divisions from $51 / 25$ to $75 / 25$ is always 2 . At that time, $75 / 25=3$ actually, so the maximum error in this operation is 1.
(2) The result of divisions from $76 / 25$ to $99 / 25$ is always 3 . At that time, $99 / 25=3.96$ actually, so the maximum error in this operation is 0 considering the divisions that cuts off the values after the decimal point.

Division

| $\begin{aligned} & 0 / 25 \\ & 26 / 25 \end{aligned}$ | $\begin{gathered} 25 / 25 \\ 50 / 25 \end{gathered}$ |
| :---: | :---: |
| 51/25 | 75/25 |
| 76/25 | 99/25 |
| 100/25 | 125/25 |
| 126/25 | 150/25 |
| 151/25 | 175/25 |
| 176/25 | 199/25 |
| 200/25 | 224/25 |
| 225/25 | 250/25 |
| 251/25 | 275/25 |
| 276/25 | 299/25 |
| 300/25 | 324/25 |
| 325/25 | 350/25 |
| 351/25 | 375/25 |
| 376/25 | 399/25 |
| 400/25 | 424/25 |
| 425/25 | 499/25 |
| 450/25 | 475/25 |
| 476/25 | 499/25 |
| 500/25 | 524/25 |
| 525/25 | 549/25 |
| 550/25 | 575/25 |
| 576/25 | 599/25 |
| 600/25 | 624/25 |
| 625/25 | 649/25 |
| 650/25 | 674/25 |
| 675/25 | 699/25 |
| 700/25 | 724/25 |
| 725/25 | 749/25 |
| 750/25 | 774/25 |
| 775/25 | 799/25 |
| 800/25 | 824/25 |
| 825/25 | 849/25 |
| 850/25 | 874/25 |
| 875/25 | 899/25 |
| 900/25 | 924/25 |
| 925/25 | 949/25 |
| 950/25 | 974/25 |
| 975/25 | 999/25 |
| 1000/25 | 1023/25 |
| 1024/25 | 1049/25 |
| 1050/25 | 1074/25 |
| 1075/25 | 1099/25 |
| 1100/25 | 1123/25 |
| 1124/25 | 1149/25 |
| 1150/25 | 1174/25 |
| 1175/25 | 1199/25 |
| 1200/25 | 1223/25 |
| 1224/25 | 248/25 |
| 1249/25 | 1274/25 |
| 1275/25 | 1299/25 |
| 1300/25 | 1323/25 |
| 1324/25 | 1348/25 |
| 1349/25 | 1374/25 |
| 1375/25 | 1399/25 |
| 1400/25 | 1423/25 |
| 1424/25 | 1448/25 |
| 1449/25 | 1473/25 |
| 1474/25 | 1499/25 |
| 1500/25 | 1523/25 |
| 24/25 | 1548/25 |
| 1549/25 | 1573/25 |
| 574/25 | 599/25 |

Quotient

Maximum error


Table-4 Errors in 1/25 Operation

Division

|  | $\sim$ |  |
| :---: | :---: | :---: |
| $16 / 15$ | $\sim$ |  |
| 31/15 | $\sim$ |  |
| 46/15 | $\sim$ |  |
| $61 / 15$ | $\sim$ | 75 |
| 76/15 | $\sim$ |  |
| 91/15 | $\sim$ |  |
| 106/15 | $\sim$ |  |
| 121/15 | $\sim$ |  |
| 136/15 | $\sim$ | 150 |
| 151/15 | $\sim$ | 165/ |
| 166/15 | $\sim$ |  |
| 81/15 | $\sim$ |  |
| 96 | $\sim$ |  |
| 211/15 | $\sim$ | 225 |
| 226/15 | $\sim$ | $240 /$ |
| 241/15 | $\sim$ | 255/ |
| 256/15 | $\sim$ | 27 |
| 72 | $\sim$ | 286 |
| 287/15 | $\sim$ | 301 |
| 302/15 | $\sim$ | 316/ |
| 317/15 | $\sim$ | 331/ |
| 32/15 | $\sim$ | 346/1 |
| 47/15 | $\sim$ | 361 |
| 362/15 | $\sim$ | 376 |
| 377/15 | $\sim$ | 391/ |
| 392/15 | $\sim$ | 406/1 |
| 407/15 | $\sim$ | 421/ |
| 422/1 | $\sim$ | 436 |
| 437/15 | $\sim$ | 451 |
| 452/15 | $\sim$ | 466/ |
| 467/15 | $\sim$ | 481/ |
| 482/15 | $\sim$ | 496/ |
| 497/15 | $\sim$ | 511/ |
| 12/15 | $\sim$ | 527/ |
| 28 | $\sim$ |  |
|  | $\sim$ |  |
| 8/15 | $\sim$ |  |
| 73/15 | $\sim$ | 587/ |
| 88/15 | $\sim$ | 602/ |
| 603/15 | $\sim$ | 617/ |
| 618 | $\sim$ | 632 |
| 633/15 | $\sim$ | 64 |
| 648/15 | $\sim$ | 662/ |
| 663/15 | $\sim$ | 677/1 |
| 678/15 | $\sim$ | 692/1 |
|  | $\sim$ |  |
| 708/15 | $\sim$ | 722 |
| 723/15 | $\sim$ | 737/ |
| 738/15 | $\sim$ | 752/ |
| 753/15 | $\sim$ | 767/1 |
| 768/15 | $\sim$ | 783 |
| 784/15 | $\sim$ | 798/15 |
| 799/15 | $\sim$ | 813/15 |
| 814/15 | $\sim$ | 828/15 |
| 829/15 | $\sim$ | 843/1 |
| $844 / 15$ | $\sim$ | 858/1 |
| 859/15 | $\sim$ | 873/1 |
| $874 / 15$ | $\sim$ |  |
| 889/15 | $\sim$ | 903/ |
| 904/15 |  | 918/ |
| 919/15 | $\sim$ | 933/1 |
| 934/15 |  | 948/15 |
| 49/1 |  |  |

Quotient


Maximum error

Table-5 Errors in 1/15 Operation

Division

| $\begin{aligned} & 0 / 9 \\ & 9 \end{aligned}$ | $\sim$ | 8／9 |
| :---: | :---: | :---: |
| $18 / 9$ | $\sim$ | 26／9 |
| $27 / 9$ | $\sim$ | 35／9 |
| $36 / 9$ | $\sim$ | 44／9 |
| $45 / 9$ | $\sim$ | 53／9 |
| $54 / 9$ | $\sim$ | 62／9 |
| $63 / 9$ | $\sim$ | 70／9 |
| $71 / 9$ | $\sim$ | 80／9 |
| $81 / 9$ | $\sim$ | 89／3 |
| $90 / 9$ | $\sim$ | 98／9 |
| $99 / 9$ | $\sim$ | 107／9 |
| 108／9 | $\sim$ | 116／9 |
| 117 ／9 | $\sim$ | 125／9 |
| $126 / 9$ | $\sim$ | 133／9 |
| $134 / 9$ | $\sim$ | 142／9 |
| $143 / 9$ | $\sim$ | 152／9 |
| $153 / 9$ | $\sim$ | 161／9 |
| 162 ／9 | $\sim$ | 170／9 |
| $171 / 9$ | $\sim$ | 179／9 |
| $180 / 9$ | $\sim$ | 188／9 |
| $189 / 9$ | $\sim$ | 196／9 |
| $197 / 9$ | $\sim$ | 205／9 |
| $206 / 9$ | $\sim$ | 214／9 |
| $215 / 9$ | $\sim$ | 224／9 |
| 22519 | $\sim$ | 233／9 |
| $234 / 9$ | $\sim$ | 242／9 |
| $243 / 9$ | $\sim$ | 251／9 |
| $252 / 9$ | $\sim$ | 259／9 |
| $260 / 9$ | $\sim$ | 268／3 |
| 269／9 | $\sim$ | 277／9 |
| $278 / 9$ | $\sim$ | 286／9 |
| $287 / 9$ | $\sim$ | 296／9 |
| $297 / 9$ | $\sim$ | 305／9 |
| $306 / 9$ | $\sim$ | 314／9 |
| 315 ／9 | $\sim$ | 322／9 |
| $323 / 9$ | $\sim$ | 331／9 |
| $332 / 9$ | $\sim$ | 340／9 |
| $341 / 9$ | $\sim$ | 349／9 |
| $350 / 9$ | $\sim$ | 358／9 |
| 359 ／9 | $\sim$ | 368／9 |
| 369 ／9 | $\sim$ | 377／9 |
| 378 ／9 | $\sim$ | 385／9 |
| $386 / 9$ | $\sim$ | 394／9 |
| $395 / 9$ | $\sim$ | 403／9 |
| $404 / 9$ | $\sim$ | 412／9 |
| 413 ／9 | $\sim$ | 421／9 |
| $422 / 9$ | $\sim$ | 430／9 |
| $431 / 9$ | $\sim$ | 440／9 |
| $441 / 9$ |  | 448／9 |
| $449 / 9$ | $\sim$ | 457／9 |
| 458 ／9 | $\sim$ | 466／9 |
| 467 ／9 | $\sim$ | 475／9 |
| $476 / 9$ | $\sim$ | 484／9 |
| $485 / 9$ | $\sim$ | 493／9 |
| $494 / 9$ | $\sim$ | 502／9 |
| $503 / 9$ | $\sim$ | 511／9 |
| 512 ／9 | $\sim$ | 520／9 |
| 521 ／9 | $\sim$ | 529／9 |
| $530 / 9$ | $\sim$ | 538／9 |
| $539 / 9$ | $\sim$ | 547／9 |
| $548 / 9$ | $\sim$ | 556／9 |
| $557 / 9$ | $\sim$ | 565／9 |
| $566 / 9$ | $\sim$ | 574／3 |

Quotient
 20
21
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
38
39
ジ
4
4
なロ
ザチ
46
47
48
48
セッに
Bivirgemencicincinc


Table－6 Errors in 1／9 Division
d) FA (Format Adjust)

The result output of shifter (3) is finally made into a 6-bit absolute integral value. Two ways are available for handling negative values:

## When FA = 1

The negative value is converted into a positive value with the same absolute value.
Then, values not smaller than 64 are rounded down to 63 .
When $\mathrm{FA}=0$
Negative values are rounded to 0 . Values not smaller than 64 are rounded down to 63 .
5. Coefficient Input
a) Coefficient address

When performing space filtering with the RF5C67 IC, the filter coefficient and division coefficient must be prespecified. Select a corresponding register at AO to A4 terminals, and write 8 -bit data with $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ signals. Table- 7 shows AO to A 4 signals and registers to be selected. As described earlier, the addresses to select filter coefficients $\mathrm{W}_{\mathrm{i} 1}$ and $\mathrm{W}_{\mathrm{i} 2}$ are different in serial mode and in odd-even mode.

| A |  |  |  |  | Odd- <br> even <br> eno | Ser- <br> ial <br> mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 4 | 3 | 2 | 1 | 0 | 0 |  |
| 0 | 0 | 0 | 0 | 0 | $W_{12}$ | $\mathrm{~W}_{12}$ |
| 0 | 0 | 0 | 0 | 1 | $\mathrm{~W}_{12}$ | $\mathrm{~W}_{11}$ |
| 0 | 0 | 0 | 1 | 0 | $\mathrm{~W}_{13}$ | $\mathrm{~W}_{13}$ |
| 0 | 0 | 0 | 1 | 1 | $\mathrm{~W}_{21}$ | $\mathrm{~W}_{22}$ |
| 0 | 0 | 1 | 0 | 0 | $\mathrm{~W}_{22}$ | $\mathrm{~W}_{21}$ |
| 0 | 0 | 1 | 0 | 1 | $\mathrm{~W}_{23}$ | $\mathrm{~W}_{23}$ |
| 0 | 0 | 1 | 1 | 0 | $\mathrm{~W}_{31}$ | $\mathrm{~W}_{32}$ |
| 0 | 0 | 1 | 1 | 1 | $\mathrm{~W}_{32}$ | $\mathrm{~W}_{31}$ |
| 0 | 1 | 0 | 0 | 0 | $\mathrm{~W}_{33}$ | $\mathrm{~W}_{33}$ |
| 0 | 1 | 0 | 0 | 1 | $\mathrm{~W}_{41}$ | $\mathrm{~W}_{42}$ |
| 0 | 1 | 0 | 1 | 0 | $\mathrm{~W}_{42}$ | $\mathrm{~W}_{41}$ |
| 0 | 1 | 0 | 1 | 1 | $\mathrm{~W}_{43}$ | $\mathrm{~W}_{43}$ |
| 0 | 1 | 1 | 0 | 0 | $\mathrm{~W}_{51}$ | $\mathrm{~W}_{52}$ |
| 0 | 1 | 1 | 0 | 1 | $\mathrm{~W}_{52}$ | $\mathrm{~W}_{51}$ |
| 0 | 1 | 1 | 1 | 0 | $\mathrm{~W}_{53}$ | $\mathrm{~W}_{53}$ |

Filter coefficient

| A |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mid$ | 3 | 2 | 1 | 0 |  |
| 1 | 0 | 0 | 0 | 0 | LATCH1 |
| 1 | 0 | 0 | 0 | 1 | LATCH2 |
| 1 | 0 | 0 | 1 | 0 | LATCH 3 |

Table-7 A0 to A4 Signals and Selected Coefficient
b) Coefficient format

The coefficient to be specified consists of eight bits. The filter and division coefficients are different.

1) Filter coefficient

A filter coefficient consists of the following eight bits:


Y: 7-bit integral two's compliment of $\mathrm{W}_{\mathrm{i}}, \mathrm{W}_{\mathrm{i} 2}$, and $\mathrm{W}_{\mathrm{i} 3}$
Expression
D6 indicates the sign bit.
DO indicates LSB.

PM: Indicates whether the sign of $W_{i 5}$ and $W_{i 4}$ is reversed for $W_{i 1}$ and $W_{i 2}$.
When $\mathrm{PM}=0, \mathrm{~W}_{\mathrm{i} 5}=\mathrm{W}_{\mathrm{i} 1}$ and $\mathrm{W}_{\mathrm{i} 4}=\mathrm{W}_{\mathrm{i} 2}$
When $\mathrm{PM}=1, W_{\mathrm{i} 5}=-W_{\mathrm{i} 1}$ and $W_{i 4}=-W_{\mathrm{i} 2}$
With $\mathrm{W}_{\mathrm{i} 3}, \mathrm{PM}$ is ignored.

## 2) Division coefficient

Setting division coefficients
Select a coefficient register (LATCH 1,2, and 3) by AO to A4, and write a specific value to each.

The formats of LATCH 1, 2, and 3 are as follows:

LATCH1


LATCH2


LATCH 3


As shown in Section 4 b), PM1, SW1, p, PM2, SW2, q, and r indicate sign control, 0 selection, and shift length.

The relationship between the shift length of the shifters and the register coefficient is as follows:


The division coefficient is as shown in Table-3.

Table-8 shows the data input to LATCH1 (address 10), LATCH2 (11), and LATCH3 (12) to calculate $1 / 25,1 / 15,1 / 9,1 / 3$, and $1 / 8$.

| Division coefficient | Address | Input data |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{D}_{7} \mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ |  | H E X |
| $1 / 25$ | 10 | X 0 | 1 | 0 | 0 | 1 | 0 | 0 | 24 |
|  | 11 | X 0 | 1 | 0 | 1 | 0 | 0 | 0 | 28 |
|  | 12 | X X | 1 | 0 | 0 | 0 | 0 | 0 | 20 |
| $1 / 15$ | 10 | X 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 |
|  | 11 | X 0 | 1 | 1 | 0 | 0 | 0 | 0 | 30 |
|  | 12 | X X | 0 | 1 | 0 | 0 | 0 | 0 | 10 |
| $1 / 9$ | 10 | X 1 | 1 | 0 | 1 | 0 | 0 | 0 | 68 |
|  | 11 | X 0 | 1 | 0 | 1 | 0 | 0 | 0 | 28 |
|  | 12 | X X | 0 | 0 | 1 | 0 | 0 | 0 | 08 |
| 1/3 | 10 | X 0 | 1 | 0 | 0 | 1 | 0 | 0 | 24 |
|  | 11 | X 0 | 1 | 0 | 0 | 1 | 0 | 0 | 24 |
|  | 12 | X X | 0 | 0 | 0 | 1 | 0 | 0 | 04 |
| $1 / 8$ | 10 | X 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 |
|  | 11 | X 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 |
|  | 12 | X X | 0 | 0 | 1 | 0 | 0 | 0 | 08 |

Table-8 Division coefficient and input data

## 6. Set Function

The RF5C67 has $\overline{\text { SET }}$ terminal. Setting this terminal to 0 sets $W_{33}=1, W_{11}=W_{12}=\ldots$. $W_{54}=W_{55}=0$ to filter coefficients and sets 1 to division coefficient. Then, unprocessed data is output.

## 7. Value Format

The following defines the format of external signals and internal operation values:

1) Input signal DAO to DEO, DAE to DEE (0 to 63)


6 bit integer unsigned magnitude
Decimal point
2) Filter coefficient $W_{11}$ to $W_{33}(-64$ to 63)

$$
-2^{6} 2^{5} 2^{4} 2^{3} 2^{2} 2^{1} 2^{0}
$$



7 bit integer two's compliment
3) Intermediate operation (sum of products) ( -4096 to 4095 )


13bit integer two's compliment
4) Division output (shifter 2 output) ( $\mathbf{- 8 1 9 2}$ to 8191)


14bit integer two's compliment
5) Format adjustment circuit output (0 to 63)


6 bit integer unsigned magnitude
8. Overflow in convolution

The sum-of-product operation of intermediate 25 elements are performed in 13-bit two's compliment. Therefore, the intermediate result must be within -4096 to 4095 . Otherwise the results will be incorrect because of overflow or underflow.

## RF5C136

## Transversal Filter for Video Signal

The RF5C136 Video Signal transversal Filter performs a ghost canceller of TV pictures by use of GCR signal on the TV signal.
The LSI has 8 -bit signal Inputs and 8-bit coefficient Inputs and includes 32 multipliers and 32 adders. The 5C136 is fabricated in low-power COMS technology and is available in a 80 pin QFP.

## Features

(Function)

- Asymmetric 32 taps transversal filter (Cascade connection available)
(Data length)
- Input data : 8 bit (Possible to switch absolute value with no-sign and 2's complement.)
- Input coefficient : 8 bit (2's complement)
- SUM I/O : 16 bit ( 2 's complement, SUM output reset)
- Multiplier $\quad: 8 \times 8 \Rightarrow 16$ bit
- Adder : $16+19 \Rightarrow 19$ bit $\cdot$ SUM output 16 bit
(Operating frequency)
- Max. 16 MHz (Clock rate)
(Rewriting coefficient)
- Specifing the address of the coefficient register
- 8 bit parallel
- Coefficient reset
(Overflow detection)
- Overflow detect pin
- Possible to detect the overflow in the cascade connection by the use of daisy chain.
(Package)
- 80 PIN QFP

Application

- Ghost canceller
- Digital Video
- etc.


## Block Diagram



## Pin Configuration



## Pin Description

| Pin Name | I/O | Description |
| :---: | :---: | :---: |
| Vcc |  | Power Supply |
| GND |  | GND |
| $\mathrm{DI}_{7} \sim \mathrm{DI}_{0}$ | 1 | Data Input <br> $\mathrm{DI}_{7}(\mathrm{MSB}) \sim \mathrm{DI}_{0}(\mathrm{LSB})$ <br> Data are input on the rising edge of CLK. |
| $\mathrm{DO}_{7} \sim \mathrm{DO}_{0}$ | 0 | Data Output <br> $\mathrm{DO}_{7}(\mathrm{MSB}) \sim \mathrm{DO}_{0}(\mathrm{LSB})$ |
| $\mathrm{DAI}_{15} \sim \mathrm{DAI}_{0}$ | 1 | SUM Data Input $\mathrm{DAI}_{15}(\mathrm{MSB}) \sim \mathrm{DAI}_{0}(\mathrm{LSB})$ <br> Data are input on the rising edge of CLK. |
| $\mathrm{DAO}_{15} \sim \mathrm{DAO}_{0}$ | 0 | SUM Data Output $\mathrm{DAO}_{15}(\mathrm{MSB}) \sim \mathrm{DAO}_{0}(\mathrm{LSB})$ |
| $\mathrm{CDI}_{7} \sim \mathrm{CDI}_{0}$ | I | Coefficient Data Input <br> Data are input on the rising edge of WCK. |
| $\mathrm{CA}_{4} \sim \mathrm{CA}_{0}$ | 1 |  |
| $\overline{\text { CS }}$ | 1 | Chip Select (LOW Active) <br> When $\overline{\mathrm{CS}}$ is Low, the coefficient can be input. |
| DTC | 1 | Data Input Switch <br> High Absolute value format LOW 2's complement |
| $\overline{\mathrm{OFI}}$ | 1 | Overflow Input <br> $\overline{\mathrm{OFI}}$ is used for cascade connection for overflow signal. When Low, overflow is detected. |
| OFO | 0 | Overflow Output <br> OFO becomes Low for overflow on the rising edge of CLK. |
| CLK | 1 | Clock Input |
| WCK | 1 | Clock Input for coefficient input |
| $\overline{\text { SOR }}$ | 1 | SUM Data output reset (LOW Active) <br> When $\overline{S O R}$ is Low, all SUM out data become Low on the rising edge of CLK. |
| $\overline{\text { CRST }}$ | 1 | Coefficient Reset Input (LOW Active) <br> When CRST is Low, all coefficient registers become Low on the rising edge of CLK. |

Absolute Maximum Ratings

| Symbol | Parameter | Condition | Rating | Unit | Note |
| :---: | :--- | :--- | :---: | :---: | :---: |
| Vcc | Supply Voltage | $\mathrm{GND}=0 \mathrm{~V}$ | $-0.3 \sim 7$ | V |  |
| VTE | Voltage Range on Any Pin | $\mathrm{GND}=0 \mathrm{~V}$ | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |  |
| Pd | Power Consumption <br> Power Reduction Rate | $\mathrm{Ta} \leq 25^{\circ} \mathrm{C}$ <br> $\mathrm{Ta}>25^{\circ} \mathrm{C}$ | 1200 <br> 11 | mW <br> $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ | Mounted <br> on a Board |
| Topr | Operating Temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |  |
| Tstg | Storage Temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |  |

Recommended Operating Condition

| Symbol | Parameter | Condition | Value | Unit | Note |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage |  | $4.5 \sim 5.5$ | V |  |
| Ta | Operating Temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |  |

DC Electrical Characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{H}}$ | "H" Input Voltage |  | 2.0 |  | Vcc+0.3 | V |  |
| VIL | "L" Input Voltage |  | -0.3 |  | 0.8 | V |  |
| ILI | Input Leakage Current | $\mathrm{VIN}=0 \sim \mathrm{Vcc}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| Vor | "H" Output Voltage | $\mathrm{IOH}=4 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| Vol | "L" Output Voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| Icc1 | Supply Current (stand by) | $\mathrm{V}_{\text {IN }}=\mathrm{Vcc}$ |  |  | 300 | $\mu \mathrm{A}$ |  |
| Icc2 | Supply Current (operating) | 14.3 MHz |  |  | 125 | mA |  |

- AC Electrical Characteristics

| AC Electrical Characteristics |
| :--- |
| Symbol Parameter Condition Min. Typ. Max. Unit Note |
| TCLK |
| Clock Cycle |

Note) Output load $=35 \mathrm{pF}$
(Timing Chart)

Note 1)
CLK
WCK

Note 2)


Note 4)


## Description

(1) Data Input Format

| DTC | Input Format |
| :---: | :---: |
| High | Absolute value |
| Low | 2's complement |

(Absolute value format)
$\nabla$ decimal point

| $\mathrm{DI}_{7}$ | $\mathrm{DI}_{6}$ | $\mathrm{DI}_{5}$ | $\mathrm{DI}_{4}$ | $\mathrm{DI}_{3}$ | $\mathrm{DI}_{2}$ | $\mathrm{DI}_{1}$ | $\mathrm{DI}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -1 | -2 | -3 | -4 | -5 | -6 | -7 | -8 |
| 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |

(2's complement)
$\nabla$ decimal point

| $\mathrm{DI}_{7}$ | $\mathrm{DI}_{6}$ | $\mathrm{DI}_{5}$ | $\mathrm{DI}_{4}$ | $\mathrm{DI}_{3}$ | $\mathrm{DI}_{2}$ | $\mathrm{DI}_{1}$ | $\mathrm{DI}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | -1 | -2 | -3 | -4 | -5 | -6 | -7 |
| -2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |

(2) Coefficient data format (2's complement)
$\nabla$ decimal point

| $\mathrm{CD}_{7}$ | $\mathrm{CD}_{6}$ | $\mathrm{CD}_{5}$ | $\mathrm{CD}_{4}$ | $\mathrm{CD}_{3}$ | $\mathrm{CD}_{2}$ | $\mathrm{CD}_{1}$ | $\mathrm{CD}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{0}{ }^{0}$ | -1 | -2 | -3 | -4 | -5 | -6 | -7 |
| -2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |

(3) Input/Output data on multiplier
(Absolute value format)

|  | $\nabla$ decimal point |
| :--- | :--- |
| Signal data |  |
| (8 bit) |  |$\quad$| -1 | $-{ }^{-1}$ | -3 | -4 | -5 | -6 | -7 | -8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |

Coefficient data (8 bit)

| 0 | -1 | -2 | -3 | -4 | -5 | -6 | -7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| -2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |

2 's complement of multiplied data

| 0 | -1 | -2 | -3 | -4 | -5 | -6 | -7 | -8 | -9 | -10 | -11 | -12 | -13 | -14 | -15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| -2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |

Multiplied data output

| 3 | $2^{2}$ | 1 | 0 | -1 | -2 | -3 | -4 | -5 | -6 | -7 | -8 | -9 | -10 | -11 | -12 | -13 | -14 | -15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| -2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |

SUM data output

| 3 | 2 | 1 | 0 | -1 | -2 | -3 | -4 | -5 | -6 | -7 | -8 | -9 | -10 | -11 | -12 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| -2 | $2^{2}$ | $2^{2}$ | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |  |

expanded 3 bit
multiply data (13 bit)
(2's complement)

Signal data (8 bit)
Coefficient data (8 bit)
$\nabla$ decimal point

| 0 | -1 | -2 | -3 | -4 | -5 | -6 | -7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $-2^{-1}$ | $2^{2}$ | 2 | 2 | 2 | 2 | 2 |  |

2 's complement of multiplied data

| 0 | -1 | -2 | -3 | -4 | -5 | -6 | -7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| -2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |

Multiplied data output


SUM data output



## 4. MPU

## CMOS 8bit MPU

## RP65C02 G/G-06

## - GENERAL DESCRIPTION

The RP65C02 is 8 -bit CMOS MPU. It has the instruction set and pins which are fully compatible with the NMOS 6502 MPU , and in addition with 59 new instructions. It is provided with the features of the CMOS such as the powerdown standby mode, etc.

## - FEATURES

- 68-type 210 instructions
- Powerful 13-type addressing modes
- Programmable stack pointer
- Maskable interrupt and non-maskable interrupt
- 6-type internal registers
- Enable to connect the external memory with up to 64Kbytes
- 8-bit bi-directional data bus, parallel processing
- Clock RP65C02G ............ . 4 MHz RP65C02G-06 . . . . . . . . . 6 MHz
- Computable decimal and binary
- Bus compatible with M6800
- Pin compatible with ROCKWELL R65C02
- Single power supply 5V operation
- Low power dissipation
- PIN CONFIGURATION (TOP VIEW)



## - PIN DESCRIPTION

| PIN NAME | FUNCTION | PIN NAME | FUNCTION |
| :--- | :--- | :--- | :--- |
| Vss | Internal Logic Ground | Vcc | +5V Power Supply |
| RDY | Ready | $A_{0} \sim A_{15}$ | Address Bus |
| $\phi_{1}$ (OUT) | Clock 1 Out | $\overline{R E S}$ | Reset |
| $\overline{\text { IRQ }}$ | Interrupt Request | $\phi_{2}$ (OUT) | Clock 2 Out |
| NC | No Connection | $\overline{S O}$ | Set Overflow |
| $\overline{\text { NMI }}$ | Non-Maskable Interrupt | $\phi_{0}(I N)$ | Clock 0 In |
| SYNC | Synchronize | $R \bar{W}$ | Read/Write |
|  |  | $D_{0} \sim D_{7}$ | Data Bus |

$\qquad$

## - BLOCK DIAGRAM



- ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameters | Limits | Unit |
| :--- | :--- | :---: | :---: |
| Vcc | Supply Voltage | $-0.3 \sim+7.0$ | V |
| $\mathrm{~V}_{1}$ | Input Voltage | $-0.3 \sim+7.0$ | V |
| $\mathrm{P}_{\mathrm{d}}$ | Power Dissipation | 500 | mW |
| Topr | Operating Ambient Temperature | $0 \sim+70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

## - ELECTRICAL CHARACTERISTICS

- DC ELECTRICAL CHARACTERISTICS ( $\mathrm{Vcc}=5.0 \pm 5 \%, \mathrm{Ta}=0 \sim+70^{\circ} \mathrm{C}$ )

| Symbol | Parameters | Measuring Conditions | Specified Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VIH | ```Input High Voltage \(\phi_{0}\) (IN), \(\overline{\text { NMI }}\) \(\overline{R E S}, R D Y, \overline{\mathrm{IRO}}, \overline{\mathrm{SO}}, \mathrm{D}_{0} \sim \mathrm{D}_{7}\)``` |  | $\begin{gathered} 0.7 . \mathrm{Vcc} \\ 2.0 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{Vcc}+0.3 \\ & \mathrm{Vcc}+0.3 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| VIL | $\begin{aligned} & \text { Input Low Voltage } \\ & \frac{\phi_{0} \text { (IN), } \overline{\text { NMI }}}{\text { RES, RDY, }} \overline{\mathrm{IRQ},} \overline{\mathrm{SO}} ; \mathrm{D}_{0} \sim \mathrm{D}_{7} \end{aligned}$ |  | $\begin{array}{r} -0.3 \\ -0.3 \\ \hline \end{array}$ |  | $\begin{aligned} & 0.2 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| ILI | ```Input Leak Current \overline{RES},\overline{NMI, RDY, \overline{IRQ},\overline{SO}}\mathbf{}\mathrm{ \} (Internal Pull-Up) \phi0}\mathrm{ (IN)``` | $\begin{aligned} & \mathrm{Vcc}=5.25 \mathrm{~V} \\ & \mathrm{~V} \text { IN }=0 \sim 5.25 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} -100 \\ -10 \end{array}$ |  | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| ILO | Output Floating Leakage Current $D_{0} \sim D_{7}$ | $\mathrm{VIN}=0 \sim 5.25 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| Vor | $\begin{aligned} & \text { Output High Voltage } \\ & \phi_{1}(O U T), \phi_{2}(O U T), \text { SYNC, } D_{0} \sim D_{7}, \\ & A_{0} \sim A_{15}, R / W \end{aligned}$ | $\begin{aligned} & \text { ILOAD }=-100 \mu \mathrm{~A} \\ & \mathrm{Vcc}=4.75 \mathrm{~V} \end{aligned}$ | 2.4 |  |  | V |
| Vol | $\begin{aligned} & \text { Output Low Voltage } \\ & \quad \phi_{1}(O U T), \phi_{2}(O U T), \text { SYNC, } D_{0} \sim D_{7}, \\ & A_{0} \sim A_{15}, R / W \end{aligned}$ | $\begin{aligned} & I \text { LOAD }=1.6 \mathrm{~mA} \\ & \mathrm{Vcc}=4.75 \mathrm{~V} \end{aligned}$ |  |  | 0.4 | V |
| loc | Power Disspation (No-Load) <br> Stand-By <br> Active <br> Low-Power | $\begin{aligned} & \phi_{0} *=V c c \text { or } 0, \\ & \text { VIN }=V c c \\ & \text { RDY }=0 \end{aligned}$ |  |  | $\begin{array}{r} 28 \\ 5 \\ 2 \\ \hline \end{array}$ | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{~mA} / \mathrm{MHz} \\ \mathrm{~mA} / \mathrm{MHz} \\ \hline \end{gathered}$ |
| C | ```Input Capacitance Logic, }\mp@subsup{\phi}{0}{(IN) \phi A0}~\mp@subsup{A}{15}{\prime},R/\overline{W``` | $\mathrm{V}_{\text {IN }}=0, \mathrm{f}=1 \mathrm{MHz}$ |  |  | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |

- AC ELECTRICAL CHARACTERISTICS ( $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$ )

| Symbol | Parameters | 65C02G ( 4 MHz ) |  | 65C02G-06 (6 MHz) |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| tcyc | Cycle Time | 250 | DC | 166 | DC | ns |
| $\mathrm{PW}_{02} \mathrm{~L}$ | $\phi_{2}$ (OUT) "Low" Clock Pulse Width | 100 | DC | 75 | DC | ns |
| $\mathrm{PW}_{02} \mathrm{H}$ | $\phi_{2}$ (OUT)"High" Clock Pulse Width | 110 | DC | 80 | DC | ns |
| $\mathrm{t}_{\mathrm{R}, \mathrm{t}}$ | Clock Rising Time, Clock Falling Time |  | 10 |  | 10 | ns |
| tads | Address Delay Time |  | 80 |  | 70 | ns |
| tha | Address Hold Time | 15 |  | 15 |  | ns |
| trws | R//W Delay Time |  | 80 |  | 80 | ns |
| thriw | R/W Hold Time | 20 |  | 15 |  | ns |
| tosu | Read Data Set-Up Time | 30 |  | 20 |  | ns |
| thr | Read Data Hold Time | 10 |  | 10 |  | ns |
| twDs | Write Data Delay Time |  | 60 |  | 50 | ns |
| thw | Write Data Hold Time | 30 |  | 20 |  | ns |
| tacc | Read Access Time | 140 |  | 76 |  | ns |
| tpes | Processor Control Set-Up Time (RDY, $\overline{\text { SO }}, \overline{\text { IRQ, }}, \overline{\mathrm{NMI}}, \overline{\mathrm{RES}}$ ) | 60 |  | 40 |  | ns |
| toly | Delay Time $\phi_{0}$ (IN) to $\phi_{2}$ (OUT) |  | 50 |  | 40 | ns |
| toly $_{1}$ | Delay Time $\phi_{1}$ (OUT) to $\phi_{2}$ (OUT) | -20 | 20 | -20 | 20 | ns |

(Output Load Includes Scope and Jig Capacitance is 130pF)

- TIMING CHART



## - PIN DESCRIPTION

## - Clock Input ( $\phi_{0}$ (IN))

It is the input terminal to generate the system clock in the inside and input the reference clock from the outside. The operating frequency is between 4 and 8 MHz . And when $\phi_{0}($ IN ) stops at highlevel or lowlevel, the CPU becomes the stand-by mode.

- Clock Output ( $\phi_{1}$ (OUT), $\phi_{2}$ (OUT))

The two signal $\phi_{1}$ (OUT) or $\phi_{2}$ (OUT) for the system-clock output. These are provided with each device for control bus synchronous signal. Phase relation $\phi_{1}$ (OUT), $\phi_{2}$ (OUT) are as shown in Fig. 1


Fig. 1 Phase Relation by System-Clock $\phi_{1}$ (OUT), $\phi_{2}$ (OUT)

- Address Bus $\left(A_{0} \sim A_{15}\right)$
$A_{0} \sim A_{15}$ constitute a 16 -bit address bus. The address that is indicated with these bits are hexadecimal $\$ 0000 \sim$ FFFF. (decimal $0 \sim 65535$ )
- Data Bus ( $D_{0} \sim D_{7}$ )
$\mathrm{D}_{0} \sim \mathrm{D}_{7}$ constitute the 8 -bit bidirectional data bus, input or output.

Fig. 2 Read Mode Timing


Fig. 3 Write Mode Timing

## - Bus Direction Indicative Signal (R/W)

It is the signal to decide the direction of data bus.
In reading (input data from other device to the CPU) " 1 " is output, and in writing (output data from the CPU to other) " 0 " is output. Read or write timing are as shown in Fig. 2, Fig. 3.


## - Ready Signal (RDY)

This RDY input allows to single-step operation or stop on all cycles. When the falling edge of $\phi_{2}(O U T)$ is detected, the CPU stop. When the CPU stop, the address line fetch the current address and when the operation is WRITE mode, the data bus fetch the current data. When the RIDY input is low, the CPU becomes low-power mode.

## - System Reset (RES)

The input is used to reset the CPU in a power down state
and to start. During that the input is Low level, READ/ WRITE to the CPU is not all accepted. When the rising time signal of the pin is detected, the CPU becomes the reset mode at once.
After initial setting time of the 5 clock time, the interrupt mask flag is set, the CPU reads the vector address from each location (FFFC)(FFFD), and sets the program-counter.
The input consists of the Schmitt trigger circuit as which power on reset is acted by only CR.


Fig. 4 Reset Mode Timing

## - Interrupt Request Signal (IRO, $\overline{\mathrm{NMI})}$

## IRQ (Interrupt Request)

If the TTL compatible input is the low level, the CPU starts the interrupt operation. When the instruction in execution is finished, the CPU allows the interrupt request, but at the same time, the interrupt mask bit in the status code register is checked, and if not set, the CPU begins the execution of the interrupt sequence. The program-counter and status register are loaded with stack, the interrupt mask flag is set so as not to accept any other interrupts. At the end of this cycle, the content of location FFFF load into high order 8 -bit of program-counter, and the content of location FFFE load into low order 8-bit of program-
counter. The program control is changed a memory vector which is stored these location.

To accept an interrupt, RDY signal should be high level. These are just same with all interruptions. When it is used to the wired OR with this pin, it must use a pullup resistor.

## NMI (Nonmaskable Interrupt)

When the falling signal is input in pin, the CPU detects this edge, and starts the nonmaskable interrupt operation.
NMI is unconditional interrupt request. When the instruction in execution becomes end, the similar operation to IRQ is executed regardless of the state of interrupt mask flag.

In the vector address which is loaded to program-counter, high order 8-bit are contents of location FFFB, and low order 8 -bit are contents of location FFFA. The programcounter changes to these addresses. When it uses the wired OR with this pin, it must use the pullup resistor.
$\overline{\text { IRQ }}$ and $\overline{\text { NMI }}$ are interrupt inputs of hardware which is sampled in the inside of the CPU during $\phi_{2}$ time. After a instruction in execution comes at the end, it executes next interrupt routine from the first $\phi_{1}$ time.


* SP: Stack Pointer
** P: Processor Status Register
Fig. 5 Interrupt Operation Timing
*** Vector Address of $\overline{\text { RQ }}$ FFFE/FFFF Vector Address of $\overline{\text { NMI FFFA/FFFB }}$

| Vector Address |  | Signal Names |
| :--- | :--- | :---: |
| MSB | LSB |  |
| FFFF | FFFE | $\overline{\text { RO }}$ |
| FFFD | FFFC | $\overline{\text { RES }}$ |
| FFFB | FFFA | $\overline{\mathrm{NMI}}$ |

## - Overflow Flag Set Signal (SO)

The overflow flag bit (V) in the status code register is set by the falling edge input to this pin. As this signal is sampled by the rising edge of $\phi_{2}$ (OUT), the input must be synchronized outside.

- Instruction Fetch Cycle Synchronous Signal (SYNC)
This output signal indicates the cycle that the CPU fetch the instruction code. It becomes "High Level" at the instruction is load and during the cycle time that SYNC is high level. During cycle time that SYNC is high level, if RDY input is set at the low level, the CPU halts with the state until RDY becomes high level.
The single step execution is enabled by control of RDY.


## ADDRESSING MODE

The Fig. 6 shows a sample of pattern which machine language is stored in the memory. Generally the instruction consists of OP-code and operand (modifies the OP-code). The operand gives the information of address. Instruction 1 consists of the OP-code, and instruction 2 consists of the 1-byte OP-code and operand. Instruction 3 consists 1-byte OP-code, 2-byte operand. The CPU is informed the length of each instruction by the OP-code and is fetch the operand of the number of the required bytes by this information. The OP-code have the information which shows the kind of the operand. The kind of this operand is equivalent to the addressing mode.


A : OP-code
B : Operand

Fig. 6 A Sample of Pattern which Machine Language is Stored in Memory

## - Accumulator Addressing

This type includes the addressing in the single byte and is equivalent to the execution in the accumulator.


The execution on the accumulator.

Fig. 7 Accumlator

## - Immediate Addressing

This type is 2-byte instructions having the OP-code and operand. The operand has not information of addressing, but describes the data itself.

$\uparrow$
Address is not needed.

Fig. 8 Immediate

## - Absolute Addressing

This type is 3 -byte instruction (OP-code is 1 -byte and operand is 2-byte). The 2-byte address indicates the low order, the third byte address the high order, all of 64 Kbytes is accessed.

| OP-code | Low Order Address | High Order Address |
| :--- | :--- | :--- |

Describes directly the execution address.

Fig. 9 Absolute

## - Zero Page Addressing

This type is 2-byte instruction of OP-code and operand. The high order address is automatically set " 00 ". With addressing a low order address, it is able to code and the short of the execution. It is able to use efficiently the memory space and execute time by using the addressing suitably.

| OP-code | Low Order Address |
| :--- | :--- |

Execution high order address becomes " 00 ".

Fig. 10 Zero Page

## - Implied Addressing

The instruction code is 1 -byte order. Almost all of the instruction control registers which is the internal memory equipment of the CPU, and needs no addressing.

## OP-code

Without address.

Fig. 11 Implied

## - Indexed Zero Page Addressing

This is 2-byte instruction of OP-code and operand. It is called as "ZERO PAGE $X$ " or "ZERO PAGE $Y$ ' because the execution address is addressed with the indexed register ( X or Y ).
This is one of the zero page addressing. The high order addressing is set automatically " 00 ", and low address is added with the content of the 2-byte. As the carry after the calculation is not added, the execute address does not exceed zero page.

## OP-code LOW Order Address

Execution High Order Address: 00
Execution Low Order Address:


Neglect the carry.

## Fig. 12 Z Page $X ;$ Z Page $Y$

## - Indexed Absolute Addressing

This is 3 -byte instruction of 1 -byte OP-code, 2-byte operand. The execute addressing is addressed with the index ( X or Y ). It is called as "absolute X " or "absolute Y ".
This is one of the absolute addressing. Execute address is added with the content of index register. The count of index and content of count are stored in the index register. And it is able to address the base address by the OP-code. It is able to modify the plural areas by using some base address and index, and the code and execution time can be shortened.

| OP-code | Low Order Address | High Order Address |
| :--- | :--- | :--- |

Execution address:


Index Register (X or Y)

Fig. 13 ABS, $X$; ABS, $Y$

## - Relative Addressing

This is 2-byte instruction of OP-code and operand. It is used only for the jump OP-code, and appoints the jump address, 2-byte oder of OP-code is called as "offset" and is added with the content of offset to the low oder 8 -bit of program-counter set to the location of next instruction. It has the range of -128 to +127 -byte. The range of the branch is -128 to 127 -byte from the head address of next instruction.

## OP-code Offset

Offset value is $-128(80 \mathrm{H}) \sim+127(7 \mathrm{FH})$

## - Indexed Indirect Addressing

This is 2-byte instruction of OP-code and operand. As execute address is indirectly addressed, it is called as "Indirect X"

The execute address is added with 2-byte of instruction and content of X -register, and the carry is neglected. When the content of calculation is the address of Zero page the content stored in the address becomes the low order 8-bit of effective address, and the content of next address becomes the high order. The address of stored memory (high and low order) that appoints the effective address must be in the zero-page.

The content is stored in the address is low order 8 -bit of effective address.


Execution Address High Order:


Fig. 15 (IND, X)

## - Indirect Indexed Addressing

This is 2-byte instruction of OP-code and operand. It is called as "Indirect, $Y$ " as it appoints indirectly effective address. The 2-byte of OP-code shows the address of Zero page. The content of Y register is added with the content of memory, and the result becomes the low 8 -bit of effective address. Carry is added to the content of next memory in the zero-page and it becomes the high order 8 -bit of effective address.

| OP-code | Low Order Address |
| :--- | :--- |

Execution Address Low Order:

[^1]Content of Address +Y register
Fig. 14 Relative

Execution Address High Order:
00 Low Order Address + 1
Content of Address + Carry

Fig. 16 (IND), Y

## - Indirect Addressing

This instruction is 2-byte of OP-code and operand. Execution address is address of Zero page.

Contents of this address becomes low order 8-bit of execution address, and contents of the next address becomes high order 8 -bit of execution address. This is the same operation as in the ease of $X$ being zero in "indirect, $X$ ".


Execution Address Low Order:
00 Low Order Address content of address

Execution Address High Address:

| 00 | Low Order Address |
| :---: | :---: |
| +1 |  | content of address

Fig. 17 Indirect

- Indexed Absolute Indirect Addressing

This is 3-byte instruction (OP-code is 1-byte, operand is 2-byte). The result which adds the content of 2 -byte or 3-byte to content of $X$ register becomes the memory address that stores information of execution low order address 8 -bit. The content of next address becomes high order 8 -bit of the execution address.

| OP-code | Low Order Address | High Order Address |
| :--- | :--- | :--- |

Execution Address Low Order:

| High Order Address | Low Order Address |
| :--- | :--- |
| $X$ Register |  |

Execution Address High Order:

| High Order Address | Low Order Address |
| :--- | :--- |
| $X$ Register |  |

Fig. 18 JMP (IND), X

## - Absolute Indirect Addressing

The 2-byte of the instruction contains the low order 8-bit of a memory location. The high order 8 -bit of that memory location are contained in the 3-byte of the instruction.
The contents of the fully specified memory location are the low order byte of the effective address. The next memory location contains the high order byte of effective address which is loaded into the 16 -bit of the program counter.


Execution Address Low Order:

| High Order | Low Order <br> Address |
| :---: | :---: |
| Address |  | Content of Address

Execution Address High Order:

| High Order | Low Order |
| :---: | :---: |
| Address |  | | Address |
| :---: |$\quad$ Next memory data

Fig. 19 JMP (IND)

## - Bit Addressing

In the instruction set (BBR, BBS, RMB, SMB), OP-code corresponds to bit OP-code.
[BBR, BBS] This is 3-byte instruction (OP-code is 1-byte, operand is 2-byte). Execution address is zero page. Low order address is 2 -byte of instruction.
3-byte of instruction is offset content which points the address of branching.


Fig. 20 BBR, BBS
[RMB, SMB] This is 2-byte instruction of OP-code, operand. Execution address is zero page, low order address is 2-byte of instruction.


Execution Address: $\qquad$
00 Low Order Address

Fig. 21 RMB, SMB

## - INTERNAL REGISTER

PROCESSOR STATUS REGISTER "P"


## - INSTRUCTION SET (Alphabetical order)

(2) A D C Add memory and accumulator with carry
(2) A N D Logical AND memory and accumulator

ASL One bit left shift (memory or accumulator)
(1) B B R Branch if bit reset
(1) B B S Branch if bit is set

BCC Branch if carry is cleared
B S C Branch if carry is set
BEO Branch if result is zero
(2) B I T Test memory bit with accumulator

B M I Branch if result is negative
B N E Branch if result is not zero
BPL Branch if result is positive
(1) BRA Unconditional branch

BRK Forced break
B V C Branch if overflow is cleared
B V S Branch if overflow is set
CLC Clear carry flag
CLD Clear decimal mode
CLI Clear disable interrupt
CLV Clear overflow flag
(2) C M P Compare memory with accumulator
$C P X \quad$ Compare memory with index register $X$
C P Y Compare memory with index register $Y$
(2) DEC Decrement memory

DEX Decrement index register $X$
DEY Decrement index register $Y$
(2) E O R Exclusive OR memory or accumulator
(2) INC Increment memory

INX Increment index register $X$
INY Increment index register $Y$
(2) JM P Jump to new location

J S R Jump to new location, hold return address
(2) L D A Load memory into accumulator

LD X Load memory into index register $X$
LD Y Load memory into index register $Y$
LS R One bit right shift (memory or accumulator)
NOP No operation
(2) O R A Logical OR memory and accumulator

PHA Push accumulator on stack
PHP Push processer status on stack
(1) PHX Push X register on stack
(1) PHY Push Y register on stack

|  | PLA | Pull accumulator from stack |
| :---: | :---: | :---: |
|  | PLP | Pull processer status from stack |
| (1) | $P L X$ | Pull $X$ register from stack |
| (1) | $P L Y$ | Pull Y register from stack |
| (1) | RMB | Reset memory bit |
|  | ROL | Rotate left circular of one bit (memory or accumulator) |
|  | ROR | Rotate right circular of one bit (memory or accumulator) |
|  | R TI | Return from interrupt |
|  | RTS | Return from subroutine |
| (2) | SBC | Subtract memory ar.d borrow from accumulator |
|  | SEC | Set carry flag |
|  | SED | Set decimal |
|  | SEI | Set disable interrupt ststus |
| (1) | S M B | Set memory bit |

(2) STA Store accumulator to memory

STX Store index register $X$ to memory
S T Y Store index register $Y$ to memory
(1) S T Z Zero store

TAX Transfer accumulator to index register $X$
TA Y Transfer accumulator to index register $Y$
(1) TRB Test or reset bit

T S B Test or set bit
TS X Transfer stack pointer to accumulator
TXA Transfer index register to accumulator
TX S Transfer index register to stack pointer
TYA Transfer index register to accumulator

Note (1): the instructions are newly designed in 65C02
(2): the instructions are added addressing in 65 CO 2

- INSTRUCTION SET (Matrix Map)

| BRK - Operation Code <br> Impied <br> 17 | - Addressing Mode |
| :---: | :--- |
|  | - Bytes: Cycles |


$\dagger$ Cycles Add 1 when decimal mode

* Cycles Add 1 when page crossing occurs

Newly Designed Instruction
** Cycles Add 1 when branch in same page
Add 2 when branch in different page

| MNEMOMC | OPERATION | IMMEDIATE |  |  | ABSOLUTE |  |  | ZEROPAGE |  |  | ACCUM |  |  | IMPLIED |  |  | ( IND. X) |  |  | (IND ).Y |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | op | n | 0 | op | n | 0 | op | n | 0 | op | n | 0 | op | n | 0 | op | n | 0 | op | n | 0 |
| ADC | $\mathrm{A}+\mathrm{M}+\mathrm{C} \rightarrow \mathrm{A} \quad(1)(5)$ | 69 | 2 | 2 | 6D | 4 | 3 | 65 | 3 | 2 |  |  |  |  |  |  | 61 | 6 | 2 | 71 | 5 | 2 |
| AND | $\mathrm{A} \wedge \mathrm{M} \rightarrow \mathrm{A}$ (1) | 29 | 2 | 2 | 2D | 4 | 3 | 25 | 3 | 2 |  |  |  |  |  |  | 21 | 6 | 2 | 31 | 5 | 2 |
| ASL | $\mathrm{C} \leftarrow 40$7 0 |  |  |  | OE | 6 | 3 | 06 | 5 | $2$ | 0A | 2 | 1 |  |  |  |  |  |  |  |  |  |
| BBR (\#0-7) | Branch on $\mathrm{Mb}=0$ |  |  |  |  |  |  | - | 5 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |
| $\operatorname{BBS}(\# 0-7)$ | Branch on $\mathrm{Mb}=1$ |  |  |  |  |  |  | - | 5 | $3$ |  |  |  |  |  |  |  |  |  |  |  |  |
| BCC | Branch on $\mathrm{C}=0$ (2) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BCS | Branch on $\mathrm{C}=1$ Branch on a |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BIT | $\mathrm{A} \wedge \mathrm{M}$ on $2=1$ | 89 | 2 | 2 | 2 C | 4 | 3 | 24 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |
| BMI | Branch on $\mathrm{N}=1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BNE | Branch on Z $=0$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BPL | Branch on $\mathrm{N}=0$ (2) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BRA | Branch Allways (2) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BRK | Break |  |  |  |  |  |  |  |  |  |  |  |  | 00 | 7 | 1 |  |  |  |  |  |  |
| BVC | Branch on V $=0$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BVS | $\underset{0}{\text { Branch }}$ on $\mathrm{C}=1$ |  |  |  |  |  |  |  |  |  |  |  |  | 18 | 2 | 1 |  |  |  |  |  |  |
| CLD | $0 \rightarrow$ D |  |  |  |  |  |  |  |  |  |  |  |  | D8 | 2 | 1 |  |  |  |  |  |  |
| CLI | $0 \rightarrow$ I |  |  |  |  |  |  |  |  |  |  |  |  | 58 | 2 | 1 |  |  |  |  |  |  |
| CLV | $0 \rightarrow \mathrm{~V}$ |  |  |  |  |  |  |  |  |  |  |  |  | B8 | 2 | 1 |  |  |  |  |  |  |
| CMP | $\mathrm{A}-\mathrm{M}$ (1) | C9 | 2 | 2 | CD | 4 | 3 | C5 | 3 | 2 |  |  |  |  |  |  | C1 | 6 | 2 | D1 | 5 | 2 |
| CPX | $\mathrm{X}-\mathrm{M}$ | E0 | 2 | 2 | EC | 4 | 3 | E4 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |
| CPY | Y - M | C0 | 2 | 2 | CC | 4 | 3 | C4 | 3 | $2$ |  |  |  |  |  |  |  |  |  |  |  |  |
| DEC | $\mathrm{M}-1 \rightarrow \mathrm{M}$ (1) |  |  |  | CE | 6 | 3 | C6 | 5 | $2$ | 3 A | 2 | 1 |  |  |  |  |  |  |  |  |  |
| DEX | $\mathrm{X}-1 \rightarrow \mathrm{X}$ |  |  |  |  |  |  |  |  |  |  |  |  | CA | 2 | 1 |  |  |  |  |  |  |
| DEY | $Y-1 \rightarrow Y$ |  |  |  |  |  |  |  |  |  |  |  |  | 88 | 2 | 1 |  |  |  |  |  |  |
| EOR | $\mathrm{V} \forall \mathrm{M} \rightarrow \mathrm{A}$ (1) | 49 | 2 | 2 | 4D | 4 | 3 | 45 | 3 | 2 |  |  |  |  |  |  | 41 | 6 | 2 | 51 | 5 | 2 |
| INC | $\mathrm{M}+1 \rightarrow \mathrm{M}$ (1) |  |  |  | EE | 6 | 3 | E6 | 5 | 2 | 1A. | 2 | 1 |  |  |  |  |  |  |  |  |  |
| INX | $\mathrm{X}+1 \rightarrow \mathrm{X}$ |  |  |  |  |  |  |  |  |  |  |  |  | E8 | $2$ | $1$ |  |  |  |  |  |  |
| INY | $\mathrm{Y}+1 \rightarrow \mathrm{Y}$ |  |  |  |  |  |  |  |  |  |  |  |  | C8 | $2$ | 1 |  |  |  |  |  |  |
| JMP | Jumo to New Loc |  |  |  | 4C | 3 | 3 |  |  |  |  |  |  |  |  |  | 7 C | 6 | 3 |  |  |  |
| J SR | Jump Sub |  |  |  | 20 | 6 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LDA | $\mathrm{M} \rightarrow \mathrm{A}$ (1) | A9 | 2 | 2 | AD | 4 | 3 | A5 | 3 | 2 |  |  |  |  |  |  | A1 | 6 | 2 | B1 | 5 | 2 |
| LDX | $\mathrm{M} \rightarrow \mathrm{X}$ (1) | A2 | 2 | 2 | AE | 4 | 3 | A6 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |
| LDY | $\mathrm{M} \rightarrow \mathrm{Y} \quad$ (1) | A0 | 2 | 2 | AC | 4 | 3 | A4 | 3 | $2$ |  |  |  |  |  |  |  |  |  |  |  |  |
| LSR | $0 \rightarrow 7$ 0) $\rightarrow$ (1) |  |  |  | 4 E | 6 | 3 | 46 | 5 | 2 | 4A | 2 | 1 |  |  |  |  |  |  |  |  |  |
| NOP | No Operation |  |  |  |  |  |  |  |  |  |  |  |  | EA | 2 | 1 |  |  |  |  |  |  |
| ORA | $A \vee M \rightarrow A$ | 09 | 2 | 2 | 0D | 4 | 3 | 05 | 3 | 2 |  |  |  | - |  |  | 01 | 6 | 2 | 11 | 5 | 2 |
| PHA | $\mathrm{A} \rightarrow \mathrm{Ms} \mathrm{S}-1 \rightarrow \mathrm{~S}$ |  |  |  |  |  |  |  |  |  |  |  |  | 48 | 3 | 1 |  |  |  |  |  |  |
| PHP | $\mathrm{P} \rightarrow \mathrm{Ms} \mathrm{S}-1 \rightarrow \mathrm{~S}$ |  |  |  |  |  |  |  |  |  |  |  |  | 08 | 3 | 1 |  |  |  |  |  |  |
| PHX | $\mathrm{X} \rightarrow$ Ms $\mathrm{S}-1 \rightarrow \mathrm{~S}$ |  |  |  |  |  |  |  |  |  |  |  |  | DA | 3 | 1 |  |  |  |  |  |  |
| PHY | $\mathrm{Y} \rightarrow$ Ms S $-1 \rightarrow \mathrm{~S}$ |  |  |  |  |  |  |  |  |  |  |  |  | 5A | 3 | 1 |  |  |  |  |  |  |
| PLA | $\mathrm{S}+1 \rightarrow \mathrm{~S} \quad \mathrm{Ms} \rightarrow \mathrm{A}$ |  |  |  |  |  |  |  |  |  |  |  |  | 68 | $4$ | 1 |  |  |  |  |  |  |
| PLP | $\mathrm{S}+1 \rightarrow \mathrm{~S} \quad \mathrm{Ms} \rightarrow \mathrm{P}$ |  |  |  |  |  |  |  |  |  |  |  |  | 28 | 4 | 1 |  |  |  |  |  |  |
| PLX | $\mathrm{S}+1 \rightarrow \mathrm{~S} \quad \mathrm{Ms} \rightarrow \mathrm{X}$ |  |  |  |  |  |  |  |  |  |  |  |  | FA | 4 | 1 |  |  |  |  |  |  |
| PLY | $\mathrm{S}+1 \rightarrow \mathrm{~S}$ Ms $\rightarrow \mathrm{Y}$ |  |  |  |  |  |  |  |  |  |  |  |  | 7 A | 4 | 1 |  |  |  |  |  |  |
| RMB ( \#0-7) | $0 \rightarrow \mathrm{Mb}$ (4) |  |  |  |  |  |  | - | 5 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |
| ROL | $\xrightarrow{7 \quad 0}$ |  |  |  | 2 E | 6 | 3 | 26 | 5 | 2 | 2A | 2 | 1 |  |  |  |  |  |  |  |  |  |
| ROR | $\xrightarrow{-C] \rightarrow 7} 00]$ |  |  |  | 6 E | 6 | 3 | 66 | 5 | 2 | 6A | 2 | 1 |  |  |  |  |  |  |  |  |  |
| RTI | Rtrn Int |  |  |  |  |  |  |  |  |  |  |  |  | 40 |  |  |  |  |  |  |  |  |
| RTS | Rtrn Sub ${ }_{\text {S }}$ (1)(5) |  |  |  |  |  |  |  |  |  |  |  |  | 60 | $6$ | $1$ |  |  |  |  |  |  |
| SBC | $\underset{\text { A } \rightarrow \text { M }}{ }$ - C $\rightarrow$ A (1)(5) | E9 | 2 | 2 | ED | 4 | 3 | E5 | 3 | 2 |  |  |  | 38 | $2$ |  | E1 | 6 | 2 | F1 | 5 | 2 |
| SEC | $1 \rightarrow \mathrm{C}$ |  |  |  |  |  |  |  |  |  |  |  |  | 38 | 2 | 1 |  |  |  |  |  |  |
| SED | $1 \rightarrow \mathrm{D}$ $1 \rightarrow \mathrm{I}$ |  |  |  |  |  |  |  |  |  |  |  |  | F8 | $2$ | 1 |  |  |  |  |  |  |
| SMB (\#0-7) | $1 \rightarrow 1$ $1 \rightarrow \mathrm{Mg}$. (4) |  |  |  |  |  |  | - | 5 | 2 |  |  |  | 78 | 2 | 1 |  |  |  |  |  |  |
| STA | $\mathrm{A} \rightarrow \mathrm{M}^{\text {( }}$ |  |  |  | 8D | 4 | 3 | 85 | 3 | 2 |  |  |  |  |  |  | 81 | 6 | 2 | 91 | 6 | 2 |
| STX | $\mathrm{X} \rightarrow \mathrm{M}$ |  |  |  | 8E | 4 | 3 | 86 | 3 | 2 |  |  |  |  |  |  |  |  |  | 91 |  |  |
| STY | $\mathrm{Y} \rightarrow \mathrm{M}$ |  |  |  | 8 C | 4 | 3 | 84 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |
| STZ | $0 \rightarrow \mathrm{M}$ |  |  |  | 9 C | 4 | 3 | 64 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |
| TAX | $\mathrm{A} \rightarrow \mathrm{X}$ |  |  |  |  |  |  |  |  |  |  |  |  | AA | 2 | 1 |  |  |  |  |  |  |
| TAY | $\underline{A} \rightarrow Y$ |  |  |  |  |  |  |  |  |  |  |  |  | A8 | 2 | 1 |  |  |  |  |  |  |
| TRB | $\overline{\mathrm{A}} \wedge \mathrm{M} \rightarrow \mathrm{M}$ |  |  |  | 1 C | 6 | 3 | 14 | 5 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |
| TSB | $\mathrm{A} \vee \mathrm{M} \rightarrow \mathrm{M}$ |  |  |  | 0 C | 6 | 3 | 04 | 5 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |
| TSX | $\mathrm{S} \rightarrow \mathrm{X}$ |  |  |  |  |  |  |  |  |  |  |  |  | BA | 2 | 1 |  |  |  |  |  |  |
| TXA | $\mathrm{X} \rightarrow \mathrm{A}$ |  |  |  |  |  |  |  |  |  |  |  |  | 8A | 2 | 1 |  |  |  |  |  |  |
| TXS | $\mathrm{X} \rightarrow \mathrm{S}$ |  |  |  |  |  |  |  |  |  |  |  |  | 9A | 2 | 1 |  |  |  |  |  |  |
| TYA | $\mathrm{Y} \rightarrow \mathrm{A}$ |  |  |  |  |  |  |  |  |  |  |  |  | 98 | 2 | 1 |  |  |  |  |  |  |
| (Symbol Descri | $X$ : Index $X$ |  | Ms: Designated Memory with Stack pointer |  |  |  |  |  |  |  |  |  |  | +: Add |  |  |  | $\forall$ : Exclusive OR |  |  |  |  |
| $Y$ : Index Y |  |  | Mb : Z |  | Zero page Memory Bi |  |  |  |  |  |  |  |  |  | Subt | ract |  |  | M | chin | C |  |
|  | A: Accumulator |  | $M_{7}$ : $M$ |  | Memory Bit 7 |  |  |  |  |  |  |  |  | $\wedge$ : | Logi | cal | AND |  | By |  |  |  |
|  |  |  |  | : | Memory Bit 6 |  |  |  |  |  |  |  |  |  | Logi | cal |  |  |  |  |  |  | with Effective Address



NOTE (1) Add 1 to " $N$ " when machine cycles or zero page crossing.
(2) Add 1 to " N " when branch in same page. Add 2 to " N " when branch in different page.
(3) Not carry = borrow
(4) Effect when zero page address.
(5) Add 1 when decimal mode.
(6) When the BIT (IMM mode), not related to $M_{7}$ or $M_{6}$ bit ( $N, V$ flag) of register $P$

## - Instruction Description (Alphabetical Order)

## Description of symbol using in list

| A | Accumulator | - | Subtract |
| :--- | :--- | :--- | :--- |
| X, Y | Index Register | $\forall$ | Exclusive OR |
| M | Memory | $\rightarrow$ | Transfer |
| P | Processor Status Register | $\leftarrow$ | Transfer |
| S | Stack Pointer | V | Logical OR |
| Ms | Stack Memory | PCH | Program Counter High |
| Mb | Memory Bit | PCL | Program Counter Low |
| + | Add |  |  |
|  | Logical AND |  |  |

ADC Add with carry of memory and accumulator. Operation: $A+M+C \rightarrow A$
"P" Register: N, V, Z, C

AND Logical AND of memory and accumulator. The result is stored in accumulator.

Operation: $A \quad M \rightarrow A$ " $P$ " Register: N, Z

ASL One bit left shift. LSB is placed " 0 "'. Contents of MSB is placed C.

Operation: $\mathrm{C} \leftarrow$| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\leftarrow{ }^{\prime \prime} \mathrm{P}^{\prime \prime}$ " Register: $\mathrm{N}, \mathrm{Z}, \mathrm{C}$

BBR If specific bit of zero page is a reset state, branch relatively.

| OP-Code | Low Order Address | Offset |
| :--- | :--- | :--- | instruction

If the specific bit (a bit is decided on the instruction code) of effective address 00 Low Order Address is a reset state, relative branch by the Offset value on the basis of lead address of next instruction.
Operation: branch when $M_{b}=0$
" $P$ " Register: Not affected

BBS If specific bit of zero page is a set state, branch relatively.

| OP-code | Low Order Address | Offset $\quad 3$-byte |
| :--- | :--- | :--- |

instruction
If the specific bit (a bit is decided on the instruction code) of effective address 00 Low Order Address is a set state, relative branch by the Offset value to base with lead address of next instruction. Operation: branch when $M_{b}=1$
"P" Register: Not affected

BCC Branch if the carry is reset.
Operation: branch when $\mathrm{C}=0$
'P'' Register: Not affected

BCS Branch if the carry is set.
Operation: branch when $\mathrm{C}=1$
" $P$ " Register: Not affected

BEQ Branch if the zero flag is set.
Operation: branch when $Z=1$
"P" Register: Not affected

BIT Test the memory bit by the accumulator.
Operation: $A \quad M, M_{7} \rightarrow N, M_{6} \rightarrow V$
The bit 6 and bit 7 of the memory are transferred to " $P$ " Register.
If the result of $A \quad M$ is zero, $Z=1$
"P'" Register: N, V, Z
$\left(M_{7}\right)\left(M_{6}\right)$

BMI Branch if result is negative.
Operation: branch when $N=1$
" ${ }^{\prime \prime}$ " Register: Not affected

BNE Branch if result is not zero.
Operation: branch when $Z=0$
"P" Register: Not affected

BPL Branch if result is positive.
Branch if result is positive.
Operation: branch when $N \neq 0$
" $P$ " Register: Not affected

BRA Unconditional branch.
"P'" Register: Not affected

## BRK Forced break

Operation: Execute the interrupt. In this instruction, a lead address (2-byte) of next instruction is stored in the stack. At the same time, it is stored into contents of " $P$ " Register. Program-counter (FFFE) $\rightarrow$ PCL, (FFFF) $\rightarrow$ PCH, and Execution of program is same vector address with IRQ. The difference from the IRQ interrupt is that in the BKK operation, the B flag of " $P$ " register is set " 1 " and can't mask by the I flag.

$$
\text { "P" Register: }{ }_{1}^{B}
$$

BVC Branch if the overflow flag is reset.
Operation: branch when $V=0$
" $P$ " Register: Not affected

BVS Branch if the overflow flag is set.
Operation: branch when $\mathrm{V}=1$
" $P$ " Register: Not affected

CLC Clear the carry flag (C).
Operation: $0 \rightarrow \mathrm{C}$

$$
\text { "P" Register: }{ }_{0}^{C}
$$

CLD Clear the decimal mode.
Operation: $0 \rightarrow \mathrm{C}$

$$
\text { "P" Register: }{ }_{0}^{D}
$$

CLI Clear the interrupt disenable flag (1).
Operation: $0 \rightarrow 1$

$$
\text { "P" Register: } \begin{aligned}
& \text { V } \\
& 0
\end{aligned}
$$

CLV Clear overflow flag.
Operation: $0 \rightarrow \mathrm{~V}$

$$
\text { "P" Register: } \begin{gathered}
\text { V } \\
0
\end{gathered}
$$

CMP Compare memory with accumulator.
Operation: A-M
The result is not stored. If it is negative, N flag is set 1. If it is positive, $C$ flag is set 1 . And if it is zero, Z and C flags are respectively 1 .
"P" Register: N, Z, C

CPX Compare memory with the index register $X$. Operation: Y-M

Flag condition of " $P$ " Register is the same as CMP.
" $P$ " Register: N, Z, C

CPY Compare memory with the index register Y .
Operation: Y-M
Flag condition of " $P$ " Register is the same as CMP. "P' Register: N, Z, C

DEC Decrement the contents of memory.
Operation: $\mathrm{M}-1 \rightarrow \mathrm{M}$

> "P" Register: N, Z

DEX Decrement the contents of index register $X$.
Operation: $X-1 \rightarrow X$

> "P" Register: N, Z

DEY Decrement the contents of index register $Y$.
Operation: $\mathrm{Y}-1 \rightarrow \mathrm{Y}$

> "P" Register: N, Z

EOR Execute the exclusive OR of memory and accumulator
Operation: $A \quad M \rightarrow A$
"P" Register: N, Z

INC Increment the contents of memory.
Operation: $\mathrm{M}+1 \rightarrow \mathrm{M}$
"P" Register: N, Z

INY Increment the contents of index register Y . Operation: $\mathrm{Y}+1 \rightarrow \mathrm{Y}$
" $P$ " Register: N, Z

JMP Execution of program jumps to designation address.
Operation: OP-Code Operand $^{2}$ Operand
The designation address by operands with 2-bytes is placed in PCL and PCH.
"P" Register: Not affected

JSR The execution of program jumps to designation address.
Operation: When jump to designation address, return address (lead address of next instruction) is stored into stack. The return is executed by RTS.

| OP-Code | Operand | Operand |
| :--- | :--- | :--- |

The disignation address by operands with 2-bytes is stored into the PCL and PCH.
Lead address of next instruction (2-byte)
$\rightarrow \mathrm{Ms,S}-1 \rightarrow$ S
$\rightarrow \mathrm{Ms,S}-1 \rightarrow$ S "P" Register: Not affected

LDA Load the contents of memory to the accumulator.
Operation: M $\rightarrow A \quad$ " $P$ " Register: $N, Z$

LDX Load the contents of memory to index register $X$.
Operation: $\mathrm{M} \rightarrow \mathrm{X}$
" $P$ " Register: N, Z

LDY Load the contents of memory to index register $Y$.
Operation: $M \rightarrow Y$
" $P$ " Register: N, Z

LSR One bit right shift. MSB (7 bit) is placed to 0, LSB ( 0 bit) is loaded the C .

Operation: $0 \rightarrow$| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | C

NOP No-operation
Operation: No operation
" $P$ " Register: Not affected

ORA Logical OR of memory and accumulator. The result is stored into the accumulator.
Operation: $A \quad M \rightarrow A$
"P" Register: N, Z

PHA Store the contents of the accumulator into the memory stack.
Operation: $A \rightarrow M s, S-1 \rightarrow S$
"P" Register: Not affected

PHP Store the contents of the register $\mathbf{P}$ into the stack. Operation: $\mathrm{P} \rightarrow \mathrm{Ms}, \mathrm{S}-1 \rightarrow \mathrm{~S}$

> "P' Register: Not affected

PHX Store the contents of the index register $X$ into the stack.
Operation: $\mathrm{X} \rightarrow \mathrm{Ms}, \mathrm{S}-1 \rightarrow \mathrm{~S}$
" P " Register: Not affected

PHY Store the contents of the index register Y into the stack.
Operation: $Y \rightarrow$ Ms, $S-1 \rightarrow S$
" $P$ " Register: Not affected

PLA Pull accumulator from stack.
Operaton: Ms $\rightarrow \mathrm{A}, \mathrm{S}+1 \rightarrow \mathrm{~S}$
"P" Register: N, Z

PLP Pull processer status from stack.
Operation: Ms $\rightarrow P, S+1 \rightarrow S$
" $P$ " Register: Restore

PLX Pull $X$ register from stack.
Operation: $\mathrm{Ms} \rightarrow \mathrm{X}, \mathrm{S}+1 \rightarrow \mathrm{~S}$
" $P$ " Register: N, Z

PLY Pull $Y$ register from stack.
Operation: $\mathrm{Ms} \rightarrow \mathrm{Y}, \mathrm{S}+1 \rightarrow \mathrm{~S}$
"P" Register: N, Z

RMB Reset the specific bit in the zero page address.

| OP-Code | Low Order Bit | 2-byte instruction |
| :--- | :--- | :--- |

The specific bit (a bit is decided by the instruction code) of execution address 00 Low Order Address is reset.
Operation: $0 \rightarrow M_{b}$
"P" Register: Not affected

ROL Rotate left circular of one bit. The contents of the MSB are moved into the $C$, the contents of the $C$ are moved into the LSB.

Operation: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

ROR Rotate right circular of one bit. The contents of the C are moved into the MSB, the contents of the LSB are moved into the C .

$$
\text { Operation: } \begin{array}{|l|l|l|l|l|l|l|l|l|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
\end{array}
$$

RTI Return from interrupt. The return address in stack is loaded into the program counter, and it becomes the lead address of a next instruction of the interrupt.
Operation: $\mathrm{Ms} \rightarrow \mathrm{P}, \quad \mathrm{S}+1 \rightarrow \mathrm{~S}$
$\mathrm{Ms} \rightarrow \mathrm{PCL}, \mathrm{S}+1 \rightarrow \mathrm{~S}$
$\mathrm{Ms} \rightarrow \mathrm{PCH}, \mathrm{S}+1 \rightarrow \mathrm{~S}$
" ${ }^{\prime \prime}$ " Register: Restore

RTS Return from subroutine.
The return address in stack is loaded into the program counter. It becomes the lead address of a next instruction of the JSR.
Operation: Ms $\rightarrow$ PCL, $S+1 \rightarrow S$
$\mathrm{Ms} \rightarrow \mathrm{PCH}, \mathrm{S}+1 \rightarrow \mathrm{~S}$
" ${ }^{\prime \prime}$ " Register: Not affected

SBC Subtract memory and borrow from accumulator, and the result is stored into the accumulator.

$$
\begin{aligned}
\text { Operation: } A-M-C & \rightarrow A \\
C=\text { borrow } & \\
& \text { "P' Register: } N, V, Z, C
\end{aligned}
$$

SEC Set carry flag.
Operation: $1 \rightarrow \mathrm{C}$

$$
\text { "P" Register: } \begin{gathered}
C \\
1
\end{gathered}
$$

SED Set decimal flag.
Operation: $1 \rightarrow \mathrm{D}$

$$
\text { "P" Register: }{ }_{1}^{D}
$$

SEI Set disable interrupt status.
Operation: $1 \rightarrow 1$

$$
\text { "P" Register: } 1
$$

SMB Set the specific bit of zero page address.
OP-Code Low Order Bit
2-byte instruction

It sets the specific bit (a bit is decided on the instruction code) of effective address

| 00 | Low Order Address |
| :--- | :--- |

Operation: $1 \rightarrow \mathrm{M}_{\mathrm{b}}$
"P'" Register: Not affected

STA Store the contents of the accumulator into the memory.
Operation: $\mathrm{A} \rightarrow \mathrm{M}$

> "P' Register: Not affected

STX Store the contents of the index register $X$ into the memory.
Operation: $\mathrm{X} \rightarrow \mathrm{M}$
" $P$ " Register: Not affected

STY Store the contents of the index register Y into the memory.
Operation: $\mathrm{Y} \rightarrow \mathrm{M}$
"P" Register: Not affected

STZ Clear the contents of memory.
Operation: $0 \rightarrow \mathrm{M}$
"P" Register: Not Affected

TAX Transfer the contents of the accumulator to the index register $X$.
Operation: $A \rightarrow M$

> "P" Register: N, Z

TAY Transfer the contents of the accumulator to the index register $Y$.
Operation: $A \rightarrow Y$
"P" Register: N, Z

TRB Reset the contents of memory by accumulator, and test at the same time.
Operation: $\bar{A} \wedge M \rightarrow M$
If the result is zero, $\mathbf{Z}$ flag $=\mathbf{1}$
" $P$ " Register: Z

TSB Set the contents of memory by accumulator, and test at the same time.
Operation: $A \vee M \rightarrow M$
If the result is zero, $Z$ flag $=1$
"P' Register: Z

TSX Transfer stack pointer to the index register $X$.
Operation: $S \rightarrow X$
"P" Register: N, Z

TXA Transfer the contents of the index register $X$ to the accumulator.
Operation: $\mathrm{X} \rightarrow \mathrm{A}$

> "P' Register: N, Z

TXS Transfer the contents of the index register $X$ to stack pointer.
Operation: $\mathrm{X} \rightarrow \mathrm{S}$
"P' Register: Not affected

TYA Transfer the contents of the index register Y to the accumulator.
Operation: $\mathrm{Y} \rightarrow \mathrm{A}$
"P" Register: N, Z

- DETAILED INSTRUCTION OPERATION

ADDRESS MODE
1 Immediate IMM
$\operatorname{LDA}(\mathrm{A} 9), \operatorname{AND}(29), \operatorname{ORA}(09), \operatorname{EOR}(49), \operatorname{CMP}(\mathrm{C} 9)$, BIT(89), ADC(69), SBC(E9), LDX(A2), LDY(A0), CPX(E0), CPY(C0)

CYCLE ADDRESS BUS DATA BUS R/ $\bar{W}$

| 1 | PC | OP CODE | 1 |
| :---: | :---: | :---: | :---: |
| 2 | $\mathrm{PC}+1$ | ID | 1 |
| $(1) 2 \mathrm{a}$ | $\mathrm{PC}+2$ | IO | 1 |


| ABS |  |  |
| :---: | :---: | :---: |
|  |  |  |
| LDA(AD), STA 8 D$), \mathrm{ADC}(6 \mathrm{D}), \mathrm{SBC}(\mathrm{ED}), \mathrm{AND}(2 \mathrm{D})$, |  |  |
| ORA(0D), EOR(4D), CMP(CD), BIT(2C), LDX(AE), |  |  |
|  | LDY(AC), STX(8E), STY(8C), CPX(EC), CPY(CC), |  |
| STZ ${ }^{\text {C }}$ ) |  |  |

2b Absolute (R-M-W) ABS 1
$\operatorname{TRB}(1 \mathrm{C}), \operatorname{TSB}(0 \mathrm{C}), \operatorname{LSR}(4 \mathrm{E}), \operatorname{ASL}(0 \mathrm{E}), \operatorname{ROL}(2 \mathrm{E})$, ROR(6E), $\operatorname{INC}(E E), \operatorname{DEC}(C E)$

2c Absolute (JUMP)
$\operatorname{JMP}(4 \mathrm{C})$
ABS
1
2
3
1
2d Absolute (Jump to subroutine) ABS 1
JSR(20)

| PC | OP CODE | 1 |
| :---: | :---: | :---: |
| PC +1 | AAL | 1 |
| PC+2 | AAH | 1 |
| AA | DATA | $1 / 0$ |
| PC +3 | IO | 1 |
| PC | OP CODE | 1 |
| PC +1 | AAL | 1 |
| PC+2 | AAH | 1 |
| AA | DATA | 1 |
| AA | IO | 1 |
| AA | DATA | 0 |

PC OP CODE 1
$\mathrm{PC}+1 \quad \mathrm{PCL} \quad 1$
$\mathrm{PC}+2 \quad \mathrm{PCH} \quad 1$

NEW PC OP CODE 1

| PC | OP CODE | 1 |
| :---: | :---: | :---: |
| PC +1 | NEW PCL | 1 |
| $01, \mathrm{~S}$ | IO | 1 |
| $01, \mathrm{~S}$ | PCH | 0 |
| $01, \mathrm{~S}-1$ | PCL +2 | 0 |
| PC +2 | NEW PCH | 1 |
| NEW PC | OP CODE | 1 |

3a Zero Page ZP 1
LDA(A5), STA(85), ADC(65), SBC(E5), AND(25),
ORA(05), $\operatorname{EOR}(45), \operatorname{CMP}(\mathrm{C} 5), \operatorname{BIT}(24), \operatorname{LDX}(A 6)$,
$\operatorname{LDY}(\mathrm{A} 4), \operatorname{STX}(86), \mathrm{STY}(84), \mathrm{CPX}(\mathrm{E} 4), \mathrm{CPY}(\mathrm{C} 4)$, STZ(64)

3b Zero Page (R-M-W) ZP 1
TRB(14), $\operatorname{TSB}(04), \operatorname{LSR}(46), \operatorname{ASL}(06), \operatorname{ROL}(26)$,
ROR(66), INC(E6), DEC(C6)

OP CODE 1
BAL 1
DATA 1
IO $\quad 1$
DATA 0

## ADDRESS MODE

4 Accumulator ACC
$\operatorname{LSR}(4 \mathrm{~A}), \operatorname{ASL}(0 \mathrm{~A}), \operatorname{ROL}(2 \mathrm{~A}), \operatorname{ROR}(6 \mathrm{~A}), \operatorname{INC}(1 \mathrm{~A})$, DEC(3A)


5b Implied (Stack Push) IMP
PHA(48), $\operatorname{PHP}(08), \operatorname{PHX}(\mathrm{DA}), \operatorname{PHY}(5 \mathrm{~A})$

5c Implied (Stack Pull) IMP
PLA(68), PLP(28), PLX(FA), PLY(7A)
5d $\quad$ Implied (Return from subroutine) IM
$\operatorname{RTS}(60)$

5e Implied (Return from interrupt) RTI(40)
$5 f$ Implied (Interrupt) IMP
$\operatorname{BRK}(00), \overline{\operatorname{RES}}, \overline{\mathrm{IRQ}}, \overline{\mathrm{NMI}}$
PLA(68), PLP(28), PLX(FA), PLY(7A)

CYCLE ADDRESS BUS DATA BUS R/ $\bar{W}$

| PC | OP CODE | 1 |
| :---: | :---: | :---: |
| $\mathrm{PC}+1$ | IO | 1 |

PC

OP CODE 1
PC+1
IO
1

IO
1

| 1 | PC | OP CODE | 1 |
| :---: | :---: | :---: | :---: |
| 2 | $\mathrm{PC}+1$ | 10 | 1 |
| 3 | 01,S | REG | 0 |
| 1 | PC | OP CODE | 1 |
| 2 | $\mathrm{PC}+1$ | IO | 1 |
| 3 | 01,S | 10 | 1 |
| 4 | 01,S+1 | REG | 1 |
| 1 | PC | OP CODE | 1 |
| 2 | $\mathrm{PC}+1$ | 10 | 1 |
| 3 | 01,S | 10 | 1 |
| 4 | 01,S+1 | NEW PCL | 1 |
| 5 | 01,S+2 | NEW PCH | 1 |
| 6 | NEW PC | IO | 1 |
| 1 | $\mathrm{PC}+1$ | OP CODE | 1 |
| 1 | PC | OP CODE | 1 |
| 2 | $\mathrm{PC}+1$ | IO | 1 |
| 3 | 01,S | IO | 1 |
| 4 | 01,S+1 | P | 1 |
| 5 | 01,S+2 | NEW PCL | 1 |
| 6 | 01,S+3 | NEW PCH | 1 |
| 1 | NEW PC | OP CODE | 1 |
| 1 | PC | OP CODE | 1 |
| 2 | PC** | 10 | 1 |
| 3 | 01,S | PCH | 1/0* |
| 4 | 01,S-1 | PCL*** | 1/0* |
| 5 | 01,S-2 | P | 1/0* |
| 6 | VA | AAVL | 1 |
| 7 | VA +1 | AAVH | 1 |
| 1 | AAV | OP CODE | 1 |

ADDRESS MODE

6 | Indexed Indirect (IND, X) |
| :--- |
| LDA(A1), $\operatorname{STA}(81), \operatorname{ADC}(61), \operatorname{SBC}(E 1), \operatorname{AND}(21)$, |
| $\operatorname{ORA}(01), \operatorname{EOR}(41), \operatorname{CMP}(\mathrm{C} 1)$ |

CYCLE ADDRESS BUS DATA BUS $R / \bar{W}$

| 1 | PC | OP CODE | 1 |
| :---: | :---: | :---: | :---: |
| 2 | $\mathrm{PC}+1$ | BAL | 1 |
| 3 | PC+1 | IO | 1 |
| 4 | 00,BAL+X | AAL | 1 |
| 5 | 00,BAL + X + 1 | AAH | 1 |
| 6 | AA | DATA | 1/0 |
| (1)6a | PC+2 | IO | 1 |
| 1 | PC | OP CODE | 1 |
| 2 | PC+1 | IAL | 1 |
| 3 | 00,IAL | AAL | 1 |
| 4 | 00,IAL+1 | AAH | 1 |
| (4)(2)4a | 00,IAL+1 | IO | 1 |
| 5 | AA +Y | DATA | 1/0 |
| (1)5a | $\mathrm{PC}+2$ | IO | 1 |
| 1 | PC | OP CODE | 1 |
| 2 | $\mathrm{PC}+1$ | BAL | 1 |
| 3 | $\mathrm{PC}+1$ | IO | 1 |
| 4 | 00,BAL+X | DATA | 1/0 |
| (1)4a | PC+2 | IO | 1 |
| 1 | PC | OP CODE | 1 |
| 2 | $\mathrm{PC}+1$ | BAL | 1 |
| 3 | $\mathrm{PC}+1$ | IO | 1 |
| 4 | 00,BAL+X | DATA | 1 |
| 5 | 00,BAL+X | IO | 1 |
| 6 | 00,BAL + X | DATA | 0 |
| 1 | PC | OP CODE | 1 |
| 2 | $\mathrm{PC}+1$ | BAL | 1 |
| 3 | $\mathrm{PC}+1$ | IO | 1 |
| 4 | 00,BAL+Y | DATA | 1/0 |
| 1 | PC | OP CODE | 1 |
| 2 | $\mathrm{PC}+1$ | AAL | 1 |
| 3 | $\mathrm{PC}+2$ | AAH | 1 |
| (4)(2)3a | $\mathrm{PC}+2$ | IO | 1 |
| 4 | AA +X | DATA | 1/0 |
| (1)4a | $\mathrm{PC}+3$ | IO | 1 |


| 10a Absolute Index X | ABS, $X$ | 1 |
| :---: | :---: | :---: |
| LDA(BD), | $\operatorname{STA}(9 \mathrm{D}), \operatorname{ADC}(7 \mathrm{D}), \operatorname{SBC}(\mathrm{FD}), \operatorname{AND}(3 \mathrm{D})$, | 2 |
| $\mathrm{ORA}(1 \mathrm{D})$, | $\operatorname{EOR}(5 \mathrm{D}), \operatorname{CMP}(\mathrm{DD}), \operatorname{BIT}(3 \mathrm{C}), \operatorname{LDY}(\mathrm{BC})$, | 3 |
| $\operatorname{STZ}(9 \mathrm{E})$ |  | $(4)(2) 3 \mathrm{a}$ |
|  |  | 4 |
|  |  | $(1) 4 \mathrm{a}$ |



ADDRESS MODE
10b Absolute Index X $(\mathrm{R} \cdot \mathrm{M}-\mathrm{W}) \quad \mathrm{ABS}, \mathrm{X}$
$\operatorname{LSR}(5 \mathrm{E}), \operatorname{ASL}(1 \mathrm{E}), \operatorname{ROL}(3 \mathrm{E}), \operatorname{ROR}(7 \mathrm{E}), \operatorname{INC}(\mathrm{FE})$,
$\operatorname{DEC}(\mathrm{DE})$

11 Absolute Index Y ABS, Y
LDA(B9), STA(99), ADC(79), SBC(F9), AND(39), ORA(19), $\operatorname{EOR}(59), \operatorname{CMP}(D 9), \operatorname{LDX}(B E)$

12 Relative REL $\quad \mathrm{BMI}(30), \operatorname{BPL}(10), \operatorname{BCC}(90), \operatorname{BCS}(\mathrm{B} 0), \operatorname{BEQ}(\mathrm{F} 0)$, $\operatorname{BNE}(\mathrm{D} 0), \operatorname{BVS}(70), \operatorname{BVC}(50), \operatorname{BRA}(80)$

13 Indirect IND $\quad$ LDA $\quad$ LD2), $\operatorname{STA}(92), \operatorname{ADC}(72), \operatorname{SBC}(\mathrm{F} 2), \operatorname{AND}(32)$, ORA(12), $\operatorname{EOR}(52), \operatorname{CMP}(\mathrm{D} 2)$
14 Absolute Indirect (IND)

15 Absolute Indexed Indirect (IND), X JMP(7C)

CYCLE ADDRESS BUS DATA BUS $R / \bar{W}$

| 1 | PC | OP CODE | 1 |
| :---: | :---: | :---: | :---: |
| 2 | $\mathrm{PC}+1$ | AAL | 1 |
| 3 | $\mathrm{PC}+2$ | AAH | 1 |
| ${ }_{(2) 3 \mathrm{a}}$ | $\mathrm{PC}+2$ | IO | 1 |
| 4 | $\mathrm{AA}+\mathrm{X}$ | DATA | 1 |
| 5 | $\mathrm{AA}+\mathrm{X}$ | IO | 1 |
| 5 | $\mathrm{AA}+\mathrm{X}$ | DATA | 0 |


| PC | OP CODE | 1 |
| :---: | :---: | :---: |
| $\mathrm{PC}+1$ | AAL | 1 |
| $\mathrm{PC}+2$ | AAH | 1 |
| $\mathrm{PC}+2$ | IO | 1 |
| $\mathrm{AA}+\mathrm{Y}$ | DATA | $1 / 0$ |
| $\mathrm{PC}+3$ | IO | 1 |


| PC | OP CODE | 1 |
| :---: | :---: | :---: |
| $\mathrm{PC}+1$ | off | 1 |
| $\mathrm{PC}+2$ | IO | 1 |
| $\mathrm{PC}+2$ | IO | 1 |
| $\mathrm{PC}+2+$ (off) | OP CODE | 1 |
| PC | OP CODE | 1 |
| PC +1 | IAL | 1 |
| $00, \mathrm{IAL}$ | AAL | 1 |
| $00, \mathrm{IAL}+1$ | AAH | 1 |
| AA | DATA | $1 / 0$ |
| PC +2 | IO | 1 |


| PC | OP CODE | 1 |
| :---: | :---: | :---: |
| PC +1 | AAL | 1 |
| PC +2 | AAH | 1 |
| PC +2 | IO | 1 |
| AA | PCL | 1 |
| AA +1 | PCH | 1 |
| NEW PC | OP CODE | 1 |


| PC | OP CODE | 1 |
| :---: | :---: | :---: |
| $\mathrm{PC}+1$ | AAL | 1 |
| $\mathrm{PC}+2$ | AAH | 1 |
| $\mathrm{PC}+2$ | IO | 1 |
| $\mathrm{AA}+\mathrm{X}$ | PCL | 1 |
| $\mathrm{AA}+\mathrm{X}+1$ | PCH | 1 |
| NEW PC | OP CODE | 1 |

ADDRESS MODE
16a Bit Addressing $(R \cdot M-W)$
RMB $(07 \sim 77), \quad \operatorname{SMB}(87 \sim$ F7)

16b Bit Addressing (Branch)
$\mathrm{BBR}(0 \mathrm{~F} \sim 7 \mathrm{~F}), \mathrm{BBS}(8 \mathrm{~F} \sim \mathrm{FF})$

CYCLE ADDRESS BUS DATA BUS $R / \bar{W}$

| 1 | PC | OP CODE | 1 |
| :---: | :---: | :---: | :---: |
| 2 | PC+1 | BAL | 1 |
| 3 | 00, BAL | DATA | 1 |
| 4 | 00, BAL | IO | 1 |
| 5 | 00, BAL | DATA | 0 |
| 1 | PC | OP CODE | 1 |
| 2 | PC+1 | BAL | 1 |
| 3 | 00, BAL | DATA | 1 |
| 4 | 00, BAL | IO | 1 |
| 5 | PC +2 | off | 1 |
| 5 a | PC +3 | IO | 1 |
| $5 b$ | PC +3 | IO | 1 |
| 1 | PC $+3+$ off | OP CODE | 1 |

## ABBREVIATIONS

| AA | Absolute Address | -L | Lower 8 bit Address |
| :--- | :--- | :--- | :--- |
| IO | Internal Operation | ID | Immediate Data |
| REG | Data of Each Register (ACC, X, Y, P) | DATA | Memory Data |
| PC | Program Copunter | BAL | Base Address (Low) |
| S | Stack Address | off | Off-Set Data |
| VA | Vector Address | IA | Indirect Address |
| AAV | Absolute Address Vector | X, Y | Index Register |
| P | Processor Status Register | R-M-W | Read-Modify-Write |
| -H | Higher 8 bit Address |  |  |

NOTE: (1) Add 1 cycle if decimal mode of ADC, SBC
(2) Add 1 cycle if page boundary is crossed
(3) Add 1 cycle if branch is taken
(4) Add 1 cycle for write
(5) PC+2 if branch is not taken

- 40-PIN DUAL-IN-LINE PACKAGE (UNIT: $\frac{\mathrm{mm}}{\text { inch }}$ )


5. DSP

## Digital Signal Processor

## RP5C72

The RP5C72 is a high-performance general-purpose digital signal processor (DSP). Its 32-bit internal operation includes a 512 -word data RAM ( 1 word $=16$ bits), 4 k -word ROM ( 1 word $=16$ bits) that can be assigned to both program and data areas, and a 32 -bit multiplier ( $16 \times 16$ bits, fixed point operation). It processes at 100 ns per instruction.

The index function of the memory has two sets of hardware (index units) that contain ALUs dedicated to addressing, enabling operations required for various digital signal processing.

By changing software in the built-in program memory, the RP5C72 can be adapted to various applications.

## - FEATURES

- Fast processing: $100 \mathrm{~ns} /$ instruction (for fck $=40 \mathrm{MHz}$ )
- $16 \times 16$ bits $\rightarrow 32$-bit MPY/ACC built-in
- 32-bit width ALU built-in (Fixed decimal point operation)
- 4-stage pipeline architecture
- 512 words $\times 16$ bits RAM built-in (for data only)
- 4 k words $\times 16$ bits ROM built-in (mask programmable)
(for data and program)
- Repeat instruction function, HOLD function
- External interrupt/internal condition acknowledge EVENT port (2 pins)

1/O port (2 pins)

- Two EVENT registers and one TIMER register built-in (16-bit width)
- Serial I/O port (3-line $\times 1$ )
- Parallel I/O port (8-bit $\times 1$ )
- 2-layer metalCMOS process
- 28-pin DIL plastic package
- Power consumption: 630 mW (max.)


## APPLICATION

| Fast MODEM | Echo canceller |
| :--- | :--- |
| Filter bank | Motor control |
| Digital filters | Voice composition/recognition |
| ADPCM | FFT |

## BLOCK DIAGRAM



## ■ PIN CONFIGURATION



- PIN DESCRIPTION

| Pin Name | Pin No. | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { VDD } \\ & \text { VSS } \end{aligned}$ | $\begin{aligned} & 28 \\ & 14 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | +5 V power supply GND |
| $\text { XSTL } 1$ <br> XSTL 2 | $3$ <br> 4 | I <br> 0 | System clock input (external clock input) <br> Connecting a crystal oscillator between XSTL1 and XSTL2 structures an oscillation circuit. (An oscillation circuit is built-in.) |
| CLOCK | 2 | 0 | Internal clock output. Clock signal which is half frequency of XSTL1 is out from the CLOCK pin. |
| YBCLK | 1 | 0 | Internal instruction bus clock output. $1 / 4$ of the XSTL1 input frequency. When HOLD is High, the output is fixed to the Low level. |
| $\overline{\text { RESET }}$ | 5 | (Schmit Input) | Reset input. Initializes the chip. <br> Sets bus mode, clears the MASK, INTR, STAT, IOSTAT, MODE, and DEBMODE registers, and initializes the serial/ parallel port. <br> Starts a program from the address of the values stored in memory address' h0000. |
| HOLD | 6 | 1 | Hold internal clock except for serial port, parallel port and timer event unit. |
| EVENT [0] <br> EVENT [1] | $\begin{aligned} & 15 \\ & 13 \end{aligned}$ | 1/0 | EVENT/Compare I/O pin. <br> This pin can be programmed to input or output. Performs sampling timing, real-time timer event, and timer value read. |
| $\begin{aligned} & \mathrm{I} / \mathrm{O}[1] \\ & \mathrm{I} / \mathrm{O}[0] \end{aligned}$ | 11 <br> 12 | 1/0 | Programmable I/O port pin. <br> Input : Senses external signals and generates interrupts to DSP. <br> Output: For transfers of data written to internal MODE register bits 2 and 3 to the outside. |
| SI | 9 | 1 | Serial port data input pin. <br> The input data synchronized with the SCLK Low timing is an input enable signal (SIEN). The input data synchronized with the SCLK High timing is SI data. |
| SO | 8 | 0 | Serial port data output pin. <br> The output data synchronized with the SCLK Low timing is an output enable signal (SOEN). The output signal synchronized with the SCLK High timing is SO data. |

$\qquad$

| Pin Name | Pin No. | 1/0 | Description |  |
| :---: | :---: | :---: | :---: | :---: |
| SCLK | 10 | 0 | Serial clock output. Synchronized with the DSP internal clock, $1 / 16$ of the original oscillation frequency (XSTL1) is output. <br> Example) When fck $=40 \mathrm{MHz}$, SCLK $=2.5 \mathrm{MHz}(400 \mathrm{~ns}$ cycle) |  |
| PORT 0 ~ PORT 7 | 27~20 | I/O | 8-bit parallel port data pin. |  |
| PW | 17 | 1 | Parallel port write strobe. <br> When PW = "L" and PCS = " $L$ ", the PORT is input state. |  |
| $\overline{\text { POE }}$ | 16 | 1 | Parallel port output enable. <br> When POE = " $L$ " and PCS = " $L$ ", the PORT is output state. |  |
| $\overline{\text { PCS }}$ | 18 | 1 | Parallel port chip select. |  |
| PA 0 | 19 | 1 | Parallel port address select. <br> When PAO = " $L$ ", selects the lower eight bits of the parallel port register (16-bit width) |  |
|  |  |  | When PAO $=$ " H ", selects the upper eight bits of the parallel port register (16-bit width) |  |
| Parallel port control pin assignment |  |  |  |  |
| $\overline{\text { PCS }}$ POE P | PA 0 | PORT[7] ~ PORT[0] |  | Selected register |
| 00 | 0 | Lower 8 bit read Upper 8 bit read Lower 8 bit write Upper 8 bit write Prohibition$\begin{aligned} & \mathrm{Hi}-\mathrm{Z} \\ & \mathrm{Hi}-\mathrm{Z} \end{aligned}$ |  | Lower eight bits of parallel port output |
| 00 | 1 |  |  | Upper eight bits of parallel port output |
| $0 \quad 1$ | 0 |  |  | Lower eight bits of parallel port input |
| 01 | 1 |  |  | Upper eight bits of parallel port input |
| 00 | x |  |  |  |
| $0 \quad 1$ | x |  |  | No Transfer |
| 1 x | x |  |  | No Transfer |
| $x$ : Don't Care. |  |  |  |  |
| TEST | 7 |  | Test mode input. Using this terminal and the $\overline{\text { RESET }}$ pin starts the test mode. Set to VDD level normally. |  |

Note: $\mathrm{Hi}-\mathrm{Z}$ : high impedance state

ABSOLUTE MAXIMUM RATING

| Symbol | Parameter | Condition | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | $\mathrm{Vss}=0 \mathrm{~V}$ | $-0.3 \sim+7.0$ | V |
| V I | Input Voltage |  | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |
| Vo | Output Voltage |  | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |
| PD | Power Consumption | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1.0 | W |
| Topr | Operating Temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

■ RECOMMENDED CONDITIONS ( $\mathrm{Ta}=0 \sim+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}$ )

| Symbol | Parameter |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage |  | 4.75 | 5.0 | 5.25 | V |
| V H | "H" Input <br> Voltage | TTL Level | 2.0 |  | Vcc +0.3 | V |
|  |  | CMOS Level | 3.5 |  | $\mathrm{Vcc}+0.3$ | V |
|  |  | Schmitt Input Level | 2.4 |  | Vcc +0.3 | V |
| VIL | "L" Input <br> Voltage | TTL Level | -0.3 |  | 0.8 | V |
|  |  | CMOS Level | -0.3 |  | 1.5 | V |
|  |  | Schmitt Input Level | -0.3 |  | 0.6 | V |

-DC ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%$ )

| Symbol | Parameter |  | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Leakage Current |  | V IN $=0 \mathrm{~V} \sim \mathrm{Vcc}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Off Leakage Current |  | $\mathrm{Vo}=0 \mathrm{~V} \sim \mathrm{Vcc}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IH }}$ | " H " Input Voltage | TTL Level |  | 2.0 |  | $\begin{gathered} \text { Vcc } \\ + \\ 0.3 \end{gathered}$ | V |
|  |  | Schmitt Input Level ( $\overline{\mathrm{RESET}}, \overline{\mathrm{TEST}}$ ) |  | 2.4 |  |  | V |
|  |  | Clock Input Level (XSTL 1) |  | 4.0 |  |  | V |
| VIL | "L" Input Voltage | TTL Level |  | -0.3 |  | 0.8 | V |
|  |  | Schmitt Input Level ( $\overline{\mathrm{RESET}}, \overline{\mathrm{TEST}}$ ) |  | -0.3 |  | 0.6 | V |
|  |  | Clock Input Level (XSTL 1) |  | -0.3 |  | 1.0 | V |
| Vон | "H" Output Voltage |  | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Min} \\ & \mathrm{I} \text { он }=-0.4 \mathrm{~mA} \end{aligned}$ | 2.4 |  |  | V |
| Vol | "L" Output Voltage |  | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Min} \\ & \mathrm{IoL}=2 \mathrm{~mA} \end{aligned}$ |  |  | 0.5 | V |
| Icc | Operating Current |  | $\mathrm{Vcc}=\mathrm{Max}$ note) <br> $\mathrm{V}_{\mathrm{in}}=\mathrm{Vss}$ or Vcc <br> fck $=40 \mathrm{MHz}$ |  |  | 120 | mA |

Note 1) Output pins are measured with output unloaded Input pins are fixed in GND or Vcc.

Capacitance ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ )

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Cl}_{\mathrm{I}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ note 2) |  |  | 5 | pF |
| Co | Output Capacitance | Vout $=0 \mathrm{~V}$ note 2) |  |  | 7 | pF |

Note 2) This parameter is periodically sampled and not $100 \%$ tested.

## ■ ELECTRICAL CHARACTERISTICS

1. Clock characteristics

RP5C72 can use both internal oscillation circuit (Crystal oscillation) and external oscillator clock input.

1-(1) Internal clock circuit
The internal clock circuit starts oscillation when inserting a crystal oscillator between XSTL 1 and XSTL 2 pins.

〈Recommended oscillation circuit〉
fck $\leqq 20 \mathrm{MHz}$

$20 \mathrm{MHz}<\mathrm{fcK} \leqq 40 \mathrm{MHz}$


Internal Clock Option

Condition
$(2 \pi)^{2}\left(\frac{2 \mathrm{fck}}{3}\right)^{2} \mathrm{C}_{1} \mathrm{~L} \doteqdot 1$
*) 3rd overtone crystal

1-(2) Load Condition ( $\mathrm{Ta}=0^{\circ} \mathrm{C} \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%$ )

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| fck | Crystal Frequency |  | 1 |  | 40 | MHz |
| $\mathrm{C}_{0}$ | Load Capacitance of XSTL 1 |  |  | 15 |  | pF |
| $\mathrm{C}_{1}$ | Load Capacitance of XSTL 2 |  |  | 15 |  | pF |
| $\mathrm{C}_{2}$ | Load Capacitance of XSTL 2 |  |  | 0.01 |  | $\mu \mathrm{~F}$ |
| L | Load Inductance of XSTL 2 |  |  | 2.2 |  | $\mu \mathrm{H}$ |
| R | Feed Back Register |  |  | 1 |  | $\mathrm{M} \Omega$ |

1-(3) External Clock

As shown in the figure on the right, an external clock device can input clock directly to the XSTL 1 pin. At that time, open the XSTL2 pin.


1-(4) External Clock Input Timing ( $\mathrm{Ta} \cdot=0^{\circ} \mathrm{C} \sim 70^{\circ} \mathrm{C}$, Vcc $=5 \mathrm{~V} \pm 5 \%$ )

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| txs | External Clock Input <br> Cycle Time |  | 25 |  | 1000 | ns |

Note) Duty ratio of the external clock : $40 \% \leq(\mathrm{tr}+\mathrm{twh}) / \mathrm{txs} \leq 60 \%$

〈Timing Chart〉


1-(5) Clock Output Switching Characteristics ( $\mathrm{Ta}=0^{\circ} \mathrm{C} \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%$ )

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tclr | CLOCK Output Rise Time | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | 8 | ns |
| tclf | CLOCK Output Rise Time | $\mathrm{CLL}_{\mathrm{L}}=100 \mathrm{pF}$ |  |  | 8 | ns |
| tcıw | CLOCK Output <br> High Pulse Width |  | $\mathrm{t}_{\mathrm{ss}}-8$ | txs | $\mathrm{t}_{\mathrm{ss}}+8$ | ns |
| tybr | YBCLK Output Rise Time | $C_{L}=100 \mathrm{pF}$ |  |  | 8 | ns |
| trbf | YBCLK Output Fall Time | $C_{L}=100 \mathrm{pF}$ |  |  | 8 | ns |
| tYbw | YBCLK Output High Pulse Width |  | 2txs - 8 | 2 txs | $2 \mathrm{txs}^{\text {+ }}$ | ns |
| tdxar | $\text { XSTL } 1 \rightarrow \underset{\substack{\text { Delay Time }}}{\text { CLOCK }}$ | $C L=100 \mathrm{pF}$ |  |  | 25 | ns |
| tdxcf | XSTL $1 \rightarrow$ CLOCK $Z$ Delay Time | $C_{L}=100 \mathrm{pF}$ |  |  | 25 | ns |
| tdxyr | XSTL $1 \rightarrow \underset{\text { Delay Time }}{\text { YBCLK }}$ | $C L=100 \mathrm{pF}$ |  |  | 35 | ns |
| tdxyf | XSTL $1 \rightarrow$ YBCLK $Z$ Delay Time | $C_{L}=100 \mathrm{pF}$ |  |  | 35 | ns |

Rise/fall time of clock input signal The following times are recommended:

Rise time (tr) : 5 ns max.
Fall time ( tf ) : 5 ns max.


〈Timing Chart〉


Note）Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V unless otherwise noted．

## 2．Control Pin

2－（1）Soft Reset（ $\mathrm{Ta}=0^{\circ} \mathrm{C} \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%$ ）

| Symbol | Parameter | Condition | Min． | Typ． | Max． | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{49}$ | YBCLK $\rightarrow$RESET <br> Setup Time | 40 |  | $4 \mathrm{t} x \mathrm{~s}-10$ | ns |  |
| $\mathrm{t}_{51}$ | RESET Active <br> Hold Time |  | 10 | $4 \mathrm{t}_{\mathrm{xs}}-50$ | ns |  |

Note）Soft reset is not performed in the timing that YBCLK stretches internally．

〈Timing Chart〉


2－（2）EVENT $\operatorname{Pin}\left(\mathrm{Ta}=0^{\circ} \mathrm{C} \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%\right.$ ）

| Symbol | Parameter | Condition | Min． | Typ． | Max． | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tsuev | Setup Time of EVENT <br> Input before YBCLK I |  | 30 |  | $4 \mathrm{t} x \mathrm{~s}-10^{\mathrm{ns}}$ |  |
| tdev | EVENT Output <br> Delay Time |  | 0 |  | 35 | ns |

## 〈Timing Chart〉



2－（3） $\mathrm{I} / \mathrm{O}$ Pin（ $\mathrm{Ta}=0^{\circ} \mathrm{C} \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%$ ）

| Symbol | Parameter | Condition | Min． | Typ． | Max． | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tsuıO | Setup Time of I／O <br> Input before YBCLK J |  | 30 |  | $4 \mathrm{t} x \mathrm{~s}-10$ | ns |
| tdıO | I／O Output <br> Delay Time |  | 0 |  | 35 | ns |

〈Timing Chart〉


2－（3）HOLD Pin（ $\mathrm{Ta}=0^{\circ} \mathrm{C} \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%$ ）

| Symbol | Parameter | Condition | Min． | Typ． | Max． | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| thlon | Setup Time HOLD 」 before CLOCK I |  | 20 |  | 2txs－ 10 | ns |
| thloff | Setup Time HOLD Z before CLOCK I |  | 20 |  | 2txs－ 10 | ns |

〈Timing Chart HOLD enable〉


〈Timing Chart HOLD disable〉

3. $1 / \mathrm{O}$ Port

3-(1) Parallel Port ( $\mathrm{Ta}=0^{\circ} \mathrm{C} \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%$ )

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tacc | Parallel Port Output Access Time |  | 0 |  | 75 | ns |
| thldr | Parallel Port Output Read Hold Time |  | 5 |  |  | ns |
| tsu | Parallel Port Input Setup Time |  | 25 |  |  | ns |
| thlow | Parallel Port Input Write Hold Time |  | 10 |  |  | ns |
| twp | $\overline{\overline{\mathrm{PCS}}, \mathrm{PAO}, \overline{\mathrm{POE}}, \overline{\mathrm{PW}}}$ <br> Pulse Width |  | $4 t_{\text {xs }}+50$ |  |  | ns |

〈Timing Chart〉

Parallel Port Output Timing (External Read)


Parallel Port Input Timing (External Write)


3-(2) Serial Poat ( $\mathrm{Ta}=0^{\circ} \mathrm{C} \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 5 \%$ )

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{twL}_{(H)}$ | SCLK 'LOW' ('High') <br> Pulse Width |  | 200 | $8 \mathrm{t}_{\mathrm{xs}}$ |  | ns |
| tsu | SI Input <br> Setup Time | 50 |  |  | ns |  |
| tsIH | SI Input <br> Hold Time | 0 | ns |  |  |  |
| tso | SO Output <br> Delay Time |  | 0 |  | 25 | ns |



Rise/fall time of serial input signal (SI)
The following times are recommended:
Rise time ( $\mathrm{tr}_{\mathrm{r}}$ : 5 ns (Max.)


Fall time ( $\mathrm{tp}_{\mathrm{p}}$ ) : 5 ns (Max.)
(1) $\mathrm{D}=\mathrm{X}$ and SIDATA $=\mathrm{X}$ in the timing chart mean the data is "don't care".
(2) SIEN and SI are time-divided and input to the same input pin (SI).

SIEN is synchronized with the rising edge of SCLK and input.
SI data is synchronized with the falling edge of SCLK and input.
(3) SOEN and SO is time-divided and output from the same output pin (SO).

SOEN is synchronized with the falling edge of SCLK and output.
SO data is synchronized with the rising edge of SCLK and output.
(4) To transfer data, make the enable signal active first (1), then fetch 16 -bit data as shown in the figure below:

(5) SCLK is $1 / 16$ of the XSTL1 frequency (original oscillation frequency).
(6) The SCLK clock is always output from an external pin.
(7) SO does not become $\mathrm{Hi}-\mathrm{Z}$ state.

| 4. AC Test Condition |  |
| :--- | ---: |
| Input Pulse Levels | GND to 3.0 V |
| Input Rise and Fall times | 10 ns |
| Input Timing Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | See Figure |


*) Includes scope and jig.

## INSTRUCTIONS

Description of Symbols


## －Description of Operand Symbols

| The operands are in the same form as the symbols for assembler description． |  |  |
| :---: | :---: | :---: |
| Symbol | Field size | Meaning |
| 〈eidx） | 11 bits ．． |  |
| 〈dir．ix＞ | 8 bits ．． | （＊1） |
| （const n） | $n$ bit ． |  |
| （freg） | 4 bits ．． |  |
| 〈reg〉 | 5 bits． | ast and slo |
| （src） | 5 bits ．． | ata transf |
| （dst） | 5 bits． | of data tr |
| 〈cond＞ | 5 bits ．． |  |
| 〈dest〉 | $n$ bit ． | f jump an |
| 〈imm n＞ | n bit ．． |  |

[^2]- Description of Instructions (Alphabetic order)
$\left(\begin{array}{ll}\text { Instruction group A : Arithmetic/logical operation instructions } & \text { Instruction group C: Control flow instructions } \\ \text { Instruction group B : Load/store instructions } & \text { Instruction group D: Illegal op-codes }\end{array}\right)$


13. ILLOP1
14. ILLOP2
15. ILLOP3
16. ILLOP4
17. ILLOP5
18. ILLOP6
19. ILLOP7
20. JMPA
21. JMPR
22. LDB
23. LDIX

## Illegal op-code 1

Operation: Sets bit 15 (ILLOP) of the IOSTAT register.
(PC) $+1 \rightarrow P C$
Illegal op-code 2
Operation : Sets bit 15 (ILLOP) of the IOSTAT register.
(PC) $+1 \rightarrow P C$

Operation: Sets bit 15 (ILLOP) of the IOSTAT register.
$(P C)+1 \rightarrow P C$
Illegal op-code 4
Operation: Sets bit 15 (ILLOP) of the IOSTAT register.
$(P C)+1 \rightarrow P C$
Illegal op-code 5
Operation : Sets bit 15 (ILLOP) of the IOSTAT regìster.

$$
(P C)+1 \rightarrow P C
$$

Illegal op-code
Operation: Sets bit 15 (ILLOP) of the IOSTAT register.
$(P C)+1 \rightarrow P C$
Illegal op-code
Operation : Sets bit 15 (ILLOP) of the IOSTAT register.

$$
(P C)+1 \rightarrow P C
$$

Conditional absolute address jump instruction
Operation: Condition (see the condition table.)
When true : (aa) $\rightarrow$ PC
else : $\quad(P C)+2 \rightarrow P C$
Conditional relative address $(-64$ to +63$)$ jump instruction
Operation: Condition (see the condition table.)
When true: $\quad(P C)+S X($ ra $) \rightarrow P C$
else : $\quad(P C)+1 \rightarrow P C$
One-byte data load instruction (fast register only)
Operation : Sign-extends 8-bit data, and loads it to the fast register as 16 -bit data (see the register classification table):
$(\mathrm{PC})+1 \rightarrow \mathrm{PC}$
SX (8-bit data) $\rightarrow$ freg

Operation: (1) ((rO) +SX(ra)) $\rightarrow$ freg, $(P C)+1 \rightarrow P C$
(2) $((\mathrm{r} 1)+\mathrm{SX}(\mathrm{ra})) \rightarrow$ freg, $(P C)+1 \rightarrow P C$

1/1

FLAG: No change
$1 / 1$
D group

FLAG: No change
$1 / 1 \quad \mathrm{D}$ group

FLAG: No change
$1 / 1$
D group

FLAG: No change
$1 / 1 \quad$ D group

FLAG: No change
$1 / 1$

FLAG: No change
$1 / 1$
D group

FLAG: No change
2/2
C group
FLAG: No change
$1 / 1+1(c)$
C group

FLAG: No change
$1 / 1+1$ (b)
B group

FLAG: No change
$1 / 1+1$ (b)
B group

FLAG: No change
D group

D group
$\because$

$1 / 1+1$ (b) $\quad B$ group

1-word (16-bit) data load instruction (all registers)
Operation: $\quad(\mathrm{PC})+2 \rightarrow \mathrm{PC}$
16 -bit data $\rightarrow$ reg (fast/slow register)
Conditional loop instruction
Operation: While the condition is true, repeats execution of the next instruction.
$(P C)+1 \rightarrow P C \quad$ After that, if the condition is :

$$
\begin{aligned}
\text { True }: & (P C) \rightarrow P C \\
\text { else }: & (P C)+1 \rightarrow P C
\end{aligned}
$$

(For conditions, see the condition table.)
24. LDW
25. LPC
26. LPI
27. MAC
28. MACAX
29. MACK
30. MSB
31. MUL
32. OR
33. ORXY
34. POP
35. PSH
36. RTI

Operation : $\quad(\mathrm{reg}) \rightarrow(\mathrm{SP}),(\mathrm{SP})-1 \rightarrow \mathrm{SP}$
$(P C)+1 \rightarrow P C$
Return from the interrupt routine.
Operation:
$(S P)+1 \rightarrow S P$
$(S P) \rightarrow P C$
Return from the interrupt routine by storing the value again from the stack pointer to the program counter.

2/2+1(b)

FLAG: No change
$1 / 1+n+1$

FLAG: No change
$1 / 1+n+1$
C group

FLAG: No change
1/1+1 (a)

FLAG: V,C,N, Z
1/1+1 (a)

FLAG: V, C, N, Z
$1 / 1+1$ (a)

FLAG: V, C, N, Z
$1 / 1+1$ (a)

FLAG: V, C, N, Z,
$1 / 1+1$ (a)

FLAG: $\quad \mathrm{V}, \mathrm{N}, \mathrm{Z}$
1/1+1(a)
FLAG: $N, Z, B$
1/1+1 (a)
FLAG: $N, Z, B$
$1 / 1+(b)$

FLAG: No change
1/1+1 (b)

FLAG: No change
$1 / 3$

FLAG: No change

C group
B group

B group

B group

C group
A group

A group

A group

A group

A group

A group

A group
37. RTS
38. SHL
39. SHR
40. STIX
41. SUB
42. SUBC
43. SUBI
44. SUBXY
45. SUBYX
46. XFR
47. XOR
48. XORXY

## Return from subroutine

$(S P) \rightarrow P C$
Return from the subroutine by storing the value again from the stack pointer to the program counter.

Accumulator value logical shift instruction (1-bit to the left)

Operation: $(A)$ shift left 1 -bit $\rightarrow A,(P C)+1 \rightarrow P C$

Accumulator value logical shift instruction (1-bit to the right)
Operation: $(A)$ shift right 1 -bit $\rightarrow A,(P C)+1 \rightarrow P C$


Operation: $(S P)+1 \rightarrow S P$
.


1/3

FLAG: No change
$1 / 1+1$ (a)

FLAG: C, N, Z, B
$1 / 1+1$ (a)

FLAG: C, N, Z, B

B group

A group
FLAG: V, C, N, Z, B
$1 / 1$

FLAG: V, C, N, Z
C group

A group

A group

A group

A group

| FLAG: | $V, C, N, Z, B$ |  |
| :--- | :--- | :--- |
|  | $1 / 1+1(a)$ | A group |
| FLAG : | $V, C, N, Z, B$ |  |
|  | $1 / 1+1(a)$ | A group |
| FLAG : | $V, C, N, Z, B$ |  |
|  | $1 / 1+1(b)$ | B group |

FLAG: No change
$1 / 1+1$ (a)

FLAG: $N, Z, B$
$1 / 1+1$ (a)
A group

Operation: $(X @ 0) \times O R(Y @ 0) \rightarrow A,(P C)+1 \rightarrow P C$
FLAG: $N, \mathbf{Z}, \mathrm{~B}$

## INSTRUCTION SET SUMMARY

| 〔A〕 Arithmetic／Logic Instruction |  |  |  |  | Instruction Bit Pattern |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MNEMONIC | WORDS | CYCLES | DESCRIPTION | OPERANDS | 1514131211109876543210 |
| ENOP | 1 | 1＋1（a） | Indexing only | （eidx） | 0000000 |
| ADD | 1 | 1＋1（a） | $\mathrm{A} \leftarrow(\mathrm{A})+(\mathrm{X} @ \mathrm{Y})$ | （eidx） | $\begin{array}{ccccccc}0 & 0 & 0 & 0 & 1 & \longrightarrow\end{array}$ |
| ADDXY | 1 | 1＋1（a） | $\mathbf{A} \leftarrow(\mathbf{X} @ 0)+(Y @ 0)$ | （eidx） | $\begin{array}{ccccccc}0 & 0 & 0 & 1 & 0 & \longrightarrow\end{array}$ |
| SUB | 1 | $1+1$（a） | $\mathbf{A} \leftarrow(\mathbf{A})-(\mathbf{X} @ \mathbf{Y})$ | （eidx） | $\begin{array}{llllllll}0 & 0 & 0 & 1 & 1 & \end{array}$ |
| SUBXY | 1 | $1+1$（a） | $A \leftarrow(X @ 0)-(Y @ 0)$ | ＜eidx） | $0 \begin{array}{lllllll}0 & 0 & 1 & 0 & 0 & \end{array}$ |
| SUBI | 1 | 1＋1（a） | $\mathbf{A} \leftarrow(\mathbf{X} @ \mathbf{Y})-(\mathbf{A})$ | （eidx） | $\begin{array}{llllllll}0 & 0 & 1 & 0 & 1 & \end{array}$ |
| SUBYX | 1 | 1＋1（a） | $A \leftarrow(Y @ 0)-(X @ 0)$ | （eidx） | $0 \begin{array}{llllll}0 & 0 & 1 & 0 & \text { eidx }\end{array}$ |
| SUBC | 1 | 1 | $\begin{aligned} & \text { If (A)-(X@Y) (X then (A)*2-> A.LSB=0 } \\ & \text { (A)-(X@Y) } \geq 0 \text { then (A-X@Y)*2 } \rightarrow \mathrm{A}, \\ & \text { LSB=1 } \quad \text { The Result } \quad A H=\text { the reniainder } \\ & A L=\text { the quotient } \end{aligned}$ |  | $1 \begin{array}{llllllllllllllll} \\ 1 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 0\end{array}$ |
| MUL | 1 | $1+1$（a） | $\mathrm{A} \leftarrow(\mathrm{X}) *(\mathrm{Y})$ | （eidx） | $\begin{array}{llllllll}0 & 0 & 1 & 1 & 1 & \end{array}$ |
| MAC | 1 | $1+1$（a） | $\mathrm{A} \leftarrow(\mathrm{A})+(\mathrm{X}) *(\mathrm{Y})$ | （eidx） | $\begin{array}{llllll}0 & 1 & 0 & 0 & 0 & \end{array}$ |
| MACAX | 1 | $1+1$（a） | $\mathbf{A} \leftarrow(\mathbf{X} @ 0)+(\mathrm{AH}) *(\mathrm{Y})$ | （eidx） | $\begin{array}{ccccccc}0 & 1 & 0 & 0 & 1 & \longrightarrow\end{array}$ |
| MACK | 1 | 1＋1（a） | $\mathrm{A} \leftarrow(\mathrm{X} @ 0)+(\mathrm{K} * \mathrm{Y})$ | （eidx） | $\begin{array}{ccccccc}0 & 1 & 0 & 1 & 0 & \end{array}$ |
| MSB | 1 | $1+1$（a） | $\mathrm{A} \leftarrow(\mathrm{A})-(\mathrm{X}) *(\mathrm{Y})$ | 〈eidx） | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & \\ 0 & \\ 0\end{array}$ |
| AND | 1 | $1+1$（a） | $\mathrm{A} \leftarrow(\mathrm{A})$ AND（X＠Y） | （eidx） | $0 \begin{array}{llllll}0 & 1 & 1 & 0 & 0 & \end{array}$ |
| ANDXY | 1 | $1+1$（a） | $A \leftarrow(X @ 0)$ AND（Y＠ 0 ） | 〈eidx〉 | $\begin{array}{lllllll}0 & 1 & 1 & 0 & 1 & \longrightarrow\end{array}$ |
| OR | 1 | $1+1$（a） | $A \leftarrow$（A）OR（X＠Y） | 〈eidx） | $0 \begin{array}{llllll}0 & 1 & 1 & 1 & 0 & \\ 0 & 1 & 1 & 1 & 1 & \\ \text { eidx }\end{array}$ |
| ORXY | 1 | $1+1$（a） | $A \leftarrow(X @ 0) O R(Y @ 0)$ | 〈eidx） | $\begin{array}{ccccccc}0 & 1 & 1 & 1 & 1 & \longrightarrow\end{array}$ |
| XOR | 1 | $1+1$（a） | $\mathrm{A} \leftarrow$（A）XOR（X＠Y） | 〈eidx〉 | $\begin{array}{cccccc}1 & 0 & 0 & 0 & 0 & \\ 1 & 0 & 0 & 0 & 1 & \\ \text { eidx }\end{array}$ |
| XORXY | 1 | $1+1$（a） | $\mathrm{A} \leftarrow(\mathrm{X} @ 0) \mathrm{XOR}$（Y＠0） | 〈eidx〉 | $1 \begin{array}{llllll} & 0 & 0 & 0 & 1 & \end{array}$ |
| SHR | 1 | $1+1$（a） | A $\leftarrow$（A）SHR 1 （right） | （eidx） | $1 \begin{array}{llllll}1 & 0 & 0 & 1 & 0 & \end{array}$ |
| SHL | 1 | 1＋1（a） | $A \leftarrow$（A）SHL 1 （left） | 〈eidx） | $1 \begin{array}{cccccc} & 0 & 0 & 1 & 1 & \end{array}$ |


| ［B］Load／Store Instruction |  |  |  |  | Instruction Bit Pattern |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MNEMONIC | WORDS | CYCLES | DESCRIPTION | OPERANDS | 1514131211109876543210 |
| LDW | 2 | 2＋1（b） | Load 16．bit immediate value into register． | （const 16）（reg） | $\stackrel{1}{1} 1 \mathbf{1}$ |
| LDB | 1 | 1＋1（b） | Load 8．bit immediate value into fast register with sign extend． | （const 8）（freg） | $1 \begin{array}{llll}1 & 0 & 0 & \text { freg } \longrightarrow \longleftrightarrow \mathrm{imm} \mathrm{8}\end{array}$ |
| LDIX | 1 | 1＋1（b） | Indexed load to fast register． （freg） | 〈dir．ix〉〈freg〉 |  |
| STIX | 1 | 1 | Indexed store to fast register． （freg） |  |  |
| XFR | 1 | 1＋1（b） | Register transfer，any registers． src－＞dst（src and dst are reg） | 〈src〉＜dst＞ | $\begin{array}{cccccccc}1 & 1 & 0 & 1 & 0 & 0 & \mathrm{src} \longrightarrow \leftarrow \mathrm{dst} \longrightarrow\end{array}$ |
| PSH | 1 | $1+1$（b） | Push reg．onto stack． | 〈reg） | $\begin{array}{lllllllllllll}1 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & \mathrm{reg} \longrightarrow\end{array}$ |
| POP | 1 | $1+1$（b） | Pop reg．from stack | 〈reg） |  |



| 〔D〕 Illegal Opcode Instruction |  |  |  |  | Instruction Bit Pattern |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MNEMONIC | WORDS | CYCLES | DESCRIPTION | OPERANDS |  | 151413121110 | 9876 | 6543210 |
| ILLOP0 | 1 | 1 | Illegal opcode 0 | （const5） |  | $\begin{array}{llllll}1 & 1 & 0 & 1 & 0 & 1\end{array}$ | 0101 | $11 \leftarrow \mathrm{imm} 5 \rightarrow$ |
| ILLOP1 | 1 | 1 | Illegal opcode 1 | （const5） |  | $\begin{array}{llllll}1 & 1 & 0 & 1 & 0 & 1\end{array}$ | 0111 | $11 \leftarrow \mathrm{imm} 5 \rightarrow$ |
| ILLOP2 | 1 | 1 | Illegal opcode 2 | ＜const4〉 |  | 1110101 | 0111 | $101 \leftarrow \mathrm{imm} 4 \rightarrow$ |
| ILLOP3 | 1 | 1 | Illegal opcode 3 | （const 3） |  | $1 \begin{array}{llllll}1 & 1 & 0 & 1 & 0 & 1\end{array}$ | 0111 | 1001 （imm3） |
| ILLOP4 | 1 | 1 | Illegal opcode 4 |  |  | $1 \begin{array}{llllll}1 & 1 & 0 & 1 & 0 & 1\end{array}$ | 0111 | 1000100 |
| ILLOP5 | 1 | 1 | Illegal opcode 5 | － |  | $\begin{array}{llllll}1 & 1 & 0 & 1 & 0 & 1\end{array}$ | 01111 | $1 \begin{array}{llllllll}1 & 0 & 0 & 0 & 1 & 0 & 1\end{array}$ |
| ILLOP6 | 1 | 1 | Illegal opcode 6 |  |  | $\begin{array}{llllll}1 & 1 & 0 & 1 & 0 & 1\end{array}$ | 0111 | 1000110 |
| ILLOP7 | 1 | 1 | Illegal opcode 7 | （const9） |  | $\begin{array}{llllll}1 & 1 & 0 & 1 & 0 & 1\end{array}$ | $1 \leftarrow$ | －imm $9 \longrightarrow$ |

INSTRUCTION CYCLE

|  | [A] Arithmetic/ Logic | [B] Load/Store | [C] Control Flow | [D] Illegal Opcode |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 1 \text { W 1 C } \\ {\left[\begin{array}{c} \text { Single } \\ \text { word } \\ \text { Single } \\ \text { cycle } \end{array}\right]} \end{gathered}$ | ENOP ADD ADDXY SUB SUBXY SUBI SUBYX SUBC MUL MAC MACAX MACK MSB AND ANDXY OR ORXY XOR XORXY SHR SHL | LDB LDIX STIX XFR PSH POP | JMPR <br> (taken) <br> CALLRT <br> CALLRNZ <br> (taken) | ILLOP0 <br> ILLOP1 <br> ILLOP2 <br> ILLOP3 <br> ILLOP4 <br> ILLOP5 <br> ILLOP6 <br> ILLOP7 |
| $\begin{gathered} 1 \mathrm{~W} 2 \mathrm{C} \\ {\left[\begin{array}{c} \text { Single } \\ \text { word } \\ 2 \\ \text { cycles } \end{array}\right]} \end{gathered}$ | ENOP AND ADDXY SUB SUBXY SUBI SUBYX MUL MAC MACAX MACK MSB AND ANDXY OR ORXY XOR XORXY SHR SHL $\left[\begin{array}{l} \text { external dual } \\ \text { (EXDUAL) mode } \end{array}\right]$ | LDB n IU LDIX (rx, n) IU POP IU POP SP XFR reg IU XFR reg SP $\left[\begin{array}{ll} \mathrm{IU}: & \mathrm{p} 0, \mathrm{p} 1, \mathrm{i} 0 \\ & \mathrm{i} 1, \mathrm{t} 0, \mathrm{t} 1 \\ & \mathrm{r0} 0, \mathrm{rl} \end{array}\right]$ | JMPR <br> (not taken) <br> CALLRNZ <br> (not taken) <br> CALLS |  |
| $\begin{gathered} 1 \mathrm{~W} 3 \mathrm{C} \\ {\left[\begin{array}{c} \text { Single } \\ \text { word } \\ 3 \text { cycles } \end{array}\right]} \end{gathered}$ |  |  | $\begin{aligned} & \text { RTS } \\ & \text { RTI } \end{aligned}$ |  |
| $\begin{gathered} 2 \text { W } 2 \text { C } \\ {\left[\begin{array}{lll} 2 & \text { words } \\ 2 & \text { cycles } \end{array}\right]} \end{gathered}$ |  | LDW n reg (except IU/SP) | JMPA CALLA |  |
| $\begin{gathered} 2 \mathrm{~W} 3 \mathrm{C} \\ {\left[\begin{array}{l} 2 \text { words } \\ 3 \\ \text { cycles } \end{array}\right]} \end{gathered}$ |  | $\begin{aligned} & \text { LDW n IU } \\ & \text { LDW n SP } \end{aligned}$ |  |  |
| MISC. |  |  | $\begin{array}{ll} \text { LPC } & \ldots \\ \text { LPI } & \ldots \end{array}$ |  |

■ INDEXING DEFINITION

$=$ N．B．$=s x \rightarrow$ Sign extend

## EDUAL（engine dual）INDEXING DESCRIPTION

| Mnemonic | Mnemonic | Pattern | Description |
| :---: | :---: | :---: | :---: |
| 〈 y index） | （ x index） | yyyyy xxxxx | Description for（ x index） |
| nop1 | nop0 | 00000 | no operation for IU0 |
| 0y | 0x | 00010 | $\mathbf{x} \leftarrow 0$ |
| －1y | $-1 \mathrm{x}$ | 00110 | $\mathrm{x} \leftarrow-1$ |
| ！p1＋ | ！p0＋ | 00001 | $\mathrm{p} 0 \leftarrow \mathrm{p} 0+1$ |
| ！p1－ | ！p0－ | 00111 | $\mathrm{p} 0 \leftarrow \mathrm{p} 0-1$ |
| $!\mathrm{pl}+\mathrm{i}$ | ！ $\mathrm{p} 0+\mathrm{i}$ | 00011 | $\mathrm{p} 0 \leftarrow \mathrm{p} 0+\mathrm{i} 0$ |
| ！ $\mathrm{p} 1+\mathrm{r}$ | ！ $\mathrm{p} 0+\mathrm{r}$ | 00100 | $\mathrm{p} 0 \leftarrow \mathrm{p} 0+\mathrm{r} 0$ |
| ！p1c | ！p0c | 00101 | $\begin{aligned} & \text { if } \mathrm{p} 0=\mathrm{t} 0 \text { then } \mathrm{p} 0 \underset{\mathrm{r} 0}{\leftarrow} \mathrm{c}, \\ & \text { clse } \mathrm{p} 0 \leftarrow \mathrm{p} 0+1 \end{aligned}$ |
| $\mathrm{ah}(\mathrm{p} 1)$ | $\mathrm{ah}(\mathrm{p} 0)$ | 01000 | （p0）$\leftarrow \mathrm{ah} \quad$ a |
| ah（r1） | ah（r0） | 01001 | （r0）$\leftarrow$ ah |
| ah（t1） $\mathrm{ah}(\mathrm{p} 1+\mathrm{i})$ | ah（t0） $\mathrm{ah}(\mathrm{p} 0+\mathrm{i})$ | 01010 | （ t 0$)$ $(\mathrm{p} 0$ p 0 $\mathrm{i} 0^{\text {a }}$ ah ${ }^{\text {a }}$ |
| $\mathrm{ah}(\mathrm{p} 1+\mathrm{r})$ | $\mathrm{ah}(\mathrm{p} 0+\mathrm{r})$ | 01100 | $(\mathrm{p} 0+\mathrm{r} 0) \leftarrow \mathrm{ah}$ |
| ah（！p1c） | $\mathrm{ah}(\mathrm{p} 0 \mathrm{c}$ ） | 01101 | $\begin{aligned} & \text { if } \mathrm{p} 0=\mathrm{t} 0 \text { then } \mathrm{p} 0 \leftarrow \mathrm{r} 0 \text {, } \\ & \text { else } \mathrm{p} 0 \leftarrow \mathrm{p} 0+1,(\mathrm{p} 0) \leftarrow \mathrm{ah} \end{aligned}$ |
| ah（ ${ }^{\text {p }} 1+\mathrm{i}$ ） | ah（！ $\mathrm{p} 0+\mathrm{i}$ ） | 01110 | $\mathrm{p} 0 \leftarrow \mathrm{p} 0+\mathrm{i} 0,(\mathrm{p} 0) \leftarrow \mathrm{ah}$ |
| ah（ $(\mathrm{p} 1+\mathrm{r})$ | ah（！ $\mathrm{p} 0+\mathrm{r}$ ） | 01111 | $\mathrm{p} 0 \leftarrow \mathrm{p} 0+\mathrm{r} 0,(\mathrm{p} 0) \leftarrow \mathrm{ah}$ |
| （p1） y | （p0） x | 10000 | $\mathrm{x} \leftarrow(\mathrm{p} 0)$ |
| （t1） y | （to） x | 10101 | $\mathbf{x} \leftarrow$（t0） |
| （r1） y | （r0） x | 11000 | $\mathbf{x} \leftarrow(\mathrm{r} 0)$ |
| （p1＋） y | （ $\mathrm{p} 0+$ ） x | 10001 | $\mathrm{x} \leftarrow(\mathrm{p} 0+1)$ |
| （ $\mathrm{p} 1++$ ） y | （ $\mathrm{p} 0++$ ） x | 10010 | $\mathrm{x} \leftarrow(\mathrm{p} 0+2)$ |
| （p1－）y | （p0－） x | 10111 | $\mathrm{x} \leftarrow(\mathrm{p} 0-1)$ |
| （p1－－） y | （p0－－） x | 10110 | $\mathrm{x} \leftarrow(\mathrm{p} 0-2)$ |
| （ $\mathrm{p} 1+\mathrm{i}$ ） y | （ $00+\mathrm{i}$ ） x | 10011 | $\mathbf{x} \leftarrow(\mathrm{p} 0+\mathrm{i} 0)$ |
| （ $\mathrm{p} 1+\mathrm{r}$ ） y | （ $\mathrm{p} 0+\mathrm{r}$ ） x | 10100 | $\mathrm{x} \leftarrow(\mathrm{p} 0+\mathrm{r} 0)$ |
| （！p1＋） y | （！ $\mathrm{p} 0+$ ） x | 11001 | $\mathrm{p} 0 \leftarrow \mathrm{p} 0+1, \mathrm{x} \leftarrow$（ p 0$)$ |
| $(!\mathrm{p} 1++) \mathrm{y}$ | （！p0＋＋） x | 11010 | $\mathrm{p} 0 \leftarrow \mathrm{p} 0+2, \mathrm{x} \leftarrow$（ p 0$)$ |
| （！p1－） y | （！p0－） x | 11111 | $\mathrm{p} 0 \leftarrow \mathrm{p} 0-1, \mathrm{x} \leftarrow$（p0） |
| $(\mathrm{p} 1-\mathrm{l}) \mathrm{y}$ | $(!\mathrm{p} 0--\mathrm{x}$ | 11110 | $\mathrm{p} 0 \leftarrow \mathrm{p} 0-2, \mathrm{x} \leftarrow(\mathrm{p} 0)$ |
| $(!\mathrm{p} 1+\mathrm{i}) \mathrm{y}$ | $(!\mathrm{p} 0+\mathrm{i}) \mathrm{x}$ | 11011 | $\mathrm{p} 0 \leftarrow \mathrm{p} 0+\mathrm{i} 0, \mathrm{x} \leftarrow(\mathrm{p} 0)$ |
| $(!\mathrm{p} 1+\mathrm{r}) \mathrm{y}$ | $(!\mathrm{p} 0+\mathrm{r}) \mathrm{x}$ | 11100 | $\mathrm{p} 0 \cdot \leftarrow \mathrm{p} 0+\mathrm{r} 0, \mathrm{x} \leftarrow(\mathrm{p} 0)$ |
| （！p1c）${ }^{\text {y }}$ | （！p0c） x | 11101 | if $\mathrm{p} 0=\mathrm{t} 0$ then $\mathrm{p} 0=\mathrm{r} 0$ ， else $\mathrm{p} 0 \leftarrow \mathrm{p} 0+1: \mathrm{x} \leftarrow(\mathrm{p} 0)$ |

〈 Y index〉 is same in operation as $\langle\mathrm{X}$ index〉．

■ INTERNAL REGISTER SUMMARY
(27)

FAST REGISTERS

| Reg \# | Mnemonic | Description |
| :---: | :---: | :---: |
| 00 | P0 | pointer 7 |
| 01 | I 0 | index Index Unit 0 |
| 02 | T0 | test Index Unit 0 |
| 03 | R0 | reload |
| 04 | P1 | pointer |
| 05 | I 1 | index Index Unit 1 |
| 06 | T1 | test Index Unit 1 |
| 07 | R1 | reload |
| 08 | AL | Least significant accumulator word |
| 09 | AH | Most significant accumulator word |
| 0A | ${ }^{\text {AZ }}$ | LOAD: load AH, zero AL STORE: store AH |
| 0B | X |  |
| ${ }^{0 \mathrm{C}}$ | Y | Engine registers |
| 0D | K |  |
| 0 E | PARPORT | Parallel Port data register |
| 0F | SERPORT | Serial Port data register |

## SLOW REGISTERS

| Reg \# | Mnemonic | Description |
| :---: | :--- | :--- |
| 10 | MASK | Interrupt mask |
| 11 | INTR | Interrupt |
| 12 | STAT | Execution status |
| 13 | IOSTAT | Serial, Parallel \& debug status |
| 14 | MODE | Mode select |
| 15 |  | Reserved |
| 16 | DEBMODE | Debug and test mode |
| 17 | SP | Stack pointer |
| 18 | E0 | Event/Compare 0 |
| 19 | E1 | Event/Compare 1 |
| $1 A$ |  | Reserved |
| 1B |  | Reserved |
| 1C | TIMER | Timer |
| 1D |  | Reserved |
| 1E | PROGMAT | Program address compare |
| 1F |  | Reserved |

## FLAG CONDITION

## FLAG CONDITION

| Mnemonic | V | C | N | Z | B |
| :--- | :---: | :---: | :---: | :---: | :---: |
| ENOP | - | - | - | - | - |
| ADD | m | m | m | m | m |
| ADDXY | m | m | m | m | m |
| SUB | m | m | m | m | m |
| SUBXY | m | m | m | m | m |
| SUBI | m | m | m | m | m |
| SUBYX | m | m | m | m | m |
| MUL | m | - | m | m | - |
| MAC | m | m | m | m | - |
| MACAX | m | m | m | m | - |
| MACK | m | m | m | m | - |
| MSB | m | m | m | m | - |
| SUBC | m | m | m | m | - |
| AND | - | - | m | m | m |
| ANDXY | - | - | m | m | m |
| OR | - | - | m | m | m |
| ORXY | - | - | m | m | m |
| XOR | - | - | m | m | m |
| XORXY | - | - | m | m | m |
| SHL | - | m | m | m | m |
| SHR | - | m | m | m | m |

Note) The meaning of the symbol are following this ...
V: Over flow flag
C: Carry flag
N : Negative sign flag
Z: Zero flag
B : Bitwise XOR set flag
m : Flag bit change

## CONDITIONED INSTRUCTION TABLE

| Alias | Pattern | Logic | Description |
| :---: | :---: | :---: | :---: |
| (cond) | $\operatorname{ccccc}$ |  |  |
| >s | 00000 |  | Signed strictly greater than |
| < $=$ s | 00001 | ( $\bar{N} \& \mathbf{V}$ \& $\bar{Z} \mid \bar{N} \& \overline{\mathrm{~V}}$ \& $\overline{\mathrm{Z}}$ ) | Signed less than or equal |
| $\rangle=s$ | 00010 | N\&V\| | Signed greater than or equal |
| (s | 00011 | ( $\mathrm{N} \& \mathrm{~V} \mid \mathrm{N} \& \mathrm{~V}$ ) | Signed strictly less than |
| m | 00100 | N | Sign bit set (minus) |
| p | 00101 | $\bar{N}$ | Sign bit reset (plus) |
| >u | 00110 | C\& | Unsigned strictly greater than |
| (=u | 00111 | ( $\bar{C} \& \overline{\text { ¢ }}$ ) | Unsigned less than or equal |
| $)=\mathrm{u}$ | 01000 | C | Unsigned greater than or equal |
| くu | 01001 | C | Unsigned strictly less than |
| v | 01010 | V | Overflow |
| ! v | 01011 | $\nabla$ | Not overflow |
| ! iu0 | 01100 | IU0 | P0 not equal to T0 |
| !iul | 01101 | IU1 | P1 not equal to T1 |
| = | 01110 | Z | Equal |
| $!=$ | 01111 | Z | Not equal |
| t | 10000 | 1 | Always |
| ! t | 10001 | 0 | Never |
| ah7 | 10010 | AH[7] | AH register bit 7 (AH[7]) set |
| ah6 | 10011 | AH[6] | AH register bit 6 (AH[6]) set |
| ah5 | 10100 | AH[5] | AH register bit 5 (AH[5]) set |
| ah4 | 10101 | AH[4] | AH register bit 4 ( $\mathrm{AH}[4])$ set |
| ah3 | 10110 | AH[3] | AH register bit 3 (AH[3]) set |
| ah2 | 10111 | AH[2] | AH register bit 2 (AH[2]) set |
| ah1 | 11000 | AH[1] | AH register bit 1 (AH[1]) set |
| ah0 | 11001 | AH[0] | AH register bit 0 (AH[0]) set |
| e0 | 11010 | EVENT[0] | Sense of EVENT[0] pin |
| e1 | 11011 | EVENT[1] | Sense of EVENT[1] pin |
| io0 | 11100 | I/O[0] | Sense of I/O[0] pin |
| iol | 11101 | I/O[1] | Sense of I/O[1] pin |
| b ${ }_{\text {b }}$ | 11110 | B | Bitwise XOR of AH |
| ! b | 11111 | $\overline{\text { B }}$ | Bitwise XNOR of AH |

## -PACKAGE DIMENSION

28 pin DIP


## DEVELOPMENT TOOL

A cross assembler and an emulator are available to efficiently develop application algorithms and software and to debug target systems.
(RP5C72 program development procedure)

(Development environment) Development support tools can be structured on MS-DOS version PCs (IBM PC-AT and compatible machines).

## - Cross assembler

The cross assembler (XAS71) converts a source code generated by the RP5C72 assembly language into an executable object code.

The source file is generated by an ordinary ASCII file, using an ordinary editor to indicate the instruction in mnemonic. (Use .X71 for the extension of source file)

The object file of the output file is output in Motorola-S format, and can be executed by the emulator or the processor.

The cross assembler (XAS71) can operate on VAX and SUN3 UNIXs and on MS-DOS OSs.

## - Emulator

The emulator of the RP5C72 is a support tool for program debugging using actual DSP chips and target systems. It has various functions required for a basic real-time in-circuit emulator.

The main functions are as follows:

- Built-in 12-bit A/D converter for input signals
- Two built-in 16-bit D/A converters for output signals
- Processes the same signals as those given to the RP5C72, with the 28 -pin socket.
- Break pointer setting
- Reverse assembler
- Line assembler
- Operation commands for various memories (block transfer and replacement of files and data)
- Develops programs of up to 8 K words.
- Single step function
- A $40-\mathrm{MHz}$ crystal oscillator is built-in. It is also possible to input clocks from an external oscillator.
MS-DOS version PCs (IBM PC-AT and compatible machines) are used as host computers.


## RP/RS53256E

PIN CONFIGURATION (TOP VIEW)
RP/RS53256E is a CMOS Read Only Memory organized as 32768 words $\times 8$ bits and operates from a single 5 V supply. The supply current is reduced from 50 mA (Max.) to $100 \mu \mathrm{~A}$ (Max.) by the power down function.
Accoding to your order, the logic of OE signal can be selected as either ACTIVE HIGH or ACTIVE LOW.

## FEATURES

1. Organization: 32768 words $\times 8$ bits
2. Access Time: 200 ns
3. TTL Compatible Input/Output
4. Single 5V Power Supply
5. Package RP53256E • • 28pin DIP RS53256E • • 28pin SOP

- PINCONFIGURATION (TOP VIEW)

| Pin Name | Function |
| :--- | :--- |
| $\mathrm{A}_{0} \sim \mathrm{~A}_{14}$ | Address Input |
| $\mathrm{O}_{0} \sim \mathrm{O}_{7}$ | Data Output |
| $\mathrm{OE} / \overline{\mathrm{OE}}$ | Output Enable Input |
| $\overline{\mathrm{CE}}$ | Chip Enable Input |
| Vcc | Power Supply (+5V) |
| GND | Ground |



## PIN DESCRIPTION

(32,768 word $\times 8$ bit)

## BLOCK DIAGRAM

$\mathrm{O}_{0} \mathrm{O}_{1} \mathrm{O}_{2} \mathrm{O}_{3} \mathrm{O}_{4} \mathrm{O}_{5} \mathrm{O}_{6} \mathrm{O}_{7}$


## ABSOLUTE MAXIMUM RATING

| Symbol | Parameter | Condition | Limit | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | With respect to GND | $-0.3 \sim 7$ | V |
| VI | Input Voltage |  | $-0.3 \sim V_{C C}+0.3$ | V |
| Vo | Output Voltage |  | $-0.3 \sim V_{c c}+0.3$ | V |
| Pd | Power Consumption | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 350 | mW |
| Topr | Operating Temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITION $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\right.$ ）

| Symbol | Parameter | Min． | Typ． | Max． | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |

## ELECTRICAL CHARACTERISTICS

－DC ELECTRICAL CHARACTERISTICS（ $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, ~ \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ ）

| Symbol | Parameter | Condition | Min． | Typ． | Max． | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc1 | Supply Current（Operation） | $\mathrm{t}_{\mathrm{RC}}=200 \mathrm{~ns}$ |  |  | 50 | mA |
| Isb1 | Supply Current（Stand by） | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |  |  | 2 | mA |
| IsB2 |  | $\overline{\mathrm{CE}}=\mathrm{Vcc}-0.2 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| Vor | ＂H＂Output Voltage | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | 2.4 |  |  | V |
| Vol | ＂L＂Output Voltage | $\mathrm{IOL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| VIH | ＂H＂Input Voltage |  | 2.2 |  | Vcc | V |
| VIL | ＂L＂Input Voltage |  | $-0.3$ |  | 0.8 | V |
| ILI | Input Lenkage Current | $\mathrm{V}_{1}=0 \mathrm{~V} \sim \mathrm{Vcc}$ | － 10 |  | 10 | $\mu \mathrm{A}$ |
| ILo | Output Leakage Current | $\mathrm{Vo}=\mathrm{OV} \sim \mathrm{Vcc}$ <br> Chip Deselected | － 10 |  | 10 | $\mu \mathrm{A}$ |

The supply current is measured at output open state．

- AC ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, ~ \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| tra | Read Cycle Time | 200 |  |  | ns |
| tacc | Address Access Time |  |  | 200 | ns |
| tce | Chip Enable Access Time |  |  | 200 | ns |
| toe | Output Enable Access Time |  |  | 80 | ns |
| tof | Output Floating Delay Time | 0 |  | 80 | ns |
| toh | Output Hold Time | 0 |  |  | ns |

Input Voltage
Output Load
Measuring Voltage

$$
\begin{aligned}
& : V_{I L}=0.6 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, ~ \mathrm{tr}, ~ \mathrm{tf}=10 \mathrm{~ns} \\
& : 1 \mathrm{TTL}+100 \mathrm{pF} \\
& : \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, ~ \mathrm{~V}_{\mathrm{IH}}=2.2 \mathrm{~V}, ~ \mathrm{VOL}_{\mathrm{OL}}=0.8 \mathrm{~V}, ~ \mathrm{VOH}_{\mathrm{OH}}=2.2 \mathrm{~V}
\end{aligned}
$$

## - TIMING CHART



## - CAPACITANCE

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ci | Input Capacitance | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 10 | pF |
| Co | Output Capacitance |  |  |  | 12 | pF |

－PACKAGE DIMENSION（Unit ：mm／inch）
－28PIN DIP（RP53256E）

－28PIN SOP（RS53256E）


## $\mathbf{R n c o r}$

## RP／RS531010E

RP／RS531010E is a 1 Mbit programmable mask ROM using CMOS process technology．
It has also been provided with a power down function which reduces supply current from 30 mA （Max．）to $100 \mu \mathrm{~A}$（Max．）by setting the $\overline{C E}$ input to the＂$H$＂level．

In addition，the logic level of the output enable can be selected from among three types of logic levels，ACTIVE HIGH，ACTIVE LOW and ISOLA－ TED．

## FEATURES

1．Organization ： 131072 words $\times 8$ bits
2．Access Time ： 200 ns
3．TTL Compatible Input／Output
4．Single 5V Power Supply
5．Power Consumption ：

$$
\begin{aligned}
& \text { operation } 165 \mathrm{~mW} \text { (Max.) } \\
& \text { standby } 0.55 \mathrm{~mW} \text { (Max.) }
\end{aligned}
$$

6．3－state Output
7．Package ：RP531010E • • 32 pin DIP
RS531010E • • • 32 pin SOP

## CMOS 1Mbit MASK ROM

（131，072 word $\times 8 \mathrm{bit}$ ）

## PIN CONFIGURATION（TOP VIEW ）

|  |  |
| :---: | :---: |

## PIN DESCRIPTION

| Pin Name | Function |
| :--- | :--- |
| $\mathrm{A}_{0} \sim \mathrm{~A}_{16}$ | Address Input |
| $\mathrm{O}_{0} \sim \mathrm{O}_{7}$ | Data Output |
| $\mathrm{OE} / \overline{\mathrm{OE}}$ | Output Enable Input |
| $\mathrm{OE} 1 / \overline{\mathrm{OE} 1}$ | Output Enable Input |
| $\mathrm{OE} 2 / \overline{\mathrm{OE} 2}$ | Output Enable Input |
| $\overline{\mathrm{CE}}$ | Chip Enable Input |
| Vcc | Power Supply（＋5V） |
| GND | Ground |
| NC | No connection |



## ABSOLUTE MAXIMUM RATING

| Symbol | Parameter | Condition | Limit | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Vcc | Supply Voltage | With respect to GND |  | $-0.3 \sim 7$ |
|  |  |  | $-0.3 \sim \mathrm{Vcc}+0.5$ | V |
| V I | Input Voltage |  | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |
| Vo | Output Voltage |  | 210 | mW |
| Pd | Power Consumption | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Topr | Operating Temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature |  |  |  |

RECOMMENDED OPERATING CONDITION ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| VIH | " H " Input Voltage | 2.2 |  | Vcc | V |
| VIL | "L " Input Voltage | 0 |  | 0.8 | V |

## - ELECTRICAL CHARACTERISTICS

- DC ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Isb1 | Supply Current (Standby) | $\begin{aligned} & \text { Io }=0 \mathrm{~mA}, \overline{\mathrm{CE}}=2.2 \mathrm{~V} \\ & \text { Total input }=2.2 \mathrm{Vor} 0.8 \mathrm{~V} \end{aligned}$ |  |  | 3 | mA |
| Isb2 | Supply Current (Standby) | $\begin{gathered} \text { lo }=0 \mathrm{~mA}, \overline{\mathrm{CE}}=\mathrm{Vcc}-0.2 \mathrm{~V} \\ \text { Total input }=\mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ \mathrm{GND}+0.2 \mathrm{~V} \end{gathered}$ |  |  | 0.1 | mA |
| Icc1 | Supply Current (Operation) | $10=0 \mathrm{~mA}, \mathrm{trc}^{2}=200 \mathrm{~ns}$ |  |  | 30 | mA |
| Icc2 | Supply Current (Operation) | $\begin{aligned} & \mathrm{t}_{\mathrm{RC}}=1 \mu \mathrm{~s}(\mathrm{CL}=100 \mathrm{PF}) \\ & \overline{\mathrm{CE}}, \overline{\mathrm{OE}}=\mathrm{GND}+0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{GND}+0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \end{aligned}$ |  |  | 10 | mA |
| Voh1 | " H " Output Voltage | Іон $=-0.4 \mathrm{~mA}$ | 2.4 |  |  | V |
| Voh2 | " H " Output Voltage | $1 \mathrm{OH}=-0.1 \mathrm{~mA}$ | $\mathrm{Vcc} \times 0.8$ |  |  | V |
| Vol | " L " Output Voltage | $\mathrm{IOL}=3.2 \mathrm{~mA}$ |  |  | 0.4 | V |
| VIH | " H " Input Voltage |  | 2.2 |  | Vcc | V |
| VIL | " L " Input Voltage |  | -0.3 |  | 0.8 | V |
| lLI | Input Leakage Current | $\mathrm{V}_{1}=0 \mathrm{~V} \sim \mathrm{Vcc}$ | - 10 |  | 10 | $\mu \mathrm{A}$ |
| ILo | Output Leakage Current | $\mathrm{V}_{\mathrm{o}}=\mathrm{OV} \sim \mathrm{Vcc}$ <br> Chip Deselected | - 10 |  | 10 | $\mu \mathrm{A}$ |

- AC ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| tra | Read Cycle Time | 200 |  |  | ns |
| tacc | Address Access Time |  |  | 200 | ns |
| tce | Chip Enable Access Time |  |  | 200 | ns |
| toe | Output Enable Access Time |  |  | 80 | ns |
| tof | Output Floating Delay Time | 0 |  | 80 | ns |
| toh | Output Hold Time | 0 |  |  | ns |

Input Voltage
Output Load
Measuring Voltage
$: V_{\text {IL }}=0.6 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \quad \mathrm{tr}, \quad \mathrm{tf}=10 \mathrm{~ns}$
$: 1 \mathrm{TTL}+100 \mathrm{pF}$
$: \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{VIH}^{2}=2.2 \mathrm{~V}, \mathrm{VOL}=0.8 \mathrm{~V}, \quad \mathrm{VOH}=2.2 \mathrm{~V}$

## - TIMING CHART



## NOTE

(Valid data after power on )
After power on, with $\overline{C E}$ set to GND level, valid data output will be sent after tacc, from a change in at least one address input. If other than the above parameters, the valid data output will be sent after tcE due to the $\overline{C E}$ rise pulse.

- CAPACITANCE

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ci | Input Capacitance | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 10 | pF |
| Co | Output Capacitance |  |  |  | 15 | pF |

- PACKAGE DIMENSION (Unit:mm/inch)


## - 32PIN DIP (RP531010E)



- 32PIN SOP (RS531010E)



## RP/RS532010E

RP/RS532010E is a 2 Mbit programmable mask ROM using CMOS process technology. It has also been provided with a power down function which reduces supply current from 50 mA (Max.) to $100 \mu \mathrm{~A}$ (Max.) by setting the $\overline{\mathrm{CE}}$ input to the " H " level.
In addition, the logic level of the number 31 pin output enable can be selected from among three types of logic levels, ACTIVE HIGH, ACTIVE LOW and ISOLATED. Further the logic level of the number 24 pin output enable can be specified from among two types either ACTIVE HIGH or ACTIVE LOW.

## FEATURES

1. Organization: 262144 words $\times 8$ bits
2. Access Time : 200 ns
3. TTL Compatible Input/Output
4. Single 5 V Power Supply
5. Power Consumption :
operation 275 mW (Max.)
standby 0.55 mW (Max.)
6. 3-state Output
7. Package : RP532010E • • • 32 pin DIP

RS532010E • • • 32 pin SOP

## CMOS 2Mbit MASK ROM

PIN CONFIGURATION (TOP VIEW )


## PIN DESCRIPTION (TOP VIEW)

| Pin Name | Function |
| :--- | :--- |
| $\mathrm{A}_{0} \sim \mathrm{~A}_{17}$ | Address Input |
| $\mathrm{O}_{0} \sim \overline{\mathrm{O} 7}$ | Data Output |
| $\mathrm{OE} / \overline{\mathrm{OE}}$ | Output Enable Input |
| $\mathrm{OE} 1 / \overline{\mathrm{OE} 1}$ | Output Enable Input |
| $\overline{\mathrm{CE}}$ | Chip Enable Input |
| Vcc | Power Supply ( +5 V ) |
| GND | Ground |
| NC | No connection |



ABSOLUTE MAXIMUM RATING

| Symbol | Parameter | Condition | Limit | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | With respect to GND | $-0.3 \sim 7$ | V |
| V 1 | Input Voltage |  | $-0.3 \sim \operatorname{Vcc}+0.5$ | V |
| Vo | Output Voltage |  | $-0.3 \sim V c c+0.3$ | V |
| Pd | Power Consumption | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 350 | mW |
| Topr | Operating Temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITION ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| VIH | " H " Input Voltage | 2.2 |  | Vcc | V |
| VIL | "L " Input Voltage | 0 |  | 0.8 | V |

## ■ ELECTRICAL CHARACTERISTICS

- DC ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Isb1 | Supply Current (Standby) | $\begin{aligned} & \text { Io }=0 \mathrm{~mA}, \overline{\mathrm{CE}}=2.2 \mathrm{~V} \\ & \text { Total input }=2.2 \mathrm{~V} \text { or } 0.8 \mathrm{~V} \end{aligned}$ |  |  | 3 | mA |
| Isb2 | Supply Current (Standby) | $\begin{array}{r} \mathrm{Io}=0 \mathrm{~mA}, \overline{\mathrm{CE}}=\mathrm{Vcc}-0.2 \mathrm{~V} \\ \text { Total input }=\mathrm{Vcc}-0.2 \mathrm{~V} \text { or } \\ \mathrm{GND}+0.2 \mathrm{~V} \end{array}$ |  |  | 0.1 | mA |
| Icc1 | Supply Current (Operation) | Io $=0 \mathrm{~mA}, \mathrm{trc}=200 \mathrm{~ns}$ |  |  | 50 | mA |
| Icc2 | Supply Current (Operation) | $\begin{aligned} & \mathrm{tRC}=1 \mu \mathrm{~s}(\mathrm{CL}=100 \mathrm{PF}) \\ & \overline{\mathrm{CE}}, \quad \overline{\mathrm{OE}}=\mathrm{GND}+0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{GND}+0.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=\mathrm{V} \mathrm{VC}-0.2 \mathrm{~V} \end{aligned}$ |  |  | 10 | mA |
| Voh1 | " H " Output Voltage | $\mathrm{IOH}^{\prime}=-0.4 \mathrm{~mA}$ | 2.4 |  |  | V |
| Voh2 | " H " Output Voltage | $\mathrm{IOH}=-0.1 \mathrm{~mA}$ | $\mathrm{Vcc} \times 0.8$ |  |  | V |
| Vol | " L " Output Voltage | $1 \mathrm{OL}=3.2 \mathrm{~mA}$ |  |  | 0.4 | V |
| VIH | " H " Input Voltage |  | 2.2 |  | $\mathrm{Vcc}+0.3$ | V |
| VIL | " L " Input Voltage |  | -0.3 |  | 0.8 | V |
| ILI | Input Leakage Current | $\mathrm{V}_{1}=0 \mathrm{~V} \sim \mathrm{Vcc}$ | - 10 |  | 10 | $\mu \mathrm{A}$ |
| ILo | Output Leakage Current | $\begin{aligned} & \text { Vo }=0 \mathrm{~V} \sim \mathrm{Vcc} \\ & \text { Chip Deselected } \end{aligned}$ | - 10 |  | 10 | $\mu \mathrm{A}$ |

- AC ELECTRICAL CHARACTERISTICS (Ta=0~70 ${ }^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| tra | Read Cycle Time | 200 |  |  | ns |
| tacc | Address Access Time |  |  | 200 | ns |
| tce | Chip Enable Access Time |  |  | 200 | ns |
| toe | Output Enable Access Time |  |  | 80 | ns |
| tof | Output Floating Delay Time | 0 |  | 80 | ns |
| toh | Output Hold Time | 0 |  |  | ns |

Input Voltage
Output Load
Measuring Voltage
$: V_{I L}=0.6 \mathrm{~V}, \quad \mathrm{VIH}_{\mathrm{IH}}=2.4 \mathrm{~V}, \quad \mathrm{tr}, \quad \mathrm{tf}=10 \mathrm{~ns}$
$: 1 \mathrm{TTL}+100 \mathrm{pF}$
$: \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.2 \mathrm{~V}, \mathrm{VOL}^{2}=0.8 \mathrm{~V}, \mathrm{VOH}_{\mathrm{OH}}=2.2 \mathrm{~V}$

## - timing CHART



## NOTE

(Valid data after power on )
After power on, with $\overline{C E}$ set to GND level, valid data output will be sent after tacc, from a change in at least one address input. If other than the above parameters, the valid data will be sent after tcE due to the $\overline{C E}$ rise pulse.

## - CAPACITANCE

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ci | Input Capacitance | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 10 | pF |
| Co | Output Capacitance |  |  |  | 15 | pF |

## PACKAGE DIMENSION (Unit:mm/inch)

- 32PIN DIP (RP531010E)

- 32PIN SOP (RS531010E)



## RP/RF534040E

## CMOS 4Mbit MASK ROM

RP/RF534040E is a 4 Mbit programmable mask ROM using CMOS process technology.
It has also been provided with a power down function which reduces supply current from 50 mA (Max.) to $100 \mu \mathrm{~A}$ (Max.) by setting the CE input to the " H " level.
In addition, the logic level of the output enable can be selected from among three types of logic levels, ACTIVE HIGH, ACTIVE LOW and ISOLATED.

## FEATURES

1. Organization: 524288 words $\times 8$ bits 262144 words $\times 16$ bits
2. Access Time : 200 ns
3. TTL Compatible Input/Output
4. Single 5V Power Supply
5. Power Consumption : operation 275 mW (Max.) standby 0.55 mW (Max.)
6. 3-state Output
7. Package :

RP534040E • • • 40 pin DIP
RF534040E • • • 64 pin QFP

## BLOCK DIAGRAM



## - PIN DESCRIPTION

- RP534040E (40PIN DIP)

- RF534040E (64PIN QFP)


PIN DESCRIPTION

| Pin Name | Function |
| :--- | :--- |
| $\mathrm{A}-1 \sim \mathrm{~A}_{17}$ | Address Input |
| $\mathrm{O}_{0} \sim \mathrm{O}_{15}$ | Data Output |
| $\mathrm{OE} / \overline{\mathrm{OE}}$ | Output Enable Input |
| $\overline{\mathrm{CE}}$ | Chip Enable Input |
| $\overline{\mathrm{BYTE}}$ | BYTE output/WORD MODE swiching |
| Vcc | Power Supply ( +5 V ) |
| GND | Ground |
| NC | No connection |

## - OUTPUT MODE SWITCHING

Output mode switching is done by BYTE input. $\overline{\text { BYTE }}$ input at high level sets to WORD MODE (16 bit output). $\overline{\text { BYTE }}$ input at low level sets to BYTE MODE ( 8 bit output) . During BYTE MODE the $\mathrm{O}_{15}$ output pin switches to $A-1$ input pin.

| $\overline{\mathrm{CE}}$ | $\overline{\mathrm{OE}}(\mathrm{OE})$ | $\overline{\mathrm{BYTE}}$ | $\mathrm{A}-1$ <br> $\left(\mathrm{O}_{15}\right)$ | $\mathrm{O}_{0 \sim 7}$ | $\mathrm{O}_{8 \sim 15}$ | MODE | LSB | MSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Standby | - | - |
| L | $\mathrm{H}(\mathrm{L})$ | X | X | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ | Output <br> $\mathrm{Hi}-\mathrm{Z}$ | - | - |
| L | $\mathrm{L}(\mathrm{H})$ | H | Inhibit | $\mathrm{O}_{0 \sim 7}$ | $\mathrm{O}_{8 \sim 15}$ | WORD | $\mathrm{A}_{0}$ | $\mathrm{~A}_{17}$ |
| L | $\mathrm{~L}(H)$ | L | L | $\mathrm{O}_{0 \sim 7}$ | $\mathrm{Hi}-\mathrm{Z}$ | BYTE | $\mathrm{A}-1$ | $\mathrm{~A}_{17}$ |
| L | $\mathrm{~L}(H)$ | L | H | $\mathrm{O}_{8 \sim 15}$ | $\mathrm{Hi}-\mathrm{Z}$ |  |  |  |

(Note) $\quad X$ : Don't Care
$\mathrm{Hi}-\mathrm{Z}$ : High Impedance

ABSOLUTE MAXIMUM RATING

| Symbol | Parameter | Condition | Limit | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Vcc | Supply Voltage | With respect to GND | $-0.3 \sim 7$ | V |
|  |  |  | $-0.3 \sim \mathrm{Vcc}+0.5$ | V |
|  | Input Voltage |  | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |
| Vo | Output Voltage | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 350 | mW |
| Pd | Power Consumption |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Topr | Operating Temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature |  |  |  |

RECOMMENDED OPERATING CONDITION $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| VIH | "H " Input Voltage | 2.2 |  | Vcc | V |
| VIL | " L " Input Voltage | 0 |  | 0.8 | V |

## ELECTRICAL CHARACTERISTICS

- DC ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Isb1 | Supply Current (Standby) | $* 1$ |  |  | 0.1 | mA |
| Isb2 | Supply Current (Standby) | $* 2$ |  |  | 2 | mA |
| Icc | Supply Current (Operation) | $\mathrm{Io}=0 \mathrm{~mA}, \mathrm{tRC}=200 \mathrm{~ns}$ |  |  | 50 | mA |
| VoH | " H " Output Voltage | IoH $=-0.4 \mathrm{~mA}$ | 2.4 |  |  | V |
| VoL | " L " Output Voltage | IoL $=2.5 \mathrm{~mA}$ |  |  | 0.4 | V |
| VIH | " H " Input Voltage |  | 2.2 |  | $\mathrm{~V}_{\mathrm{cc}}+0.3$ | V |
| VIL | "L " Input Voltage |  | -0.3 |  | 0.8 | V |
| ILI | Input Leakage Current | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} \sim \mathrm{Vcc}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |
| ILO | Output Leakage Current | Vo $=0 \mathrm{~V} \sim \mathrm{Vcc}$ <br> Chip Deselected | -10 |  | 10 | $\mu \mathrm{~A}$ |

$* 1: \mathrm{CE}=\mathrm{Vcc}-0.2 \mathrm{~V}$, Total input $=0.2 \mathrm{~V}$ or $\mathrm{Vcc}-0.2 \mathrm{~V}, 10=0 \mathrm{~mA}$
$* 2: \overline{\mathrm{CE}}=2.2 \mathrm{~V}$, Total input $=0.8 \mathrm{~V}$ or $2.2 \mathrm{~V}, 10=0 \mathrm{~mA}$

- AC ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| trc | Read Cycle Time | 200 |  |  | ns |
| tacc | Address Access Time |  |  | 200 | ns |
| tce | Chip Enable Access Time |  |  | 200 | ns |
| toe | Output Enable Access Time |  |  | 80 | ns |
| tDF | Output Floating Delay Time | 0 |  | 80 | ns |
| toh | Output Hold Time | 0 |  |  | ns |

Input Voltage
$: \mathrm{V}_{\mathrm{IL}}=0.6 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \quad \mathrm{tr}, \quad \mathrm{tf}=10 \mathrm{~ns}$
Output Load
$: 1$ TTL +100 pF
Measuring Voltage $\quad: \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{VIH}_{\mathrm{IH}}=2.2 \mathrm{~V}, \mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.2 \mathrm{~V}$

## - TIMING CHART



## NOTE

(Valid data after power on)
After power on, with $\overline{C E}$ set to GND level, valid data output will be sent after tacc, from a change in at least one address input. If other than the above parameters, the valid data output will be sent after tce due to the CE rise pulse.

- CAPACITANCE

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ci | Input Capacitance | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 10 | pF |
| Co | Output Capacitance |  |  |  | 15 | pF |

## PACKAGE DIMENSION (Unit : mm/inch)

## - 40PIN DIP (RP534040E)



64PIN QFP (RF534040E)


## RP2364E

## GENERAL DESCRIPTION

The RP2364E is static NMOS Read Only Memory organized as 8,192 words by 8 -bits and operate from a single +5 V supply.

The RP2364E features automatic power-down mode. When Chip .Enable ( $\overline{\mathrm{CE}}$ ) goes HIGH level, the supply current is reduced from 100 mA (max.) to 20 mA (max.).

The device has Chip Enable ( $\overline{\mathrm{CE}}$ ) input and output Enable ( $\mathrm{OE} / \overline{\mathrm{OE}}$ ) inputs allowing up to 32 wired ORs to be tied without external decoding.

According to your order, logic of the following pins may be selected ACTIVE LOW or ACTIVE HIGH or NC.

Pins 1, 22, 26 and 27. and Pin 20 may be selected as $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$.

## FEATURES

$\bullet 8,192$ words $\times 8$ bits organization

- Low power dissipation: Active 550 mW max.

Standby 110 mW max.

- Fast access time: 200ns max.
- Single $+5 \mathrm{~V}( \pm 10 \%)$ power supply
- Completely TTL compatible: All outputs and inputs

PIN CONFIGURATION (Top view)


PIN DESCRIPTION

| PIN NAME | FUNCTION |
| :--- | :--- |
| $\mathrm{A}_{0} \sim \mathrm{~A}_{12}$ | Address Input |
| $\mathrm{O} 0^{\sim} \sim \mathrm{O}_{7}$ | Data Output |
| $\overline{\mathrm{OE}}_{1} \sim \overline{\mathrm{OE}} 5^{\overline{\mathrm{CE}}}$ | Output Enable |
| NC | Chip Enable |
| Vcc | No Connection |
| GND | Power Supply |

BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Condition | Limit | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |  | $-0.5 \sim 7$ | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | With respect to GND | $-0.5 \sim 7$ | V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage |  | $-0.5 \sim 7$ | V |
| Pd | Maximum Power Dissipation |  | 700 | mW |
| Topr | Operating Ambient Temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$ )

| Symbol | Parameter |  | Specified Value |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | -0.5 |  | 0.8 | V |

- ELECTRICAL CHARACTERISTICS
-DC ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V} \mathrm{Cc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Specified Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ICC1 | Supply Current (Standby) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 20 | mA |
| ICC2 | Supply Current (Active) | $\mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}$ |  |  | 100 | mA |
| V OH | Output High Voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| V L | Qutput Low Voltage | $\mathrm{IOL}=3.2 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  | Vcc | V |
| VIL | Input Low Voltage |  | -0.5 |  | 0.8 | V |
| ILI | Input Leakage Current | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{cc}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| ILo | Output Leakage Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{Cc}}$ <br> Chip Deselected | -10 |  | 10 | $\mu \mathrm{A}$ |

- AC ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Specified Valve |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| trc | Read Cycle Time | Output Load $=$$1 \mathrm{TTL}+100 \mathrm{pF}$ | 200 |  |  | ns |
| tacc | Address Access Time |  |  |  | 200 | ns |
| tce | Chip Enable Access Time |  |  |  | 200 | ns |
| toe | Output Enable Access Time |  |  |  | 80 | ns |
| tbF | Output Hold Time after Output Enable Change |  |  |  | 80 | ns |
| tor | Output Hold Time after Address Change |  | 0 |  |  | ns |
| tch | Output Hold Time after Chip Enable Change |  |  |  | 80 | ns |

Notes: 1. Input Pulse Levels: $\mathrm{V}_{\mathrm{IL}}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.2 \mathrm{~V}$
2. Output Timing Reference Level : Vol $=0.8 \mathrm{~V}, \mathrm{~V}_{\text {он }}=2.0 \mathrm{~V}$

- TERMINAL CAPACITANCE

| Symbol | Parameter | Test Condition | Specified Value |  |  | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Ci | Input Capacitance | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 | pF |
| $\mathrm{C}_{0}$ | Output Capacitance |  |  |  | 12 | pF |  |

TIMING CHART


- 28 PIN PLASTIC PACKAGE (Unit: mm)



## RP23128E

## GENERAL DESCRIPTION

The RP23128E is static NMOS Read Only Memory organized as 16,384 words by 8 -bits and operate from a single +5 V supply.
The RP23128E features automatic power-down mode. When Chip Enable ( $\overline{\mathrm{CE}}$ ) goes HIGH level, the supply current is reduced from 100 mA (max.) to 20 mA (max.).
These devices have Chip Enable ( $\overline{\mathrm{CE}}$ ) input and output Enable ( $\mathrm{OE} / \overline{\mathrm{OE}}$ ) inputs allowing up to 16 wired ORs to be tied without external decoding.
According to your order, logic of the following pins may be selected.

Pin 22 (active low/active high)
Pin 1, 27 (active low/active high/No Connection)
Pin 20 (Chip Enable/active low/active high)

- features
- 16,384 words $\times 8$ bits organization
- Low power dissipation: Active 550 mW max. Standby 110 mW max.
- Fast access time: 200 ns max.
- Single $+5 \mathrm{~V}( \pm 10 \%)$ power supply
- Completely TTL compatible: All outputs and inputs

PIN CONFIGURATION (Top view)


PIN DESCRIPTION

| PIN NAME | FUNCTION |
| :--- | :--- |
| $\mathrm{A}_{0} \sim \mathrm{~A}_{13}$ | Address Input |
| $\mathrm{O}_{0} \sim 0_{7}$ | Data Output |
| $\overline{\mathrm{OE}}_{1} \sim \overline{\mathrm{OE}}_{4}$ | Output Enable |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| NC | No Connection |
| Vcc | Power Supply |
| GND | GND |

B BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Condition | Limit | Unit |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | With respect to GND | $-0.3 \sim 7$ | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage |  | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage |  | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |
| Pd | Maximum Power Dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating Ambient Temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

## - RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$ )

| Symbol | Parameter |  | Specified Value |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\text {IH }}$ | Input High Voltage | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 |  | 0.8 | V |

## - ELECTRICAL CHARACTERISTICS

- DC ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Specified Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ICC1 | Supply Current (Standby) | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 20 | mA |
| ICC2 | Supply Current (Active) | $\mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}$ |  |  | 100 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VoL | Output Low Voltage | $\mathrm{IOL}=2.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | Vcc | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.3 |  | 0.8 | V |
| ILI | Input Leakage Current | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| ILo | Output Leakage Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \sim \mathrm{Vcc}$ <br> Chip Deselected | -10 |  | 10 | $\mu \mathrm{A}$ |

- AC ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cC}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Specified Valve |  |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 200 |  |  | ns |
| $\mathrm{t}_{\mathrm{ACC}}$ | Address Access Time |  |  | 200 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | Chip Enable Access Time |  |  | 200 | ns |
| toE | Output Enable Access Time |  |  | 80 | ns |
| tof | Out put Floating Delay Time |  |  | 80 | ns |
| toh | Output Hold Time | 0 |  |  | ns |

Note) Test Condition
Input Pulse Voltage: $\mathrm{V}_{\mathrm{IL}}=0.6 \mathrm{~V}$,
$\mathrm{V}_{\mathrm{IH}}=2.4 \mathrm{~V}$
Input Pulse Rise/Fall Time: 10ns
Timing Measuring Voltage:
Input $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$. $\mathrm{V}_{\mathrm{IH}}=2.2 \mathrm{~V}$
Output $\mathrm{VOL}=0.8 \mathrm{~V}$. $\mathrm{VOH}=2.0 \mathrm{~V}$
Output Load: 1 TTL +100 pF
(including jig capacitance)

## - TERMINAL CAPACITANCE

| Symbol | Parameter | Test Condition | Specified Value |  |  | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Ci | Input Capacitance | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 | pF |
| Co | Output Capacitance |  |  |  | 12 | pF |  |

TIMING CHART



## RP23256D/E, RP23257D/E

## GENERAL DESCRIPTION

The RP23256D/E and RP23257D/E are static NMOS Read Only Memories organized as 32,768 words by 8 . bits and operate from a single +5 V supply.
The RP23256D/E and RP23257D/E features automatic power-down mode. When Chip Enable ( $\overline{\mathrm{CE}}$ ) goes HIGH level, the supply current is reduced from 100 mA (max.) to 20 mA (max.).
These devices have Chip Enable ( $\overline{\mathrm{CE}}$ ) input and two output Enable ( $\mathrm{OE} / \overline{\mathrm{OE}}$ ) inputs allowing up to eight wired ORs to be tied without external decoding.
According to your order, logic of the following pins may be selected ACTIVE LOW or ACTIVE HIGH.

Pins. 1, and 22 for RP23256D/E
Pins 1, and 26 for RP23257D/E and $\mathrm{OE}_{2}$ may be changed to NC (No Connection), $\overline{\mathrm{CE}}$ may be selected to $\mathrm{OE}_{3}$.

## FEATURES

32,768 words $\times 8$ bits organization
Low power dissipation: Active 550 mW max. Standby 110 mW max.

- Fast access time: RP23256D/257D 250ns max. RP23256E/257E 200 ns max.
- Single $+5 \mathrm{~V}( \pm 10 \%)$ power supply
- Completely TTL compatible: All outputs and inputs
- 3-state outputs for wired-OR expansion
- Pin compatible with: Intel 27256 EPROM (RP23256D/E) TI 2564 EPROM (RP23257D/E)
- PIN CONFIGURATION (Top view)

| output enable <br> $\mathrm{OE}_{2} / \overline{\mathrm{OE}_{2}} / \mathrm{NC}$ |  |
| :---: | :---: |
| OUTPUT ENABLE <br> $\mathrm{OE}_{2} / \mathrm{OE}_{2} / \mathrm{NC}$ $\begin{aligned} & \text { ADDRESS } \\ & \text { INPUTS } \end{aligned} \begin{cases}A_{13} & \boxed{2} \\ A_{7} & \boxed{3} \\ A_{6} & \boxed{4} \\ A_{5} & \boxed{5} \\ A_{4} & \boxed{6} \\ A_{3} & \boxed{7} \\ A_{2} & \boxed{8} \\ A_{1} & \boxed{9} \\ A_{0} & \boxed{10} \\ \text { OUTPUTS } \begin{cases}O_{0} & \boxed{11} \\ O_{1} & 12 \\ O_{2} & 13 \\ \text { GND } & 14 \\ \hline\end{cases} \end{cases}$ |  |



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Condition | Limit | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | With respect to GND | $-0.5 \sim 7$ | V |
| VI | Input Voltage |  | $-0.5 \sim 7$ | V |
| Vo | Output Voltage |  | $-0.5 \sim 7$ | V |
| Pd | Maximum Power Dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating Ambient Temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

- RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$ )

| Symbol | Parameter |  | Specified Value |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  | Min | Typ | Max |  |
| V CC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.5 |  | 0.8 | V |

## - ELECTRICAL CHARACTERISTICS

- DC ELECTRICAL CHARACTERISTICS $\left(T a=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%\right)$

| Symbol | Parameter | Test Condition | Specified Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| IcC1 | Supply Current (Standby) | $\overline{\mathrm{CE}}=\mathrm{Vcc}$ |  |  | 20 | mA |
| ICC2 | Supply Current (Active) | $\mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}$ |  |  | 100 | mA |
| V OH | Output High Voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VoL | Output Low Voltage | $\mathrm{IOL}=3.2 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  | Vcc | V |
| VIL | Input Low Voltage |  | -0.5 |  | 0.8 | V |
| ILI | Input Leakage Current | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{Cc}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| ILo | Output Leakage Current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{cc}}$ <br> Chip Deselected | -10 |  | 10 | $\mu \mathrm{A}$ |

- AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, V \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%\right)$

| Symbol | Parameter | Test Condition | RP23256D/257D |  |  | RP23256E/257E |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| trc | Read Cycle Time | Output Load $=$$1 \mathrm{TTL}+100 \mathrm{pF}$ | 250 |  |  | 200 |  |  | ns |
| tacc | Address Access Time |  |  |  | 250 |  |  | 200 | ns |
| tce | Chip Enable Access Time |  |  |  | 250 |  |  | 200 | ns |
| toe | Output Enable Access Time |  |  |  | 100 |  |  | 80 | ns |
| tbF | Output Hold Time after Output Enable Change |  |  |  | 100 |  |  | 80 | ns |
| tor | Output Hold Time after Address Change |  | 0 |  |  | 0 |  |  | ns |
| tch | Output Hold Time after Chip Enable Change |  |  |  | 100 |  |  | 80 | ns |

Notes:1. Input Pulse Levels: $\mathrm{V}_{\mathrm{IL}}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.2 \mathrm{~V}$
2. Output Timing Reference Level : $\mathrm{VOL}_{\mathrm{OL}}=0.8 \mathrm{~V}, \mathrm{VOH}_{\mathrm{OH}}=2.0 \mathrm{~V}$

- TERMINAL CAPACITANCE

| Symbol | Parameter | Test Condition | Specified Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Ci | Input Capacitance | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 | pF |
| $\mathrm{C}_{0}$ | Output Capacitance |  |  |  | 12 | pF |

TIMING CHART


28 PIN PLASTIC PACKAGE (Unit: mm)


## RP231027D／E

GENERAL DESCRIPTION
The RP231027D／E is a static NMOS read only Memory organized as 131,072 words by 8 bits and operates from a single +5 V supply．

The RP231027D／E features automatic power－down mode．When Chip Enable（ $\overline{\mathrm{CE}}$ ）goes HIGH level，the supply current is reduced from 100 mA （max．）to 30 mA （max．）．

Pin 20 can be used as OE ．
According to your order，Logic of the OE pin may be selected ACTIVE LOW or ACTIVE HIGH．

## －FEATURES

－131，072 words $\times 8$ bits organization
－Low power dissipation Active 550 mW max．
－Fast access time RP231027D 250ns max．
RP231027E 200ns max．
－Single $+5 \mathrm{~V}( \pm 10 \%)$ power supply
－Completely TTL compatible：All outputs and inputs
－3－state outputs for wired－OR expansion
－Pin compatible with Intel 27512
BLOCK DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Condition | Limit | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | With respect to GND | $-0.3 \sim 7$ | V |
| $\mathrm{V}_{\mathrm{I}}$ | Input Voltage |  | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |
| Vo | Output Voltage |  | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |
| Pd | Maximum Power Dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating Ambient Temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Specified Value |  |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| VCC | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\dot{\mathrm{V}}_{\mathrm{IL}}$ | Input Low Voltage | -0.3 |  | 0.8 | V |

## - ELECTRICAL CHARACTERISTICS

- DC ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V} \mathrm{CC}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Test Condition | Specified Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ICC1 | Supply Current (Standby) | $\overline{\mathrm{CE}}=\mathrm{Vcc}$ |  |  | 30 | mA |
| Icc2 | Supply Current (Active) | $\mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}$ |  |  | 100 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  | Vcc | V |
| VoL | Output Low Voltage | $\mathrm{IoL}=2.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.3 |  | 0.8 | V |
| ILI | Input Leakage Current | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{cc}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$, Chip Deselected | -10 |  | 10 | $\mu \mathrm{A}$ |

- AC ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, V \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%\right)$

| Symbol | Parameter | RP231027D |  |  | RP231027E |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| trc | Read Cycle Time | 250 |  |  | 200 |  |  | ns |
| tacc | Address Access Time |  |  | 250 |  |  | 200 | ns |
| tce | Chip Enable Access Time |  |  | 250 |  |  | 200 | ns |
| toe | Output Enable Access Time |  |  | 100 |  |  | 80 | ns |
| tbf | Output Floating Delay Time | 0 |  | 100 | 0 |  | 80 | ns |
| toh | Output Hold Time | 0 |  |  | 0 |  |  | ns |

Note) Test Condition
Input Pulse Voltage : ViL $=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}$
Input Pulse Rise/Fall Time: 10ns
Timing Measuring Voltage: Input $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.2 \mathrm{~V}$
Output $\mathrm{VoL}_{\mathrm{oL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$
Output Load:1TTL +100 pF (including jig capacitance)

- TERMINAL CAPACITANCE

| Symbol | Parameter | Test Condition | Specified Value |  | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ |  |  |
| Ci | Input Capacitance | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 |
|  | pF |  |  |  |  |  |
| Co | Output Capacitance |  |  | 12 | pF |  |

TIMING CHART



## NMOS 4Mbit MASK ROM

## RP234096

The RP234096 is static NMOS Read Only Memory organized as 524288 words $\times 8$ bits and operates from a single +5 V Supply. And the consumption current is 50 mA (MAX). Tow Output Enable signals allows up to 4 wired ORs.
The Output Enable of the pin31 can be selected as Active High, Active Low or NC (No Connection).

## ■ FEATURES

1. Organization: 524288 words $\times 8$ bits
2. Access Time: 200ns (MAX.)
3. Input/Output Level: TTL
4. Single 5 V power supply
5. Package: 32pin plastic DIP

- PIN DESCRIPTION

| Pin Name | Description |
| :--- | :--- |
| $\mathrm{A}_{0} \sim \mathrm{~A}_{18}$ | Address Input |
| $\mathrm{O}_{0} \sim \mathrm{O}_{7}$ | Data Output |
| $\overline{\mathrm{OE}}$ | Output Enable Input |
| $\mathrm{OE} 1 / \overline{\mathrm{OE} 1}$ | Output Enable Input |
| NC | No Connection |
| $\mathrm{Vcc}^{\mathrm{Cc}}$ | Power Supply (+5V) |
| GND | Ground |



## - ABSOLUTE MAXIMUM RATING

| Symbol | Parameter | Condition | Limit | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | With respect to GND | $-0.3 \sim 7$ | V |
| VI | Input Voltage |  | -0.3 ~Vcc+0.3 | V |
| Vo | Output Voltage |  | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |
| Pd | Power Consumption | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 350 | mW |
| Topr | Operating Temperature |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage Temperature |  | -40~125 | ${ }^{\circ} \mathrm{C}$ |

$\square$ RECOMMENDED OPERATING CONDITION ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| VIH | "H" Input Voltage | 2.0 |  | Vcc+0.3 | V |
| VIL | "L" Input Voltage | -0.3 |  | 0.8 | V |

## - ELECTRICAL CHARACTERISTICS

- DC Electrical Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Icc | Supply Current <br> (operation) | $\mathrm{IO}=0 \mathrm{~mA}$ |  | 50 | mA |  |
| VoH | "H" Output Voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VoL | "L" Output Voltage | $\mathrm{IOL}=3.2 \mathrm{~mA}$ |  |  | 0.4 | V |
| VIH | "H" Input Voltage |  | 2.0 |  | $\mathrm{Vcc}+0.3$ | V |
| VIL | "L" Input Voltage |  | -0.3 |  | 0.8 | V |
| ILI | Input Leakage Current | $\mathrm{VI}=0 \mathrm{~V} \sim \mathrm{Vcc}$ | -10 |  | 10 | $\mu \mathrm{~A}$ |
| ILO | Output Leakage Current | Vo $=0 \mathrm{~V} \sim \mathrm{Vcc}$ <br> Output Deselected | -10 |  | 10 | $\mu \mathrm{~A}$ |

- AC Electrical Characteristics ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameter | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| tra | Read Cycle Time | 200 |  |  | ns |
| tacc | Address Access Time |  |  | 200 | ns |
| toe | Output Enable <br> Access Time |  |  | 80 | ns |
| tof | Output Floating <br> Delay Time | 0 |  | 80 | ns |
| toH | Output Hold Time | 0 |  |  | ns |

Note) Test Condition
Input Pulse Voltage: $\mathrm{V}_{\mathrm{IL}}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}$
Input Pulse Rise/Fall Time: 10 ns
Timing Measuring Voltage: Input $\mathrm{VIL}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.2 \mathrm{~V}$
Output VoL $=0.8 \mathrm{~V}, ~ V$ он $=2.2 \mathrm{~V}$
Output Load: ITTL + 100pF (Including Jig capacitance)

## - Timing Chart



* Valid data at power-on

Valid data is output after tacc from the change of at least one of the Address Input signals at the power-on.

## - Capacitance

| Symbol | Parameter | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Ci | Input Capacitance | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 | pF |
| Co | Output Capacitance | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 12 | pF |

PACKAGE DIMENSION (unit: $\frac{\mathrm{mm}}{(\text { inch })}$ )
32 pin DIP

$\qquad$

## CMOS 64 bit PROM

## RF/RP5H01

PIN CONFIGURATION (Top view)
RF5H01/RP5H01 is a PROM with $64 \times 1$ bit organization (+ dummy 8 bits), employing 2-layer silicon gate CMOS processing technology.

## - FEATURES

- $64 \times$ lbit organization (+ dummy 8 bits)
- Low power dissipation

Active 55 mW (max)
Standby $\quad 550 \mu \mathrm{~W}$ (max)

- Access time $\quad 1 \mu \mathrm{~s}$ (max)
- Single power supply $5 \mathrm{~V} \pm 10 \%$
- Serial outputs
- Inputs and outputs TTL level

- 3-state (Tri-state) outputs

BLOCK DIAGRAM


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameters | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{V}_{\text {cc }}$ Supply Voltage | With respect to GND | -0.3~7 | V |
| $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\text {PP }}$ Supply Voltage |  | $-0.3 \sim 22$ | V |
| $\mathrm{V}_{1}$ | Input Voltage |  | $-0.3 \sim 7$ | V |
| $\mathrm{V}_{0}$ | Output Voltage |  | $-0.3 \sim 7$ | V |
| $\mathrm{P}_{\mathrm{d}}$ | Maximum Power Dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 0.3 | W |
| $\mathrm{T}_{\text {opr }}$ | Operating Temperature Range |  | $-20 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {st8 }}$ | Storage Temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=-20 \sim 70^{\circ} \mathrm{C}$ )

| Symbol | Parameters | Limits |  |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 |  | $\mathrm{~V}_{\mathrm{cc}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | -0.1 |  | 0.8 | V |

## - ELECTRICAL CHARACTERISTICS

- READ OPERATION D.C. CHARACTERISTICS $\left(\mathrm{Ta}=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%\right.$ )

| Symbol | Parameters |  | Test Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{I}_{\mathrm{cc} 1}$ | Standby V ${ }_{\text {cc }}$ Supply Current |  |  | $\begin{aligned} & \overline{\mathrm{CE}} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{cc}} \pm 0.3 \mathrm{~V} \\ & \text { DATA CLOCK,RESET }=\mathrm{V}_{\mathrm{cc}} \text { or Open } \\ & \mathrm{TEST}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{cc}} \pm 0.8 \mathrm{~V} \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Cc} 2}$ | Operating $\mathrm{V}_{\mathrm{cc}}$ Supply Current |  | $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ |  |  | 10 | mA |
| $\mathrm{V}_{\text {OH }}$ | Output High Voltage |  | $\mathrm{I}_{\text {OH }}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{oL}}$ | Output Low Voltage |  | $\mathrm{I}_{0 \mathrm{~L} .}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | Except TEST |  | 2.0 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |
|  |  | TEST |  | 4.0 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage | Except TEST |  | -0.1 |  | 0.8 | V |
|  |  | TEST |  | -0.1 |  | 1.0 | V |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current | RESET,DATA CLOCK | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=5.5 \mathrm{~V}$ | -180 |  | -20 | $\mu \mathrm{A}$ |
|  |  | TEST, $\overline{C E} / \mathrm{V}_{\text {PP }}$ | $\mathrm{V}_{1}=0 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{cc}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Lo }}$ | Output Leakage Current |  | $\mathrm{V}_{0}=0 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{cc}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |

- READ OPERATION, A.C. CHARACTERISTICS ( $\mathrm{Ta}=-20 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \%$ )

| Symbol | Parameters | Test Conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{ACC}}$ | Clock to Output Delay | $\overline{\mathrm{CE}} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{LL}}$ | $\begin{aligned} & \text { Load }= \\ & 1 T T L+100 \mathrm{pF} \end{aligned}$ |  |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CE}}$ | $\overline{\mathrm{CE}}$ to Output Delay |  |  |  |  | 1 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | $\overline{\mathrm{CE}}$ High to Output Float |  |  | 0 |  | 200 | ns |
| $\mathrm{t}_{\mathrm{Rw}}$ | Reset pulse width |  |  | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{cw}}$ | Clock pulse width |  |  | 2 |  |  | $\mu \mathrm{s}$ |

- D.C. PROGRAMMING CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%$ )

| Symbol | Parameters |  | Test Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{I}_{\text {PP }}$ | $\mathrm{V}_{\text {PP }}$ Supply Current |  |  | $\overline{\mathrm{CE}} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\text {IHP }}$ |  |  | 5 | mA |
| $\mathrm{I}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ Supply Current |  |  |  |  | 0.5 | mA |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | Except TEST |  | 2.0 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |
|  |  | TEST |  | 4.0 |  | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{tI}}$ | Input Low Voltage | Except TEST |  | -0.1 |  | 0.8 | V |
|  |  | TEST |  | -0.1 |  | 1.0 | V |
| $\mathrm{V}_{\text {IHP }}$ | Program pulse Input High <br> Voltage |  |  | 20.5 | 21.0 | 21.5 | V |
| $\mathrm{V}_{\text {ILP }}$ | Program pulse Input LowVoltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{cc}}$ | 6.0 | V |
| $\mathrm{I}_{\mathrm{LI}}$ | Input leakage Current | RESET.DATA CLOCK | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc}}=5.25 \mathrm{~V}$ | -170 |  | -20 | $\mu \mathrm{A}$ |
|  |  | TEST | $\mathrm{V}_{1}=0 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{cc}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |

- PROGRAMMING CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V} \pm 5 \%$ )

| Symbol | Parameters | Limits |  |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{As}}$ | Address Set-up Time | 2 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{Cs}}$ | CE Set-up Time | 2 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Set-up Time | 2 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 2 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DF}}$ | CE to Output Float | 0 |  | 200 | ns |
| $\mathrm{t}_{\mathrm{CE}}$ | CE to Output Delay |  |  | 1 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{Pw}}$ | Program pulse width | 45 | 50 | 55 | ms |
| $\mathrm{t}_{\mathrm{PR}}$ | $\mathrm{V}_{\mathrm{PP}}$ Pulse rise time | 0.5 |  | 100 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{PF}}$ | $\mathrm{V}_{\mathrm{PP}}$ Pulse fall time | 0.5 |  | 100 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{Rw}}$ | Reset pulse width | 2 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{Cw}}$ | Clock pulse width | 2 |  |  | $\mu \mathrm{~s}$ |

TIMING DIAGRAM


- PROGRAM MODE


OPERATING MODES

| Pins |  | Data <br> 1 | Counter output <br> 8 | $\overline{\mathrm{CE}} / \mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{cc}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | GND <br> 4 |  |  |  |  |
| Mode | Data Output | Clock (A5)Output | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{cC}}$ | GND |
| Read | High impedance | High impedance | $\mathrm{V}_{\mathrm{HH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | GND |
| Standby | Data Input | High impedance | $\mathrm{V}_{\mathrm{HP}}$ | $\mathrm{V}_{\mathrm{CC}}$ | GND |


|  | Counter operation mode |
| :---: | :---: |
| TEST $(5)=\mathrm{G} \mathrm{ND}$ | 6 bits |
| TEST $(5)=\mathrm{V}_{\mathrm{cc}}$ | 7 bits |

## EXPLANATION ON OPERATION

## - READ MODE

RF5H01/RP5H01 is a serial address type PROM with 6 -bit/7-bit counter. The first bit can be read out by adding reset pulse after $\overline{C E} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{IL}}$. The 2nd bit $\sim$ the 64th bit can be sequencially read out by adding data clock pulse. The output data is valid after a delay of $t_{\text {Acc }}$ from reset rise up or data clock fall down, in the state of $\overline{\mathrm{CE}} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{IL}}$.
In the state of TEST=GND, the counter operates as a 6 -bit counter. It returns to the reset condition (address 000000 ), if it is added with 64 -time data clock pulses after the reset pulse is applied.
The counter output pin is for operation test of the built-in counter. It puts out the highest output (A5) of the 6 -bit counter.

## - STANDBY MODE

RF5H01/RP5H01 is provided with power down function that is controlled by $\overline{\mathrm{CE}}$ input. If TTL high level is given to the chip enable input ( $\overline{\mathrm{CE}}$ ), the device comes to be the Standby Mode, and the output is in the state of high impedance.

## - PROGRAM MODE

Initially, all bits of RF5H01/RP5H01 are in the "1" state. Data is introduced by selectively programming " 0 "into the desired bit locations.

The program is operated by setting up $\overline{\mathrm{CE}} / \mathrm{V}_{\mathrm{Pp}}=$ $\mathrm{V}_{\mathrm{H}}$, and adding the reset pulse, and then applying the 50 mS 21 V program pulse. The data are verified by making $\overline{C E} / \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{LL}}$. The 2nd bit $\sim$ the 64th bit are programmed by progressing the addresses in sequence by means of adding the data clock pulse.

## - DUMMY BITS

RF5H01/RP5H01 is a one-time PROM. For this reason, it is provided with a dummy bit of 8 bits for test programming. The dummy bit is located after the practical use 64 th bit. The address is 8 bits of $1000000 \sim 1000111$. The built-in counter operates as a 7 -bit counter when "Test" ( 5 pins) is set at $\mathrm{V}_{\mathrm{cc}}$ level, enabling to select the dummy bit. In the case of the "Test" being GND level, the counter operates as the 6 -bit counter, being unable to select the dummy bit. In the 7 -bit counter, when the clock pulse is added in sequence, the address progresses from 0000000 to 1111111 , and then returns to 0000000 .


■ 8-PIN PLASTIC DIL PACKAGE (EXTERNAL VIEW) (UNIT : mm)


## 7. LINEAR IC

## VOLTAGE DETECTORS

 RX5VA Series
## OUTLINE

RX5VA series, developed with C-MOS processing technology, are accurate, low-power-consumption voltage detectors. The detectors include comparators, output drivers and hysteresis circuit.
The value of detect voltage is set internally, and is accurately controlled by Laser Trimming. There are three types of output : N-ch open-drain, P-ch open-drain, and C-MOS. There are two convenient packages : mini-power-mold and TO-92. The RX5VA series can be used as a reference voltage supply for ICs in many applications.

## ■ FEATURES

| - Extremely low power consumption | TYP. $1.0 \mu \mathrm{~A}(\mathrm{VDD}=3.0 \mathrm{~V})$ |
| :---: | :---: |
| - Wide voltage range | 1.5 V to 10.0 V |
| - Variety of detect voltage | 0.1 V step |
| - High accuracy | $\pm 2.5 \%$ |
| - Good temperature characteristic for detect voltage | TYP. $\pm 100 \mathrm{PPM} /{ }^{\circ} \mathrm{C}$ |
| - Output Options | N -ch open drain, P-ch open drain, CMOS |
| - Compact Package | TO-92, min-power-mold |

## APPLICATIONS

- Resets circuit of $\mathrm{P}-\mathrm{ch}, \mathrm{N}-\mathrm{ch}$, and $\mathrm{C}-\mathrm{MOS}$ microcomputers
- Battery checker
- Logic circuit reset
- Level discriminator
- Waveform shaping circuit
- Switching circuit for battery backup
- Power failure detector


## Notice

The RX5VA Series will be discontinued, and therefore please order the RX5VL Series for the shipment after December 1992.

## - SELECTION GUIDE

You can define several options, including output driver type, package and packing method with the RX5VA series.

The devices are defined by the following characters.


| Character | Meaning |
| :---: | :---: |
| a | Defines the packaging type <br> E : TO-92 <br> H : Mini-power-mold |
| b | Defines the voltage value that is to be monitored ( -VDET ) <br> The monitor range is 2.00 V to 6.00 V in 0.1 V units, with an accuracy of $\pm 2.5 \%$. |
| c | Defines the output type <br> A : N-ch open drain <br> B : P-ch open drain <br> C : C-MOS |
| d | Defines the packing method <br> A-T1 : Taping-T1 type (See Fig. 1) <br> A-T2 : Taping-T2 type (See Fig. 1) <br> A-RF: Taping-RF type (See Fig. 1) <br> A-RR: Taping-RR type (See Fig.1) <br> B : Gluing (Gluing is for mini power mold package as a sample) <br> C : Electric conductive bagging (for TO-92) |

Table 1

## Example

| Type number | Voltage Detect ( - VDET) |  |  | Output Driver |  |  | Package | Packing method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN.(V) | TYP.(V) | MAX.(V) | $\begin{gathered} \mathrm{N}-\mathrm{ch} \\ \text { Open:Drain } \end{gathered}$ | $\begin{gathered} \text { P-ch } \\ \text { Open:Drain } \end{gathered}$ | C-MOS |  |  |
| RX5VA20AX <br> RX5VA20BX <br> RX5VA20CX | 1.950 | 2.000 | 2.050 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| RX5VA21AX <br> RX5VA21BX <br> RX5VA21CX | 2.048 | 2.100 | 2.152 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| RX5VA27AX <br> RX5VA27BX <br> RX5VA27CX <br> RX5VA5 | 2.633 | 2.700 | 2.767 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | E:TO-92 | A:Taping <br> B:Gluing |
| RX5VA45AX <br> RX5VA45BX <br> RX5VA45CX <br> RX5VA4AX | 4.388 | 4.500 | 4.612 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | H:Minipower mold (SOT-89) | C:Electric Conductive bagging |
| RX5VA47AX <br> RX5VA47BX <br> RX5VA47CX | 4.583 | 4.700 | 4.817 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| $\begin{aligned} & \text { RX5VA55AX } \\ & \text { RX5VA55BX } \\ & \text { RX5VA55CX } \end{aligned}$ | 5.363 | 5.500 | 5.637 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |

Table 2

* Consult the guide to determine specifications other than those shown in Table 2. Use the type number.


## TAPING METHODS



Figure 1
$\qquad$

## - SYSTEM BLOCK DIAGRAMS

Figure 2 is block diagrams of RX5VA series and shows the system with three terminals. The system has three types of output drive : N-ch open-drain, P-ch open-drain, and C-MOS.

|  | N -ch open-drain (RX5VAXXAX) | P-ch open-drain (RX5 VAXXBX) | $\begin{gathered} \mathrm{C}-\mathrm{MOS} \\ (\mathrm{RX} 5 \mathrm{VAXXCX}) \end{gathered}$ |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
|  |  | 3-terminals mini-power-mold TO-92 |  |

Figure 2

- ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYNBOL | RATINGS | UNIT |
| :--- | :---: | :---: | :---: |
| Supply Voltage | VDD | 12 | V |
| Output Voltage | VOUT | VSS $-0.3 \sim$ VDD +0.3 |  |
| Output Current | IOUT | 70 | mA |
| Power Dissipation | Pd | 300 | mW |
| Operating Temperature Range | Topr | $-30 \sim+80$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tstg | $-40 \sim+125$ |  |
| Soldering Temperature | Tsolder | $260^{\circ} \mathrm{C} \quad(10 \mathrm{Sec})$ |  |

- ELECTRICAL CHARACTERISTICS

Topr: $25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | CONDITION | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Detect Voltage | - VDET |  | $\begin{aligned} & (-\mathrm{VDET}) \\ & \times 0.975 \end{aligned}$ |  | $\begin{aligned} & (-\mathrm{VDET}) \\ & \times 1.025 \end{aligned}$ | V |
| Hysteresis | VHYS |  |  | $\begin{aligned} & (-\mathrm{VDET}) \\ & \times 0.05 \end{aligned}$ |  | V |
| Supply Current | Iss | $\begin{array}{r} \mathrm{VDD}=2.0 \mathrm{~V} \\ 3.0 \mathrm{~V} \\ 4.5 \mathrm{~V} \\ 6.0 \mathrm{~V} \\ 10.0 \mathrm{~V} \end{array}$ |  | $\begin{aligned} & 0.9 \\ & 1.0 \\ & 1.15 \\ & 1.3 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & \hline 2.7 \\ & 3.0 \\ & 3.45 \\ & 3.9 \\ & 5.1 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ |
| Operating Voltage | VDD |  | 1.5 |  | 10.0 | V |
| Output Current | IOUT | Nch  <br> VDS $=0.5 \mathrm{~V}$ VDD: 1.0 V  <br>  2.4 V <br>  3.6 V <br>  4.6 V <br>  6.0 V <br>  10.0 V <br>   <br> Pch  <br> VDS $=2.1 \mathrm{~V}$ VDD:4.5V  | 0.04 | $\begin{array}{r} 0.5 \\ 3.6 \\ 6.5 \\ 8.6 \\ 11.6 \\ 19.6 \end{array}$ |  | mA |
| Temperature Coefficient | $\begin{gathered} \triangle(-\mathrm{VDET}) \\ \quad / \triangle \mathrm{Ta} \end{gathered}$ | $-30^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 80^{\circ} \mathrm{C}$ |  | $\pm 100$ |  | PPM/ $/{ }^{\circ} \mathrm{C}$ |

## PACKAGE INFORMATION



Figure 3. TO-9
(3-terminal)

(1) OUT
(2) VDD
(3) VSS

Figure 4. Mini-power-mold (3-terminal)

# RN5VL series, developed with CMOS process technology, are accurate, low-power-consumption, voltage detectors. The devices include reference voltage supply, comparators, resistor network, hysteresis circuit and output driver transistors. The detect voltage value is fixed internally. <br> There are 2 types of output(Nch open-drain, CMOS). <br> The very small package is available (SOT-23) and useful to be mounted in high density. 

## ■ FEATURES

- Extremely low power consumption
TYP. $1.0 \mu \mathrm{~A}(\mathrm{Vdd}=3.0 \mathrm{~V})$
- Wide operation voltage range
$1.5 \mathrm{~V} \sim 10.0 \mathrm{~V}$
- Variety of detect voltage
0.1 V step
- High accuracy voltage detection
$\pm 2.5 \%$
- Small temperature coefficient of detect voltage
TYP. $\pm 100 \mathrm{PPM} /{ }^{\circ} \mathrm{C}$
- Output options
Nch Open drain, CMOS
- Compact package
SOT-23-5 (mini mold 5 pin)


## APPLICATIONS

- Reset circuit of micro-computer and logic circuit
- Battery checker
- Level discriminator
- Waveform shaping circuit
- Switching circuit for battery back-up
- Power failure detector
- BLOCK DIAGRAM
- CMOS type

- Nch Open-drain



## SELECTION GUIDE

You can define the detect voltage, output driver, taping of the RN5VL series.
The devices are defined by the following characteristics.

$$
\begin{aligned}
& \text { R N 5 V LXXXX } \quad \leftarrow \text { Type number } \\
& \begin{array}{lll}
\uparrow & \uparrow & \uparrow \\
a & b & c
\end{array}
\end{aligned}
$$

| No. | Meaning |
| :---: | :--- |
| a | Defines detect voltage value (-Vdet) <br> The detect voltage is 2.0 V to 6.0 V in units of 0.1 V with an accuracy of <br> $\pm 2.5 \%$ |
| b | Defines output type. <br> A: Nch open-drain <br> C: C-MOS |
| c | Defines taping type: (TR, TL) <br> (See below) |

Note) Taping ( 3000 pcs/one reel)


## ■ ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | Vdd | 12 | V |
| Output Voltage(CMOS) <br> (Nch) | Vout | Vss-0.3~ Vdd+0.3 | V |
|  |  | 12 | V |
| Output Current | Iout | 70 | mA |
| Power Dissipation | Pd | 150 | mW |
| Operating Temperature | Topr | $-30 \sim+80$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |
| Soldering Temperature | Tsolder | $260^{\circ} \mathrm{C} 10$ sec. |  |

- ELECTRICAL CHARACTERISTICS

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Detect Voltage | -Vdet |  | $\begin{aligned} & \text { (-Vdet) } \\ & \times 0.975 \end{aligned}$ |  | $\begin{aligned} & \hline \text { (-Vdet) } \\ & \times 1.025 \end{aligned}$ | V |
| Hysteresis | Vhys |  |  | $\begin{aligned} & \text { (-Vdet) } \\ & \times 0.05 \end{aligned}$ |  | V |
| Consumption Current | Iss | $\begin{array}{r} \hline \mathrm{Vdd}=2.0 \mathrm{~V} \\ 3.0 \mathrm{~V} \\ 4.5 \mathrm{~V} \\ 6.0 \mathrm{~V} \\ 10 \mathrm{~V} \end{array}$ |  | $\begin{aligned} & \hline 0.9 \\ & 1.0 \\ & 1.15 \\ & 1.3 \\ & 1.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 3.0 \\ & 3.45 \\ & 3.9 \\ & 5.1 \end{aligned}$ | $\mu \mathrm{A}$ |
| Operating Voltage | Vdd |  | 1.5 |  | 10 | V |
| Output Current (Driver Output) | lout | $\begin{array}{r} \mathrm{Vds}=0.5 \mathrm{~V}, \mathrm{Vdd}=1.0 \mathrm{~V} \\ 2.4 \mathrm{~V} \\ 3.6 \mathrm{~V} \\ 4.6 \mathrm{~V} \\ 6.0 \mathrm{~V} \end{array}$ |  | $\begin{array}{r} 0.5 \\ 3.6 \\ 6.5 \\ 8.6 \\ 11.6 \end{array}$ |  | mA |
|  |  | Pch <br> $\mathrm{Vds}=2.1 \mathrm{~V}, \mathrm{Vdd}=4.5 \mathrm{~V}$ | 0.04 |  |  |  |
| Temperature Coefficient | $\begin{gathered} \Delta(-\mathrm{Vdet}) \\ / \Delta \mathrm{Ta} \end{gathered}$ | $-30^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 80^{\circ} \mathrm{C}$ |  | $\pm 100$ |  | $\begin{aligned} & \text { PPM } \\ & 1^{\circ} \mathrm{C} \end{aligned}$ |

■ PACKAGE DIMENSION (SOT23-5)


Unit (mm)

# VOLTAGE DETECTOR RN5VT Series(Low voltage) 


#### Abstract

The RN5VT Series ICs are high-precision voltage detectors, developed by CMOS process technology, featuring extremely low current consumption. The RN5VT Series ICs are used for system resetting. The internal circuit consists of a reference voltage source, comparator, voltage detection resistance network, hysteresis circuit, and output drive transistor. The detection voltage is fixed accurately inside the IC and requires no adjustment. Two types of output are available: Nch open drain and CMOS. For the electrical characteristics, the RN5VT achieved a lower operation voltage than the previous RH5VA Series. The RN5VT Series ICs operate with a single battery (minimum operating voltage is 0.7 V ). Packaged in an ultra-compact 5-pin mini mold (SOT-23), the RN5VT Series ICs allow high-density mounting.


## ■ FEATURES

- Extremely low power consumption

TYP. $0.5 \mu \mathrm{~A}(\mathrm{Vdd}=1.5 \mathrm{~V})$

- Wide operation voltage range
$0.7 \mathrm{~V} \sim 10.0 \mathrm{~V}$
- Variety of detect voltage
0.1 V step from 0.9 V to 3.0 V
- High accuracy voltage detection
$\pm 2.5 \%$
- Small temperature coefficient of detect voltage .. TYP. $\pm 100 \mathrm{PPM} /{ }^{\circ} \mathrm{C}$
- Output option

Nch Open drain, CMOS

- Extremely compact package

SOT-23-5 (Mini mold 5 pin)

## APPLICATIONS

- Reset circuit of micro-computer and logic circuit
- Battery checker
- Level discriminator
- Waveform shaping circuit
- Switching circuit for battery back-up
- Power failure detector


## BLOCK DIAGRAM

- CMOS Output type

- Nch Open drain output type



## ABSOLUTE MAXIMUM RATINGS

\left.| Parameter | Symbol | Rating | Unit |
| :--- | :--- | :---: | :---: |
| Supply Voltage | Vdd | 12 | V |
| Output Voltage (CMOS) | (Nch) | Vout | Vss-0.3~Vdd+0.3 |$\right] \mathrm{V}$

ELECTRICAL CHARACTERISTICS

| Parameter | Symbol | Condition | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Detect Voltage | -Vdet |  | $\begin{gathered} \text { (-Vdet) } \\ \times 0.975 \end{gathered}$ |  | $\begin{aligned} & (-V \operatorname{det}) \\ & \times 1.025 \end{aligned}$ | V |
| Hysteresis | Vhys |  |  | $\begin{aligned} & (-V d e t) \\ & \times 0.025 \end{aligned}$ |  | V |
| Consumption Current | Iss | $\begin{aligned} & \mathrm{Vdd}= 2.0 \mathrm{~V} \\ & 3.0 \mathrm{~V} \\ & 4.5 \mathrm{~V} \\ & 6.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.3 \\ & 0.5 \\ & 1.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.5 \\ & 3.0 \\ & 5.0 \end{aligned}$ | $\mu \mathrm{A}$ |
| Operating Voltage | Vdd |  | 0.7 |  | 10 | V |
| Output <br> Current <br> (Driver <br> Output) | lout | Nch $\begin{aligned} & \mathrm{Vds}=0.5 \mathrm{~V}, \mathrm{Vdd}=0.8 \mathrm{~V} \\ & \\ & \hline \mathrm{Pch} \\ & \mathrm{Vds}=2.5 \mathrm{~V} \\ & \hline \mathrm{Vdd}=4.5 \mathrm{~V} \end{aligned}$ | 0.04 | $\begin{aligned} & 0.1 \\ & 0.5 \end{aligned}$ |  | mA |
| Temperature Coefficient | $\begin{gathered} \Delta(-V \text { det }) \\ / \Delta T a \end{gathered}$ | $-30^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 80^{\circ} \mathrm{C}$ |  | $\pm 100$ |  | PPM $/{ }^{\circ} \mathrm{C}$ |

$\qquad$

## SELECTION GUIDE

You can define the output voltage and package of the RN5VT Series. The devices are defined by the following characters.

$$
\text { RN5VTXXXX } \underbrace{}_{\substack{\uparrow \uparrow \uparrow \\ \text { a b c }}} \leftarrow \text { Type number }
$$

| No. | Meaning |
| :---: | :--- |
| a | Defines detect voltage value (-Vdet) <br> The detect voltage range is from 0.9 V to 3.0 V in unit of 0.1 V with an accuracy of $\pm 2.5 \%$. |
| b | Defines output type <br> A: Nch open drain <br> C: C-MOS |
| c | Defines taping type (TR, TL) <br> (See below) |

Note) Taping (3,000 pcs/one reel)



Unit (mm)

## VOLTAGE REGULATORS

## OUTLINE

The RX5RA series, developed with C-MOS processing technology, are highly accurate, low-powerconsumption, fixed three terminal voltage regulators. They include reference voltage supply, error amplifier, control transistor, and resistor network to control the output voltage. The output voltage is fixed in the IC.

The RX5RA series are both available in two different types of package : mini-power-mold and TO-92.

## - FEATURES

- Extremely low power consumption
TYP. $1.0 \mu \mathrm{~A} \quad$ Vout $=3.0 \mathrm{~V}$
- Small input-output voltage difference
TYP. $60 \mathrm{mV} \quad$ Iout $=1.0 \mathrm{~mA}$
- Low temperature coefficient for output voltage
TYP. $\pm 100 \mathrm{PPM} /{ }^{\circ} \mathrm{C}$
- Stable input rate
TYP. $0.1 \% / \mathrm{V}$
- Accurate output voltage $\pm 2.5 \%$
- Variety of output voltage levels
0.1 V step
- Compact package
TO-92, mini power mold


## APPLICATIONS

- Constant-voltage power supply for battery-powered devices
- Constant-voltage power supply for camera, communication, and video equipment
- Stable standard voltage supply


## BLOCK DIAGRAMS

## Type RX5RAXXXX

( positive-voltage regulator)


Figure 1

## Notice

The RX5RA Series will be discontinued, and therefore please order the RX5RL Series for the shipment after December 1992.

## SELECTION GUIDE

You can define the output voltage and package of the RX5RA series.
The devices are defined by the following characters.


| No. | Meaning |
| :---: | :---: |
| a | Defines the packaging type <br> E: TO-92 <br> H : Mini power mold (SOT-89) |
| b | Defines output voltage (Vout) <br> The range for Vout is 2.0 V to 6.0 V in units of 0.1 V , with an accuracy of $\pm 2.5 \%$. |
| c | Defines the output current type <br> A: Standard type |
| d | Defines the packaging method for shipment <br> A-T1 : Taping-T1 type (See Fig. 2) <br> A-T2 : Taping-T2 type (See Fig. 2) <br> A-RF: Taping-RF type (See Fig. 2) <br> A-RR: Taping-RR type (See Fig. 2) <br> B : Gluing (Gluing is for mini power mold package as a sample) <br> C: Electric conductive bagging (for TO-92) |

Table 1

## Example : positive-voltage regulator

| Type numbers | output voltage(Vout) |  |  | Package | Packing method |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN.(V) | TYP.(V) | MAX. (V) |  |  |
| RX5RA21AX | 2.048 | 2.100 | 2.152 | E:TO-92 <br> H:Mini power mold | A:Taping <br> B:Gluing <br> C:Electric conductive bagging |
| RX5RA30AX | 2.925 | 3.000 | 3.075 |  |  |
| RX5RA33AX | 3.218 | 3.300 | 3.382 |  |  |
| RX5RA37AX | 3.608 | 3.700 | 3.792 |  |  |
| RX5RA40AX | 3.900 | 4.000 | 4.100 |  |  |
| RX5RA50AX | 4.875 | 5.000 | 5.125 |  |  |
| RX5RA60AX | 5.850 | 6.000 | 6.150 |  |  |

Table 2

* Following the selection guide, determine specification other than those shown in Table 2. Use the type number.


## ■ TAPING METHODS



Figure 2

## ■ ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | RATINGS | UNITS |
| :--- | :---: | :---: | :---: |
| Input Voltage | Vin | +12 | V |
| Output Current | Iout | 150 | mA |
| Output Voltage | Vout | Vin $+0.3 \sim-0.3$ | V |
| Power Dissipation | Pd | 300 | mW |
| Operating Temperature Range | Topr | $-30 \sim+80$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tstg | $-40 \sim+125$ |  |
| Soldering Temperature | Tsolder | $260^{\circ} \mathrm{C} \quad 10 \mathrm{Sec}$ |  |

## - ELECTRICAL CHARACTERISTICS

Topr: $25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | CONDITION | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | Vout | Iout $=10 \mathrm{~mA}$ | $\begin{aligned} & \text { (Vout) } \\ & \times 0.975 \end{aligned}$ |  | $\begin{aligned} & \text { (Vout) } \\ & \times 1.025 \end{aligned}$ | V |
| Output Current | Iout | $\begin{aligned} & \text { Vin }- \text { Vout }=2.0 \mathrm{~V} \\ & \text { Vout }=3.0 \mathrm{~V} \\ & \text { Vout }=5.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ |  | mA |
| Load <br> Regulation | $\triangle$ Vout | $\begin{aligned} & \text { Vin }- \text { Vout }=2.0 \mathrm{~V} \\ & \text { Vout }=3.0 \mathrm{~V} \\ & 1 \mathrm{~mA} \leqq \text { Iout } \leqq 20 \mathrm{~mA} \\ & \text { Vout }=5.0 \mathrm{~V} \\ & 1 \mathrm{~mA} \leqq \text { Iout } \leqq 40 \mathrm{~mA} \end{aligned}$ |  | 60 <br> 40 |  | mV |
| Input-Output <br> Voltage <br> Difference | Vdif | $\begin{aligned} & \text { Iout }=1 \mathrm{~mA} \\ & \begin{aligned} \text { Vout } & =3.0 \mathrm{~V} \\ = & 5.0 \mathrm{~V} \end{aligned} \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ |  | mV |


| PARAMETER | SYMBOL | CONDITION | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Quiescent Current | Iss | $\begin{aligned} & \text { Vin }- \text { Vout }=2.0 \mathrm{~V} \\ & \begin{aligned} \text { Vout } & =3.0 \mathrm{~V} \\ & =5.0 \mathrm{~V} \end{aligned} \end{aligned}$ |  | $\begin{aligned} & 1.1 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 3.9 \end{aligned}$ | $\mu \mathrm{A}$ |
| Line Regulation | $\frac{\Delta \text { Vout }}{\text { Vout } \cdot \Delta \text { Vin }}$ | $\begin{aligned} & \text { Iout. }=1 \mathrm{~mA} \\ & \text { Vout }+0.5 \mathrm{~V} \leqq \text { Vin } \leqq 10 \mathrm{~V} \end{aligned}$ |  | 0.1 |  | \%/V |
| Input Voltage | Vin |  |  |  | 10 | V |
| Temperature Coefficient | $\triangle$ Vout/ $\triangle$ Topr | $\begin{aligned} & \text { Iout }=10 \mathrm{~mA} \\ & -30^{\circ} \mathrm{C} \leqq \text { Topr } \leqq 80^{\circ} \mathrm{C} \end{aligned}$ |  | $\pm 100$ |  | PPM $/{ }^{\circ} \mathrm{C}$ |

## - PACKAGE INFORMATION



TO-92

mini-power-mold

| 1 | GND |
| :---: | :---: |
| 2 | Vin |
| 3 | Vout |

## Product News

## VOLTAGE REGULATOR

 RN5RL SeriesThe RN5RL series, developed with CMOS process technology, are highly accurate, low-power-consumption, voltage regulators which include reference voltage supply, error amplifier, control transistor, and resistor network to control the output voltage. The output voltage is fixed in the RN5RL device. The very small package is available (SOT-23) and useful to be mounted in high density.

## FEATURES

- Extremely low power consumption

TYP.1.1 $\mu \mathrm{A}$ (RN5RL30AX)

- Small input/output voltage difference

TYP. 30 mV lout $=1 \mathrm{~mA}($ RN5RL50AX $)$

- Variety of output voltage levels
0.1 V step
- Stable input rate

TYP.0.1\%/V

- Small temperature coefficient for output voltage . . TYP. $\pm 100 \mathrm{PPM} /{ }^{\circ} \mathrm{C}$
- Accurate output voltage . . . . . . . . . . . . . . . . . . . . . . $\pm 2.5 \%$
- Compact package . . . . . . . . . . . . . . . . . . . . . . . . . . SOT-23-5 (mini mold 5 pin)


## - APPLICATIONS

- Constant-Voltage power supply for battery-powered devices
- Constant-voltage power supply for camera, communication, and video equipment.
- Stable standard voltage supply.


## ■ BLOCK DIAGRAM



## SELECTION GUIDE

You can define the output voltage, version and taping of the RN5RL series.
The devices are defined by the following characters.

$$
\begin{aligned}
& \text { RN5RLXXXX } \underbrace{\text { Type }} \text { number } \\
& \begin{array}{lll}
\uparrow & \uparrow & \uparrow \\
a & b & c
\end{array}
\end{aligned}
$$

| No. | Meaning |
| :---: | :--- |
| a | Defines output voltage (Vout) <br> The range for the Vout is 2.0 V to 6.0 V in units of 0.1 V , with an accuracy <br> of $\pm 2.5 \%$. |
| b | Defines version beginning with A. |
| c | Defines taping type: (TR, TL) <br> (See below) |

Note) Taping (3000 pcs/one reel)


## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Input Voltage | Vin | 12 | V |
| Output Voltage | Vout | $-0.3 \sim$ Vin+0.3 | V |
| Output Current | Iont | 150 | mA |
| Power Dissipation | Pd | 150 | mW |
| Operating Temperature | Topr | $-30 \sim+80$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |
| Soldering Temperature | Tsolder | $260^{\circ} \mathrm{C} 10 \mathrm{sec}$. |  |

ELECTRICAL CHARACTERISTICS

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | Vout | lout $=10 \mathrm{~mA}$ | $\begin{gathered} \text { Vout } \\ \times 0.975 \end{gathered}$ |  | $\begin{gathered} \text { Vout } \\ \times 1.025 \end{gathered}$ | V |
| Output Current | lout | $\begin{aligned} & (\text { Vin- Vout })=2.0 \mathrm{~V} \\ & (\text { Vout })=3.0 \mathrm{~V} \\ & (\text { Vout })=5.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ |  | mA |
| Load Regulation | $\Delta$ Vout | $\begin{aligned} & (\text { Vin-Vout })=2.0 \mathrm{~V} \\ & (\text { Vout })=3.0 \mathrm{~V} \\ & 1 \mathrm{~mA} \leqq \text { lout } \leq 20 \mathrm{~mA} \\ & (\text { Vout })=5.0 \mathrm{~V} \\ & 1 \mathrm{~mA} \leqq \text { lout } \leqq 40 \mathrm{~mA} \end{aligned}$ |  | 60 <br> 40 |  | mV |
| Input Output Voltage Difference | Vdif | $\begin{aligned} & \text { lout }=1 \mathrm{~mA} \\ & \begin{aligned} (\text { Vout }) & =3.0 \mathrm{~V} \\ & =5.0 \mathrm{~V} \end{aligned} \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ |  | mV |
| Consumption Current | Iss | $\begin{gathered} (\text { Vin- Vout })=2.0 \mathrm{~V} \\ (\text { Vout })=3.0 \mathrm{~V} \\ =5.0 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & 1.1 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 3.9 \end{aligned}$ | $\mu \mathrm{A}$ |
| Line Regulation | $\begin{gathered} \Delta \text { Vout } / \Delta \text { Vin } \\ \times \text { Vout } \end{gathered}$ | $\begin{aligned} & \text { lout }=1 \mathrm{~mA} \\ & \text { (Vout) }+0.5 \mathrm{~V} \leqq(\mathrm{Vin}) \leqq 10 \mathrm{~V} \end{aligned}$ |  | 0.1 |  | \%/V |
| Input Voltage | Vin |  |  |  | 10 | V |
| Temperature Coefficient | $\Delta$ Vout/ $/$ Topr | $\begin{aligned} & \text { lout }=10 \mathrm{~mA} \\ & -30^{\circ} \mathrm{C} \leqq \text { Topr } \leqq 80^{\circ} \mathrm{C} \end{aligned}$ |  | $\pm 100$ |  | $\begin{aligned} & \text { PPM/ } \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

■ PACKAGE DIMENSION (SOT23-5)


Unit (mm)

## VOLTAGE REGULATORS RX5RE Series

The RX5RE series, developed with CMOS processing technology, are highly accurate, low power consumption, large output current 3 -terminal voltage Regulators. They include reference voltage supply, error amplifier, control transistor, and resistor network to control the output voltage. Because of small input-output voltage difference, effective constant-voltage power supply can be designed. The RX5RE series have a current control circuit to protect themself from the destruction due to over current. The output voltage is fixed in the device. The RX5RE series are both available in two different types of package: mini-power-mold and TO-92.

## - FEATURES

- Extremely low power consumption . . . . . . . . . . . . TYP. 1.1 $\mu \mathrm{A}$ (RX5RE30X, Vin = 5.0V)
- Small input-output voltage difference . . . . . . . . . . . TYP. 0.5V lout = 60mA (RX5RE50X)
- Large output current . . . . . . . . . . . . . . . . . . . . . . . . TYP. 120mA (RX5RE50X)
- Low temperature coefficient for output voltage . . . TYP. $\pm 100 \mathrm{PPM} /{ }^{\circ} \mathrm{C}$
- Wide operating voltage range . . . . . . . . . . . . . . . . . . . MAX. 10.0V
- Stable input rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . TYP. 0.1\%/V
- Accurate output voltage . . . . . . . . . . . . . . . . . . . . . $\pm 2.5 \%$
- Variety of output voltage levels . . . . . . . . . . . . . . . . . 0.1V step (Note)
- Compact package . . . . . . . . . . . . . . . . . . . . . . . . . . TO-92, mini power mold
(Note: RX5RE30X and RX5RE50X are standard. Custom type is also available.)
- APPLICATIONS
- Constant-voltage power supply for battery-powered devices
- Constant-voltage power supply for camera, communication, and video equipment
- Stable standard voltage supply

BLOCK DIAGRAM


PIN CONFIGURATION


## SELECTION GUIDE

You can define the output voltage and package of the RX5RA series.
The devices are defined by the following characters.
$R \times 5 R E \underbrace{X X} \times$ Type number
$\uparrow \quad \uparrow \uparrow$
a b c

| No. | Meaning |
| :---: | :---: |
| a | Defines the packaging type <br> E: TO-92 <br> H : Mini power mold (SOT-89) |
| b | Defines output voltage (Vout) <br> The range for Vout is 2.0 V to 6.0 V in units of 0.1 V , with an accuracy of $\pm 2.5 \%$. |
| c | Defines the packaging method for shipment <br> A-T1 : Taping-T1 type <br> A-T2 : Taping-T2 type <br> A-RF : Taping-RF type <br> A-RR: Taping-RR type <br> B : Gluing (Gluing is for mini power mold package as a sample) <br> C : Electric conductive bagging (for TO-92) |

## - TAPING METHODS



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | RATINGS | UNITS |
| :--- | :---: | :---: | :---: |
| Input Voltage | Vin | +12 | V |
| Output Current | Iout | 150 | mA |
| Output Voltage | Vout | Vin $+0.3 \sim-0.3$ | V |
| Power Dissipation | Pd | 300 | mW |
| Operating Temperature Range | Topr | $-30 \sim+80$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tstg | $-40 \sim+125$ |  |
| Soldering Temperature | Tsolder | $260^{\circ} \mathrm{C} \quad 10 \mathrm{Sec}$ |  |

RX5RE50X (Vout $=5.0 \mathrm{~V}$ )
Topr : $25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | CONDITION | MIN. | TYP. | MAX. | UNIT |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Output Voltage | Vout | Iout $=10 \mathrm{~mA}$ | 4.875 | 5.000 | 5.125 | V |
| Output Current | Iout | Vin $=7.0 \mathrm{~V}$ | 80 | 120 |  | mA |
| Laad Regulation | $\Delta$ Vout | Vin $=7.0 \mathrm{~V}, 1 \mathrm{~mA} \leqq$ Iout $\leqq 80 \mathrm{~mA}$ |  | 40 | 80 | mV |
| Input-Output <br> Voltage Difference | Vdif | Iout $=60 \mathrm{~mA}$ |  | 0.5 | 0.7 | V |
| Consumption Current | Iss | Vin $=7.0 \mathrm{~V}$ |  | 1.3 | 3.9 | $\mu \mathrm{~A}$ |
| Line Regulation | $\frac{\Delta \text { Vout }}{\Delta \text { Vin } \cdot \text { Vout }}$ | Iout $=10 \mathrm{~mA}$ <br> $\mid$ Vout $i+1.0 \mathrm{~V} \leqq \mid$ Vin $\mid \leqq 10 \mathrm{~V}$ |  | 0.1 |  | $\% / \mathrm{V}$ |
| Input Voltage | Vin |  |  |  | 10 | V |
| Limit Current | Ilim |  |  | 240 |  | mA |
| Temperature <br> Coefficient | $\frac{\Delta \text { Vout }}{\Delta \text { Topr }}$ | Iout $=10 \mathrm{~mA}$ <br> $-30^{\circ} \mathrm{C} \leqq \mathrm{Topr} \leqq 80^{\circ} \mathrm{C}$ | $\pm 100$ |  | $\frac{\mathrm{PPM}}{{ }^{\circ} \mathrm{C}}$ |  |

RX5RE30X (Vout $=3.0 \mathrm{~V}$ )

| PARAMETER | SYMBOL | CONDITION | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | Vout | Iout $=10 \mathrm{~mA}$ | 2.925 | 3.000 | 3.075 | V |
| Output Current | Iout | $\mathrm{Vin}=5.0 \mathrm{~V}$ | 50 | 80 |  | mA |
| Load Regulation | $\Delta$ Vout | Vin $=5.0 \mathrm{~V}, 1 \mathrm{~mA} \leqq$ Iout $\leqq 60 \mathrm{~mA}$ |  | 40 | 80 | mV |
| Input-Output Voltage Difference | Vdif | Iout $=40 \mathrm{~mA}$ |  | 0.5 | 0.7 | V |
| Consumption Current | Iss | $\mathrm{Vin}=5.0 \mathrm{~V}$ |  | 1.1 | 3.3 | $\mu \mathrm{A}$ |
| Line Regulation | $\frac{\Delta \overline{\text { Vout }}}{\Delta \mathrm{V} \text { in } \cdot V_{\text {out }}}$ | $\begin{aligned} & \text { Iout }=10 \mathrm{~mA} \\ & \mid \text { Vout } i+1.0 \mathrm{~V} \leqq \mid \text { Vin } \mid \leqq 10 \mathrm{~V} \end{aligned}$ |  | 0.1 |  | \%/V |
| Input Voltage | Vin |  |  |  | 10 | V |
| Limit Current | Ilim |  |  | 240 |  | mA |
| Temperature Coefficient | $\begin{aligned} & \Delta \text { Vout } \\ & \Delta \text { Topr } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Iout }=10 \mathrm{~mA} \\ & -30^{\circ} \mathrm{C} \leqq \text { Topr } \leqq 80^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | $\pm 100$ |  | $\frac{\mathrm{PPM}}{{ }^{\circ} \mathrm{C}}$ |

PACKAGE INFORMATION


## RH5RC301/302/501/502

## STEP-UP <br> DC/DC CONVERTER

RH5RC301/302/501/502 are compact step-up DC/DC converter ICs, developed with the CMOS process technology. They consist of reference voltage source, error amplifier, control transistor, oscillation circuit, and output voltage setting resistor. As external parts, a coil, a diode, and a capacitor are available for obtaining a constant output voltage ( $3 \mathrm{~V}, 5 \mathrm{~V}$ ) higher than the input voltage.

The package is a compact three-terminal mini power mold type.

## - Features

| - RH5RC301 | 3 V output, normal type |
| :---: | :---: |
| RH5RC302 | 3 V output, low input voltage type |
| RH5RC501 | 5 V output, normal type |
| RH5RC502 | 5 V output, low input voltage type |
| - Small invalid current | $2.5 \mu \mathrm{~A}$ (Typ., no step-up, RH5RC301/302) |
| - Low voltage operation | Input voltage Vin $\geqq 0.9 \mathrm{~V}$ (RH5RC302/502) |
| - High efficiency | 80\% (Typ.) |
| - High output voltage accuracy | $\pm 5 \%$ |
| - Small temperature drift of output voltage | $\pm 50 \mathrm{ppm}$ (Typ.) |
| - Compact package | Mini power mold (SOT-89) |

## Application

Constant voltage source for battery-operated devices.
Constant voltage source for cameras, communications equipment, and videos.
Local regulator for different operating voltages.

## Block Diagram



- Pin Configuration

- Pin Description

| Pin No. | Name | Function |
| :---: | :--- | :--- |
| 1 | Vss | Ground |
| 2 | Out | Voltage Output |
| 3 | Lx | Switching pin |

Absolute Maximum Ratings

| Parameter | Symbol | Limit | Unit |
| :--- | :---: | :---: | :---: |
| Input Voltage | Vin | 7 | V |
| Output Voltage | Vout | 7 | V |
| Output Current of Lx pin | ILx | 120 | mA |
| Power Dissipation | Pd | 300 | mW |
| Operating Temperature | Topr | $-20 \sim+70$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

## - Electrical Characteristics

1. RH5RC30

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input Voltage | Vin |  |  |  | 6 | V |  |
| Starting Voltage | Vst | No Load |  |  | 1.0 | V | 1 |
| Holding Voltage | Vhld | No Load |  |  | 0.6 | V | 1 |
| Current Consumption | lin | Vin $=5 \mathrm{~V}$ |  | 2.5 | 6 | $\mu \mathrm{~A}$ |  |
| Output Voltage | Vin $=1.5 \mathrm{~V}$ |  | 7.5 | 20 | $\mu \mathrm{~A}$ | 1 |  |
| Output Current of Lx pin | ILx | VoL $=0.4 \mathrm{~V}$ | 40 |  |  | mA |  |
| Leakage Current of Lx pin | ILxL |  | 2.85 |  | 3.15 | V | 1 |
| Oscillating Frequency | fosc |  |  |  | 2 | $\mu \mathrm{~A}$ |  |
| Duty Ratio of Oscillation | Df |  |  |  |  | 90 | KHz |

2. RH5RC302

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Vin |  |  |  | 2 | V |  |
| Starting Voltage | Vst | No Load |  |  | 0.9 | V | 1 |
| Holding Voltage | Vhld | No Load |  |  | 0.5 | V | 1 |
| Current Consumption | lin | Vin $=5 \mathrm{~V}$ |  | 2.5 | 6 | $\mu \mathrm{~A}$ |  |
|  |  | Vin $=1.5 \mathrm{~V}$ |  | 7.5 | 20 | $\mu \mathrm{~A}$ | 1 |
| Output Voltage | Vout |  | 2.85 |  | 3.15 | V | 1 |
| Output Current of Lx pin | ILx | VoL $=0.4 \mathrm{~V}$ | 40 |  |  | mA |  |
| Leakage Current of Lx pin | ILxL |  |  |  | 2 | $\mu \mathrm{~A}$ |  |
| Oscillating Frequency | fosc |  | 60 |  | 100 | KHz |  |
| Duty Ratio of Oscillation | Df |  |  | 25 |  | $\%$ | 2 |

3. RH5RC501

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Vin |  |  |  | 6 | V |  |
| Starting Voltage | Vst | No Load |  |  | 1.0 | V | 1 |
| Holding Voltage | Vhld | No Load |  |  | 0.6 | V | 1 |
| Current Consumption | lin | Vin $=7 \mathrm{~V}$ |  | 3.5 | 9 | $\mu \mathrm{~A}$ |  |
| Output Voltage | Vin $=2.4 \mathrm{~V}$ |  | 12 | 32 | $\mu \mathrm{~A}$ | 1 |  |
| Output Current of Lx pin | ILx | VoL $=0.4 \mathrm{~V}$ | 60 |  |  | mA |  |
| Leakage Current of Lx pin | ILxL |  | 4.75 |  | 5.25 | V | 1 |
| Oscillating Frequency | fosc |  |  |  | 9 | $\mu \mathrm{~A}$ |  |
| Duty Ratio of Oscillation | Df |  | 100 |  | 140 | KHz |  |

4. RH5RC502

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input Voltage | Vin |  |  |  | 2 | V |  |
| Starting Voltage | Vst | No Load |  |  | 0.9 | V | 1 |
| Holding Voltage | Vhld | iVo Load |  |  | 0.5 | V | 1 |
| Current Consumption | lin | Vin $=7 \mathrm{~V}$ |  | 3.5 | 9 | $\mu \mathrm{~A}$ |  |
| Output Voltage | Vin=2.4V |  | 12 | 32 | $\mu \mathrm{~A}$ | 1 |  |
| Output Current of Lx pin | ILx | VoL $=0.4 \mathrm{~V}$ | 60 |  |  | mA |  |
| Leakage Current of Lx pin | ILxL |  | 4.75 |  | 5.25 | V | 1 |
| Oscillating Frequency | fosc |  |  |  | 2 | $\mu \mathrm{~A}$ |  |
| Duty Ratio of Oscillation | Df |  | 110 |  | 150 | KHz |  |

Note: 1. The above table assumes that $\mathrm{L}=270 \mu \mathrm{H}$ (Sumida Denki CM-5), $\mathrm{D}=\mathrm{MA721}$ (Matsushita Electronics), and $\mathrm{C}=33 \mu \mathrm{~F}$ (Tantaru), or equivalent products are used for external parts.
2. Duty Ratio of oscillation Df is expressed as follows: :

$$
D f=\frac{t_{H}}{t_{H}+t L} \times 100(\%)
$$

## Design of DC/DC Converter

To design a DC/DC converter using this IC, the step-up capability varies with the external attachments (such as coils) and input voltage. The outpiut voltage lout is expressed as follows:

$$
\begin{aligned}
& \text { lout }=K \frac{V_{i n}{ }^{2}}{8 \cdot L \cdot \text { fosc } \cdot(\text { Vout }- \text { Vin })} \\
& \text { lout }=K \frac{9 \cdot \text { Vin }^{2}}{32 \cdot L \cdot \text { fosc } \cdot(\text { Vout }- \text { Vin })}
\end{aligned}
$$

(RH5RC301/501)
(RH5RC302/502)
(for $K=0.5$ to 0.8 )

The following external attachments are recommended for optimum performance:
(1) Coil

- CMD-6L (Sumida Electric Company Ltd.) or equivalent product
- CM-5 (Sumida Electric Company Ltd.) or equivalent product
(2) Diode
- Schottoky type Diode
(3) Capacitor
- 22 to $47 \mu$


## Application Circuit

1. Step-up DC/DC Converter

2. Power Supply Switching Circuit

3. Step-down DC/DC Converter


## Packaging Information

1. There are two packaging methods: taping and conductive bag.

The packaging method is specified with the device model number as follows:
RH5RC301A-T1: Taping
RH5RC301A-T2: Taping

Indication of the packaging method
2. Taping method


T1 type
T2 type
(Unit: mm)

Package Dimension

(Unit: mm)

## RF5RD301/501

## STEP-UP/STEP-DOWN DC/DC CONVERTER

RF5RD301/501 are compact DC/DC converter ICs developed with the CMOS process technology. When the input voltage is sufficiently high, they work as series regulators. When the input voltage falls down, they work as step-up switching regulators.

They consist of a step-up switching regulator circuit and series regulator circuit. The switching regulator circuit consists of the reference voltage source, error amplifier, control transistor, oscillation circuit, and output voltage setting resistor. The series regulator circuit consists of the reference voltage source (shared with the switching regulator circuit), error amplifier, output transistor, and output voltage setting resistor.

As external parts, a coil, a diode, and a capacitor are available for making the output voltage constant even when the input voltage changes across the output voltage.

```
Features
    \bullet RF5RD301 ..................................... . . Output voltage 3V (Typ.)
    RF5RD501 . . . . . . . . . . . . . . . . . . . . . . . . . . . . Output voltage 5V (Typ.)
    \bullet Low invalid current . . . . . . . . . . . . . . . . . . . . . . . 4.0\muA (Typ., no step up, RF5RD301)
    - Small invalid current . . . . . . . . . . . . . . . . . . . . . . Input voltage Vin \geqq 1.2V (no load)
    \bullet High efficiency . . . . . . . . . . . . . . . . . . . . . . . . . . 70% (Typ., step up)
    - High output voltage accuracy . . . . . . . . . . . . . . . . 
    \bullet Small temperature drift of output voltage . . . . . . . }\pm100\textrm{ppm}\mathrm{ (Typ.)
    \bulletSmall package . . . . . . . . . . . . . . . . . . . . . . . . . 8-pin SOP
```


## Application

- Constant voltage source for battery-operated devices.
- Constant voltage source for cameras, communication equipment, and videos.
- Local regulator for different operating voltages.


## - Block Diagram



Pin Configuration


- Pin Description

| Pin No. | Name | Function |
| :---: | :--- | :--- |
| 1 | Vout | Output Voltage |
| 2,3 | NC | No Connection |
| 4 | Lx | Switching pin |
| 5 | Vss | Ground |
| 6,7 | NC | No Connection |
| 8 | Vsw | Step-up Output |

Absolute Maximum Ratings

| Parameter | Symbol | Limit | Unit |
| :--- | :---: | :---: | :---: |
| Input Voltage | Vin | 12 | V |
| Output Voltage | Vout | 12 | V |
| Output Current of Lx pin | ILx | 100 | mA |
| Power Dissipation | Pd | 300 | mW |
| Operating Temperature | Topr | $-20 \sim+70$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

- RF5RD301 (3V Output)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input Voltage | Vin |  |  |  | 8 | V |
| Starting Voltage | Vst | No Load | 1.2 |  |  | V |
| Holding Voltage | Vhld | No Load | 0.8 |  |  | V |
| Current Consumption | lin | No Load, Vin = 5V |  | 4 | 9 | $\mu \mathrm{~A}$ |
| Output Voltage | No Load, Vin =2.4V |  | 7 | 20 | $\mu \mathrm{~A}$ |  |
| Output Current | Vout |  | 2.85 |  | 3.15 | V |
| Output Current of Lx pin | ILx | Vin $=5 \mathrm{~V}$ |  | 40 |  | mA |
| Leakage Current of Lx pin | ILxL |  |  | 15 |  | mA |
| Oscillating Frequency | fosc |  | 40 |  |  | mA |

- RF5RD501 (5V Output)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Vin |  |  |  | 8 | V |
| Starting Voltage | Vst | No Load | 1.2 |  |  | V |
| Holding Voltage | Vhld | No Load | 0.8 |  |  | V |
| Current Consumption | lin | No Load, Vin $=7 \mathrm{~V}$ |  | 6 | 11 | $\mu \mathrm{A}$ |
|  |  | No Load, Vin $=3.6 \mathrm{~V}$ |  | 15 | 40 | $\mu \mathrm{A}$ |
| Output Voltage | Vout |  | 4.75 |  | 5.25 | V |
| Output Current | lout | $V \mathrm{in}=7 \mathrm{~V}$ |  | 40 |  | mA |
|  |  | $\mathrm{Vin}=3.6 \mathrm{~V}$ |  | 20 |  | mA |
| Output Current of Lx pin | ILX | $\mathrm{Vol}=0.4 \mathrm{~V}$ | 60 |  |  | mA |
| Leakage Current of Lx pin | ILxI |  |  |  | 1 | $\mu \mathrm{A}$ |
| Oscillating Frequency | fosc |  | 100 |  | 140 | KHz |

Note: The above table assumes that $L=120 \mu \mathrm{H}$ (CMD6L), MA721 diode or equivalent, and $\mathrm{C}=22 \mu \mathrm{~F}$ are used for external parts.

## ■ Design of DC/DC Converter

To design a DC/DC converter using this IC, the output voltage lout depends on the output current capability of the series regulator when stepping down, and on the step-up capability of the switching regulator when stepping up. Therefore, lout is expressed as follows:
(Step-down)

$$
\text { lout }=K p(V i n-V f-V o u t)
$$

( $\mathrm{Vf}=$ forward direction voltage of diode, $\mathrm{Kp}=$ conductance coefficient of transistor)
(Step-up)

$$
\text { lout }=K L \frac{V i n}{8 \cdot L \cdot \text { fosc } \cdot(\text { Vout }- \text { Vin })}
$$

$$
\text { (for, } K L=0.5 \text { to } 0.8 \text { ) }
$$

The following external attachments are recommended for optimum performance:
(1) Coil

- CMD-6L (Sumida Electric Company Ltd.) or equivalent
- CM-5 (Sumida Electric Company Ltd.) or equivalent
(2) Diode
- Shottkey diode
(3) Capacitor
- 22 to $47 \mu \mathrm{~F}$ or more


## Application Circuit

Step-up/Step-down DC/DC Converter


## Package Dimension


(Unit: mm)

# STEP-UP/STEP-DOWN PWM DC/DC CONVERTER with VOLTAGE DETECTOR RS5RM Series 

## ■ OUTLINE

RS5R Series are compact DC/DC converter ICs with a voltage detector and are developed with CMOS process technology. The devices consist of a PWM type DC/DC converter, a series regulator and a voltage detector. As external components, a coil, a diode, and a capacitor are available for making the output constant. When the input voltage is sufficiently high, they work as series regulators. When the input voltage falls down, they work as step-up DC/DC converters. The RS5RM series include a voltage detector and the output voltage can be detected. The chip enable can switch off the DC/DC converter and the voltage detector, and can save consumption current at standby state. The RS5R is fit for batteryoperated equipment.

## ■ FEATURES

$$
\begin{aligned}
& \text { - Small invalid current . . . . . . . . . . . . . . . . . . . . TYP50 } \mu \text { A (RS5RM3624; Vin = 3.0V, no Load) } \\
& \text { - Standby mode } \\
& \text { Istb = MAX1.0 } \mu \mathrm{A} \\
& \text { - Low voltage operation } \\
& \text { operating voltage } \mathrm{Vin}=0.9 \sim 10 \mathrm{~V} \\
& \text { - High accuracy of output voltage ............. fixed output voltage, accuracy } \pm 2.5 \% \\
& \text { - Variety of output voltage level } \\
& \text { - Output voltage is in the neighborhood of battery voltage due to the step-up/step-down function } \\
& \text { (Ex. getting 3V output using 3V-battery) } \\
& \text { - Soft start and driver proof circuit } \\
& \text { - Phase conpensation circuit } \\
& \text { - Large current can be get by connecting a driving transistor externally. } \\
& \text { - Small package } \\
& 8 \text { pin SOP }
\end{aligned}
$$

## - APPLICATION

- Camera, Video camera, Hand-held audio system.
- Book type personal computer, Word processor, small size office automation equipment.
- Pocket bell, Code-less telephone, Hand-held telephone.


## BLOCK DIAGRAM



DESCRIPTION

| Pin No. | Symbol | Description |
| :---: | :--- | :--- |
| 1 | VSS | Ground |
| 2 | $\overline{\mathrm{CE}}$ | Chip Enable. Set the pin to VDD then the device become standby state. |
| 3 | VDOUT | Output for voltage detector (NMOS open drain output ) |
| 4 | VDIN | Input for voltage detector |
| 5 | VOUT | Output for voltage regulator |
| 6 | VDD | Output for step-up voltage. Power supply for the device. |
| 7 | EXT | Driving output for external transistor |
| 8 | LX | Output for switching |

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, Vss $=0 \mathrm{~V}$ )

| Parameter | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: |
| Power Supply Voltage | VDD | -0.3~12 | V |
| Output Voltage LX Pin | VLX | $-0.3 \sim 12$ | V |
| EXT Pin | VEXT | $-0.3 \sim$ VDD +0.3 | V |
| VOUT Pin | VOUT | $-0.3 \sim \mathrm{VDD}+0.3$ | V |
| VDOUT Pin | VDOUT | $-0.3 \sim 12$ | V |
| Input Voltage | V $\overline{C E}$ | $-0.3 \sim$ VDD +0.3 | V |
| Output Current LX Pin | ILX | 250 | mA |
| Power Consumption | Pd | 300 | mW |
| Operating Temperature | Topr | $-30 \sim+80$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |
| Soldering Condition | Tsolder | $260^{\circ} \mathrm{C}$ 10sec |  |

## ELECTRICAL CHARACTERISTICS

- RS5RM3624 (3.6V Output)

Vin $=4.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Vin | No Load | 0.9 |  | 10 | V |
| Holding Voltage | Vinhd | No Load Vin $=\mathrm{H} \rightarrow \mathrm{L}$ |  |  | 0.8 | V |
| Output Voltage | Vout | $\mathrm{Vin}=4.0 \mathrm{~V}$, lout $=5 \mathrm{~mA}$ | 3.51 | 3.60 | 3.69 | V |
| Input Voltage Stability | $\Delta$ Vout/Vin | lout $=1 \mathrm{~mA}, \mathrm{Vin}=0.9 \mathrm{~V} \sim 8 \mathrm{~V}$ |  | 10 | 100 | mV |
| Load Stability | $\Delta$ Vout/lout | Vin $=1.8 \mathrm{~V}$, lout $=1 \sim 30 \mathrm{~mA}$ |  | 10 | 100 | mV |
| Step-up Output Voltage | Vdd | $\mathrm{Vin}=1.8 \mathrm{~V}$, lout $=5 \mathrm{~mA}$ | 3.99 | 4.10 | 4.21 | V |
| Max. Oscillating Frequency | fosc |  |  | 50 |  | kHz |
| Duty Ratio | DfMAX |  |  | 80 |  | \% |
| Lx Switch on Voltage | VOL1 | $\mathrm{ILX}=50 \mathrm{~mA}$ |  |  | 0.5 | V |
| Lx Switch Leakage Current | Ileak |  |  |  | 2.0 | $\mu \mathrm{A}$ |
| Detect Voltage | Vdet |  | 2.3 | 2.4 | 2.5 | V |
| Detect Voltage Hysteresis | Vhys |  |  | 120 | 240 | mV |
| VD Output on Voltage | VdOL | $10 \mathrm{~L}=5 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\overline{\mathrm{CE}}$ "H" Input Voltage | VCEH |  | 0.8 VDD |  | VDD | V |
| $\overline{C E}$ "L" Input Voltage | VCEL |  |  |  | 0.2 VDD | V |
| $\overline{\mathrm{CE}}$ "H" Input Current | ICEH | $\overline{\mathrm{CE}}=3.5 \mathrm{~V}$ | 0 | 0.5 | 1.0 | $\mu \mathrm{A}$ |
| $\overline{C E}$ "L" Input Current | ICEL | $\overline{C E}=0 \mathrm{~V}$ | -0.5 |  | 0.5 | $\mu \mathrm{A}$ |
| Consumption Current | lin | Vin=3V (Step-up), No Load |  | 50 | 100 | $\mu \mathrm{A}$ |
| Consumption Current |  | Vin=8V (Step-down), No Load |  |  | 10 | $\mu \mathrm{A}$ |
| Standby Current | Istb | Vin $=3 \mathrm{~V}$, No Load |  |  | 1 | $\mu \mathrm{A}$ |

## - SELECTION GUIDE

You can define the output voltage, the detect voltage and the taping direction of RS5RM series. The devices are defined by the following characters.

```
RS5RM XXXXX - X \leftarrowType number
    \uparrow \uparrow \uparrow \uparrow
    a b c d
```

| Number | Meaning |
| :---: | :--- |
| a | Defines output voltage (Vout). <br> $\bullet$ The range for Vout is 2.0 V to 6.0 V in units of 0.1 V, with an accuracy of $\pm 2.5 \%$. |
| b | Defines detect voltage ( -Vdet ). <br> $\bullet$ The range for - Vdet is 2.0 V to 6.0 V in the units of 0.1 V, with an accuracy of $\pm 2.5 \%$. |
| c | Defines version. |
| d | Defines taping direction with T1 and T2. (See below) |

Note) Taping Information (1000 pieces/reel)


- PACKAGE DIMENSION (Unit: mm)



## OUTLINE

RS5RJ Series are compact DC/DC converter ICs with a voltage detector and are developed with CMOS process technology. The devices consist of a VFM type DC/DC converter, a series regulator and a voltage detector. As external components, a coil, a diode, and a capacitor are available for making the output constant. When the input voltage is sufficiently high, they work as series regulators. When the input voltage falls down, they work as step-up DC/DC converters. The RS5RJ series include a voltage detector and the output voltage can be detected. The chip enable can switch off the DC/DC converter and the voltage detector, and can save consumption current at standby state. The RS5RJ is fit for batteryoperated equipment.

## ■ FEATURES

- Small invalid current . . . . . . . . . . . . . . . . . . . . TYP15 $\mu$ A (RS5RJ3624; Vin = 3.0V, no Load)
$\bullet$ Standby mode . . . . . . . . . . . . . . . . . . . . . . . . . . Istb $=$ MAX1.0 $\mu \mathrm{A}$
- Low voltage operation . . . . . . . . . . . . . . . . . . . . operating voltage Vin $=0.9 \sim 10 \mathrm{~V}$
- High accuracy of output voltage ............ . fixed output voltage, accuracy $\pm 2.5 \%$
- Variety of output voltage level
- Output voltage is in the neighborhood of battery voltage due to the step-up/step-down function (Ex. getting 3V output using 3V-battery)
- Soft start and driver proof circuit
- Phase conpensation circuit
- Large current can be get by connecting a driving transistor externally.
- Small package

8 pin SOP

## APPLICATION

- Camera, Video camera, Hand-held audio system.
- Book type personal computer, Word processor, small size office automation equipment.
- Pocket bell, Code-less telephone, Hand-held telephone.
$\qquad$


## ■ BLOCK DIAGRAM



DESCRIPTION

| Pin No. | Symbol |  |
| :---: | :--- | :--- |
| 1 | VSS | Ground |
| 2 | $\overline{\mathrm{CE}}$ | Chip Enable. Set the pin to VDD then the device become standby state. |
| 3 | VDOUT | Output for voltage detector (NMOS open drain output) |
| 4 | VDIN | Input for voltage detector |
| 5 | VOUT | Output for voltage regulator |
| 6 | VDD | Output for step-up voltage. Power supply for the device. |
| 7 | EXT | Driving output for external transistor |
| 8 | LX | Output for switching |

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Rating | Unit |
| :--- | :--- | :---: | :---: |
| Power Supply Voltage | VDD | $-0.3 \sim 12$ | V |
| Output Voltage LX Pin |  |  |  |
| EXT Pin |  |  |  |
| VOUT Pin |  |  |  |
|  | VDOUT Pin | VEXT | $-0.3 \sim 12$ |
|  | VOUT | $-0.3 \sim$ VDD +0.3 | V |
|  | VDOUT | $-0.3 \sim$ VDD +0.3 | V |
| Input Voltage | VCE | $-0.3 \sim 12$ | V |
| Output Current LX Pin | ILX | $-0.3 \sim$ VDD +0.3 | V |
| Power Consumption | Pd | 250 | mA |
| Operating Temperature | Topr | 300 | mW |
| Storage Temperature | Tstg | $-30 \sim+80$ | ${ }^{\circ} \mathrm{C}$ |
| Soldering Condition | Tsolder | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

## - ELECTRICAL CHARACTERISTICS

- RS5RJ3624 (3.6V Output)
$\mathrm{Vin}=4.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Vin | No Load | 0.9 |  | 10 | V |
| Holding Voltage | Vinhd | No Load Vin $=\mathrm{H} \rightarrow \mathrm{L}$ |  |  | 0.8 | V |
| Output Voltage | Vout | Vin $=4.0 \mathrm{~V}$, lout $=5 \mathrm{~mA}$ | 3.51 | 3.60 | 3.69 | V |
| Input Voltage Stability | $\Delta$ Vout/Vin | lout $=1 \mathrm{~mA}, \mathrm{~V}$ in $=0.9 \mathrm{~V} \sim 8 \mathrm{~V}$ |  | 10 | 100 | mV |
| Load Stability | $\Delta$ Vout/lout | $\mathrm{Vin}=1.8 \mathrm{~V}$, lout $=1 \sim 30 \mathrm{~mA}$ |  | 10 | 100 | mV |
| Step-up Output Voltage | Vdd | $\mathrm{Vin}=1.8 \mathrm{~V}$, lout $=5 \mathrm{~mA}$ | 3.99 | 4.10 | 4.21 | V |
| Max. Oscillating Frequency | fosc |  |  | 100 |  | kHz |
| Duty Ratio | DfMAX |  |  | 80 |  | \% |
| Lx Switch on Voltage | VOL1 | $\mathrm{ILX}=50 \mathrm{~mA}$ |  |  | 0.5 | V |
| Lx Switch Leakage Current | lleak |  |  |  | 2.0 | $\mu \mathrm{A}$ |
| Detect Voltage | Vdet |  | 2.3 | 2.4 | 2.5 | V |
| Detect Voltage Hysteresis | Vhys |  |  | 120 | 240 | mV |
| VD Output on Voltage | VdOL | $10 \mathrm{~L}=5 \mathrm{~mA}$ |  |  | 0.5 | V |
| $\overline{\mathrm{CE}}$ "H" Input Voltage | VCEH |  | 0.8 VDD |  | VDD | V |
| $\overline{C E}$ "L" Input Voltage | VCEL |  |  |  | 0.2 VDD | V |
| $\overline{\mathrm{CE}}$ 'H' ${ }^{\prime \prime}$ Input Current | ICEH | $\overline{\mathrm{CE}}=3.5 \mathrm{~V}$ | 0 | 0.5 | 1.0 | $\mu \mathrm{A}$ |
| $\overline{C E}$ "L' Input Current | ICEL | $\overline{C E}=0 \mathrm{~V}$ | -0.5 |  | 0.5 | $\mu \mathrm{A}$ |
| Consumption Current | lin | Vin $=3 \mathrm{~V}$ (Step-up), No Load |  | 15 | 30 | $\mu \mathrm{A}$ |
| Consumption Current |  | Vin=8V (Step-down), No Load |  |  | 10 | $\mu \mathrm{A}$ |
| Standby Current | Istb | Vin $=3 \mathrm{~V}$, No Load |  |  | 1 | $\mu \mathrm{A}$ |

## SELECTION GUIDE

You can define the output voltage, the detect voltage and the taping direction of RS5RJ series.
The devices are defined by the following characters.

$$
\begin{aligned}
& \text { RS5RJXXXXX-X Type number } \\
& \uparrow \uparrow \uparrow \uparrow \\
& \text { a blad }
\end{aligned}
$$

| Number | Meaning |
| :---: | :--- |
| a | Defines output voltage (Vout). <br> $\bullet$ The range for Vout is 2.0 V to 6.0 V in units of 0.1 V , with an accuracy of $\pm 2.5 \%$. |
| b | Defines detect voltage ( -Vdet ). <br> $\bullet$ The range for -Vdet is 2.0 V to 6.0 V in the units of 0.1 V , with an accuracy of $\pm 2.5 \%$. <br> c |
| d | Defines version. |

Note) Taping Information (1000 pieces/reel)


- PACKAGE DIMENSION (Unit: mm)


PWM STEP-UP SWITCHING REGULATOR RH5RH XXIA/XX2B Series

RH5RHxx1A/xx2B Series ICs are PWM control step-up switching regulators developed with CMOS technology.

The xx 1 A Series ICs consist of an oscillator circuit, PWM control circuit, control transistor (Lx switch), reference voltage source, error amplifier circuit, phase correction circuit, voltage detection resistor, slow start circuit, and Lx switch protection circuit.

Unlike other PWM switching regulator ICs, the xx1A Series ICs do not require complex external circuits. Only three components - coil, diode, and capacitor - are required for the low-ripple, highefficiency step-up switching regulator ICs.

The $\times \times 2 \mathrm{~B}$ ICs internally use the same chip as the $\times \times 1 \mathrm{~A}$ Series, but have an external transistor drive pin (EXT) instead of an Lx pin. Attaching an external power transistor with a small ON resistance allows large current to flow in the coil, thus achieving a large output current. The $\times \times 2 \mathrm{~B}$ Series ICs are suitable for applications that require large output current between 10 mA and 100 mA .

The new PWM control circuit suppresses the self-power consumption of these ICs to Typ. $30 \mu \mathrm{~A}$ ( 5 V models), which compares to VFM (chopper) control type switching regulators that consumes relatively low power.

When the input voltage is higher than the specified output voltage plus the voltage drop in the diode coil, the oscillator circuit stops to reduce its own power consumption to Typ. $2 \mu \mathrm{~A}$.

These ICs are suitable for users who need low ripples but cannot use conventional PWM switching regulators because of high power consumption.

The high performance and low power consumption of these ICs makes them suitable for batteryoperated devices.

## FEATURES

- Only 3 peripheral parts . . . . . . . . . . . . . . . . . . . . . Coil, diode, capacitor
- Low consumption current . . . . . . . . . . . . . . . . . . . $30 \mu \mathrm{~A}$ (Typ. 501A)
- Small ripple, Low noise
- Low voltage operation (Output current 1 mA ) ... 0.9V (Max.)
- High output voltage accuracy . . . . . . . . . . . . . . . . $\pm 2.5 \%$ (Max.)
- High efficiency . . . . . . . . . . . . . . . . . . . . . . . . . . . . $85 \%$ (Typ.)
- Small temperature drift of output voltage . . . . . . . $\pm 50 \mathrm{ppm}$ (Typ.)
- Slow • start . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 $\boldsymbol{\mu}$ (Min.)
- Compact package . . . . . . . . . . . . . . . . . . . . . . . . . Mini power mold (SOT-89 3 pin)


## APPLICATIONS

- Constant voltage supply for battery-operated devices
- Constant voltage supply for cameras, camcorders, electronic, and portable communication devices
- Constant voltage source for devices that require low noise and low power consumption such as portable audio equipment
- Constant voltage source for devices that require a higher voltage than battery voltages


## BLOCK DIAGRAM



The gain of the Error Amp. is 80 dB . The internal Phase Comp. circuit yields a frequency characteristics where the 1st pole is at 0.05 Hz and zero point is at 500 Hz . And the dividing resistor and capacitor connected to Vout pin yields a zero point at $\mathrm{fz}=1.5 \mathrm{kHz}$.

## PIN CONFIGURATION



PIN DESCRIPTION

| Pin No. |  | Name |  |
| :---: | :---: | :---: | :--- |
| $x \times 1$ | $x \times 2$ |  |  |
| 1 | 1 | Vss | Ground |
| 2 | 2 | Vout | Voltage Output |
| 3 | - | Lx | Switching pin (Open Drain) |
| - | 3 | EXT | Transistor drive pin (CMOS output) |

## RH5RH Series



Example: RH5RH501A. . . Output Voltage 5.0V (Transistor mounted)
RH5RH352B . . . Output Voltage 3.5V (Transistor connected externally)

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Vout Voltage | Vout | 12 | V |
| Lx Voltage | VLx | 12 | V |
| EXT pin Voltage | VEXT | $-0.3 \sim$ Vout +0.3 | V |
| Lx Output Current | ILx | 250 | mA |
| EXT pin Current | IEXT | $\pm 50$ | mA |
| Power Dissipation | Pd | 500 | mW |
| Operating Temperature | Topr | $-30 \sim+80$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

RH5RH501A
(Vout = 5V)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Vin |  |  |  | 8 | V |  |
| Starting Voltage | Vst | lout $=1 \mathrm{~mA}$, Vin $: 0 \rightarrow 3 \mathrm{~V}$ |  | 0.8 | 0.9 | V |  |
| Holding Voltage | Vhld | lout $=1 \mathrm{~mA}$, Vin $: 3 \rightarrow 0 \mathrm{~V}$ | 0.7 |  |  | V |  |
| Current Consumption 1 | Idd1 | at Vout pin |  | 30 | 45 | $\mu \mathrm{~A}$ |  |
| Current Consumption 2 | Idd2 | at Vout pin, Vin $=5.5 \mathrm{~V}$ |  | 2 | 5 | $\mu \mathrm{~A}$ |  |
| Output Voltage | Vout |  | 4.875 | 5.000 | 5.125 | V |  |
| Lx Switching Current | ILx | VLx $=0.4 \mathrm{~V}$ | 80 |  |  | mA |  |
| Lx Leakage Current | ILxL | VLx $=6 \mathrm{~V}$, Vin $=5.5 \mathrm{~V}$ |  |  | 0.5 | $\mu \mathrm{~A}$ |  |
| Oscillating Frequency | fosc |  | 40 | 50 | 60 | kHz |  |
| Max. Duty Ratio | Maxdty | on (VLx " $\mathrm{L}^{\prime \prime}$ ) | 70 | 80 | 90 | $\%$ |  |
| Efficiency | Effi |  | 70 | 85 |  | $\%$ |  |
| Slow start Time | tst | Time for Vout $=0 \rightarrow 5 \mathrm{~V}$ | 0.5 | 2.0 |  | ms | 1 |
| VLx Limit Voltage | VLxImt | Lx Switch on | 0.65 | 0.8 | 1.0 | V | 2 |

Condition: $\mathrm{Vin}=3 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$, lout $=10 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ (See Fig. 1)

RH5RH502B
(Vout $=5 \mathrm{~V}$ )

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Vin |  |  |  | 8 | V |  |
| Starting Voltage | Vst | EXT no Load, Vout : $0 \rightarrow 3 \mathrm{~V}$ |  | 0.7 | 0.8 | V |  |
| Current Consumption 1 | Idd1 | EXT no Load, Vout $=4.8 \mathrm{~V}$ |  | 60 | 90 | $\mu \mathrm{~A}$ |  |
| Current Consumption 2 | Idd2 | EXT no Load, Vout $=5.5 \mathrm{~V}$ |  | 2 | 5 | $\mu \mathrm{~A}$ |  |
| Output Voltage | Vout |  | 4.875 | 5.000 | 5.125 | V |  |
| EXT "H" Output Current | IEXTH | VEXT = Vout -0.4 V | -2 |  |  | mA |  |
| EXT "L" Output Current | IEXTL | VEXT $=0.4 \mathrm{~V}$ | 2 |  |  | mA |  |
| Oscillating Frequency | fosc |  | 80 | 100 | 120 | kHz |  |
| Max. Duty Ratio | Maxdty | VEXT "H" | 70 | 80 | 90 | $\%$ |  |
| Slow start Time | tst | Vout $=0 \rightarrow 5 \mathrm{~V}$ | 0.5 | 2.0 |  | ms | Note 1 |

Condition : Vin $=3 \mathrm{~V}$, Vss $=0 \mathrm{~V}$, lout $=10 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ (See Fig. 2)

RH5RH301A

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Vin |  |  |  | 8 | V |  |
| Starting Voltage | Vst | lout $=1 \mathrm{~mA}$, Vin $: 0 \rightarrow 2 \mathrm{~V}$ |  | 0.8 | 0.9 | V |  |
| Holding Voltage | Vhld | lout $=1 \mathrm{~mA}$, Vin $: 2 \rightarrow 0 \mathrm{~V}$ | 0.7 |  |  | V |  |
| Current Consumption 1 | Idd1 | at Vout pin |  | 15 | 25 | $\mu \mathrm{~A}$ |  |
| Current Consumption 2 | Idd2 | at Vout pin, Vin $=3.5 \mathrm{~V}$ |  | 2 | 5 | $\mu \mathrm{~A}$ |  |
| Output Voltage | Vout |  | 2.925 | 3.000 | 3.075 | V |  |
| Lx Switching Current | ILx | VLx =0.4V | 60 |  |  | mA |  |
| Lx Leakage Current | ILxL | VLx $=6 \mathrm{~V}$, Vin $=3.5 \mathrm{~V}$ |  |  | 0.5 | $\mu \mathrm{~A}$ |  |
| Oscillating Frequency | fosc |  | 40 | 50 | 60 | kHz |  |
| Max. Duty Ratio | Maxdty | on $\left.\operatorname{VLx}{ }^{\prime \prime} \mathrm{L}^{\prime \prime}\right)$ | 70 | 80 | 90 | $\%$ |  |
| Efficiency | Effi |  | 70 | 85 |  | $\%$ |  |
| Slow start Time | tst | Time for Vout $=0 \rightarrow 5 \mathrm{~V}$ | 0.5 | 2.0 |  | ms | Note 1 |
| VLx Limit Voltage | VLxImt | Lx Switch | 0.65 | 0.8 | 1.0 | V | Note 2 |

Condition: Vin $=2 \mathrm{~V}$, Vss $=0 \mathrm{~V}$, lout $=10 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ (See Fig. 1 )

RH5RH302B
(Vout = 5V)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Vin |  |  |  | 8 | V |  |
| Starting Voltage | Vst | EXT no Load, Vout $: 0 \rightarrow 2 \mathrm{~V}$ |  | 0.7 | 0.8 | V |  |
| Current Consumption 1 | Idd1 | EXT no Load, Vout $=2.9 \mathrm{~V}$ |  | 30 | 50 | $\mu \mathrm{~A}$ |  |
| Current Consumption 2 | Idd2 | EXT no Load, Vout $=3.5 \mathrm{~V}$ |  | 2 | 5 | $\mu \mathrm{~A}$ |  |
| Output Voltage | Vout |  | 2.925 | 3.0 | 3.075 | V |  |
| EXT 'H' Output Current | IEXTH | VEXT $=$ Vout -0.4 V | -1.5 |  |  | mA |  |
| EXT 'H' Output Current | IEXTL | VEXT $=0.4 \mathrm{~V}$ | 1.5 |  |  | mA |  |
| Oscillating Frequency | fosc |  | 80 | 100 | 120 | kHz |  |
| Max. Duty Ratio | Maxdty | VEXT "H' | 70 | 80 | 90 | $\%$ |  |
| Slow start Time | tst | Vout $=0 \rightarrow 3 V$ | 0.5 | 2.0 |  | ms | Note 1 |

Condition: Vin $=2 \mathrm{~V}$, Vss $=0 \mathrm{~V}$, lout $=10 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ (See Fig. 2)
Note 1: The slow start circuit follows the sequence below:
Vin application $\rightarrow$ Vref is kept at OV for about $200 \mu \mathrm{~s} \rightarrow$ During this period, error amplifier output is brought to " H " $\rightarrow$ Vref rises and then the error amplifier output gradually lowers to the appropriate value due to the internal phase compensator circuit. Accordingly, the output gradually lowers.
Note 2: ILx gradually rises after the Lx switch is turned on, and VLx rises accordingly. If the voltage reaches VLximt, the Lx switch protection circuit turns off the Lx switch.

## CIRCUIT EXAMPLE

1. RH5RHxx1A

$\begin{array}{ll}\text { Parts } & \text { Coil } \\ & \text { Diode } \\ & : 120 \mu \mathrm{H} \text { (Sumida Electric Company Ltd. CM-5) } \\ & \text { Capacitor } \\ & : 22 \mu \mathrm{~F} \text { (Tantalum type) }\end{array}$

Fig. 1
2. RH5RHxx2B


| Parts | Coil |
| :--- | :--- |
| Diode | $: 28 \mu \mathrm{H}$ (Troidal Core type) |
| Capacitor | $: 100 \mu \mathrm{~F}$ (Tantalum type) |
| Transistor | $: 2 \mathrm{SD} 1628 \mathrm{G}$ |
| Base resistor | $: 300 \Omega$ |
| Base capacitor | $: 0.01 \mu \mathrm{~F}$ |

Fig. 2

## OUTPUT CURRENT AND PERIPHERAL COMPONENT

This section describes the relationship between the output current and peripheral components for the circuit in Figure 1.

According to the on time of the Lx transistor, a PWM switching regulator operates in two modes: intermittent mode and continuous mode.

Assuming coil inductance as $L$, the maximum output current in intermittent mode is:

```
lout \(=\) fosc \(\cdot \mathrm{Vin}^{2} \cdot \operatorname{ton}^{2} /[2 \cdot \mathrm{~L} \cdot(\) Vout -Vin\()]\)
(Equation 1)
    Here, if:
            tonc \(=(1-\mathrm{Vin} /\) Vout \() /\) fosc
        tonc \(<\) tonmax \(=\) maxdty \(/(\) fosc \(\cdot 100\) )
                            (Equation 2)
    Then:
        ton \(=\) tonc
    If Equation 2 does not apply:
        ton = tonmax
```

Here, the peak current in the $L x$ switch coil diode is:
ILmax = Vin•ton/L
Thus, I/O conditions and peripheral components must be selected in consideration to ILxmax.
If Equation 2 applies, lout may be greater than that calculated by Equation 1. At that time, the switching regulator operates in continuous mode, which can generate up to the current calculated by the Equation below:

$$
\text { lout }=\text { fosc } \cdot V \text { in }^{2} \cdot \operatorname{ton}^{2} /[2 \cdot L \cdot(\text { Vout }-\mathrm{Vin})]+\text { Vin } \cdot \text { Iconst/Vout .................................. (Equation 4) }
$$

Here, Iconst is a current that continuously flows in the coil. At that time, ILxmax becomes very great:

ILxmax = Iconst + Vin $\cdot$ ton/L
(Equation 5)
Therefore, be careful with ILxmax.

The above description applies only to ideal cases; it does not include the losses in external components and the Lx switch. In reality, the efficiency is $50 \%$ to $80 \%$ of the values obtained by the above calculation. In particular, if ILx is large or Vin is low, note that the loss of Vin is as same as VLx. For Vout, always consider Vf (about 0.3 V ) in the diode.

For applications where ILx or VLx is critical, use RH5RHxx2B and attach an external transistor with a low ON resistance.

## NOTICE

To use these ICs, note the following points:

- Place external components as close to the IC to reduce wiring. In particular, wire the capacitor connected to the Vout pin using the shortest route possible.
- Ensure sufficient grounding. The Vss pin receives large current due to switching. High impedance in the Vss routing causes the internal potential of the IC to fluctuate with the switching current, resulting in unstable operation.
- Use capacitors with good high frequency response, such as tantalum capacitors or electrolytic aluminum + ceramic capacitors. The capacity must be $10 \mu \mathrm{~F}$ or more. It is recommended that the withstand voltage of the capacitors be at least three times the specified output voltage, because the coil may cause a high spike-like voltage when the $L x$ transistor is turned off.
- Select coils that have a small DC resistance and are not magnetic-saturated easily. If the coil inductance is too small, ILx may exceed the absolute maximum rating under maximum load. Select the proper inductance value.
- Use Schottky diodes with a fast switching speed. Be careful of the current capacity. (See Page8)


## PACKAGING INFORMATION

1. The packaging method is specified with the device model number as follows.

RH5RH301A-T1: Taping
RH5RH301A-T2: Taping
2. Taping method


PACKAGE DIMENSION


## Product News

VFM STEP - UP SWITCHING REGULATOR
RH5RI $\times 1 \mathrm{~B} / \times \times 2 \mathrm{~B}$ series

The RH5RI $\times \times 1$ and $\times \times 2$ are VFM (chopper) control type - low current consumption, step-up switching regulator ICs using low power linear CMOS technology.

The $\times 1$ type internally comprises an oscillator, VFM control circuit, control transistor (Lx switch), standard voltage supply, differential amplifier circuit, voltage sensing resistor and an Lx switch protective circuit using a mere three externally connected components a coil, diode and capacitor. The connection of a complex external components arrangement necessary until now in conventional devices has been eliminated in this high efficiency rising voltage switching regulator.

The $\times \times 2$ type utilizes the same chip as the $\times \times 1$ type. A transistor drive terminal (EXT) has been connected externally in place of the Lx terminal. The connection of a small external power transistor having only a small resistance while switched on, allows a large current flow and therefore, a large current can be taken from the output. This device is ideal for the user needing current output from less than one hundred all the way up to several hundred milliamps.

This device is ideal for use with battery operated devices and combines high efficiency operation with ultralow current consumption.

## FEATURES



## APPLICATIONS

Constant voltage supply for battery - operated devices.
Constant voltage supply for cameras, camcorders, electronic, and portable communication devices. Constant voltage source for devices that require a higher voltage than battery voltages.

## BLOCK DIAGRAM



## PIN CONFIGURATION



| Pin No. |  | Name | Description |
| :---: | :---: | :--- | :--- |
| $\times 1$ | $\times \times 2$ |  |  |
| 1 | 1 | Vss | Ground |
| 2 | 2 | Vout | Voltage Output |
| 3 | - | L× | Switching Pin (Open Drain) |
| - | 3 | EXT | Transistor Drive Pin (CMOS Output) |

$\square$ RH5RI Series


Example: RH5RI501B …… Output Voltage, Lx Tr Build - in
: RH5RI352B ……. Output Voltage, Transistor Tr Connected externally

## - ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating $=$ OV ) | Unit |
| :--- | :---: | :---: | :---: |
| Vout Voltage | Vout | 12 | V |
| Lx Voltage | VLx | 12 | V |
| Ext Voltage | VEXT | $-0.3 \sim$ Vout +0.3 | V |
| Lx Output Current | ILx | 250 | mA |
| EXT Current | IEXT | $\pm 50$ | mA |
| Power Dissipation | Pd | 500 | mW |
| Operating Temperature | Topr | $-30 \sim+80$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

RH5RI501B

| (Vout $=5 \mathrm{~V}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit. | Note. |
| Output Voltage | Vout |  | 4.875 | 5.000 | 5.125 | V |  |
| Max. Input Voltage | Vin |  |  |  | 8 | V |  |
| Starting Voltage | Vst | lout $=1 \mathrm{~mA}$, Vin : $0 \rightarrow 3 \mathrm{~V}$ |  | 0.8 | 0.9 | V |  |
| Holding Voltage | Vhld | lout $=1 \mathrm{~mA}, \mathrm{Vin}: 3 \rightarrow 0 \mathrm{~V}$ | 0.7 |  |  | V |  |
| Input Current 1 | lin 1 | at Vin Pin, No Load |  | 6 | 12 | $\mu \mathrm{A}$ |  |
| Input Current 2 | lin 2 | at Vin Pin, Vin $=5.5 \mathrm{~V}$ |  | 2 | 5 | $\mu \mathrm{A}$ |  |
| Lx Switch Current | ILX | $\mathrm{VLx}=0.4 \mathrm{~V}$ | 80 |  |  | mA |  |
| Lx Leakage Current | ILxL | $\mathrm{VLx}=6 \mathrm{~V}, \mathrm{Vin}=5.5 \mathrm{~V}$ |  |  | 0.5 | $\mu \mathrm{A}$ |  |
| Max. Oscillating Freguency | fosc |  | 80 | 100 | 120 | kHz |  |
| Duty Ratio | maxdty | on (VLx"L") | 65 | 75 | 85 | \% |  |
| Efficiency | Effi |  | 70 | 80 |  | \% |  |
| VLx Limit Voltage | VLxımt | Lx Switch ON | 0.65 | 0.8 | 1.0 | V | Note |

Condition: Vin $=3 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$, lout $=10 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ (See Fig. 1)

## RH5RI502B

| Parameter |  |  |  |  |  |  |  |  | Symbol | Condition | Min. | Typ. | Max. | Unit. | Note. |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | Vout |  | 4.875 | 5.000 | 5.125 | V |  |  |  |  |  |  |  |  |  |
| Max Input Voltage | Vin |  |  |  | 8 | V |  |  |  |  |  |  |  |  |  |
| Starting Voltage | Vst | EXT No Load, Vout : 0 $\rightarrow 3 \mathrm{~V}$ |  | 0.7 | 0.8 | V |  |  |  |  |  |  |  |  |  |
| Current Consumption 1 | Idd 1 | EXT No Load, Vout $=4.8 \mathrm{~V}$ |  | 60 | 90 | $\mu \mathrm{~A}$ |  |  |  |  |  |  |  |  |  |
| Current Consumption 2 | Idd 2 | EXT No Load, Vout $=5.5 \mathrm{~V}$ |  | 2 | 5 | $\mu \mathrm{~A}$ |  |  |  |  |  |  |  |  |  |
| EXT"H" Output Current | IEXTH | VEXT=Vout -0.4 V | -2 |  |  | mA |  |  |  |  |  |  |  |  |  |
| EXT"L" Output Current | IEXTL | VEXT=0.4V | 2 |  |  | mA |  |  |  |  |  |  |  |  |  |
| Max Oscillating Frequency | fosc |  | 80 | 100 | 120 | kHz |  |  |  |  |  |  |  |  |  |
| Duty Ratio | maxdty | VEXT"H" | 65 | 75 | 85 | $\%$ |  |  |  |  |  |  |  |  |  |

Condition : Vin $=3 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$, lout $=10 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ (See Fig. 2)

RH5RI301B

| Parameter |  |  |  | Symbol | Condition | Min. | Typ. |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Max. | Unit. | Note. |  |  |  |  |  |
| Output Voltage | Vout |  | 2.925 | 3.000 | 3.075 | V |  |
| Max. Input Voltage | Vin |  |  |  | 8 | V |  |
| Starting Voltage | Vst | Iout = 1mA, Vin : 0 $\rightarrow 2 \mathrm{~V}$ |  | 0.8 | 0.9 | V |  |
| Holding Voltage | Vhld | Iout = 1mA, Vin : 2 $\rightarrow 0 \mathrm{~V}$ | 0.7 |  |  | V |  |
| Input Current 1 | lin 1 | at Vin Pin, No Load |  | 4 | 8 | $\mu \mathrm{~A}$ |  |
| Input Current 2 | lin 2 | at Vin Pin, Vin=3.5V |  | 2 | 5 | $\mu \mathrm{~A}$ |  |
| Lx Switching Current | ILx | VLx=0.4V | 60 |  |  | mA |  |
| Lx Leakage Current | ILxL | VLx=6V, Vin=3.5V |  |  | 0.5 | $\mu \mathrm{~A}$ |  |
| Max Oscillating Freguency | fosc |  | 80 | 100 | 120 | kHz |  |
| Duty Ratio | maxdty | on (VLx"L" ) | 65 | 75 | 85 | $\%$ |  |
| Efficiency | Effi |  | 70 | 80 |  | $\%$ |  |
| VLx Limit Voltage | VLxImt | Lx Switch ON | 0.65 | 0.8 | 1.0 | V | Note |

Condition : Vin $=2 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}$, lout $=10 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ (See Fig. 1)

RH5RI302B

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit. | Note. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | Vout |  | 2.925 | 3.000 | 3.075 | V |  |
| Max Input Voltage | Vin |  |  |  | 8 | V |  |
| Starting Voltage | Vst | EXT No Load, Vout : 0 ${ }^{\text {aV }}$ |  | 0.7 | 0.8 | V |  |
| Current Consumptin 1 | Idd 1 | EXT No Load, Vout $=2.9 \mathrm{~V}$ |  | 30 | 50 | $\mu \mathrm{A}$ |  |
| Current Consumptin 2 | Idd 2 | EXT No Load, Vou $=3.5 \mathrm{~V}$ |  | 2 | 5 | $\mu \mathrm{A}$ |  |
| EXT"H" Output Current | IEXTH | VEXT $=$ Vout -0.4 V | -1.5 |  |  | mA |  |
| EXT"H" Output Current | IEXTL | $\mathrm{VEXT}=0.4 \mathrm{~V}$ | 1.5 |  |  | mA |  |
| Max Oscillating Frequency | fosc |  | 80 | 100 | 120 | kHz |  |
| Duty Ratio | maxdty | VEXT" ${ }^{\text {H" }}$ | 65 | 75 | 85 | \% |  |

Condition : Vin $=2 \mathrm{~V}$, Vss $=0 \mathrm{~V}$, lout $=10 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ (See Fig. 2 )

Note : The ILx increases steadily after the Lx switch is set to ON due to use of an external coil. The accompanying VLx also increases. When the VLx reaches the VLxImt, the Lx switch is set to OFF by the protective circuit.

## CIRCUIT EXAMPLE

RH5RI $\times 1$ B


Fig. 1

| Parts : Coil $\cdots \cdots \cdots \cdots \cdots \cdots$. | $82 \mu \mathrm{H}$ | (Sumida Electric Company, CM - 5) |
| ---: | :--- | :--- |
| : Diode $\cdots \cdots \cdots \cdots \cdots$ | MA721 | (Matsushita Electronics Corp. Schottkey type) |
| : Capacitor $\cdots \cdots \cdots$ | $22 \mu \mathrm{~F}$ | (Tantalum type) |

RH5RI $\times 2$ B


Fig. 2

| Parts | Coil | $28 \mu \mathrm{H}$ | (Troidal Core Type) |
| :---: | :---: | :---: | :---: |
|  | : Diode ................................ | HRP22 | (Hitachi Schottkey Type) |
|  | Capacitor ......................... | $100 \mu \mathrm{~F}$ | (Tantalum Type) |
|  | Transistor ........................... | 2SD162 | G |
|  | : Base Resistor ................... | $300 \Omega$ |  |
|  | : Base Capacitor | $0.01 \mu \mathrm{~F}$ |  |

## OUTPUT CURRENT and PERIPHERAL COMPONENT

The following describes the interaction between the output current and peripheral components in the circuit of Figure 1.
With a coil inductance set at $L$, the maximum current during intermittent mode (VFM normal operating mode ) is

$$
\text { lout }=\operatorname{Vin}^{2} \cdot \operatorname{maxdy}^{2} /\{20000 \cdot \text { fosc } \cdot L \cdot(\text { Vout }-\operatorname{Vin})\}
$$

At this time the peak current flowing through the Lx switch coil diode is

$$
\text { ILxmax }=\text { Vin } \cdot \text { maxdty } /(100 \cdot \text { fosc } \cdot L)
$$

The ILxmax is an important I / O power factor that must be considered when choosing the peripheral components.

The above are calculations under ideal conditions and do not include losses in the external components and the Lx switch which may, in fact, amount to between 50 and 80 percent. Caution is particularly needed at times such as when the ILx is large and Vin is low as Vin loss will occur due to VLx. It is also necessary to take into account the amount of diode Vf ( about 0.3 V ) for calculating the actual Vout.

When ILx and VIx become a problem, use the RH5RI $\times \times 2$ B and utilize a peripheral transistor with low resistance while switched on.

## NOTICE

Observe the following precautions when using this IC．
－Locating external components as closes as possible to the IC and keep the wiring short．In parti－ cular，capacitor wiring connected to the Vout terminal should be kept to a minimum length．
－Make sure ground wiring is of sufficient strength as a large current will flow at the Vss terminal due to transistor switching．When Vss wiring impedance is high and the IC＇s internal electrical potential deviates due to current switching，device operation can become unstable．
－Make sure the capacitor has a capacitance of at least $10 \mu \mathrm{~F}$ and has good high frequency charac－ teristics such as obtained with a tantalum capacitor or aluminum electrolytic and ceramic capacitor． When choosing the capacitor，it is recommended that it be able to withstand a voltage at least three times higher than the normal capacitor voltage output since a high voltage spike may be generated from the coil when the Lx transistor is off．
－Care is also required when selecting the coil．Select a coil with low resistance to direct current， adequate current carrying capacity and resistance to magnetic saturation．The ILx may exceed its absolute maximum rated value during a maximum load when the coil inductance value it too low． Therefore，please select a suitable inductance value（ reter to page 8 ）．
－When choosing a diode，select a high speed switching Schottky type．
Ensure it has adequate current carrying capacity（refer to page 8 ）．
$\underset{\sim}{*}$ The performance of the power supply circuit using this IC is greatly influenced by the peripheral cir－ cuit．Ensure that the component parts for the peripheral circuit have the correct circuit values needed before use．
It is essential that allowance is made in the circuit design so that the rated velues（voltage，current and power ）are not exceeded in each part of the circuit board and IC．

## PACKAGING INFORMATION

1. The packaging method is specified with device model number as follows.

RH5RI 301 B - T1 : Taping
RH5RI 301 B - T2 : Taping
2. Taping method


PACKAGE DIMENSION


## DC/DC MULTI•POWER SUPPLY

## RF5C133

RF5C133 is a power circuit controller IC containing three CMOS process DC/DC converter control circuit systems (two ON-time control PWM systems and one OFF-time control VFM system).
With additional components, can RF5C133 configure three SWR systems to generate the CPU power supply voltage, charging voltage, or circuit power supply voltage from AC adapters, dry batteries, or rechargeable batteries. Furthermore, RF5C133 has the following six functions:

1. With the built-in power supply voltage detector, RF5C133 outputs low voltage alarms for dry or rechargeable batteries and for the CPU power supply. (Alarms for batteries are output in frequencies. A V/F converter converts the voltages into frequencies.)
2. RF5C133 controls the charging of rechargeable batteries by AC adapter output. The batteries are charged by a constant current initially, then by a constant voltage after the upper limit voltage is reached. The values for the constant current and voltage are specified externally. While the batteries are being charged, RF5C133 outputs charge indication signals. Upon detection of a low charge current, RF5C133 stops the signals.
3. To protect the charge system, RF5C133 detects and latches output overcurrents and set heating (an external diode must be added externally) and sends alarms. The alarms are released at the rising edge of charge control input signals.
4. The power saving function turns off the circuit power supply voltage generator.
5. RF5C133 can be soft-started to prevent rush current occurring when the output in the circuit or charge system rises.
6. RF5C133 can operate based solely on the internal clock. After self-activation, external sync clocks can be input.

## - FEATURES

- Step-up, step-down, and inversion DC/DC converters can be easily designed by combining RF5C133 with coils, capacitors, and diodes.
- Low current consumption......................... $25 \mu \mathrm{~A}$ (Typ., stand-by)
- High efficiency ......................................... 70\% to 80\% (Typ., depends on circuit configuration)
- Accurate output voltage ............................ $\pm 5 \%$
- Small temperature drift of output voltage . $\pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
- Package

24-pin shrink SOP

## APPLICATIONS

Voltage control for portable CD players, electronic book players, video equipment, notebook personal computers, and other battery-operated equipment.

PIN CONFIGURATION


## PIN DESCRIPTION

To use pins marked *, pull up the signals to the " H " level.

| Pin No. | Pin Name | Signal Name | 1/0 | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | VF IN | VF Converter | Input | Connect to the positive pole of a dry or rechargeable battery. During operation of the circuit or charge system, the potential of the dry or rechargeable battery is detected at this pin. |
| 2 | VF OUT * | VF Converter | Nch Open Drain Output | The potential ( 1.8 to 3.3 V ) detected at VF IN is converted into a frequency $(1 /(4096 \times 32)$ to $1 /(4096 \times 2)$ of the external or internal clock OSC2) and output through this pin. |
| 3 | SYNC CLK | Synchronized Clock | Input | To synchronize the operation of circuit or charge SWR with an external clock, sync clock signals are input through this pin (176 kHz). The external and built-in clocks are switched automatically. A pull-down resistor is built in. |
| 4 | CR | CR | Input | Use an external CR to specify the oscillating frequency for the circuit or charge systems or to specify the maximum duty of the circuit system. |
| 5 | CIR DRV | Circuit SWR Drive | CMOS <br> Output | Through this pin, the driver transistor for the circuit SWR is driven by ON-time control PWM. |
| 6 | GND |  | GND | This is the power grounding pin to feed the source current to CIR DRV. |
| 7 | ERR OUT1 | Error Amp. Output 1 | Output | The error output of the circuit power supply voltage is amplified and output through this pin. To adjust the feedback constant, use the C and R externally attached between ERR IN1 and this pin. |
| 8 | ERR IN1 | Error Amp. Input 2 | Input | The error voltage of the circuit power supply voltage is detected at this pin. To specify the circuit power supply voltage, use an external resistor. |


| Pin No. | Pin Name | Signal Name | 1/0 | Description |
| :---: | :---: | :---: | :---: | :---: |
| 9 | P CON | Power Save Switch | Input | When P CON $=$ " H ", the circuit power supply voltage generator circuit stops. A pull-up resistor is built in. |
| 10 | ALM OUT * | Alarm | Nch Open Drain Output | When a 1 overcurrent or 2 TEMP SENSE input abnormality (of the AC adapter output) is detected and latched, an alarm is output through this pin. |
| 11 | CHG CON | Charge Control | Input | When CHG CON = " H ", charging is possible. The ALM OUT output is reset at the rising edge of $\mathrm{CHG} \mathrm{CON}=$ " L " $\rightarrow$ " H ". A pull-down resistor is built in. |
| 12 | CHG DPY * | Charge Display | Nch Open Drain Output | When a normal charge current is detected while CHG CON $=$ " H ", signals are output through this pin. |
| 13 | TEMP SENS | Temperature Sence | Input | This pin is used to feed a forward current to an external diode. According to the temperature characteristics of the VF of the diode, abnormal heat is detected. A regulated current source from internal Vref $(2 \mathrm{~V})$ is built in. |
| 14 | ERR IN2 | Error Amp. Input 2 | Input | The error voltage of the charge power supply voltage is detected. To specify the voltage and temperature characteristics of the charging source, add an external resistor and diode. |
| 15 | ERR OUT2 | Error Amp. Output 2 | Output | The error voltage of the charge power supply voltage is amplified and output through this pin. To adjust the feedback constant, use the C and R externally attached between ERR IN and this pin. |
| 16 | CHG CUR- | Charge Current (-) | Input | The current of the charge system is detected at this pin. Attach an external resistor $(0.5 \Omega)$ between CHG CUR+ and this pin to detect the current. |
| 17 | CHG CUR+ | Charge Current ( + ) | Input | The current of the charge system is detected at this pin. Attach an external resistor $(0.5 \Omega)$ between CHG CUR- and this pin to detect the current. |
| 18 | CHG DRV | Charge SWR Drive | Nch Open Drain Output | Through this pin, the driver transistor for the charge SWR is driven by ON-time control PWM. |
| 19 | GND |  | GND | This is the power grounding pin to feed the source current to the charge system and CPU power supply drive. |
| 20 | VDD DRV | VDD SWR Drive | Nch Open Drain Output | Through this pin, the SWR for the self-bias and CPU power supply system is driven by OFF-time control VFM. |
| 21 | VDD (IC) | VDD (IC) | Input | The voltage obtained by SWR through VDD DRV (Typ. 4.0 V ) is input to this pin. This voltage is used as the potential of the IC board (IC power supply potential). |
| 22 | CPU VDD | CPU Power Supply | Output | A constant voltage (Typ. 3.5 V ), obtained by stepping down the VDD (IC) voltage with a series regulator, is output through this pin. |
| 23 | CPU RST * | CPU Reset | Nch Open Drain Output | The CPU VDD output voltage is detected at this pin. When the voltage becomes lower than the specified value (Typ. 2.4 V ), signals are output through this pin. |
| 24 | VSS | VSS (IC) | GND | This is the internal logic grounding of the IC. Connect to the grounding. |

BLOCK DIAGRAM


## DESCRIPTION

## 1. Internal Oscillator

OSC1 (OSC1 and OSC2 are asynchronous.)
OSC1 is an oscillator circuit using a ring oscillator. (Typ. 100 kHz , ON-time duty is Typ. 65\%.)

- OSC1 generates clock signals for VDD (CPU) VFM operation. The VDD (CPU) PWM operation generates the power supply voltage (VDD) for RF5C133 between the external diode and capacitor.
- OSC1 is activated by applying the minimum operating voltage or a higher voltage to the VDD (IC) pin (21)
OSC2
OSC2 is an oscillator circuit by means of external C and R. (Typ. 130 kHz )
- OSC2 generates clock signals for the PWM operation of the circuit and charge systems.
- Connect $C$ and $R$ between CPU VDD (22) and VSS (24). $C=470 \mathrm{pF}( \pm 5 \%)$ and $R=18 \mathrm{k} \Omega( \pm 0.5 \%)$.
- OSC2 is activated when P CON (9) is set to " $L$ " or CHG CON (11) is set to " $H$ ".

2. Clock Switch

This circuit switches internal and external clocks. (OSC2 $\rightarrow$ SYNC CLK)

- To synchronize the PWM operation of the circuit and charge systems with an external clock, input external clock signals to SYNC CLK pin (3). (Typ. 176 kHz )
- Upon detection of the rising edge of external clock signals (" L " $\rightarrow$ " $\mathrm{H}^{\prime \prime}$ ), the clock for the IC is switched from the internal clock (Typ. 130 kHz ) to an external clock (Typ. 176 kHz ).


## 3. Start-up Sequencer

The start-up sequencer prevents the rush current from entering the coil when the circuit or charge SWR is activated.

- The circuit SWR is soft-started when $P$ CON (9) goes " $L$ ".
- The charge SWR is soft-started when CHG CON (11) goes " H ".
- When P CON (9) = " L " and CHG CON (11) $=$ " H " compete, priority is given to the first to be input.
- If the interval between the two inputs is within 252.1 msec, the two outputs change simultaneously. See the table below.
- If the interval between the two inputs is over 252.1 msec, output for the later input starts after a delay of 0 to 252.1 msec .
- The table below shows the change of driver output duty at OSC2 $=130 \mathrm{kHz}$.

| Time after Priority Signal Input (OSC2 CLK) | Driver Output Duty Ratio |
| :---: | :---: |
| $0 \sim 252.1 \mathrm{msec}(4096 \times 8$ CLKS) | OFF |
| $252.1 \sim 283.6 \mathrm{msec}(4096 \times 9$ CLKS $)$ | $1 / 8$ |
| $283.6 \sim 315.1 \mathrm{msec}(4096 \times 10$ CLKS $)$ | $2 / 8$ |
| $315.1 \sim 346.6 \mathrm{msec}(4096 \times 11$ CLKS $)$ | $3 / 8$ |
| $:$ | $:$ |
| (MAX. $504.1 \mathrm{msec}, 4096 \times 16$ CLKS) | Normal PWM Wave Form |

## 4. Circuit PWM

The circuit PWM circuit controls the circuit SWR ON-time.

- To determine the circuit constant, externally attach resistors R1, R2, R3, R4, and R5 and capacitor C1.
- The PWM circuit detects the error between the circuit voltage *R1/(R1 + R2) and the reference voltage in the IC (Typ. 1.5 V ), and amplifies the error voltage by multiplying by R5/R3. Then, based on the voltage integrated by the time constant of $\mathrm{C} 1 \times \mathrm{R4}$, PWM control is performed.
- The above voltage is compared with the CLOCK SWITCH output voltage. The CIR DRV output is set to ON while the above voltage is higher than the clock switch output voltage. The ON-timing for the output is synchronized with the clock switch output.
- The maximum duty (at maximum load) is determined by external C7 and R12.

When $\mathrm{C} 7=470 \mathrm{pF}$ and $\mathrm{R} 12=18 \mathrm{k} \Omega$
Maximum duty $=84 \%$ (at 176 kHz external clock)
Maximum duty $=62 \%$ (at 130 kHz internal clock)

- The audio PWM circuit is activated when P CON (9) is set to " $L$ ".
- The C-MOS output is used as the driver of the audio PWM circuit.
- The mask option can be used to invert the output signals. This does not affect the drive performance.
- To soft-start the audio PWM circuit, use the start-up sequencer.
- During stand-by, the CIR DRV output(5) impedance becomes high.

5. V-F Converter

The V-F converter converts the voltage applied to the VF IN 1 pin into a frequency during operation of the circuit or charge SWR.

- The V-F converter becomes operable when the $\mathrm{P} \operatorname{CON}(9)=$ " L " or $\mathrm{CHG} \operatorname{CON}(11)=$ " H ".
- The output " H " width is fixed to 4096 times the external or internal clock (OSC2) cycle.
- When P CON (9) = "H" and CHG CON (11) = "L" simultaneously, the VF OUT(2) output impedance becomes high.

| VF IN 1 Input Voltage | VF OUT 2 Output Frequency | 2 Output Duty |
| :---: | :---: | :---: |
| $3.3 \sim \mathrm{~V}$ | " $\mathrm{H}^{\prime} ;$ Nch Output FFF | 1 |
| $3.2 \sim 3.3 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 2)$ | $1 / 2$ |
| $3.1 \sim 3.2 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 3)$ | $1 / 3$ |
| $3.0 \sim 3.1 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 4)$ | $1 / 4$ |
| $2.9 \sim 3.0 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 5)$ | $1 / 5$ |
| $2.8 \sim 2.9 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 6)$ | $1 / 6$ |
| $2.7 \sim 2.8 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 7)$ | $1 / 7$ |
| $2.6 \sim 2.7 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 8)$ | $1 / 8$ |
| $2.5 \sim 2.6 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 9)$ | $1 / 9$ |
| $2.4 \sim 2.5 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 10)$ | $1 / 10$ |
| $2.3 \sim 2.4 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 11)$ | $1 / 11$ |
| $2.2 \sim 2.3 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 12)$ | $1 / 12$ |
| $2.1 \sim 2.2 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 13)$ | $1 / 13$ |
| $2.0 \sim 2.1 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 14)$ | $1 / 14$ |
| $2.9 \sim 2.0 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 15)$ | $1 / 15$ |
| $1.8 \sim 1.9 \mathrm{~V}$ | Clock frequency $\times 1 /(4096 \times 16)$ | $1 / 16$ |
| $1 . \sim 1.8 \mathrm{~V}$ | "L" $;$ Nch Output 0 N | 0 |

## 6. Temperature Sensor

The temperature sensor detects heating of the set using the Vf temperature characteristics of the external diode.

- A regulated current source from Vref in the IC (2 V) is built in (Typ. $100 \mu \mathrm{~A}$ ).
- Approximate VF temperature characteristics of the external diode (sample DAN202U, If = $100 \mu \mathrm{~A}$, measured values)

| Ambient Temperature | VF |
| :---: | :---: |
| $25^{\circ} \mathrm{C}$ | 495 mV |
| $50^{\circ} \mathrm{C}$ | 432 mV |
| $75^{\circ} \mathrm{C}$ | 368 mV |
| $100^{\circ} \mathrm{C}$ | 302 mV |
| $125^{\circ} \mathrm{C}$ | 247 mV |
| $150^{\circ} \mathrm{C}$ | 171 mV |

- With the target detection voltage value of 210 mA , high temperatures between 100 and $170^{\circ} \mathrm{C}$ (range of dispersion) are detected.
- When Vf becomes lower than the detection voltage, the ALM OUT pin output (10) is latched to "L".
- The temperature sensor is activated when the CHG CON is set to " H ". Detection is enabled after completion of soft-start.


## 7. Charge Current Sensor

The charge current sensor detects abnormal charge currents flowing from the charging source to the rechargeable battery.

- Attach external resistor R8 $(0.5 \Omega)$ between input pins (16) and (17).
- Completion of charging is detected when the voltage drop at R8 becomes 0.045 V or less ( 90 mA ). Upon detection of 0.045 V or a lower voltage, the CHG DPY output (12) goes OFF.
- Output from CHG DPY (12) is possible even when PCON (9) is set to " $L$ ".
- Overcurrent during charging is detected when the voltage drop at R8 becomes 0.6 V or more (1.2 A). Upon detection of 0.6 V or a higher voltage, the ALM OUT output (10) is latched to "L".
- During soft-start, overcurrent is not detected.
- For the sensor to operate, the voltage at input pins (16) and (17) must be 0.5 V to $\mathrm{VDD}+0.3 \mathrm{~V}$.
- If pins (16) and (17) may have a higher potential than pin (21), an external resistor of 1 to $10 \mathrm{k} \Omega$ must be attached to input pins (16) and (17) to limit the board current flowing into the IC.


## 8. Charge PWM

The charge PWM circuit controls the charge SWR ON-time.

- To determine the circuit constant, externally attach resistors R6, R7, R8, R9, R10, and R11, capacitor C6, and diodes D2 and D3. The diode is used for adjusting the temperature characteristics of the charge power supply voltage.
$\qquad$
- The PWM circuit detects the error between (charge power supply voltage - Vf•D2 - Vf•D3) $\times \mathrm{R} 6 /$ ( $\mathrm{R} 6+\mathrm{R} 7$ ) and the reference voltage in the IC (Typ. 1.5 V ), and amplifies the error voltage by multiplaying by R11/R9. Then, based on the voltage integrated by the time constant of $\mathrm{C} 6 \times \mathrm{R} 10$, PWM control is performed.
- The above voltage is compared with the CLOCK SWITCH output voltage. The CHG DRV output is set to ON while the above voltage is higher than the CLOCK SWITCH output voltage. The ON-timing for the output is synchronized with the clock switch output.
- The maximum duty (at maximum load) is $100 \%$.
- The charge PWM circuit is activated when CHG CON (11) is set to " H ". To soft-start the audio PWM circuit, use the start-up sequencer.
- When PCON (9) = " H " and CHG CON (11) $=$ " H " simultaneously, RF5C133 enters charge mode and starts constant current charging ( 300 mA ). During charging, the charge power supply voltage is varied to maintain the voltage drop at R 8 at 0.15 V . When the charge power supply voltage exceeds the specified voltage, RF5C133 is automatically switched to constant voltage mode.
- When P CON (9) $=$ " L " and CHG CON 11 = " H " simultaneously, RF5C133 enters constant voltage operation mode and feeds current to the circuit directly from the charge power supply. When the rechargeable battery and the AC adapter is used at the same time, current is fed to the circuit while the battery is charged.
- When CHG CON (11) = " $L$ ", the charge PWM circuit is disabled.


## 9. VDD (for CPU) PWM

The VDD PWM circuit controls the VDD DWR OFF-time.

- The VDD PWM circuit is activated by applying the minimum operating voltage or a higher voltage to the VDD IN (21) pin.
- After activation, the VDD PWM circuit fetches a self-rectified voltage at the VDD IN (21) pin and uses it as the power supply voltage.
- If the VDD voltage becomes lower than the detection voltage (fixed to Typ. 4.0 V by a built-in resistor), the VDD DRV 20 output goes ON.
- The output ON timing is synchronized with the OSC1 output.


## 10. Series Regulator (for CPU)

The series regulator steps down the VDD IN voltage and outputs a constant potential.

- The series regulator steps down the VDD IN (21) voltage and outputs a constant voltage through CPU VDD 22
- The output voltage is fixed by a built-in resistor. (Typ. 3.5 V)


## 11. Voltage Detector (for CPU)

The voltage detector detects drops in the CPU power supply voltage.

- When the CPU power supply voltage drops to the detection voltage or lower, the CPU RST output goes ON.
- The detection voltage is fixed by a built-in resistor. (Typ. 2.4 V )


## －ABSOLUTE MAXIMUM RATING

| Parameter | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: |
| Power Supply Voltage | VDD | $-0.3 \sim 6$ | V |
| Output Voltage <br> 1．CMOS Output <br> 2．Nch Open Drain Output | VOUT1 VOUT2 | $\begin{gathered} \text { VSS-0.3 ~ VDD+0.3 } \\ \text { VSS-0.3 } \sim 12 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Input Voltage CMOS Input | VIN | VSS－0．3～VDD＋0．3 | V |
| Coil Drive Output Current <br> 1．Circuit（Circuit PWM Output） <br> 2．Charge（CHG．PWM Output） <br> 3．CPU（VDD．PWM Output） | IOUT1 <br> IOUT2 <br> IOUT3 | $\begin{aligned} & \text { MAX. } 200 \\ & \text { MAX. } 200 \\ & \text { MAX. } 100 \end{aligned}$ | mA <br> mA <br> mA |
| Power Consumption | Pd | MAX． 500 | mW |
| Operating Ambient Temperature | Topr | $-30 \sim 80$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |
| Soldering Temperature | Tsolder | $260^{\circ} \mathrm{C} 10 \mathrm{sec}$ |  |

RECOMMENDED OPERATING CONDITION of RF5C133 and EXTERNAL CIRCUIT

|  | Parameter | MIN． | TYP． | MAX． | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \overline{0} \\ & 3_{0} \\ & 0 \\ & \vdots \\ & \vdots \\ & \underline{D} \end{aligned}$ | A／C Adapter Output Voltage |  | 5 |  | V |
|  | Dry Battery Output Voltage |  | 3 |  | V |
|  | Storage Battery Output Voltage |  | 4 |  | V |
|  | 0．Internal Power Supply Voltage（Self－Generated） |  | 4 |  | V |
|  | 1．Circuit 1 Power Supply Voltage <br> （External Tr．necessary） Power Supply Current <br> Circuit 2 Power Supply Voltage <br> （External Tr．necessary） Load Current |  | $\begin{gathered} 5.8 \\ 70 \\ 3.5 \\ 100 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
|  | $\begin{array}{ll}\text { 2．Charge } & \text { Power Supply Voltage } \\ \text {（External Tr．necessary）} & \text { Load Current }\end{array}$ |  | $\begin{gathered} 5 \\ 300 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
|  | 3． CPU <br> Power Supply Voltage Load Current |  | $\begin{array}{r} 3.5 \\ 10 \end{array}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |

## ELECTRICAL CHARACTERISTICS

VDD $=4.0 \mathrm{~V}, 0^{\circ} \mathrm{C} \leqq \mathrm{Ta} \leqq 70^{\circ} \mathrm{C}$, the TYP values are measured at $25^{\circ} \mathrm{C}$.

1. INTERNAL OSCILLATOR (Associated Pin No. (19) (20) (21) (24) , (4)(5)6(9)(21) (24))

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| OSC1 Oscillation Start Voltage | VoSC1st | VDD Rise |  | 0.65 | 1.8 | V |
| OSC1 Oscillation Frequency | fOSC1 | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 90 | 100 | 110 | kHz |
| OSC1 Oscillation Duty | DOSC1 |  | 60 | 65 | 70 | $\%$ |
| OSC2 Oscillation Start Voltage | VOSC2nd | VDD Rise |  | 1.35 | 1.8 | V |
| OSC2 Oscillation Frequency | fOSC2 | C7 $=470 \mathrm{pF}, \mathrm{R12}=18 \mathrm{k} \Omega$ | 100 | 130 | 160 | kHz |

2. CLOCK SWITCH (Associated Pin No. (4)(5)(6)(9)(21) (24))

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Esternal Clock Frequency | fCLK |  | 160 | 176 | 193 | kHz |

3. START UP SEQUENCER (Associated Pin No. (4)(5)(6)(9)(21) (24)

| Parameter |  | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| SOFT START Valid Range | (Start) | tsT | OSC2 $=130 \mathrm{kHz}$ | 242 | 252 | 262 | ms |
|  | (End) | tEND | OSC2 $=130 \mathrm{kHz}$ | 484 | 504 | 524 | ms |

4. CIRCUIT PWM (Associated Pin No. (4)(5)(6)(7)(9)(21) (24))

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Error Amp. Input Voltage Range | VINTER1 |  | 0 |  |  | VDD |
| Error Amp. Input Reference Voltage | VREFER1 |  | 1.4 | 1.5 | 1.6 | V |
| Error Amp. Output Voltage | VOUTER1 |  | 0 |  | VDD | V |
| PWM Driver Supply Voltage Range | VDRV1 |  | GND |  | VDD | V |
| PWM Driver Nch ON Voltage | VOL1 | Iol $=50 \mathrm{~mA}$ |  | 0.22 | 0.5 | V |
| PWM Driver Pch ON Voltage | VOH1 | Ioh $=-5 \mathrm{~mA}$ | VDD-0.5 | VDD-0.25 | VDD | V |

5. V-F CONVERTER (Associated Pin No. (1)(2)(3)(21) (24))

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Input Voltage Range | VINVF |  | 0 |  |  | VDD |
| Detect Voltage Set Range | VDVF |  | 1.8 |  |  |  |
| Detect Voltage Set Step | VUNITVF |  | 0.09 | 0.1 | 0.11 | V |
| Output Frequency Range | fVF | CLK $=$ OSC2/4096 (kHz) | CLK/16 |  | V |  |
| Output ON Voltage | VDLVF | Iol $=5 \mathrm{~mA}$ |  | kHz |  |  |

6. TEMPERATURE SENSOR (Associated Pin No. (10) (11) (13) (21) (24)

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Input $\cdot$ Const. Current | ITMP | TEMP SENS $13=0$ V | 50 | 100 | 200 | $\mu A$ |
| Input'"L" Detect Voltage | VDTMP |  | 0.155 | 0.21 | 0.265 | $V$ |
| Detect Voltage Hysteresis Width | $\triangle$ VDTMP |  | 10.5 | 21 | 42 | mV |

## 7. CHARGE CURRENT SENSOR (Associated Pin No. (9)(10) (11) (12) (13) (16) (17) (24))

The current values are transformed into the voltage fall through the external resistance and shown as below.

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Charge Detect Current | VDCMIN |  | 0.027 | 0.045 | 0.063 | V |
| Charge Detect Current Hysteresis <br> Width | $\triangle$ VDCMIN |  | 3 | 6 | 12 | mV |
| Over Current Detect | VDCMAX |  | 0.5 | 0.6 | 0.7 | V |
| Over Current Detect Hysteresis Width | $\triangle$ VDCMAX |  | 30 | 60 | 120 | mV |
| Input Voltage Range | VINCUR |  | 0.5 |  | VDD+0.3 | V |

8. CHARGE PWM (Associated Pin No. (11) (14) (15) (16) (17) (18) (19) (21) (24))

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Error Amp. Input Voltage Range | VINER2 |  | 0 |  | VDD | V |
| Error Amp. Input Reference Voltage | VREFER2 |  | 1.4 | 1.5 | 1.6 | V |
| Reference Voltage for Const. Current | VREFCC | R8 $=0.5 \Omega$ | 0.12 | 0.15 | 0.18 | V |
| Error Amp. Output Voltage Range | VOUTER2 |  | 0 |  | VDD | V |
| PWM Output Supply Voltage Range | VDRV2 |  | 0 |  | 10 | V |
| PWM Output ON Voltage | VDL2 | IoI =50 mA |  | 0.22 | 0.5 | V |
| PWM Output Leakage Current | IOH2 |  |  | 0.01 | 10 | $\mu \mathrm{~A}$ |

9. VDD (for CPU) PWM (Associated Pin No. (19) (2) (21) (24))

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| PWM Output Supply Voltage Range | VDRV3 |  |  |  | 10 | V |
| Output Voltage | VOUTVDD |  | 3.9 | 4.0 | 4.1 | V |
| PWM Driver ON Voltage | VOL3 | Iol = 50 mA |  | 0.22 | 0.5 | V |
| PWM Driver Leakage Current | VOH3 |  |  | 0.01 | 10 | $\mu \mathrm{~A}$ |

10. SERIES REGURATOR (for CPU) (Associated Pin No. (21) (22) (24)

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Output Voltage (22) Pin) | VCPUVDD |  | 3.4 | 3.5 | 3.6 | V |
| Input/Output Voltage Difference | VDIF | IRL $=-10 \mathrm{~mA}$ |  | 0.5 |  |  |
| Load Stability | $\triangle$ VCPU | $-30 \mathrm{~mA} \leqq I R L \leqq 0 \mathrm{~mA}$ |  | 35 | 100 | mV |

11. VOLTAGE DETECTOR (for CPU) (Associated Pin No. (21) (22) (23) (24))

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Input Voltage Range | VINRST |  | 0 |  | VDD | V |
| Input•"L" Detect Voltage | VDRST |  | 2.3 | 2.4 | 2.5 | V |
| Detect Voltage Hysteresis Width | $\triangle$ VDRST |  | 60 | 120 | 240 | mV |

## 12. INPUT SIGNAL

Pin including Input Pull-Up Resistance (Associated Pin No.(9) : $250 \mathrm{k} \Omega$ poly-Si resistance)

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| " H " Input Voltage | VIM1 |  | 0.8 VDD |  | VDD | V |
| " L " Input Voltage | VIL1 |  | 0 |  | 0.2 VDD | V |
| " H " Input Current | IIH1 | VDD $=4.0 \mathrm{~V}, \mathrm{Vih}=4.0 \mathrm{~V}$ |  | 0.01 | 1 | $\mu \mathrm{~A}$ |
| " L " Input Current | IIL1 | VDD $=4.0 \mathrm{~V}, \mathrm{Vil}=0 \mathrm{~V}$ | 8 | 16 | 32 | $\mu \mathrm{~A}$ |

Pin including Pull-Down Resistance (Associated Pin No.(3)(11): $250 \mathrm{k} \Omega$ poly-Si resistance)

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| "H" Input Voltage | VIH2 |  | 0.8 VDD |  | VDD | V |
| "L" Input Voltage | VIL2 |  | 0 |  | 0.2 VDD | V |
| "H" Input Current | IIH2 | $\mathrm{VDD}=4.0 \mathrm{~V}, \mathrm{Vih}=4.0 \mathrm{~V}$ | 8 | 16 | 32 | $\mu \mathrm{~A}$ |
| "L" Input Current | IIL2 | VDD $=4.0 \mathrm{~V}, \mathrm{Vil}=0 \mathrm{~V}$ |  | 0.01 | 1 | $\mu \mathrm{~A}$ |

## 13. OUTPUT SIGNAL

Nch Open-Drain Output (to CPU) (Associated Pin No. (2)(10) (12) (23)

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Output ON Voltage | VOL4 | IoI = 5 mA |  | 0.3 | 0.5 | V |
| Output Supply Voltage | VDRV4 | (MAX = VDD for (23) pin) | 0 |  | 10 | V |
| Output Leakage Current | IOH4 |  |  | 0.01 | 5 | $\mu \mathrm{~A}$ |

14. IC TOTAL (Associated Pin No. (9)(11) (21) (24)

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Min. Operating Voltage | Vinmin |  |  | 1.2 | 1.8 | V |
| Max. Operating Voltage | VInmAX |  | 6 |  |  | V |
| Current Consumption ${ }^{*} \mathrm{Ta}=50^{\circ} \mathrm{C}$ | IS | $\begin{aligned} & \text { Vin }=2.0 \mathrm{~V}, \mathrm{~L}=120 \mu \mathrm{H}, \mathrm{C}=22 \mu \mathrm{~F} \\ & \text { PCON }=\mathrm{H}, \mathrm{CHGCON}=\mathrm{L}, \text { No Load } \end{aligned}$ |  | 25 | $60$ | $\mu \mathrm{A}$ |
| ** Except for Output Driver SINK Current | IDD | $\begin{aligned} & \text { Vin }=2.0 \mathrm{~V}, \mathrm{~L}=120 \mu \mathrm{H}, \mathrm{C}=22 \mu \mathrm{~F} \\ & \text { PCON }=\mathrm{L}, \mathrm{CHGCON}=\mathrm{H}, \text { No Load } \end{aligned}$ |  | $400$ | $1000$ | $\mu \mathrm{A}$ |

- EXTERNAL CIRCUIT

1. CIRCUIT STEP-UP DC/DC CONVERTER

2. CIRCUIT POLARITY INVERSE DC/DC CONVERTER


RクCow
3. CHARGE-UP STEP-DOWN DC/DC CONVERTER

4. CPU STEP-UP/STEP-DOWN DC/DC CONVERTER


- PACKAGE DIMENSION (Unit : mm)



## Preliminary

The RS5VE0XX series are high precision, low current consumption multipower supply ICs. This chip series internally comprises 4 voltage regulators, 2 voltage (monitoring) detectors and a control switch manufactured with CMOS process technology. The device design allows the user to select the ideal power supply to match his system with a mask option providing features such as user setting of pin terminals and ON/OFF control of each circuit.

RICOH's unique trimming technology allows the output voltage and detection voltage to be set internally in the IC. The device package is the SOP 16 pin ( 0.8 mm pitch ) type.

## FEATURES

- Low power consumption


- Voltage selection of output and Detect $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots . .$.
- Low temperature coefficient of output and Detect $\cdots \ldots \ldots \ldots \ldots \ldots \ldots \ldots$........................ $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$

- Small packege

SOP 16 ( 0.8 mm pitch )

- Possible direct connection to CPU due to the built - in level shift circuit


## APPLICATIONS

- Constant - voltage power supply for handy communication equipment
- Constant - voltage power supply for battery - powered equipment

PIN CONFIGURATION
(RS5VE 001 )


PACKAGE DIMENSION
SOP 16 pin 0.8 mm pitch


## - SYSTEM BLOK DIAGRAM



- RS5VE0XXX (Mask option)



## SELECTION GUIDE

In the RS5VE0XX series the user can specify standard type and a mask option type. Voltage settings for 6 circuits can each be separately selected. Use the rules in the selection guide below to match your appli-cation.

$$
\begin{aligned}
& \text { RS5VEOXXXX } \rightarrow \text { Type number } \\
& \uparrow \uparrow \uparrow \uparrow \\
& \text { abcd }
\end{aligned}
$$

| No. | Meaning |
| :---: | :--- |
| a | The RX5VE series ( multipower supply ) IC production serial number. |
| b | Mask option part production serial number <br> -01 is for standard parts <br> $\cdot$ |
| The mask option part number runs in sequence starting from 02. |  |

## PIN DESCRIPTION

1. RS5VE001X

| Terminal No. | Terminal Code | Terminal Description |
| :---: | :---: | :---: |
| 1 | Rout4 | Voltage regulator 4 output terminal. |
| 2 | $V_{\text {sen2 }}$ | Voltage detector 2 output detecting terminal. |
| 3 | Co | Voltage detector 2 terminal for connection to external capacitor for delay s ettings. |
| 4 | RESET | Voltage detector 2 output terminal.Nch open drain output. Detector "L" is output. |
| 5 | Dout | Voltage detector 1 output terminal.Nch open drain output. <br> At detection "L" is output. |
| 6 | Rout1 | Voltage regulator 1 output terminal.This terminal connects to the PNP transistor collector and also comprises an output voltage detection terminal. |
| 7 | IBC1 | This terminal connects to the base of the PNP transistor externally connected to voltage regulator 1 for regulation of base current. |
| 8 | GND | Ground terminal. |
| 9 | IBC2 | This terminal connects to the base of the PNP transistor externally connected to voltage regulator 2 for regulation of base current. |
| 10 | R out2 | Voltage regulator 2 output terminal.This terminal connects to the PNP transistor collector and also comprises an output voltage detection terminal. |
| 11 | CSW1 | Control switch input terminal for ON / OFF of voltage regulator 1. Active "H" input. Level shift achieved by means of Rout4 output voltage. |
| 12 | CSW2 | Control switch input terminal for ON / OFF of voltage regulator 2. Active "H" input. Level shift by means of Routa output voltage. |
| 13 | CSW3 | Control switch input terminal for ON / OFF of voltage regulator 3. Active " $\mathrm{H} "$ input. Level shift by means of Rout4 output voltage. |
| 14 | $V$ sen 1 | Voltage detector 1 Voltage detection input terminal. |
| 15 | Routs | Voltage regulator 3 output terminal. |
| 16 | V ${ }_{\text {do }}$ | VDD terminal. |

2. RS5VEOXXX (Mask Option)

| Terminal No. | Terminal Code | Terminal Description |
| :---: | :---: | :---: |
| 2 | User designated symbol | The user can specify the 5 terminal numbers $2,11,12,13,14$ as input terminals. See the mask option guide for a terminal description. Descriptions of other than these 5 terminals are the same as RS5VE001X ( standard type). |
| 11 |  |  |
| 12 |  |  |
| 13 |  |  |
| 14 |  |  |

## MASK OPTION GUIDE

In the RS5VE0XX Series the user can specify the following items.

| Item | Description |
| :---: | :---: |
| Viltage detector terminals 1 or 2 | - The voltage detector 1 or 2 terminals can be connected to the voltage regulator output ROUT1,ROUT2,ROUT3, ROUT4 and VDD. |
| ON / OFF <br> control for each circuit | - ON / OFF control of voltage regulators 1 through 4 and voltage detector 1 is done by using 3 AND input. <br> Direct ON / OFF control of voltage detector 2 . |
| ON / OFF control with toggle input (1 input only) | - ON / OFF control with AND toggle input and level input of main power supply. <br> - When the edge trigger flip flop ( triggers on rising edge ) triggers on power supply rise and voltage detector 2 activates, the circuit resets to initial value. <br> - Reset can be triggered at detection with a one - shot pulse or during the detection period. |
| User designated terminals | - Five input terminals can be designated as user terminals. <br> - ON / OFF control input terminals for each circuit. <br> - Voltage detector input I/O terminals 1 and 2. <br> - Designation of active " H " and active "L". <br> - Terminal No.11, can be used as a toggle input for the Schumitt trigger. |
| Output of voltage detectors 1 and 2 | - The voltage detector 1 and 2 output, RESET or DOUT can be designated "L" or "H" during detection. <br> - The voltage detector 1 and 2 output, RESET or DOUT can be designated "L" or "H" during OFF by ON / OFF control. <br> - ON / OFF control of voltage regulators 1 through 4 with the output of voltage detectors 1 and 2 . |

- Functoins of user designated input terminals

User designated input terminals have the functions descrided in the table below.

| User terminal | Pin No. | Input terminal functions |
| :---: | :---: | :--- |
| User terminal 1 | 2 | Control switch for each circuit, voltage detecion terminals 1 or 2. |
| User terminal 2 | 11 | Control switch for each circuit, Schmitt trigger input |
| User terminal 3 | 12 | Only as control switch for each circuit |
| User terminal 4 | 13 | Only as control switch for each circuit |
| User terminal 5 | 14 | Control switch for each circuit, voltage detecion terminals 1 or 2. |

## CIRCUIT DESCRIPTION

1. Voltage Regulators 1 and 2

- These are series regulators with an external PNP transistor for extracting a large output current from a small I/O difference voltage.
- The output voltage can be set in 0.1 V steps from 3 to 6 volts by means of trimming.
- ON/OFF switching with the control terminal.
- Use a low saturation type transistor with an hfe of 100 or more. Provide a minimum $10 \mu \mathrm{~F}$ capacitor at the output.

2. Voltage Regulators 3 and 4

- These are CMOS type series regulators of the same configuration as the RICOH three terminal RX5RA, RX5RE voltage regulator series.
- The output voltage can be set in 0.1 V steps from 2 to 6 volts by means of trimming.
- ON/OFF switching with the control terminal

3. Voltage Detector 1

- This has the same configuration as the RICOH RX5VA 3 terminal voltage detector.
- The output sets to "L" when a VDD voltage drop is detected. Output is taken from an Nch open drain device.
- The following settings can be made with the mask option.

1. Selection for ON/OFF control
2. Selection of an "L" or "H" level output can be made during detection.
3. Selection of an "L" of "H" level output can be made during OFF .
4. The voltage detection terminal can be bonnected to the voltage regulator outputs Rout1, Routa, Routs, Rout4 and Vdd.
5. Voltage Detector 2

- The output sets to "L" when a Vsen voltage drop is detected.Output is taken from an Nch open drain device.
- Reset delay settings can be made. Delay time settings can be made with an external CD (capacitor).
- The following settings can be made with the mask option.

1. Selection for ON/OFF control
2. Selection of an "L" or "H" level output can be made during detection.
3. Selection of an "L" or "H" level output can be made during OFF.
4. The voltage detection terminal can be connected to the voltage regulator outputs Rout1, Routz, Routs, Rout4 and Vdd.

- Delay time settings are determined by the following formula.

$$
T D=0.69 \times R D \times C D
$$

Rd is an internal resistor set at $1 \mathrm{M} \Omega$ which gives the following formula.
$T D=0.69 \times 10^{6} \times C D$
A block diagram of the RS5VE00XX delay generator circuit is shown on the next page.

- Delay generator circuit block diagram.


5. Main Power Supply Regulation (Mask Option)

- Use of an internal edge trigger flip flop ( triggers on rising edge ) allows control of the main power supply POWER ON/OFF with AND ( gate ) toggle input and level input.
- When voltage detector 2 senses a voltage drop, the flip flop is reset by means of the one-shot pulse generator circuit. ( Reset can also be done during the voltage detection period).


## ABSOLUTE MAXIMUM RATING

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Input Voltage | Vin | +12 | V |
| Output Current | Iout | 150 | mA |
| Output Voltage | Vout | $-0.3 \sim$ Vin +0.3 | V |
| Power Dissipation | Pd | 500 | mW |
| Operating Temperature | Topr | $-30 \sim+80$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |
| Soldering Temperature | Tsolder | $260^{\circ} \mathrm{C} 10 \mathrm{sec}$, |  |

## ELECTRONIC CHARACTERISTICS

## - CHIP CHARACTERISTICS

| Parameter | Symbol | Condition | MIN | TYP | MAX | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage range | VDD |  | 1.5 |  | 10.0 | V |
| Output Voltage select range1 | Rout1.2 | 0.1 Vstep | 3.0 |  | 6.0 | V |
| Output Voltage select range2 | Rout3.4 | 0.1 Vstep | 2.0 |  | 6.0 | V |
| Detect Voltage select range | VDET | 0.1 Vstep | 2.0 |  | 6.0 | V |

## - Voltage Regurator 1, 2

| Parameter | Symbol | Condition | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | Rout1.2 |  | $\begin{gathered} (\text { Rout }) \\ \times 0.975 \end{gathered}$ |  | $\begin{aligned} & (\text { R out }) \\ & \times 1.025 \end{aligned}$ | V |
| Suppry Current for No Load | Istb $_{1.2}$ | lout $=0 \mathrm{~mA}$ |  |  | 100 | $\mu \mathrm{A}$ |
| Invalid Current | lopr 1.2 | lout $=80 \mathrm{~mA}$ |  |  | 1 | mA |
| Input Output Voltage Difference | Vdif ${ }_{1.2}$ | Rout $1,2=5.0 \mathrm{~V}$, lout $=80 \mathrm{~mA}$ |  | 0.05 | 0.3 | V |
| Load Reguration | $\triangle$ Vout | $\begin{aligned} & \text { Rout } 1,2=5.0 \mathrm{~V} \\ & 1 \mathrm{~mA} \leqq \text { lout } \leqq 80 \mathrm{~mA} \end{aligned}$ |  |  | 50 | mV |
| Line Reguration | $\left\|\frac{\Delta \text { Vout }}{\Delta \text { Vin }- \text { Vout }}\right\|$ | Rout $1,2+0.3 \mathrm{~V} \leqq \mathrm{~V}$ DD $\leqq 10 \mathrm{~V}$ |  | 0.05 | 0.3 | \% / V |
| Ripple rate |  | $\mathrm{f}=120 \mathrm{~Hz}$, Ripple 0.5Vrms | 40 | 60 |  | dB |
| Limit Current | llim | IB1,2 ( PNP transistor Base Current) | 1 |  | 5 | mA |
| Temperature Coefficient | $\Delta$ Vout $/ \Delta$ Topr |  |  | $\pm 100$ |  | ppm / ${ }^{\circ} \mathrm{C}$ |
|  |  |  |  |  |  |  |

Note1: Common condition VDD $=6.0 \mathrm{~V}$, lout $=50 \mathrm{~mA}, \mathrm{Co}=10 \mu \mathrm{~F}, \mathrm{Ta}=25^{\circ} \mathrm{C}$
Note2 : External transistor hfe $\geqq 100$

- Voltage Regurator 3

| Parameter | Symbol | Condition | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | Rout ${ }^{3}$ |  | $\begin{aligned} & \text { (Rout) } \end{aligned}$ |  | $\begin{aligned} & \text { (Rout) } \\ & \times 1.025 \end{aligned}$ | V |
| Supply Current | Iss3 |  |  | 5.0 | 10.0 | $\mu \mathrm{A}$ |
| Input Output Voltage Difference | Vdif3 | Rout 3 $=5.0 \mathrm{~V}$, lout $=50 \mathrm{~mA}$ |  |  | 0.3 | V |
| Load Reguration | $\triangle$ Vout | $\begin{aligned} & \text { Rout } 3=5.0 \mathrm{~V} \\ & \quad 1 \mathrm{~mA} \leqq \text { lout } \leqq 50 \mathrm{~mA} \end{aligned}$ |  |  | 50 | mV |
| Line Reguration | $\left\|\frac{\Delta \text { Vout }}{\Delta \text { Vin -Vout }}\right\|$ | Rout $3+0.5 \mathrm{~V} \leqq \mathrm{VDD} \leqq 10 \mathrm{~V}$ |  | 0.05 | 0.3 | \% / V |
| Limit Current | llim3 |  | 100 |  | 300 | mA |
| Temperature Coefficient | $\triangle$ out $/ \triangle$ Topr |  |  | $\pm 100$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

Note : Common condition $\mathrm{VDD}=6.0 \mathrm{~V}$, lout $=30 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

- Voltage Regurator 4

| Parameter | Symbol | Condition | MIN | TYP | MAX | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | Rout 4 |  | (Rout) <br> $\times 0.975$ | (Rout) <br> $\times 1.025$ | V |  |
| Supply Current | Iss 4 |  |  | 1.3 | 3.9 | $\mu \mathrm{~A}$ |
| Input Output Voltage Difference | Vdif4 | Rout $4=5.0 \mathrm{~V}$, lout $=50 \mathrm{~mA}$ |  |  | 0.3 | V |
| Load Reguration | $\triangle$ Vout | Rout $4=5.0 \mathrm{~V}$ <br> $1 \mathrm{~mA} \leqq$ lout $\leqq 50 \mathrm{~mA}$ |  |  | 50 | mV |
| Line Reguration | $\triangle$ Vout | Rout $3+0.5 \mathrm{~V} \leqq \mathrm{VDD} \leqq 10 \mathrm{~V}$ <br> Vin - Vout |  | 0.05 | 0.3 | $\% / \mathrm{V}$ |
| Limit Current | Ilim4 |  | 100 |  | 300 | mA |
| Temperature Coefficient | $\triangle$ out $/ \Delta$ Topr |  |  | $\pm 100$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

Note : Common condition $\mathrm{V}_{\mathrm{DD}}=6.0 \mathrm{~V}$, lout $=10 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

- Voltage Detector 1, 2

| Parameter | Symbol | Condition | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Detect Voltage | - Voet1.2 |  | $\left\lvert\, \begin{gathered} \left(-V_{D E T}\right) \\ \times 0.975 \end{gathered}\right.$ |  | $\begin{gathered} \left(-V_{D E T}\right) \\ \times 1.025 \end{gathered}$ | V |
| Hysteresis | V Hrs |  |  | $\begin{gathered} \left(-V_{D E T}\right) \\ \times 0.05 \end{gathered}$ |  | V |
| Supply Current | Iss5 | Voltage Detector 1 |  | 1.3 | 3.9 | $\mu \mathrm{A}$ |
|  | Iss6 | Voltage Detector 2 |  | 1.5 | 4.5 | $\mu \mathrm{A}$ |
| Output Current | lout | $V_{D S}=0.5 \mathrm{~V}, \mathrm{~V}_{D D}=1.0 \mathrm{~V}$ |  | 0.5 |  | mA |
|  |  | $V_{D S}=0.5 \mathrm{~V}, \mathrm{~V}_{D D}=2.4 \mathrm{~V}$ |  | 3.6 |  |  |
|  |  | $V_{D S}=0.5 \mathrm{~V}, \mathrm{~V}_{D D}=3.6 \mathrm{~V}$ |  | 6.5 |  |  |
|  |  | $V_{D S}=0.5 \mathrm{~V}, \mathrm{~V}_{D D}=4.6 \mathrm{~V}$ |  | 8.6 |  |  |
|  |  | $\mathrm{V}_{D S}=0.5 \mathrm{~V}, \mathrm{~V}_{D D}=6.0 \mathrm{~V}$ |  | 11.6 |  |  |
| Delay Circuit Resistance | Rd | Voltage Detector 2 | 0.5 | 1.0 | 2.0 | $\mathrm{M} \Omega$ |
| Detect Pin Current | Isen |  |  | 0.5 | 2 | $\mu \mathrm{A}$ |
| Temperature Coefficient | $\Delta$ Vout $/ \Delta$ Topr | lout $=10 \mathrm{~mA}$ |  | $\pm 100$ |  | ppm / ${ }^{\circ} \mathrm{C}$ |

Note : Common condition VDD $=6.0 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C}$

## - Input

| Parameter | Symbol | Condition | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leackage Current | ILI |  | -1 |  | 1 | $\mu \mathrm{A}$ |
| Control switch "L" level Input Current | VIL | CSW 1~4 | See Reference |  |  | V |
| Control switch "H" level Input Voltage | $\mathrm{V}_{\text {IH }}$ | CSW $1 \sim 4$ |  |  |  |  |
| Schumitt trigger "L" level Input Voltage | Vsil | Option |  |  |  |  |
| Schumitt trigger " H " level Input Voltage | Vsit | Option |  |  |  |  |
| Schumitt trigger Hysteresis Voitage | Vhys | Option |  |  |  |  |

■ PACKAGE DIMENSION (Unit : mm)


■TAPING INFORMATION (Unit : mm)


# Real Time Clock RP5C01/5C15 Application Manual 

## RP5C0l/RP5Cl5 Application Manual

## Contents

1. Specifications of RP5COl
2. Specifications of RP5Cl5
3. Construction of oscillator circuit
4. Power dissipation
5. Connection to CPU
6. CS and $\overline{\mathrm{CS}}$ terminals
7. Reading clock data
8. Writing clock data
9. Use of alarm
10. Setting leap years
ll. Test register
11. Week counter
12. Year counter
13. State of RP5C0l and RP5Cl5 at power on
14. Adjustment function
15. Flowchart
16. Items to check after program preparation
17. Malfunction during testing
18. Power supply
19. Differences between RP5COl and RP5Cl5
(1) Specifications of RP5C01

Outline:
The RP5C0l is a real-time clock that can be connected directly to the bus of microprocessors using the 8085A, $280,6809,6502$ or other CPU. Time can then be written to or read from the clock in the same way as writing to or reading from RAM. As well as calendar and time counters and alarm function, the RP5C0l has a 26 x 4-bit RAM, allowing battery backup. It can therefore be used as a non-volatile RAM.

## Features:

* Direct connection to CPU
* 4-bit bidirectional bus DO-D3
* 4-bit address inputs A0-A3
* Internal counters for time (hours, min., sec.) and date (100 years, leap years, months, days, and days-of-the-week)
* Choice of 24 -hour or 12 -hour (AM/PM) system
* All clock data expressed in BCD code
* $\pm 30 \mathrm{sec}$. adjustment function
* Provision for battery backup
* Internal 26 x 4-bit RAM
* Alarm signal, 16 Hz clock signal or 1 Hz clock signal output

Terminal connection diagram
Block diagram


Absolute max. ratings

| Symbol | Item | Conditions | Values | Units |
| :--- | :--- | :--- | :---: | :---: |
| Vcc | Supply voltage |  | $-0.3 \sim+7$ | V |
| VI | Input voltage | Voltage at any pin <br> with respect to GND | $-0.3 \sim$ Vcc+0.3 | V |
| Vo | Output voltage |  | $-0.3 \sim$ Vcc+0.3 | V |
| Pd | Max. power com- <br> sumption | Ta $=25^{\circ} \mathrm{C}$ | 700 | mW |
| Topg | Under bias |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage <br> temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

Recommended operating conditions (Ta=0-70 ${ }^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | I tem | Values |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | TYP | Max. |  |
| Vcc | Supply voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {DH }}$ | Data preservation voltage | 2.2 |  | 5.25 | V |
| $\mathrm{fXT}^{\text {P }}$ | Oscillation frequency of crystal oscillator |  | 32.768 |  | kHz |

DC electrical characteristics
$\mathrm{Ta}=0-70^{\circ} \mathrm{C}$, Vcc=5V $\pm 10 \%$ unless otherwise specified.

| Symbol | I tem | Measurement conditions | Values |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | TYP | Max | Units |
| VIH | "H" input voltage |  | 2.0 |  | Vcc | V |
| VIL | "L" input voltage |  | -0.3 |  | 0.8 | V |
| VOH | "H" output voltage | $\mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| VOL | "L" output voltage | IOL $=2 \mathrm{~mA}$ |  |  | 0.4 | V |
| I 1 | Input current | $\mathrm{VI}=0-5.5 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IOZ | Output leakage current |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICCl | Vcc power supply current | $\begin{aligned} & \mathrm{fXT}=32.768 \mathrm{kHz} \\ & \mathrm{VCc}=2.2 \mathrm{~V} \end{aligned}$ |  |  | 15 | $\mu \mathrm{A}$ |
| ICC2 | Vcc power supply current | $\begin{aligned} & \mathrm{fXT}=32.786 \mathrm{kHz} \\ & \mathrm{VCC}=5.0 \mathrm{~V} \quad(\text { Note } 2) \end{aligned}$ |  |  | 250 | $\mu \mathrm{A}$ |

Note 1: current towards IC is considered positive (no sign)
Note 2: When connected to CPU (read/write cycle $10 \mu s$ )

AC electrical characteristics
(Ta=0 $\sim 70^{\circ} \mathrm{C}, \operatorname{Vcc}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified)

| Symbol |  | Measurement conditions | Values |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | TYP | Max. |  |
| tAC | Address $\mathrm{RD} / \overline{\mathrm{WR}}$ delay time |  | 170 |  |  | ns |
| tcc | $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ pulse width |  | 400 |  | 10000 | ns |
| tCA | Address valid time after $\overline{R D} / \overline{W R}$ leading edge |  | 10 |  |  | ns |
| tRD | Data delay time after $\overline{\mathrm{RD}}$ trailing edge |  |  |  | 400 | ns |
| tRDH | Data hold time after $\overline{\mathrm{RD}}$ leading edge |  | 0 |  |  | ns |
| tWDL | Data delay time after $\overline{W R}$ trailing edge |  |  |  | 40 | ns |
| tWD | Data hold time after $\overline{\mathrm{WR}}$ leading edge |  | 20 |  |  | ns |

AC electrical characteristics are as follows when Vcc= $=5 \mathrm{~V} \pm 10 \%$.

| Symbol |  | Measurement conditions | Values |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | TYP | Max. |  |
| tAC | Address $\overline{R D} / \overline{W R}$ delay time |  | 170 |  |  | ns |
| tcc | $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ pulse width |  | 450 |  | 10000 | ns |
| tCA | Address valid time after $\overline{R D} / \overline{\mathrm{WR}}$ leading edge |  | 10 |  |  | ns |
| tRD | Data delay time after $\overline{\mathrm{RD}}$ trailing edge |  |  |  | 400 | ns |
| tRDH | Data hold time after $\overline{\mathrm{RD}}$ leading edge |  | 0 |  |  | ns |
| tWDL | Data delay time after $\overline{\mathrm{WR}}$ trailing edge |  |  |  | 40 | ns |
| tWD | Data hold time after $\overline{\mathrm{WR}}$ leading edge |  | 20 |  |  | ns |

*Refer to the timing chart of page 51 to check the symbols.

Function of pins

| Name of pin | No. of pin | Function |
| :---: | :---: | :---: |
| $\overline{\text { CS }}$ CS | 1,2 | External interface terminals, valid when $C S=H$ and $\overline{C S}=L$. $C S$ is connected to the power-down detector of the peripheral circuitry and $\overline{\mathrm{CS}}$ to a CPU address decoder. |
| ADJ | 3 | For easy adjustment of the second counter without connection to a CPU. If ADJ is set to high when the second counter registers $0 \sim 29$, the seconds are set to 0 , and if ADJ is set to high when the second counter registers $30 \sim 59$, the seconds are set to 0 and the minutes are incremented. This terminal is designed not for edge detection but for level detection. A minimum of 100 $\mu s e c$. is required for high-level adjustments. |
| $\mathrm{A}_{0} \sim \mathrm{~A}_{3}$ | 4,5,6,7 | Address terminals. Connected to address bus of CPU. |
| $\overline{\mathrm{RD}}$ | 8 | I/O control terminal. Low when RP5C01 is read by CPU. |
| GND | 9 | 0V |
| $\overline{\mathrm{WR}}$ | 10 | I/O control terminal. Low when RP5C0l is written by CPU. |
| D0 ~ D3 | 11,12,13,14 | Bidirectional data bus. Connected to data bus of CPU. |
| $\overline{\text { ALARM }}$ | 15 | For output of alarm signal or $16 \mathrm{~Hz} / 1 \mathrm{~Hz}$ clock signals. Open-drain output. |
| $\begin{aligned} & \text { OSCIN, } \\ & \text { OSCOUT } \end{aligned}$ | $\begin{aligned} & 16 \\ & 17 \end{aligned}$ | For connection to 32.768 kHz crystal oscillator circuit. |
| Vcc | 18 | +5 V power supply terminal |

Address allocation of MODE 00 (Note l)

| MODE | MODE 00 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{3}^{\sim} \sim \mathrm{Al}$ | Contents | D3 | D2 | D1 | D0 |
| 0 | 1-sec counter |  |  |  |  |
| 1 | 10-sec counter | x |  |  |  |
| 2 | 1 -min counter |  |  |  |  |
| 3 | l0-min counter | X |  |  |  |
| 4 | l-hour counter |  |  |  |  |
| 5 | 10-hour counter (Note 2) | X | x |  |  |
| 6 | Day-of-the-week counter | x |  |  |  |
| 7 | l-day counter |  |  |  |  |
| 8 | 10-day counter | x | x |  |  |
| 9 | 1-month counter |  |  |  |  |
| A | 10-month counter | x | x | x |  |
| B | l-year counter |  |  |  |  |
| C | 10-year counter |  |  |  |  |
| D | MODE Register | Timer EN | Alarm EN | MODE selector |  |
|  |  |  |  | M1 | M0 |
| E | Test Register | Test 3 | Test 2 | Test 1 | Test 0 |
| F | RESET Controller | $\overline{1 \mathrm{~Hz} \mathrm{ON}}$ | $\overline{16 \mathrm{~Hz} \mathrm{ON}}$ | Timer <br> RESET | Alarm RESET |

$X$ indicates that the counter may take any value during write operations, but always be 0 when read out.
(Note 1) MODE 00 is set by writing data ( $X, X, 0,0$ ) to address $D$.
(Note 2) Bit 1 of the 10 -hour counter should be as follows when the l2-hour system is selected:
Dl $=1$ (PM)
Dl $=0$ (AM)

Address allocation of MODE 01 (Note l)

| MODE |  | MODE 01 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A3~Al | Contents | D3 | D2 | D1 | D0 |
| 0 |  | x | x | x | x |
| 1 |  | x | x | x | x |
| 2 | Alarm l-min register |  |  |  |  |
| 3 | Alarm l0-min register | x |  |  |  |
| 4 | Alarm l-hour register |  |  |  |  |
| 5 | Alarm l0-hour register | x | x |  |  |
| 6 | Alarm day-of-the-week register | x |  |  |  |
| 7 | Alarm l-day register |  |  |  |  |
| 8 | Alarm 10-day register | x | x |  |  |
| 9 |  | x | x | x | x |
| A | $\overline{\text { 12-hour }}$ /24-hour <br> selector | x | x | x |  |
| B | Leap-year counter | x | x |  |  |
| C |  | x | x | x | x |
| D | Mode Register | Timer | Alarm | MODE selector |  |
|  |  | EN | EN | M1 | M0 |
| E | Test Register | Test 3 | Test 2 | Test 1 | Test 0 |
| F | Reset Controller | $\begin{aligned} & \overline{\mathrm{lHz}} \\ & \overline{\mathrm{ON}} \end{aligned}$ | $\begin{aligned} & \overline{16 \mathrm{~Hz}} \\ & \overline{\mathrm{ON}} \end{aligned}$ | Timer RESET | Al arm RESET |

(Note l) MODE 01 is set by writing
data ( $\mathrm{X}, \mathrm{X}, 0,1$ ) to address D .

Address allocation of MODE 10 and 11 (Note 1)

(Note l) MODE 10 is set to by writing data ( $\mathrm{X}, \mathrm{X}, \mathrm{l}, 0$ ) to address $D$.
MODE 11 is set by writing data ( $\mathrm{X}, \mathrm{X}, \mathrm{l}, \mathrm{l}$ ) to address $D$. (MODE 10 and 11 are in RAM areas)

```
* Mode register (A3,A2,A1,A0) = (1,1,0,1) = D
```



* The leap-year counter registers a leap year when $\mathrm{D}=\mathrm{D}=0$. It simultaneously counts with the year counter.
* The $\overline{12 \text {-hour }} / 24$-hour selector sets the 12 -hour system when DO $=0$ and the 24 -hour system when $D 0=1$. $P M$ or $A M$ is selected when Dl in the 10 -hour counter is lor 0 , respectively (see page 47).
* Reset controller $16 \mathrm{~Hz} / \mathrm{lHz}$ clock register.

$$
(A 3, A 2, A 1, A 0)=(1,1,1,1)=F
$$

DO = l: resets all alarm registers and internal Alarm F/Fs.
Dl = l: resets the l5-stage dividers before the seconds register.
D2 $=0$ : switches on the 16 Hz clock pulse generated from the $\overline{\text { ALARM }}$ terminal.

D3 $=0$ : switches on the 1 Hz clock pulse generated from the $\overline{\text { ALARM }}$ terminal.

* Addresses $0 \sim \mathrm{D}$ : able to read and write.
* Addresses E ~ F: only able to write and $0 H$ always appears when read out.

Timing chart

WRITE CYCLE (CS = "H")

(Note l) The RP5C0l accepts a $\overline{\mathrm{WR}}$ signal when both $\overline{\mathrm{CS}}=$ low and CS = high. The timing of $\overline{\mathrm{CS}}$ is not specified, but because of the construction of the RP5C0l, the $\overline{\mathrm{WR}}$ signal in the above diagram should be taken as the CS•高•解 signal. (For details, see the block diagram of the RP5C0l or Section 4 of these Application Notes.)

READ CYCLE (CS = "H")

(Note 2) The RP5C0l accepts an $\overline{\mathrm{RD}}$ signal when both $\overline{\mathrm{CS}}=$ low and $C S=h i g h, ~ i n ~ t h e ~ s a m e ~ w a y ~ a s ~ f o r ~ a ~ \overline{W R ~ s i g n a l . ~ T h e ~} \overline{\mathrm{RD}}$ signal in the above diagram should therefore be taken as the CS• $\overline{\mathrm{CS}} \cdot \overline{\mathrm{RD}}$ signal in the same way as the $\overline{\mathrm{WR}}$ signal. (For details, see the block diagram of the RP5C01 or Section 4 of these Application Notes.)
(1) Oscillator circuit
(1-1) When constructing the oscillator circuit using a crystal oscillator.

The oscillator circuit should be constructed as shown in Fig. 1 . External components needed are a resistor, a condenser, and a trimmer condenser for fine adjustment of the frequency. The oscillation frequency should be adjusted by altering the value of the trimmer condenser using the standard 16 Hz or 1 Hz clock signal output from the $\overline{\text { ALARM }}$ terminal.
When adjusting with the 16 Hz signal:
Address: $(\mathrm{A} 3, \mathrm{~A} 2, \mathrm{~A} 1, \mathrm{~A} 0)=(1,1,1,1)$
Data: ( $1,0,0,0$ )
When adjusting with the lHz signal:
Address: (A3, A2, Al, A0) $=(1,1,1,1)$
Data: ( $0,1,0,0$ )

$\mathrm{Cl}=10 \mathrm{PF} \sim 30 \mathrm{PFr}$
$\mathrm{C} 2=30 \mathrm{PFr}($ Note 3$)$
$\mathrm{R}=100 \mathrm{k} \Omega$

Crystal oscillator: Nihon Denpa Kogyo MX38T

Fig. 1
(Note 3) Different values of $\mathrm{Cl}, \mathrm{C} 2$, and R may be used, and the crystal oscillator is not definitely specified. The values of Cl, C 2 , and R noted above are the best values for the MX38T oscillator used in the measurements carried out by Ricoh. A bypass condenser set between pin 17 and GND is sometimes effective for external noise. Its value should be less than 60 PFr according to the measurements. For details, see Section 1 of these Application Notes.
(1-2) When using an external clock
When an external clock is used, the arrangement shown in Figs. 2-(a) and 2-(b) below should be adopted. The OSCIN terminal is not TTL-compatible but CMOS-compatible.
l) With CMOS inverter


Fig. 2-(a)
2) With TTL inverter


Fig. 2-(b)
(2) Input/output terminals and chip selection terminals
(2-1) Input/output terminals
Pull-up (4.7-47k $\Omega$ ) or pull-down ( $100-300 \mathrm{k} \Omega$ ) resistors should be installed to fix the potentials of the I/O terminals during battery backup. (See Note 4 on page 16.)


Fig. 3
(2-2) Chip select terminals
Two chip select terminals are provided. The CS terminal
should be connected to the power-down detection circuit and the $\overline{\mathrm{CS}}$ terminal to the CPU. CS is active when high and $\overline{\mathrm{CS}}$ is active when low.
(Note 4)
The values of the pull-up and pull-down resistors need not necessarily be those given above (4.7~47k and $100 \sim 300 \mathrm{k} \Omega$, respectively), but they should be chosen so that the RP5C0l's DC characteristics VIH, VIL, VOH and VOL are satisfied. These resistors are used to maintain the level of the I/O terminals (D0 ~ D3) and the input terminals at any time (e.g., during battery backup), and they have the effect of reducing the current consumption during battery backup. It is immaterial whether pull-up or pull-down resistors are selected for any of the I/O or input terminals. However, it is recommended that pull-up resistors be used for $\overline{C S}, \overline{R D}$, and $\overline{W R}$, since if pull-down resistors are used for these terminals, they will become active when the CPU is on hold (e.g., at DMA cycle, control lines of $\overline{\mathrm{CS}}, \overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}$ start to float instantaneously) and this may lead to problems. The arrangement of resistors shown in Fig. 3 is an example only, and may be altered. For details, see Section 3 of these Application Notes.
(Note 5)
If terminal 15 (the $\overline{\text { ALARM }}$ terminal) is to be used during battery backup, it should be pulled up by the same battery power source as the RP5C01. If it is not to be used during battery backup, it.should be pulled up by the system power source, which cannot supply voltage during power down.
(2) Specifications of RP5Cl5

Outline:
The RP5Cl5 is a real-time clock that can be connected directly to the bus of microprocessors using not only the 8 -bit CPU such as 8085, $280,6809,6502$ but also the l6-bit CPU such as 8086, 28000 , 68000 or others. Time can then be written to or read from the clock in the same way as writing to or reading from RAM. As well as calendar and time counters and alarm function allowing battery backup.


## Featrues:

* Direct connection to CPU and Hi-speed access
* 4-bit bidirectional bus DO~D3
* 4-bit address inputs A0~A3
* Internal counters for time (hours, min., sec.) and date (100 years, leap years, months, days, and days-of-the-week)
* All clock data expressed in BCD code
* $\pm 30 \mathrm{sec}$. adjustment function
* Provision for battery backup
* Choice of standard clock from 16 kHz , $1.024 \mathrm{kHz}, 128 \mathrm{kHz}, 16 \mathrm{~Hz}, 1 \mathrm{~Hz}, 1 / 60 \mathrm{~Hz}$
* Alarm signal, 16 Hz clock signal or

1 Hz clock signal output

Block diagram


| Symbol | Item | Measurement <br> conditions | Values | Units |
| :---: | :--- | :--- | :---: | :---: |
| VCC | Supply voltage | GND $=0$ | $-0.3 \sim+7$ | V |
| VI | Input voltage | $\mathrm{GND}=0$ | $-0.3 \sim \mathrm{VCC}+0.3$ | V |
| VC | Output voltage | $\mathrm{GND}=0$ | $-0.3 \sim \mathrm{VCC}+0.3$ | V |
| PD | Maximum power <br> dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 600 | mW |
| TOPG | Ambient temp. <br> during operation |  | $-20 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Ambient temp. <br> during storage |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

(Note l) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended operating conditions

Ta $=-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Item | Values |  |  | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| VCC | Supply voltage | 4.5 | 5.0 | 5.5 | V |
| VDH | Data backup voltage | 2.0 |  | 5.5 | V |
| fxt | Oscillation frequency of <br> crystal oscillator | 32.768 |  |  |  |

DC characteristics during normal operation
$\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified.

| Symbol | Item | Measurement conditions | Values |  |  | Units | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| VIH | "H" input vol tage |  | 2.0 |  | $\mathrm{Vcc}+0.3$ | V |  |
| VIL | "L" input voltage |  | -0.3 |  | 0.8 | V |  |
| VOH | "H" output voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V | Except for pin 3,15 |
| VOL | "L" output vol tage | $I O L=2 \mathrm{~mA}$ |  |  | 0.4 | V |  |
| IILK | Input leakage current | VIN $=0 \sim \mathrm{VCC}$ | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| IF LK | Floating leakage current | VFV=0 ~ VCC | -10 |  | 10 | $\mu \mathrm{A}$ |  |
| IDDI | Current consumed during operation | (Note 2) |  |  | 300 | $\mu \mathrm{A}$ |  |

(Note 2) Vcc $=5 \mathrm{~V} ; \mathrm{R} / \mathrm{W}$ signal $\mathrm{f}=100 \mathrm{kHz}$; Input terminals, Vcc or GND; Output terminals on no-load; Crystal oscillator ( 32.768 kHz ); Measurement temp. $\left(25^{\circ} \mathrm{C}\right)$.
$\mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified.

| Symbol | Item | Measurement conditions | Values |  |  | Units | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| tAC | Address valid -$\overline{R D} / \overline{W R}$ trailing edge |  | 50 |  |  | ns | $\overline{\mathrm{CS}}=$ low and <br> address valid |
| tccR | $\overline{\mathrm{RD}}$ pulse width |  | 120 |  | 13000 | ns |  |
| tccW | $\overline{\text { WR pulse width }}$ |  | 120 |  | 13000 | ns |  |
| tRD | $\overline{\mathrm{RD}}$ trailing edge --data valid | (Note 1) |  |  | 120 | ns |  |
| tcA. | $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ leading edge --address hold |  | 10 |  |  | ns |  |
| tWDS | Write data setup time |  | 100 |  |  | ns |  |
| tWDH | Write data hold time |  | 20 |  |  | ns |  |
| tRDH | $\overline{\mathrm{RD}}$ leading edge --data valid |  | 10 |  |  | ns |  |
| tEN-DIS | Timer Enable-Timer Disable |  | 100 |  |  | $\mu \mathrm{S}$ |  |
| tADJ | Adjustment completion time |  |  |  | 100 | $\mu \mathrm{S}$ |  |
| tAINH | Alarm data write inhibit time after alarm reset |  | 100 |  |  | $\mu \mathrm{s}$ |  |
| tRCV | $\overline{R D} / \overline{W R}$ recovery time |  | 1 |  |  | $\mu \mathrm{S}$ |  |

Timing chart
READ cycle ( $\mathrm{CS}=" \mathrm{H}^{\prime}$ )


WRITE cycle ( $\mathrm{CS}=" \mathrm{H}$ ")


Others
$\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$

Function of pins

| Name of pin | No. of pin | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & \overline{\mathrm{CS}} \\ & \mathrm{CS} \end{aligned}$ | $2$ | External interface terminals. Valid when both $C S=H$ and $\overline{C S}=L$. CS is connected to the power-down detector of the peripheral circuitry, and $\overline{\mathrm{CS}}$ to the address decoder of the CPU. |
| CKOUT | 3 | Output terminal for standard clock signal. Can take 8 different states depending on contents of CKOUT selection register. $N$-ch open drain output. |
| A0 ~ A 3 | 4,5,6,7 | Address input. Connected to address bus of CPU. |
| $\overline{\mathrm{RD}}$ | 8 | I/O control input. Set to low when data of RP5Cl5 is read. Low active input. |
| GND | 9 | OV |
| $\overline{W R}$ | 10 | I/O control input. Set to low when data of RP5Cl5 is written. Low active input. |
| D0 ~ D3 | 11,12,13,14 | Bidirectional bus. Connected directly to CPU data bus. |
| $\overline{\text { ALARM }}$ | 15 | Output terminal for alarm signal and $1 \mathrm{~Hz} / 16 \mathrm{~Hz}$ clock signals. $\mathrm{N}-\mathrm{ch}$ open-drain output. |
| OSC IN | 16 | Connected to 32.768 kHz crystal oscillator circuit. |
| OSC OUT | 17 | Connected to 32.768 kHz crystal oscillator circuit. |
| VCC | 18 | +5 V power supply |

* "x". means "Don't care" when written, and always "O" when read out.

| Bank 0 |  |  |  |  |  | Bank 1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3~A0 | Contents | D3 | D2 | D1 | D0 | Contents | D3 | D2 | D1 | D0 |
| 0 | $1-\sec$ counter | $\cdots$ |  |  |  | CKOUT selection register | X | CK2 | CKl | CKO |
| 1 | $10-\mathrm{sec}$ <br> counter | X |  |  |  | Adjust register | X | X | X | Adjust |
| 2 | 1-min. counter |  |  |  |  | Alarm l-min. register |  |  |  |  |
| 3 | $10-\mathrm{min} .$ <br> counter | X |  |  |  | Alarm lo-min. register | X |  |  |  |
| 4 | l-hour counter |  |  |  |  | Alarm l-hour register |  |  |  |  |
| 5 | 10-hour counter | X | X |  |  | Alarm 10-hour register | X | X |  |  |
| 6 | Day-of-the- <br> week counter | X |  |  |  | Alarm day-of-the-week register | X |  |  |  |
| 7 | l-day counter |  |  |  |  | Alarm l-day register |  |  |  |  |
| 8 | l0-day counter | X | X |  |  | Alarm 10-day register | X | X |  |  |
| 9 | l-month counter |  |  |  |  |  | X | X | X | X |
| A | l0-month counter | X | X | X |  | $\overline{12} / 24$ hour selector | X | X | X |  |
| B | l-year counter |  |  |  | - | Leap-year counter | X | X |  |  |
| C | 10-year counter |  |  |  |  |  | X | X | X | X |
| D | Mode register | Timer <br> EN | Alarm <br> EN | X | Bank $1 / 0$ | Mode <br> register | Timer <br> EN | Alarm <br> EN | X | $\begin{aligned} & \text { Bank } \\ & 1 / 0 \end{aligned}$ |
| E | Test register | $\begin{array}{r} \text { Test } \\ \hline \end{array}$ | $\begin{array}{r} \text { Test } \\ 2 \\ \hline \end{array}$ | Test <br> 1 | $\begin{gathered} \text { Test } \\ 0 \end{gathered}$ | Test register | $\begin{array}{r} \text { Test } \\ 3 \end{array}$ | $\begin{array}{r} \text { Test } \\ 2 \end{array}$ | $\begin{gathered} \text { Test } \\ 1 \end{gathered}$ | $\begin{gathered} \text { Test } \\ 0 \end{gathered}$ |
| F | Reset controller | $\overline{1 \mathrm{~Hz}}$ <br> $\overline{\mathrm{ON}}$ | $\begin{aligned} & \overline{16 \mathrm{~Hz}} \\ & \overline{\mathrm{ON}} \end{aligned}$ | Timer <br> RESET | Alarm <br> RESET | Reset controller | $\begin{aligned} & \overline{1 \mathrm{~Hz}} \\ & \overline{\mathrm{ON}} \end{aligned}$ | $\begin{gathered} \overline{16 \mathrm{~Hz}} \\ \overline{\mathrm{ON}} \end{gathered}$ | Timer <br> RESET | Alarm <br> RESET |

CKOUT selection register

| D3 | D2 | D1 | D0 | CKOUT | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| x | 0 | 0 | 0 | " ${ }^{\prime \prime}$ | High-impedance |
| x | 0 | 0 | 1 | 16.384 kHz | Duty 50\% |
| x | 0. | 1 | 0 | 1.024 kHz | Duty 50\% |
| X | 0 | 1 | 1 | 128 Hz | Duty 50\% |
| x | 1 | 0 | 0 | 16 Hz | Duty 50\% |
| X | 1 | 0 | 1 | 1 Hz | 今-Seconds counter increment. Duty 50\% |
| X | 1 | 1 | 0 | $1 / 60 \mathrm{~Hz}$ | ¢ Minutes counter increment. Duty 50\% |
| X | 1 | 1 | 1 | "L" | Low Level |

Adjustment function

| BANK l- |  |
| :--- | :--- |
| ADDRESS $(A 3, A 2, A 1, A 0)=(0,0,0,1)$ | Second counter backs to 0 <br> when it's adjusted $0 \sim 29$ <br> sec. <br> If it's adjusted on $30 \sim$ <br> 59 sec. the second <br> counter goes up to 0 <br> sec. and the minute <br> counter shows the next <br> minute.. |

## Oscillator circuit

Not required because an output ballast registor (Approx. l00k $\Omega$ ) is used.


*The leap-year counter registers a leap year when $D 1=D 0=0$. It simultaneously counts with the year counter.
*The $\overline{12 \text {-hour } / 24-h o u r ~ s e l e c t o r ~ s e t s ~ t h e ~} 12$-hour system when $\mathrm{D} 0=0$ and the 24 -hour system when $D 0=1$. $P M$ or $A M$ is selected when Dl in the 10 -hour counter is 1 or 0 , respectively.
*Reset controller $16 \mathrm{~Hz} / 1 \mathrm{~Hz}$ clock register.

$$
(A 3, A 2, A 1, A 0)=(1,1,1,1)=F
$$

DO = l:resets all alarm register and internal Alarm F/Fs.
Dl = l:dividers before seconds counter reset.
D2 $=0: s w i t c h e s$ on the 16 Hz clock pulse generated from the ALARM terminal.
D3 $=0$ :switches on the 1 Hz clock pulse generated from the ALARM terminal.
*Addresses $0 \sim D: a b l e ~ t o ~ r e a d ~ a n d ~ w r i t e . ~$
*Addresses $\mathrm{E} \sim \mathrm{F}$ :only able to write and OH always appears when read out.
*TEST register $(A 3, A 2, A 1, A 0)=(1,1,1,0)=E: u s e$ for inspections at Ricoh Co., Ltd. Normal watch function is achieved by setting of the data (D3,D2,D1,D0) $=(0,0,0,0)$.

For details, refer to the Application Manual.
(3) Construction of oscillator circuit

The following external parts are required for constructing the oscillator circuit:
(l) One 32.768 kHz crystal oscillator
(2) Two condensers (including one trimmer condenser)
(3) One resistor of approx. $100 \mathrm{k} \Omega$, for RP5C0l only The oscillator is easily affected by external noise, leading to error in the clock. Care should therefore be exercised when constructing it on the PCB, and the following general points should be observed when constructing the oscillator circuit on the PCB:
(a) The crystal oscillator and the load capacitor CL should be mounted as close as possible to the OSC terminals.
(b) Signal lines and power supply lines should be placed as far as possible from the oscillator circuit, since they can interfere with its proper operation.
(c) The resistance of the PCB between OSCIN and OSCOUT and the resistance between the pins should be made as high as possible.


No particular specifications are set for the crystal oscillator. The accuracy of the clock generally depends on the following parameters:
(1) The accuracy of the crystal oscillator
(2) The capacity of the condensers
(3) The ambient temperature
(4) The supply voltage
(5) The gain of the built-in amplifier in the RP5C0l and RP5Cl5

Data on the oscillator circuit obtained by Ricoh, Ltd. are given for reference in Fig. 4-1 and subsequent diagrams on page 30. However, because of the effect of external stray capacity and other factors, the same results will not necessarily be obtained even if exactly the same measurement circuit is used, and the results therefore cannot be guaranteed. The oscillation accuracy, backup current and oscillation stability should therefore be checked under different supply voltages and ambient temperature conditions with the device mounted on the particular PCB with which it is to be used.

The accuracy of the oscillation frequency should be measured by causing a standard clock signal to be output from terminal 3 (CKOUT) or terminal 15 ( $\overline{\text { ALARM }}$ ) in the case of the RP5Cl5, or, in the case of the RP5C0l, from terminal 15 only. The RP5Cl5 is programmed to output a 16 kHz clock signal from terminal 3, making it particularly easy to check the accuracy of the oscillation frequency by connecting the CKOUT terminal to a frequency counter.

The measuring probes of a frequency counter or oscilloscope should not be connected directly to the OSCIN or OSCOUT terminal, since the capacity of the probes will alter the oscillation conditions and make correct measurement impossible. When either the RP5C0l or RP5Cl5 is oscillated externally, a 32.768 kHz clock signal should be input via the OSCIN terminal. However, since the input level of this terminal is not the TTL level for either the RP5C0l or RP5Cl5, a TTL output cannot be connected directly to it (See Fig. 3-B).
32.768


74 LS 04
$32.768 \mathrm{kHz} \rightarrow-\quad \begin{array}{r}\text { OSCIN of the } \\ \text { RP5C01 } \\ \text { and } \\ \text { RP5C15 }\end{array}$
MC4069UB

Connection of TTL and CMOS
outputs to OSCIN terminal
of the RP5C0l and RP5Cl5
Fig. 3-B

Except for OSCIN and CS, all the inputs of the RP5COl and RP5Cl5 are designed to be TTL-compatible, but the operating current differs depending on whether the input voltage VIN gives VIH $=2.0 \mathrm{~V}$ (the minimum) or Vcc. To make the power dissipation as low as possible, the input voltage should be set as close as possible to the supply voltage Vcc or GND. Also, most of the power dissipated during backup is consumed by the oscillator circuit. The power dissipation depends closely on the backup voltage, and the results of measurement carried out by Ricoh on this are shown in Tables 4-1 and 4-2 below.

| Supply vol tage | 2.2 V | 2.5 V | 3.0 V | 3.7 V | 5.0 V | Unit |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| Standby current | 7.9 | 13.2 | 26.5 | 56.7 | 153.8 | $\mu \mathrm{~A}$ |

No. of samples: 10 (average) at $25^{\circ} \mathrm{C}$
Input terminal: Vcc or GND. Output terminals on no-load.
Table 4-1 Power dissipation of RP5C0l

| Supply voltage | 2.0 V | 2.5 V | 3.0 V | 3.5 V | 5.0 V | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Standby current | 3.0 | 4.9 | 8.8 | 15.3 | 57.2 | $\mu \mathrm{~A}$ |

No. of samples: 10 (average) at $25^{\circ} \mathrm{C}$
Input terminals: Vcc or GND. Output terminals on no-load. Table 4-2 Power dissipation of RP5Cl5

Measurement conditions
Crystal oscillator used: Kinsekisha Lab. Type-P3


Measuring 1 Hz from $\overline{\text { ALARM }}$ terminal
(For temperature characteristics, RP5C01 alone in a stable-temperature chamber and other components in ambient temperature during measurement)

Fig. 4-1

Dependence of oscillation frequency on power supply voltage at room temperature $\left(25^{\circ} \mathrm{C}\right)(0 \mathrm{PPM}$ is set at 5 volts.)


Fig. 4-2

Dependance of oscillation frequency on temperature (Vcc $=5 \mathrm{~V}$ ) ( 0 PPM is set at $25^{\circ} \mathrm{C}$.)


Fig. 4-3

## RP5C01

Dependence of oscillation frequency on temperature (Vcc $=3 \mathrm{~V}$ ) ( 0 PPM is set at $25^{\circ} \mathrm{C}$.)


Fig. 4-4

Dependence of oscillation frequency on temperature (Vcc $=2.2 \mathrm{~V}$ ) ( 0 PPM is set at $25^{\circ} \mathrm{C}$.)


Fig. 4-5
(1) Dependence of standby supply current of RP5Cl5 (ICC2) on ambient temperature:

Measurement conditions


Constant-temp. chamber

$$
\begin{aligned}
\mathrm{CS} & =\mathrm{H} \\
\overline{\mathrm{CS}} & =\mathrm{L} \\
\mathrm{~A} 0 \sim \mathrm{~A} 3 & =\mathrm{H} \\
\overline{\mathrm{RD}, \overline{\mathrm{WR}}}= & \mathrm{H} \\
\mathrm{D} 0 \sim \mathrm{D} 3 & =\mathrm{GND} \\
\mathrm{CKOUT}= & \text { OPEN } \\
\mathrm{Cd}= & 39 \mathrm{PF} \\
\mathrm{Cg}= & 3 \sim 1 \text { lr } 1 \mathrm{PF} \\
& \text { trimer } \\
& \text { condenser }
\end{aligned}
$$


(2) Dependence of oscillation frequency of RP5Cl5 on supply voltage at $25^{\circ} \mathrm{C}$

Measurement conditions


$$
\begin{aligned}
& \mathrm{CS}=\mathrm{H} \\
& \overline{\mathrm{CS}}= \mathrm{GND} \\
& \mathrm{~A} 0 \sim \mathrm{~A} 3=\mathrm{Vcc} \\
& \overline{\mathrm{RD}}, \overline{\mathrm{WR}}= \mathrm{VCc} \\
& \mathrm{D} 0 \sim \mathrm{D} 3= \mathrm{GND} \\
& \mathrm{Cd}= 39 \mathrm{PF} \\
& \mathrm{Cg}= 3 \sim 11 \mathrm{l}= \\
& \text { trimmer } \\
& \text { condenser }
\end{aligned}
$$

Output 16 kHz via
CKOUT and measure with frequency counter.

(3) Dependence of oscillation frequency of RP5Cl5 on ambient temperature


$$
\begin{aligned}
\mathrm{CS} & =\mathrm{H} \\
\overline{\mathrm{CS}} & =\mathrm{L} \\
\mathrm{~A} 0-\mathrm{A} 3 & =\mathrm{H} \\
\overline{\mathrm{RD}}, \overline{\mathrm{WR}} & =\mathrm{H} \\
\mathrm{D} 0-\mathrm{D} 3 & =\mathrm{L} \\
\mathrm{Cd} & =39 \mathrm{PF} \\
\mathrm{Cg} & =3-11 \mathrm{PF} \\
& \text { trimmer }
\end{aligned}
$$

Output 16 kHz via CKOUT terminal and measure with frequency counter.


Note: The variation in oscillation frequency can be reduced slightly by the use of a temperature-stabilized condenser for $C d$. However, the frequency variation obtained here results almost entirely from the characteristics of the crystal oscillator used.


Cg [PF]

Fig. 4-9


Fig. 5-1


Fig. 5-2

Because of the structure of the input terminals of the RP5C0l ( $\overline{W R}, \overline{R D}, A 0-A 3, ~ D 0-D 3, A D J U S T, ~ a n d ~ C S) ~ a s ~ s h o w n ~ i n ~ F i g . ~ 5-1, ~ a ~$ through current flows at the input buffer transistor when an input is allowed to float, making it necessary to connect a pullup or pull-down resistor externally. The RP5Cl5, however, has the structure shown in Fig. 5-2, and there is no danger of through current flow even if terminals other than CS and OSCIN are allowed to float. The pull-up or pull-down resistors needed with the RP5C01 are therefore unnecessary with the RP5Cl5. The resistors used with the RP5C0l are for the purpose of keeping the input terminal levels equal to Vcc or GND, and it is immaterial whether pull-up or pull-down resistors are used. This applies to all inputs. However, it is recommended that pull-up resistors be used with $\overline{\mathrm{WR}}, \overline{\mathrm{RD}}$, and $\overline{\mathrm{CS}}$ so that these terminals become nonactive, for example, when the CPU is in the "hold" state and the control signals of the CPU start to float instantaneously. This instantaneous $\overline{W R}=\overline{C S}=$ low state may affect memory or cause peripherals to write invalid data.


Fig. 5-3

A further specification to which attention must be paid when connecting the RP5C01 and RP5Cl5 to a CPU is the AC characteristics tAC. An example is shown in Fig. 5-4, where connection to a 6809 CPU in the way shown will result in tAC failing to reach the required value. The correct method of connection is shown in Fig. 5-5. When the RP5C01 is used, care must also be taken that tWDL is satisfied. If a CPU is to be used which does not give the correct value of tWDL (e.g., 8-bit l-chip microcomputers, such as MC6801, HD6301, $\mu P D 78 C 05$, etc.) care should be taken.


Inappropriate
Fig. 5-4


Appropriate
Fig. 5-5

It should also be noted that the definition of the AC characteristic tAC (see pages 12 and 2l)differs for the RP5C0l and RP5Cl5 as follows:
(1) In the case of the RP5C01, tAC is the time taken from address valid to $\operatorname{logical}$ AND ( $\mathrm{CS} \cdot \overline{\mathrm{CS}} \cdot \overline{\mathrm{RD}}$ ) or (CS $\cdot \overline{\mathrm{CS}} \cdot \overline{\mathrm{WR}}$ ) (See page l2).
(2) In the case of the RP5Cl5, tAC is the time taken from logical AND (CS• $\overline{\mathrm{CS}} \cdot$ address valid) to logical AND (CS• $\overline{\mathrm{CS}} \cdot \overline{\mathrm{RD}}$ ) or (CS• $\overline{\mathrm{CS}} \cdot \overline{\mathrm{WR}}$ ) (See page 2l).

The following explanation shows how (1) and (2) above apply to connection to a 6809 or 280 :


Fig. 5-6 Connection to 6809


Fig. 5-7 Connection to 280

Fig. 5-6 shows the RP5C0l connected to a 6809 CPU . The following explanation applies when CS is high, i.e., when the supply voltage is normal. If a 6809 CPU is connected as shown in Fig. 5-6, the timing chart will be as shown in Fig. 5-8 below, if decoder and gate propagation delays between the CPU, the RP5C01 and the RP5Cl5 are ignored.


Fig. 5-8 (Timing chart for arrangement shown in Fig. 5-6)

The following points arising from the timing shown in Fig. 5-8 should be noted about the connection to the 6809 CPU shown in Fig. 5-6:
(a) There is no problem when using the RP5C0l.
(b) With the RP5Cl5, tAC $\fallingdotseq 0$, and the arrangement shown in Fig. 5-6 cannot be used.
The same considerations apply when a 280 is connected as shown in Fig. 5-7. The timing chart for this arrangement is shown in Fig. 5-9, which shows that $\overline{\mathrm{CS}}$ does not become active until $\overline{\mathrm{IORQ}}$ becomes active. Thus in the case of the RP5C15, tAC $\fallingdotseq 0$ and the AC characteristics are not satisfied.
Thus the connection to a 280 shown in Fig. 5-7 can be used with the RP5C01, but not with the RP5Cl5.


Fig. 5-9 (Timing chart for arrangement shown in Fig. 5-7)


Fig. 5-10
Connection of RP5Cl5 to 6809


Fig. 5-11
Connection of RP5Cl5 to 280

The necessary arrangements for achieving the required value of tAC when the RP5Cl5 is connected to a 6809 or 280 CPU are shown in Fig. 5-10 and Fig. 5-ll. If these arrangements are used, the timing will be as shown in Fig. 5-12 and tAC will reach the required value even when the RP5Cl5 is used.


Fig. 5-12

To achieve the required value of tAC with the RP5Cl5 in this way, it is necessary to make $\overline{\mathrm{CS}}$ active as quickly as possible. To do this, it is recommended that a high-speed decoder such as a 74ALSI38, 74ALSl39 or other ALS series decoder be used with a high-speed CPU such as an 8086, 28000 or 68000 . For the same reasons as above, the following points should be noted when connecting the RP5C0l or RP5Cl5 to a 4-bit CPU as shown in Figs. 5-13 and 5-14.
(l) With the RP5C01, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ ( $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ during write operations) can be simultaneously set to low after validating the address.
(2) With the RP5Cl5, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ or $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ cannot be set simultaneously set to low. $\overline{\mathrm{CS}}$ should be set to low at least one command before $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ is set to low.


Fig. 5-13 Connection of RP5C01 to 4-bit CPU
(4-bit CPU: NEC $\mu$ com-43)


Fig. 5-14 Connection of RP5Cl5 to 4-bit CPU
(4-bit CPU: NEC $\mu$ com-43)

An example of data readout is given below for connection to a 4-bit CPU

Data readout flowchart for RP5C0l (when arranged as shown in Fig. 5-13)


Data readout flowchart for RP5Cl5 (when arranged as shown in Fig. 5-14)

(NOTE l) When reading out data with the RP5Cl5, do not set $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ to low simultaneously, and when writing data, do not set $\overline{\mathrm{CS}}$ and $\overline{W R}$ to low simultaneously, so as to obtain the minimum value of $t A C$.

When using a 4-bit CPU, care should be taken with the AC characteristics tcc (max.) (See pages 12 and 2l). The specified value of tcc (max.) for the RP5C0l is $10 \mu \mathrm{sec} .$, and the specified value of tccR (max.) and tccW (max.) for the RP5Cl5 is $13 \mu \mathrm{sec}$. The meaning of tcc (max.) is that if the data is not read out within the specified time, the CPU may read out incorrect data. This does not mean that the data of the RP5C0l or RP5Cl5 is destroyed. When reading out data with a 4-bit CPU, it is thus necessary for the CPU to take in the data from the RP5C0l or RP5Cl5 within tcc (max.) after $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ have become active. For this reason, the interrupt service routine, which may make tcc longer than tcc (max.), should be disabled during read/write operations (Note 3-1).

If the backup power supply is arranged as in Fig. 5-15, the supply voltage of the RP5C0l and RP5Cl5 will be about 0.6V lower than the system supply voltage at $25^{\circ} \mathrm{C}$, and the maximum value of the input voltage VIN will be Vcc +0.6 V . Thus the DC electrical characteristic VIN (max.) = Vcc +0.3 V will not be satisfied. The arrangement shown in Fig. 5-15 does not meet the DC specifications. (This is identical to CMOS static RAM.)


Fig. 5-15
(Note 3-1) The interrupt service makes tcc exceed tcc (max.) when the interrupt service routine begins at the status where data is not read out, although $\overline{\mathrm{RD}}$ and $\overline{\mathrm{CS}}$ are active.

System power supply


Some of the functions of CS and $\overline{C S}$ are different between the RP5C0l and RP5Cl5.
(6-1) In the case of the RP5Cl5:
When $\mathrm{CS}=$ low or $\overline{\mathrm{CS}}=$ high
(l) External $\overline{\mathrm{WR}}$ or $\overline{\mathrm{RD}}$ signals are not accepted.
(2) No through current flows at the input buffer transistor even if the input terminals are allowed to float.

Fig. 6-1 shows the above functions of CS and $\overline{\mathrm{CS}}$. As this figure shows, terminal CS cannot be allowed to float.


Fig. 6-1

The following points should be noted about CS and $\overline{\mathrm{CS}}$ :
(I) $\overline{\mathrm{CS}}$ can be allowed to float when $\mathrm{CS}=$ low.
(II) CS cannot be allowed to float under any circumstances. If it is allowed to do so, a current will flow at the input buffer and cause rapid battery power consumption at battery start-up. Thus the voltage input to CS must be set to Vcc or GND at all times, regardless of whether or not the system is actually operating. The voltage level input to $\overline{\mathrm{CS}}$ should therefore be set by connecting the CPU address decoder and the power-failure detection circuit to CS.

CS is sometimes used in the pull-up mode on other systems. However, when the system supply voltage is shut off as a result of main power failure or some other cause, the CPU can go into abnormal operation and produce the state $\overline{C S}=\overline{W R}=$ low in the RP5C0l and RP5Cl5, with possible destruction of the RP5C0l and RP5Cl5's data because CS is always high. Terminal CS should therefore be set to low immediately after the system supply voltage is shut off.
(6-2) In the case of the RP5C0l:
The RP5C0l differs from the RP5Cl5 in the following two respects:
(l) The input terminals of the RP5C01 should not be allowed to float, but should be pulled up or down to Vcc or GND at all times, regardless of the state of CS or $\overline{\mathrm{CS}}$.
(2) When CS = low, the ADJUST signal is not accepted.

Fig. 6-2 shows above (1) and (2).


Fig. 6-2

A possible source of error in reading out the clock data occurs when the clock counts up during readout, causing the CPU to read out incorrect data.

Example 7-1 shows the situation that occurs when the CPU starts to read out the clock data at $59 \mathrm{~min} ., 59 \mathrm{sec}$. past the hour. If the clock counts up while the CPU is still reading out the data, the CPU will read the hour incorrectly.

Time at which CPU starts to read out data: 10 : (5) (9): (5)(9) Time at which CPU finishes reading out data: (1) (1) $00: 00$

Data read by CPU: $\quad 1 \quad 1: 59: 59$
(Note: circled figures are values read by CPU) Example 7-1

There are following three methods -- (7-1) through (7-3) -- to avoid this problem. (7-1) Stop the clock. (Set bit 3 of address $D$ to 0.)
(7-2) Read the clock data twice.
(7-3) Read the data in synchronization with a lHz signal which is output from an $\overline{\text { ALARM }}$ terminal.

A detailed explanation of the above three methods follows. See Section 16 for the flowchart.
(7-1) Stopping the clock
To stop the clock, write 0 to the Timer Enable $F / F$ (bit 3 of address D). (Fig. 7-1)

If 0 is written to the Timer Enable $F / F$, the internal Clock Hold circuit of the RP5C01 or RP5Cl5 is brought into operation (see block diagram), and a 1 Hz pulse generated while the clock is stopped is stored for a maximum of 1 sec . in the Clock Hold circuit.

The following points should be noted if the clock is stopped:
(7-l-1) The l-sec. signal stored in the internal Clock Hold circuit will be revised within $100 \mu \mathrm{sec}$. after 1 is written to the Timer Enable $F / F$. To prevent the data from being read incorrectly, the clock data cannot be read out during this $100 \mu \mathrm{sec}$. period.
(7-1-2) If the power supply is shut off for more than 1 sec. while the Timer Enable $F / F$ is set to 0 , the clock will be delayed. If power shutoff is detected, the Timer Enable F/F should therefore immediately be set to l, restarting the clock, and terminal CS should be set to low.

| $D$ | MODE <br> register | Timer <br> EN | ALARM <br> EN | MI | MO |
| :---: | :---: | :---: | :---: | :---: | :---: |

Fig. 7-1 (Mode register is allocated at address D)
(7-2) Using software to read the clock data twice
This method prevents the necessity to stop the clock. The clock data is read once and then a second time, and the two readings are compared. If the readings are different, this indicates that the clock data changed during the readout procedure, and it is therefore necessary to read the data again.
(7-3) Reading out the clock data in synchronization with a lHz signal.

The RP5Cl5 can be made to output a 1 Hz signal from the CKOUT terminal by setting the internal CKOUT Selection Register (Address 0 of Bank 0 ) or the $\overline{\text { ALARM }}$ terminal. The timing of the 1 Hz signal and the internal counter is as follows:
The clock data is altered after (a) the leading edge of the 1 Hz signal in the case of the CKOUT terminal, or (b) about $96 \mu \mathrm{sec}$.
after the trailing edge of the 1 Hz signal in the case of the $\overline{\text { ALARM }}$ terminal. Because of this, lHz signals output from the CKOUT and ALARM terminals will be approximately $180^{\circ}$ out of phase. But an interrupt to CPU should be requested at the leading edge. With the RP5C01, a 1 Hz signal can be output from the $\overline{\text { ALARM }}$ terminal only, so the clock data should be read out at the leading edge of this signal if this method is adopted. 1 Hz signals output from the $\overline{\text { ALARM }}$ terminals of the RP5C0l or RP5Cl5 will be exactly in phase.

The correct clock data will not be written if the data changes during the writing operation. As with reading the clock data, there are three possible methods of ensuring that the data does not change during the writing operation. These are as follows: (8-1) Stop the clock by writing 0 to the internal Timer Enable F/F
(8-2) Reset the internal l5-stage divider (by setting the internal Timer Reset $F / F$ of address $F$ of bit l) and write the clock data within 1 sec.
(8-3) Write in synchronization with a lHz signal
The procedure for (8-1) and (8-3) is the same as for reading the clock data. However, it is recommended that, if method (8-1) is adopted, the l5-stage dividers be reset before writing data in the same way as for method (8-2). This is because, if a l-sec. signal is generated internally while data is being written, a lHz pulse is stored in the internal Clock Hold circuit, and the data is revised upwards by 1 sec . in the $100 \mu \mathrm{sec}$. immediately after the write operation is finished and the clock is restarted by setting the Timer Enable F/F. The first second after restarting the clock thus appears to pass extremely quickly. In method (8-2), resetting the 15-stage divider stops the clock data from being altered for 1 sec. With both the RP5C0l and RP5Cl5, writing $l$ to the Timer Reset $F / F$ generates an internal one-shot reset signal, and there is thus no need to write 0 to the Timer Reset $F / F$ after the reset operation. The internal reset pulse width is about $100 \mu \mathrm{sec}$ with the RP5Cl5 and is the duration of $\overline{\mathrm{WR}}=$ low with the RP5C0l.

When writing the clock data, the following two items should always be set at the same time:
(l) Set the hour counter to either the 12 or the 24 hour system.
(2) Set the Leap-Year counter (details of this are given later). Care should also be taken that the software does not write impossible clock data (e.g., 10 or more to the second counter), since there is nothing in the hardware of either the RP5C0l or the RP5Cl5 to prevent this.
(9-1) Structure of $\overline{\text { ALARM }}$ terminal
For the internal structure of the $\overline{\text { ALARM }}$ terminal, see Fig. 9-1.


Fig. 9-1
(*) A detailed explanation of the Alarm Comparator is given in (9-2)
(**) $\overline{16 \mathrm{HZON}}$ is in bit 2 of the Reset Controller (address F )
(***) $\overline{\mathrm{IHZON}}$ is in bit 3 of the Reset Controller (address F)
(****) Alarm EN is in bit 2 of the Mode Register (address D)

As shown in Fig. $9-1$, the 16 Hz signal, the 1 Hz signal and the alarm signal can all be output independently.
For example, setting Alarm EN $=1, \overline{16 \mathrm{HZON}}=0$ and $\overline{\mathrm{LHZON}}=0$ will cause the alarm signal, the 1 Hz signal and the 16 Hz signal to be output simultaneously from the $\overline{\text { Alarm }}$ terminal.

The Alarm Comparator OUT signal is an internally-generated signal, and it is output when the contents of the Alarm Register and the clock Counter match completely. (Fig. 9-2)
l-min. counter and l-min. alarm register match
$10-\mathrm{min}$. counter and $10-\mathrm{min}$. alarm register match
l-hour counter and l-hour alarm register match
10-hour counter and 10-hour alarm register match
Day-of-the-week counter and day-of-the-week alarm register match
l-day counter and l-day alarm register match
10-day counter and 10-day
alarm register match


Fig. 9-2

However, if the structure shown in Fig. 9-2 is adopted, the required software is extremely cumbersome if, for example, it is desired to output the alarm signal from the $\overline{\text { Alarm }}$ terminal at 10:00 daily. The reason for this is that, in order to match all the items, the contents of the day-of-the-week, l-day and l0-day Alarm Registers must be rewritten by CPU every day. To reduce the amount of software required, the Alarm Reset function can be used, by writing 1 to bit 0 of address $F$.

When "l" is written in the alarm reset, all four contents of the alarm register are set at "0". This means the resister is open and ready for resetting, erasing the previous alarm setting. Thus, for example if you write "5" into the minute counter only, the alarm output sounds for one minute at five minutes past every hour.


Fig. 9-3 is a block diagram of the matching circuit for the lmin. register and $1-m i n$. counter of the $R P 5 C 01$. It is almost the same as for the RP5Cl5 except for the way in which Alarm F/Fs are set. Each Alarm Register contains an Alarm $F / F$, and the Alarm Reset signal resets all the Alarm $F / F s$ as shown in Fig. 9-3. The following precautions should be taken when resetting the Alarm F/Fs:
(1) When the Alarm $F / F s$ are reset, the contents of all the Alarm Registers are treated as matching the corresponding clock counters, and an $\overline{\text { ALARM }}$ signal will be output externally. Alarm EN should therefore be set to 0 before resetting the alarm.
(2) In the case of the RP5Cl5, no data can be written to the Alarm Register for $100 \mu \mathrm{sec}$. after the Alarm $\mathrm{F} / \mathrm{Fs}$ have been reset. This is because an Alarm Reset signal lasting a maximum of $100 \mu \mathrm{sec}$. is generated internally after the leading edge of $\overline{W R}$. In contrast to this, the Alarm Reset signal in the RP5C01 is generated within the duration of $\overline{W R}=10 w$, making it possible to write data into the Alarm Registers immediately (See Fig. 9-4).


Fig. 9-4
(9-3) Alarm function when battery backed-up Alarm can be used when battery is backed-up. The characteristics between VOL and IOL and ALARM terminal (open-drain output) at the temperature of $\mathrm{Ta}=25^{\circ} \mathrm{C}$ is shown in Fig. 9-5.

Fig. 9-5


Initial setting of leap years is necessary for both the RP5C0l and RP5Cl5.
The Leap-Year Counter consists of a Mod 4 count-up counter which counts up at exactly midnight on 31 December in the same way as the year counter. Twenty-nine days are counted in February when the Leap-Year Counter is 00.
Table 10-1 illustrates the relation between the Leap-Year Counter and the leap year.

Leap-Year Counter

| Dl | D0 |  |
| :---: | :--- | :--- |
| 0 | 0 | The current year is a leap year |
| 0 | 1 | A leap year is due 3 years from now |
| 1 | 0 | A leap year is due 2 years from now |
| 1 | 1 | Next year is a leap year |

Table 10-1

If the Leap-Year Counter is initialized correctly, and providel that the contents of the counter are not destroyed by battery failure or other causes, the date will be adjusted automatically for leap years up to the year 2099. (The year 2100 is not a leap year.)

The Test Register is for high-speed function testing of the RP5C0l and RP5Cl5 when shipped by Ricoh, and its contents must be set to ( $0,0,0,0$ ) for correct clock operation. With the RP5Cl5, it is immaterial how many times 0 is written to this register, but with the RP5C01, there is a danger of destroying the clock data depending on the particular CPU in use. This problem may arise with CPUs that do not satisfy the AC characteristics tWDL = max. 40 nsec., but will not arise with 280,6809 , 8085,6800 or 6502 CPUs. Some 8-bit single-chip microcomputers do not satisfy tWDL.
It is therefore recommended that with the RP5C01, the Test Register should be cleared immediately before clock data is written at the initialization of the RP5C01, rather than each time the power is turned on. For details, please refer to the flowchart.

The week counter is a Mod 7 count-up counter. The relation between the counter value and the day of the week can be chosen freely by the user.

## (13) Year counter

The year counter is a Mod 100 counter (two Mod 10 counters.) It can be used for either the Japanese calendar (Showa era) or the Western calendar.
(14) State of the RP5C01 and RP5Cl5 at switch-on

None of the bit-values of either the RP5C0l or the RP5Cl5 are fixed at switch-on. They should therefore be initialized by software. Particular care should be taken to set the Test Register to 0 as mentioned in (1l) above. If the RP5C01 or RP5Cl5 are properly backed up, none of their data will be destroyed.
(15) Adjustment function

The RP5C0l has an ADJUST terminal and can be adjusted directly as shown in Fig. 15-1, but in the case of the RP5Cl5, the adjustment function is effected by an internal register. Commands must therefore be written to this register from the CPU. Fig. 15-2 shows an example of adjusting the RP5Cl5 using the CPU interrupt.


Fig. 15-1 Connection of adjust terminal of RP5C01

Adj. SW


Fig. 15-2 Example of connection of adjust terminal of RP5Cl5 (with CPU8085)
(16-1) When system power is switched on

(16-2) Read clock data
(16-2-1) When stopping clock to read data (Note 2)


Write ( $1, x, x, x$ ) to Mode Register and restart clock

(determined by program)
(Note l) The above flowchart applies to the RP5Cl5 when used with any CPU. When the RP5C01 is used with a CPU that does not satisfy the AC characteristics tWDL(max.) $=40$ nsec., however, the Test Register should be cleared whenever the clock data is rewritten. (Refer to l6-3.)
(Note 2) When a power failure is detected, the clock should be started immediately.
(Note 3) When reading out the clock data twice, there is a possibility of incorrect data being read out only when the seconds count is '9'. There is no possibility of this when the seconds count is other than '9', so it is not necessary to read the clock data twice.
(16-3-1) When stopping clock to write data


Write ( $1, x, x, x$ ) to Mode Register and restart clock

## END

(l6-3-2) When writing data without stopping clock (Note 5)

(Note 4) This step is unnecessary if 0 is written to the Test Register when the power is switched on. (Note 5) When clock data is written without stopping the clock, the writing operation must be completed within 1 sec. including any time for which the power is shut off, and must be set to the 12/24 hour system and Leap-Year Counter.
(Note 6) Write 'l' to bit l of address $F$ so that the l5-stage dividers are reset.
(Note 7) (0,X,0,1) applies to the RP5C01 only. For the RP5Cl5, read ( $0, \mathrm{x}, \mathrm{x}, \mathrm{l}$ ).
(Note 8) BANK 0 applies to the RP5C15, MODE 00 to the RP5C01.

(Note 9) The $100 \mu s e c$. wait time is necessary with the RP5Cl5 only, not with the RP5C01 (See pages 56 and 57).
(Note l0) When using the RP5COl with a CPU which does not satisfy the $A C$ characteristic tWDL $=\max .40$ nsec., special care must be taken when writing to addresses $D, E$, and $F$. The sales department of Ricoh should be consulted for technical advice in this case.
(17-1) When the clock only is to be used (not the alarm)
(a) Has the hour counter been set to either the l2-hour or the 24-hour system? (Address A of Bank l)
(b) Has the Leap-Year Counter been set? (Address B of Bank l)
(c) Has ( $0,0,0,0$ ) been written to the Test Register? (Address E)

Note: "Bank l" is used in the RP5Cl5 and "Mode 01" in the RP5C01.
(17-2) When using the alarm
(a) Was the Alarm F/F reset before writing data to the Alarm Register (bit 0 of address $F$ )?
(b) Was the alarm disabled before being reset (bit 2 of address D) ?
(C) Is there a wait time of at least $100 \mu \mathrm{sec}$. between resetting the Alarm $\mathrm{F} / \mathrm{F}$ and writing data to the Alarm Register? (only needed with the RP5Cl5.)
(18-1) Clock data advances extremely fast.
Possible causes:
(l) 0 H has not been written to the Test Register -- see Section 11.
(2) The clock is oscillating incorrectly -- see Section 3.

Check point:
Output a standard clock signal from the $\overline{\text { ALARM }}$ terminal (in the case of the RP5C01 and RP5Cl5) or CKOUT terminal
(in the case of the RP5Cl5) and check whether or not the clock is oscillating correctly. For the RP5C01, the bypass condenser set between pin 17 and GND is sometimes effective for external noise. Its value should be less than 60 PFr according to the measurements carried out by Ricoh.
(18-2) The hour counter goes past 52 and up to 60 .
Possible cause:
(1) The 12/24 Register has not been set when data is written. This fault occurs because the clock is set to the l2-hour system when the power is switched on, and hour data from $12 \sim 23$ is written into the hour counter. -- See Section 17.

Check point:
Check whether the clock has been set to the 12 or 24 hour system.

Possible cause:
(1) The alarm has not been reset. -- See Section 9.

Check point:
Check whether the alarm is being reset before data is written into the Alarm Register.
(18-4) The $\overline{\text { ALARM }}$ terminal remains at low.
Possible causes:
(l) The pull-up resistor is not properly connected. -- See Section 9.
(2) The alarm is being reset internally when the power switched on (when not in the battery back-up mode), and the Alarm EN F/F is also being enabled, causing the ALARM terminal to go low. -- See Section 9.

Check points:
(1) Check the pull-up resistor.
(2) If the alarm is being used, write data into the Alarm Register. If the alarm is not being used, the Alarm EN $\mathrm{F} / \mathrm{F}$ should be disabled.
(19-1) Battery backup

(Note) VBATT means battery backup voltage and $t A C$ is one of $A C$ electrical characteristics.

With both the RP5C0l and the RP5Cl5, the time taken for the power supply Vcc to rise or fall depends mainly on the relative timing of the power-down signal CS and Vcc. It therefore depends strongly on the structure of the power-down detection circuit. If, for example, either the RP5C0l or RP5Cl5 is being used with Vcc $\pm 5 \%$ (10\%) as the standard, CS must go low by the time Vcc crosses point (A) of Fig. l9-1, and high after the time Vcc crosses point (B). In other words, the rise time of Vcc must be set so that the output of CS can satisfy these conditions. As long as this is done, there are no other particular restriction on the rise and fall of Vcc.
However, so as to keep within the usual limits for cmos-ICs, the input voltage to all terminals, VIN, should always satisfy the following relation:

$$
\text { VIN } \leqq \mathrm{VCc}+0.3
$$

When constructing the circuit, the timing shown in Fig. 19-1 ca be achieved by suitable selection of the capacitance of the bypass condenser shown in Fig. 19-2. The best way of simplifying the circuit for generating CS is usually to make the decay time of Vcc long and the rise time short.


Fig. 19-2

It is also important to ensure that no voltage exceeding Vcc + $0.3 V$ is applied to any of the terminals of the RP5C01 or RP5Cl5, especially while Vcc is going positive or negative as the switch is turned on. It is therefore recommended that the RP5C0l or RP5Cl5 be accessed via a CMOS driver, open-collector buffer or open-drain buffer using a common power supply for Vcc.

The design of the RP5Cl5 is based on that of the RP5C0l, but the following differences exist:
(a) The RP5Cl5 has no 26 x 4-bit RAM
(b) Pin 3 is the ADJUST input terminal in the case of the RP5C0l, but the CKOUT output terminal in the case of the RP5Cl5. The adjustment function is carried out by an internal register in the case of the RP5Cl5.
(c) It is necessary to pull up or pull down the address bus and other input terminals and the data bus and other output terminals in the case of the RP5C0l, but not in the case of the RP5Cl5.
(d) A $100 \mathrm{k} \Omega$ resistor is needed for the OSCOUT terminal of the oscillation circuit in the RP5C0l, but not in the RP5Cl5.
(e) The definition of the AC characteristic tAC is different for the two clocks. In the RP5C0l, it is defined as the time between address valid and the trailing edge of $\mathrm{CS} \cdot \overline{\mathrm{CS}} \cdot \overline{\mathrm{RD}} / \overline{\mathrm{WR}}$, while in the RP5Cl5, it is defined as the time from $C S=$ high, $\overline{\mathrm{CS}}=$ low and address valid to the trailing edge of $\mathrm{CS} \cdot \overline{\mathrm{CS}} \cdot \overline{\mathrm{RD}} / \overline{\mathrm{WR}}$. (See Section 5).

Compatibility of RP5C0l and RP5Cl5
The RP5C0l and RP5Cl5 were designed to be compatible in terms of both software and hardware. If an RP5Cl5 currently in use satisfies the following conditions, it can be replaced by an RP5Cl5 without modifications.
(l) The RAM is not being used.
(2) The adjustment function is not being used.
(3) The alarm function is not being used. However, if the $\overline{\text { ALARM }}$ terminal (pin 15) is being used to output a 1 Hz or 16 Hz clock signal only, then satisfying conditions (l), (2) and (4) is sufficient to guarantee software and hardware compatibility.
(4) The AC characteristic tAC of the RP5Cl5 is satisfied.

The reason why the alarm functions of the RP5C0l and RP5Cl5 are not compatible is as follows:
(a) The RP5C0l allows data to be written to the Alarm Register immediately after the alarm has been reset (bit 0 of address F is Alarm Reset F/F).
(b) With the RP5Cl5, data cannot be written to the Alarm Register for $100 \mu \mathrm{~s}$ after the alarm has been reset (bit 0 of address F). However, if the RP5C0l is programmed so as not to allow data to be written to the Alarm Register for $100 \mu \mathrm{~s}$ after the alarm has been reset, the two clocks will be software-compatible even if the alarm function is used. As stated above, pin 3 is an input terminal for the RP5C01 and an open-drain output terminal for the RP5Cl5, so if its ADJUST terminal is pulled down (i.e., if the adjustment function is not being used), there will be no problem in replacing an RP5C01 by an RP5Cl5, even if the open-drain output of the latter is pulled down.

## Real Time Clock RP/RF 5C62 Application Manual

Version 1.1

## Contents

CHAPTER 1 SPECIFICATIONSFEATURESBLOCK DIAGRAMPIN CONFIGURATION
PIN DESCRIPTION
ABSOLUTE MAXIMUM RATINGS
RECOMMENDED OPERATING CONDITION
DC CHARACTERISTICS
AC CHARACTERISTICS
TIMING DIAGRAM
PACKAGE DIMENSION
FUNCTIONAL DESCRIPTION
CHAPTER 2 DATA SHEET

1. OSCILLATOR
1) Oscillator circuit
2) Note in design using the oscillator circuit
3) Measurement of oscillation frequency
4) Fluctuation in oscillation frequency
5) Adjusting the oscillation frequency
6) Others
2. CONSUMED CURRENT
1) Reset current consumption
2) Operating current consumption
3. CONNECTION TO CPU
1) $I / O$ interface circuit
2) CPU connection circuit
3) AC timing
4. POWER SUPPLY CIRCUIT
1) Power supply switching sequence
2) Power supply switching circuit
5. EXPLANATION OF OPERATIONS
1) Operation
2) Software processing

## CHAPTER 1 SPECIFICATIONS

RP5C62 and RF5C62 are CMOS real time clock LSIs for microcomputers. RP5C62 and RF5C62 have clock, calendar, and alarm functions. They can be directly connected to the data buses of 8 bit or 16 bit CPUs such as 8086, Z80, 6809, 6502 and 68000 . With a built-in timer counter, they can be used as watch-dog-timer or interrupt timer.

## - FEATURES

- Directly connected to CPU, enabling fast access.
- 4 bit bidirectional data bus, and 4 bit address bus
- The oscillator is driven by a constant voltage, so the oscillation frequency is stable (within $\pm 1 \mathrm{ppm}$ ) even when the power supply voltage fluctuates.
- Built-in timer counter using internal clock
- Generates cyclic CPU interrupts, and generates alarm-match interrupts.
- Interrupt flag and interrupt inhibit
- Clock (hour, minute, second), calendar (leap year, year, month, day, day of the week), alarm (hour, minute)
- 12- or 24 -hour mode is selectable.
- Recognizes leap years automatically.
- All clock and alarm data expressed in BCD codes
- $\pm 30$ seconds adjustment function
- Determines whether clock data is valid or invalid.
- Consumes very low power due to CMOS technology, so it can be backed up by batteries.
- 5V single power supply
- Package: 18-pin DIP for RP5C62, 18-pin SOP for RF5C62.


## BLOCK DIAGRAM



## PIN CONFIGURATION



## PIN DESCRIPTION

| Symbol | Name | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & \overline{\mathrm{CS}} \\ & \mathrm{CE} \end{aligned}$ | Chip select Chip enable input | $\overline{\mathrm{CS}}$ and CE are used when interfacing external devices. They may be accessed when $\overline{\mathrm{CS}}$ is low and CE is high. CE is connected to a power down detector on the system power supply side, and $\overline{\mathrm{CS}}$ is connected to the microcomputer adress bus. |
| TMOUT | Timer output | Timer output may be used as an interrupt free-run timer or watchdog timer. When CE is low (running on battery backup), operation stops (there is no output). It is N -ch open drain output. |
| A $0 \sim A 3$ | Address input | Address input is connected to the CPU address bus. It is gated internally with CE. |
| $\overline{\mathrm{RD}}$ | Read control input | When $\overline{\mathrm{RD}}$ is set low, the contents of the counters or registers specified by A0~ A3 are output to D $0 \sim$ D 3 . It is valid when $\overline{C S}$ is low and CE is high. It is CMOS input. |
| $\bar{W} \mathbf{R}$ | Write control input | When $\overline{\mathrm{WR}}$ is low or rises from low to high, the contents of D $0 \sim$ D 3 are written to registers or counters specified by $\mathrm{A} 0 \sim \mathrm{~A} 3 . \overline{\mathrm{WR}}$ is valid when $\overline{\mathrm{CS}}$ is low and CE is high. It is CMOS input. |
| D 0~D3 | Bi-directional data bus | D0~D3 are connected to the CPU data bus. The input section is gated internally with CE. It is CMOS input/output. |
| $\overline{\text { INTR }}$ | Interrupt output | $\overline{\text { INTR }}$ outputs timing CLOCK interrupts or alarm match interrupts to CPU. It also operates when CE is low (at battery backup). It is N -ch open drain output. |
| $\begin{aligned} & \text { OSCIN } \\ & \text { OSCOUT } \end{aligned}$ | Oscillator circuit input/output | Crystal oscillator of 32.768 KHz must be connected between OSCIN and OSCOUT. Capacitance is connected externally between VDD and OSCIN and VDD and OSCOUT, forming the oscillator circuit. |
| $\begin{aligned} & \text { VDD } \\ & \text { VSS } \end{aligned}$ | Power supply | VDD connects to +5 V and VSS to ground. |

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Condition | Value | Unit |
| :--- | :--- | :--- | :--- | :---: |
| VDD | Supply Voltage | VSS $=0$ | $-0.3 \sim+7.0$ | V |
| VI | Input Voltage |  | $-0.3 \sim$ VDD +0.3 | V |
| VO | Output Voltage |  | $-0.3 \sim$ VDD +0.3 | V |
| PD | Maximum Power Consumption | $\mathrm{TA}=25^{\circ} \mathrm{C}$ | 300 | mW |
| TA | Operating Temperature |  | $-20 \sim+70$ | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage Temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITION
(VSS $=0 \mathrm{~V}, \mathrm{TA}=-20 \sim+70^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Condition | MIN. | Typ. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| VDD | Supply Voltage |  |  | 5.0 | 6.0 | V |
| VCLK | Supply Voltage of Clock |  | 2.0 |  | 6.0 | V |
| fXT | Crystal Oscillation Frequency |  |  | 32.768 |  | kHz |

## - DC CHARACTERISTICS

| Symbol | Parameter | Pin Name | Condition |  | MIN. | Typ. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH1 | "H" input voltage | $\begin{aligned} & \mathrm{A} 0 \sim \mathrm{~A} 3, \mathrm{D} 0 \sim \mathrm{D} 3 \\ & \overline{\mathrm{CS}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}} \end{aligned}$ |  |  | 2.2 |  | VDD +0.3 | V |
| VIL1 | "L" input voltage |  |  |  | -0.3 |  | 0.8 | V |
| VIH2 | "H" input voltage | CE |  |  | 0.8*VDD |  | VDD +0.3 | V |
| VIL2 | "L" input voltage |  |  |  | -0.3 |  | 0.2*VDD | V |
| VOH1 | "H" output voltage | D0~D3 | $\begin{aligned} & \text { IOH1 }=-400 \mu \mathrm{~A} \\ & \mathrm{IOL1}=2 \mathrm{~mA} \end{aligned}$ |  | 2.4 |  |  | V |
| VOL1 | "L" output voltage |  |  |  |  |  | 0.4 | V |
| VOL2 | "L" output voltage | $\overline{\text { INTR }}$, TMOUT | IOL2 $=2 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| IILK | Input leak current | $\frac{A 0}{} \sim \frac{A 3}{}, \frac{C E}{\mathrm{CS}}, \mathrm{RD}, \mathrm{WR}$ | VILK = VDD or VSS |  | -1 |  | 1 | $\mu \mathrm{A}$ |
| IOZ1 | Output off leak current | D $\sim$ D3 | VOZ1 $=$ VDD or VSS |  | -5 |  | 5 | $\mu \mathrm{A}$ |
| IOZ2 |  | $\overline{\text { INTR, TMOUT }}$ | VOZ2 = VDD |  | -2 |  | 2 | $\mu \mathrm{A}$ |
| IDD1 | Consumption current for back-up | VDD | $\mathrm{VDD}=2.5 \mathrm{~V}$ | Input: <br> VDD or VSS |  |  | 3 | $\mu \mathrm{A}$ |
| IDD2 | Consumption current for stand-by | VDD | $\mathrm{VDD}=5.5 \mathrm{~V}$ | Output: OPEN |  |  | 8 | $\mu \mathrm{A}$ |
| af | Oscillation frequency drift for voltage drift | $\begin{aligned} & \text { OSCIN } \\ & \text { OSCOUT } \end{aligned}$ | $\begin{aligned} & \mathrm{VDD}=2.5 \sim 5.5 \mathrm{~V} \\ & \mathrm{Ta}=25^{\circ} \mathrm{C} \end{aligned}$ |  | -1 |  | 1 | PPM |

(Unless Noted, VSS $=\mathrm{OV}, \mathrm{VDD}=5 \mathrm{~V} \pm 10 \%, \mathrm{TA}=-20 \sim+70^{\circ} \mathrm{C}$,
$\left.\mathrm{X}^{\prime} \mathrm{tal}=32.768 \mathrm{kHz}(\mathrm{CI} \leqq 35 \mathrm{~K} \Omega), \mathrm{CG}=5 \mathrm{pF}, \mathrm{CD}=10 \mathrm{pF}\right)$

AC CHARACTERISTICS
(VSS $=0 \mathrm{~V}, \mathrm{TA}=-20-70^{\circ} \mathrm{C}$, Note1; $\mathrm{VDD}=5 \mathrm{~V} \pm 10 \%$, Note2; $\mathrm{VDD}=3 \mathrm{~V} \pm 10 \%$, Note3; $\mathrm{VDD}=5 \mathrm{~V} \pm 20 \%$ )

| Symbol | Parameter | Description | Notel | Note2 | Note3 | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tCES | CE setup time | Time for which CE must be kept " H " before the address is determined. | MIN 500 | MIN 1000 | MIN 500 | nS |
| tCEH | CE hold time | Time for which CE must be kept " H " until the address finishes changing. | MIN 500 | MIN 1000 | MIN 500 | nS |
| tAA | Address setup time (RD) | Time for which the address must be determined before $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=$ " L ". | MIN 20 | MIN 20 | MIN 20 | nS |
| tCS | $\overline{\mathbf{C S}}$ setup time (RD) | Time between the trailing edge of $\overline{\mathrm{CS}}$ and data output, after the address is determined and $\overline{\mathrm{RD}}=$ " L " (CL $=100 \mathrm{pF}$ ). | MAX 120 | MAX 295 | MAX 150 | nS |
| tRD | $\overline{\mathbf{R D}}$ setup time (RD) | Time between the trailing edge of $\overline{\mathrm{RD}}$ and data output, after the address is determined and $\overline{\mathrm{CS}}=$ " L " $(\mathrm{CL}=100 \mathrm{pF})$ | MAX 120 | MAX 295 | MAX 150 | nS |
| tOH | Data hold time (RD) | Time for which data does not change though the address changes, when $\overline{C S}=\overline{R D}=" L "$. | MIN 10 | MIN 10 | MIN 10 | nS |
| tCSZ | $\overline{\mathrm{CS}}$ output delay time (RD) | Time between the rising edge of $\overline{\mathrm{CS}}$ and the data bus line becoming high impedance. | MAX 70 | MAX 95 | MAX 75 | nS |
| tRDZ | $\overline{\mathrm{RD}}$ output delay time (RD) | Time between the rising edge of $\overline{\mathrm{RD}}$ and the data bus line becoming high impedance. | MAX 70 | MAX 95 | MAX 75 | nS |
| tACS | $\overline{\text { CS }}$ setup time (WR) | Time for which the address must be determined before the trailing edge of $\overline{C S}$ while $\overline{W R}$ is " $L$ ". | MIN 20 | MIN 20 | MIN 20 | nS |
| tAWR | $\overline{W R}$ setup time (WR) | Time for which the address must be determined before the trailing edge of $\overline{W R}$ while $\overline{\mathrm{CS}}$ is "L". | MIN 20 | MIN 20 | MIN 20 | nS |
| tWCS | $\overline{\text { CS }}$ pulse width (WR) | Pulse width when writing by $\overline{\mathrm{CS}}$ while $\overline{\mathrm{WR}}$ is " L ". | MIN 120 | MIN 195 | MIN 150 | nS |
| tWR | $\overline{\text { WR }}$ pulse width (WR) | Pulse width when writing by $\overline{\mathrm{WR}}$ while $\overline{C S}$ is "L". | MIN 120 | MIN 195 | MIN 150 | nS |
| tWDS | Data setup time (WR) | Time for which the data must be determined before the rising edge of $\overline{\mathbf{C S}}$ or $\overline{\mathrm{RD}}$. | MIN 60 | MIN 95 | MIN 75 | nS |
| ICSH | Address $\overline{\mathbf{C S}}$ hold time (WR) | Time for which the address needs to be held after the rising edge of $\overline{\mathbf{C S}}$. | MIN 10 | MIN 10 | MIN 10 | nS |
| tWH | Address $\overline{\mathrm{WR}}$ hold time (WR) | Time for which the address needs to be held after the rising edge of $\overline{\mathrm{WR}}$. | MIN 10 | MIN 10 | MIN 10 | nS |
| tWDH | Data hold time (WR) | Time for which the data needs to be held after the rising edge of $\overline{\mathrm{CS}}$ or $\overline{W R}$. | MIN 10 | MIN 10 | MIN 10 | nS |

## TIMING DIAGRAM



## Input/Output Condition

| $(\mathrm{VDD}=5 \mathrm{~V} \pm 10 \%)$ | $(\mathrm{VDD}=3 \mathrm{~V} \pm 10 \%)$ | $(\mathrm{VDD}=5 \mathrm{~V} \pm 20 \%)$ |
| :--- | :--- | :--- |
| $\mathrm{VIH}=2.2 \mathrm{~V}$ | $\mathrm{VIH}=0.8 \times \mathrm{VDD}$ | $\mathrm{VIH}=2.4 \mathrm{~V}$ |
| $\mathrm{VIL}=0.8 \mathrm{~V}$ | $\mathrm{VIL}=0.2 \times \mathrm{VDD}$ | $\mathrm{VIL}=0.4 \mathrm{~V}$ |
| $\mathrm{VOH} \geqq 2.2 \mathrm{~V}$ | VOH $=0.8 \times \mathrm{VDD}$ | VOH $\geqq 2.4 \mathrm{~V}$ |
| VOL $\leqq 0.8 \mathrm{~V}$ | VOL $=0.2 \times \mathrm{VDD}$ | VOL $\leqq 0.4 \mathrm{~V}$ |

PACKAGE DIMENSION (Unit: mm/inch)

- RP5C62 (18pin DIP)

- RF5C62 (18pin SOP)



## FUNCTIONAL DESCRIPTION

## 1. Addressing

|  | Address Bus |  |  |  | BANK 0 (BANK $=0$ ) |  |  |  |  |  | BANK 1 (BANK = 1) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A3 | A2 | A1] | A0 | Description |  | D3 | D2 | D1 | D0 | Description |  | D3 | D2 | D1 | D0 |
| 0 | 0 | 0 | 0 | 0 | Second Counter | R/W | S8 | S4 | S2 | St | Cyclic interrupt select Reg. | W/O | CT3 | CT2 | CTI | CTo |
| 1 | 0 | 0 | 0 | 1 | 10 sec . | $\dagger$ |  | Sto | $\mathrm{S}_{20}$ | Sı0 | Adjust Reg. | W/O |  |  |  | ADJ |
| 2 | 0 | 0 | 1 | 0 | 1 min . | $\dagger$ | Ms | M4 | M2 | M 1 | Alarm 1 min. Reg. | R/W | AM8 | AM4 | $\mathrm{AM}_{2}$ | AMı |
| 3 | 0 | 0 | 1 | 1 | 10 min . | $\dagger$ |  | M +0 | $\mathrm{M}_{20}$ | Mı0 | $\dagger 10 \mathrm{~min}$. | $\dagger$ |  | AM+0 | $\mathrm{AM}_{20}$ | AM10 |
| 4 | 0 | 1 | 0 | 0 | 1 hour | $\dagger$ | Hz | $\mathrm{H}_{4}$ | $\mathrm{H}_{2}$ | $\mathrm{H}_{1}$ | $\uparrow 1$ hour | $\dagger$ | AH8 | $\mathrm{AH}_{4}$ | $\mathrm{AH}_{2}$ | $\mathrm{AH}_{1}$ |
| 5 | 0 | 1 | 0 | 1 | 10 hour | $\dagger$ |  |  | $\begin{gathered} \mathrm{P} / \overline{\mathrm{A}} \\ \text { or } \mathrm{H}_{20} \end{gathered}$ | Hio | $\dagger 10$ hour | $\dagger$ |  |  | $\begin{gathered} A P / \bar{A} \\ \text { or } A H_{20} \end{gathered}$ | AHio |
| 6 | 0 | 1 | 1 | 0 | day of week | $\dagger$ |  | W4 | $\mathrm{W}_{2}$ | W1 |  |  |  |  |  |  |
| 7 | 0 | 1 | 1 | 1 | 1 day | $\dagger$ | D8 | D4 | $\mathrm{D}_{2}$ | D 1 |  |  |  |  |  |  |
| 8 | 1 | 0 | 0 | 0 | 10 day | $\dagger$ |  |  | $\mathrm{D}_{20}$ | D10 |  |  |  |  |  |  |
| 9 | 1 | 0 | 0 | 1 | 1 month | $\dagger$ | MO8 | $\mathrm{MO}_{4}$ | $\mathrm{MO}_{2}$ | MOI |  |  |  |  |  |  |
| A | 1 | 0 | 1 | 0 | 10 month | $\dagger$ |  |  |  | MO10 | $\overline{12} / 24$ select Reg. | W/O |  |  |  | $\overline{12 / 24}$ |
| B | 1 | 0 | 1 | 1 | 1 year | $\dagger$ | Y8 | $Y_{4}$ | Y 2 | Y ${ }_{1}$ | Leap Year Reg. | $\begin{aligned} & \text { R/O } \\ & \text { R/W } \end{aligned}$ |  | $\overline{\text { LYE }}$ | LYı | LYo |
| C | 1 | 1 | 0 | 0 | 10 year | $\dagger$ | Y80 | $\mathrm{Y}_{40}$ | $\mathrm{Y}_{20}$ | $\mathrm{Y}_{10}$ | Timer Clock Select Reg. | $\begin{aligned} & \mathrm{W} / \mathrm{O} \\ & \mathrm{R} / \mathrm{O} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{TM} \\ & \mathrm{TM} 3 \\ & \hline \end{aligned}$ | TM2 | TM1 | $\begin{array}{\|c\|} \hline \text { TM0 } \\ \text { TMFG } \\ \hline \end{array}$ |
| D | 1 | 1 | 0 | 1 | Control Reg. 1 | W/O | WTEN | ALEN | TMR | BANK | Control Reg. 1 | W/O | WTEN | ALEN | TMR | BANK |
| E | 1 | 1 | 1 | 0 | Control Reg. 2 | $\begin{aligned} & \mathrm{R} / \mathrm{O} \\ & \mathrm{R} / \mathrm{W} \end{aligned}$ | BSY | CTFG | ALFG | XSTP | Control Reg. 2 | $\begin{aligned} & \text { R/O } \\ & \text { R/W } \end{aligned}$ | BSY | CTFG | ALFG | XSTP |
| F | 1 | 1 | 1 | 1 | Control Reg. 3 | W/O | TSTA | TSTB | WTRST\| |  | Control Reg. 3 | W/O | TSTA | TSTB | WTRST |  |

Note 1) R/W bits can be read and written. R/O bits can only be read. W/O bits can only be written.
Note 2) It is no problem to attempt writing to R/O bits and don't care bits, but the attempt will fail.
Note 3) If W/O bits and don't care bits are read, the returned value is 0.

## 2. Counter/register functions

1) Clock and calendar counter (addresses 0 to $C$ of BANK 0 ) (read and write)

- The clock is in units of hour, minute, and second. The calendar function includes year, month, day and day of the week.
- Data is expressed in BCD codes.
- 12- or 24 -hour time display is selectable for clock output. The display in the hour counter is as follows:
12-hour display: AM12 $\rightarrow$ AM1 $\rightarrow \cdots \rightarrow$ AM11 $\rightarrow$ PM12 $\rightarrow$ PM1 $\rightarrow \cdots \rightarrow$ PM1 $1 \rightarrow$ AM 12
(The P/A bit indicates $A M$ when 0 and $P M$ when 1.)
24-hour display: $0 \rightarrow \cdots \rightarrow 23 \rightarrow 0$
- Write to the hour counter after selecting 12-or 24 -hour time display by the $12 / 24$ select register.
- The day-of-week counter is a septinary counter, and is incremented when carried to the day counter.
(Count $\mathrm{W}_{4} \cdot \mathrm{~W}_{2} \cdot \mathrm{~W}_{1}=000 \rightarrow 001 \rightarrow 010 \rightarrow \cdots \rightarrow 110 \rightarrow 000$ )
Note 1) DO NOT write values which are not valid (such as AM15, or February 30). This causes misoperation.

2) Cyclic interrupt select register (BANK 1 address 0 ) (write only)

- Selects the cycle for cyclic interrupt based on the $\overline{\text { INTR }}$ output and the output mode.

| CT3 | $\mathrm{CT}_{2}$ | $\mathrm{CT}_{1}$ | CT0 | $\overline{\text { INTR }}$ | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| * | 0 | 0 | 0 | "OFF" | Inhibit cyclic interrupt |
| * | 0 | 0 | 1 | 2048 Hz | Cycle T $\quad 0.488 \mathrm{~ms}(2048 \mathrm{~Hz})$ |
| * | 0 | 1 | 0 | 1024 Hz | $\uparrow \quad 0.977 \mathrm{~ms}(1024 \mathrm{~Hz})$ |
| * | 0 | 1 | 1 | 128 Hz | $\uparrow \quad 7.813 \mathrm{~ms} \mathrm{( } 128 \mathrm{~Hz}$ ) |
| * | 1 | 0 | 0 | 16 Hz | $\uparrow \quad 62.5 \mathrm{~ms}(16 \mathrm{~Hz})$ |
| * | 1 | 0 | 1 | 1 Hz | $\dagger \quad 1 \quad \mathrm{~s}\left({ }^{\text {( }} 1 \mathrm{~Hz}\right)$ |
| * | 1 | 1 | 0 | $1 / 60 \mathrm{~Hz}$ | $\dagger \quad 60 \quad \mathrm{~s}(1 / 60 \mathrm{~Hz})$ |
| * | 1 | 1 | 1 | "ON" | $\overline{\text { INTR }}$ Output $=$ "L" |
| 0 | * | * | * | Pulse mode | Cyclic pulse duty $50 \%$ |
| 1 | * | * | * | Level mode | Note 1) |

Note 1) $\overline{\text { INTR }}$


Note 2) $\overline{\operatorname{INTR}}$ and Second Count-up
(1)pulse mode ( 1 Hz or $1 / 60 \mathrm{~Hz}$ select)
$\overline{\text { INTR }}$

(2)level mode ( 1 Hz or $1 / 60 \mathrm{~Hz}$ select)

INTR

3) Adjustment register (BANK 1 address 1) (write only)

- The adjustment register is for correcting seconds of clock and calendar counters. The second is adjusted by writing 1 to the ADJ bit.
(a) When the second is 00 to 29: Makes the second counter 00 , and does not carry to the minutes counter.
(b) When the second is 30 to 59: Makes the second counter 00, and carries to the minutes counter.
- It takes $122.1 \mu \mathrm{~s}$ at most to complete the adjustment after writing 1 to the ADJ bit. The BSY bit of the control register 2 is set to 1 until adjustment is completed. During that time, do not write to or read from the clock or calendar counter.

4) Alarm register (BANK 1 addresses 2 to 5) (read and write)

- This register stores hours and minutes for the alarm.
- Data is expressed in BCD codes. (DO NOT write invalid values such as AM15. This causes misoperation.)

5) $\overline{12} / 24$ select register (BANK 1 address A) (write only)

- When the $\overline{12} / 24$ bit of the $\overline{12} / 24$ select register is 1 , the 12 -hour time display selected. If it is 0 , the 24 -hour time display is selected.
- Set the 12 - or 24 -hour time display before adjusting the clock or setting the alarm.

6) Leap year register (BANK 1 address B) (write and read)

- This register indicates leap years. When $L Y_{1}=L Y_{0}=0$, it is a leap year. $L L Y_{1}$ and $L Y_{0}$ are read only.)
Every time the year counter is incremented, LY1 and LYo change as follows: $00 \rightarrow 01 \rightarrow 10 \rightarrow 11 \rightarrow 00$.
- Setting the year counter automatically sets the leap year register. (A leap year is set when $84,88, \cdots$ and 00 are set to the year counter.)
- The $\overline{L Y E}$ bit can be written to. It performs leap year operation when set to 0 , and does not when set to 1 . Writing to the year counter sets the LYE bit to 0 .

7) Timer clock select register (BANK 1 address C) (write and read)

- Selects the input clock for the timer counter (in the write mode).

| TM3 | TM2 | TM1 | TM0 | T1 Note 1) | T 2 Note 2) | T3 Note 3) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $*$ | $*$ | $*$ | Timer Inhibit Note 5) <br> (TMOUT <br> OFF) | $\leftarrow$ | $\leftarrow$ |
| 1 | 0 | 0 | 0 | 562 ms | $562 \sim 626 \mathrm{~ms}$ | 625 ms |
| 1 | 0 | 0 | 1 | 281 ms | $281 \sim 313 \mathrm{~ms}$ | 312.5 ms |
| 1 | 0 | 1 | 0 | 140 ms | $140 \sim 157 \mathrm{~ms}$ | 156.3 ms |
| 1 | 0 | 1 | 1 | 70.3 ms | $70.3 \sim 78.2 \mathrm{~ms}$ | 78.13 ms |
| 1 | 1 | 0 | 0 | 35.1 ms | $35.1 \sim 39.1 \mathrm{~ms}$ | 39.06 ms |
| 1 | 1 | 0 | 1 | 17.5 ms | $17.5 \sim 19.6 \mathrm{~ms}$ | 19.53 ms |
| 1 | 1 | 1 | 0 | 8.78 ms | $8.78 \sim 9.77 \mathrm{~ms}$ | 9.766 ms |
| 1 | 1 | 1 | 1 | 4.39 ms | $4.39 \sim 4.89 \mathrm{~ms}$ | 4.833 ms |

Note 1) The maximum time for the reset cycle (maximum reset cycle when used as a watch-dog timer) not to output $L$ from the TMOUT output after resetting the timer counter (writing 1 to the TMR bit of the control register 1 ).
Note 2) Time between the timer counter reset and the " $L$ " pulse output from the TMOUT output.
Note 3) The cycle of a pulse output from the TMOUT output when the timer counter is not reset (That is, when used as a free-run timer. However, the time between the timer counter reset and the first pulse output from the TMOUT output is T2. The cycle for the second and subsequent pulses is T3).
Note 4) When CE= '"L' (battery backup), the timer stops (TMOUT output = OFF).
Note 5) When oscillation stop is detected (XSTP bit $=1$ ), the TM3 bit is reset to 0 and the timer is inhibited (TMOUT output = OFF).
Note 6) When TM 3 bit $=0$, the timer counter is reset.

- When the TMOUT output is " $L$ ", the TMFG bit is " $H$ " (in read mode).


8) Control register 1 (address D of BANK 0 or 1 ) (write only)

- Correspondence with data buses

| D3 | D2 | D1 | DO |
| :---: | :---: | :---: | :---: |
| WTEN | ALEN | TMR | BANK |

(1)WTEN bit $\qquad$ When the WTEN bit is 1 , clock counting is valid. When it is 0 , clock counting is disabled (carrying of seconds is inhibited). This bit is also used when reading the time. (To read time, this bit is set to 0 , then returned to 1 after reading. If a carry pulse is input to the seconds' counter while WTEN $=0$, the seconds' counter is incremented by only +1 for compensation when WTEN bit is returned to 1 . Only one carry is compensated correctly by +1 . Even when there are two carries, only one carry is compensated.) When the CE input terminal is " $L$ ", this bit is set to 1 .
(2)ALEN bit .........

When the ALEN bit is 1 , the $\overline{\text { INTR }}$ output becomes " $L$ " if the specified alarm time and the actual time match (alarm match operation). When this bit is 0 , the alarm match operation is disabled.
(3)TMR bit $\qquad$ Writing 1 to this bit resets the timer counter. This bit is used for watchdog timers.
(4)BANK bit ......... The BANK bit is for switching the address banks. When this bit is set to 0 , BANK 0 is selected. When set to 1 , BANK 1 is selected.
9) Control register 2 (address E of BANK 0 or 1 ) (read, partially write)

- Correspondence with data buses

| D3 | D2 | D1 | DO |
| :---: | :---: | :---: | :---: |
| BSY | CTFG | ALFG | XSTP |

(1)BSY bit $\qquad$ When the BSY bit is 1, DO NOT read or write the time or calendar. The BSY bit is read only.
This bit is set to 1 in the following cases:
(i) $\pm 30$ second adjustment

(ii) +1 compensation (When one second is carried for compensation when returning WTEN from 0 to 1. )
(iii) Normal one second carry


Write 1 to WTEN bit $\quad+1$ compensation completed

(iv) WTRST
(Resetting the 8 Hz to 1 Hz dividers)

(2)CTFG bit ..... The CTFG bit is set to 1 when cyclic interrupts occur (INTR=" $L^{\prime \prime}$ ). The CTFG can be read. Only 0 can be written to it. A value of 1 cannot be written to it.

When $\mathrm{CT}_{3}$ bit $=0$ (pulse mode)

When $\mathrm{CT}_{3}$ bit $=1$
(level mode)


CTFG

$\overline{\text { INTR }}$

When $\mathrm{CT}_{3}=1$ (level mode), writing 0 to this bit makes the INTR output "OFF" (in pulse mode, a write is not possible).
(3)ALFG bit ........ The ALFG bit is set to 1 when there is an alarm match interrupt (INTR $=$ '"L'). The ALFG can be read. Only 0 can be written to it. 1 cannot be written to it.


When ALFG $=1$, writing 0 to this bit makes the $\overline{\text { INTR }}$ output "OFF'.
(4) XSTP bit ........ The XSTP bit is an oscillator stop detection bit, and is set to 1 once oscillation stops. This value is maintained even after oscillation restarts. When power is initially applied, this bit is set to 1 before oscillation starts. This bit can be used for determining whether the clock or alarm data is valid. The XSTP bit can be read. Only 0 can be written to it. A value of 1 cannot be written to it. When an oscillation stop is detected, the $\mathrm{TM}_{3}$ bit of the timer clock select register is reset to 0 , and the timer is inhibited (TMOUT output $=$ OFF).
10) Control register 3 (Address $F$ of BANK 0 or 1) (write only)

- Correspondence with data buses

$$
\begin{array}{cccc}
\frac{\text { D3 }}{\text { TSTA }} & \frac{\text { D2 }}{\text { TSTB }} & \begin{array}{c}
\text { D1 } \\
\text { WTRST }
\end{array} & \text { D0 }
\end{array}
$$

(1) $\overline{T S T A}$ bit ....... The TSTA bit is a test bit. Writing 0 to this bit sets the test mode. Set this bit to 1 at initialization. This bit is set to 1 when $C E=$ " $L$ ".
(2) $\overline{T S T B}$ bit $\ldots \ldots . .$. The TSTB bit is a test bit. Writing 0 to this bit sets the test mode. Set this bit to 1 at initialization. This bit is set to 1 when $C E=$ " $L$ ".
(3)WTRST bit ..... Writing 1 to the WTRST bit resets 8 Hz to 1 Hz dividers. The reset is released and counting starts a maximum of $122.1 \mu$ s after 1 is written to this bit. This bit is used to adjust the values of the seconds and lower counter.

## CHAPTER 2 DATA SHEET

## 1. OSCILLATOR

1) Oscillator circuit

Recommended crystal oscillator is:
32768 Hz Cl value $\leqq 35 \mathrm{k} \Omega$
Recommended working ranges of
 Cg and Cd are:

CG: 5 pF to 35 pF
CD: 5 pF to 35 pF
RF: Typical $8 \mathrm{M} \Omega$ built in
RD: Typical $250 \mathrm{k} \Omega$ built in

Figụe 1

The oscillation circuit for 5 C 62 can be made up from a 32 kHz crystal oscillator and two capacitors externally attached as shown in Figure 1. The 5C62 has a feedback resistor (RF), a stabilizing resistor (RD), and an inverter built in.
A crystal oscillator with CI (series resistance) value equal to or smaller than $35 \mathrm{k} \Omega$ is recommended. To fine-adjust the oscillation frequency, use either CG or CD as a trimmer capacitor. The oscillator circuit of the IC is driven by a constant voltage circuit using VDD as reference, so connect one side of the oscillation capacitor to VDD, not to VSS.
2) Note in design using the oscillator circuit

To design a PC board around the oscillator, consider the following:
(a) Locate the crystal, CG , and CD as close to the IC as possible.
(b) DO NOT route a signal line or power line near the oscillator (especially near segment A in Figure 1).
(c) Raise the impedance between the OSCIN and OSCOUT terminals and the PC board sufficiently.
(d) DO NOT route OSCIN and OSCOUT in parallel or with long conductor runs.
(e) When there is a possibility of condensation on the PC board due to changes in the environment, it is recommended to coat the soldered part of pins 16 and 17, crystal oscillator, CG, and Co on the PC board and the routing of OSCIN and OSCOUT with dampproofing materials. This is because condensation often stops the oscillation. When the oscillation stops, the oscillation detection flag is set and the timer is disabled at the same time. So, to use the functions of the oscillation detection flag or the timer, take precautions to prevent oscillation from stopping due to condensation.
3) Measurement of oscillation frequency

To check the frequency of the crystal oscillation, set the internal registers as indicated below. Use a frequency counter to measure the clock output from the INTR terminal. DO NOT attach a probe directly to the OSCIN or OSCOUT terminal; the CG and Co values change after a probe is attached, affecting the oscillation frequency, so it cannot be measured correctly.


ALEN bit is 0 , BANK bit is 1 .
$\overline{\mathrm{TSTA}}$ and $\overline{\mathrm{TSTB}}$ bits are 1.

CTFG and ALFG bits are 0.
$\mathrm{CT}_{3}, \mathrm{CT}_{2}$, and CT 1 bits are 0 , and CTo bit is 1 .

To write to a register, set the CE terminal to H . After the above processing, a 2048 Hz clock signal is output from the $\overline{\mathrm{INTR}}$ terminal (which must be pulled up to VDD with a resistor). (To measure the frequency in a precision of about 1 ppm , use a frequency counter with a six to seven digit display.)
4) Fluctuation in oscillation frequency

After mounting the crystal oscillator, the crystal oscillation frequency fluctuates according to the externally attached oscillation circuit capacity ( $C G, C D$ ), power supply voltage, and changes in the ambient temperature. Figures 2 to 5 show examples of these typical characteristics.

Figure 2 Typical oscillation frequency characteristics when CD is fixed and CG is varied Figure 3 Typical oscillation frequency characteristics when $\mathrm{CG}_{\mathrm{G}}$ is fixed and CD is varied
Figure 4 Typical oscillation frequency characteristics when VDD is changed
Figure 5 Typical oscillation frequency characteristics when the ambient temperature is changed

Note) Figures 2 to 5 do not indicate absolute deviation of oscillation frequency (that is, precision); they indicate relative deviation from a certain base point.

Figure 2 Typical oscillation frequency characteristics VS CG


Notes) 1. VDD $=3 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$, measured with crystal oscillator type KF-38G, manufactured by Kyocera
2. The relative change in oscillation frequency ( ppm ) is expressed by $\Delta f . \Delta f$ is the amount of change relative to the oscillation frequency at $\mathrm{CG}=14 \mathrm{pF}$, which is the middle value of the recommended operation range of CG (5 to 35 pF ) when $C D=10 \mathrm{pF}$.
$\Delta f=\frac{\text { fosc }(C G, C D)-\text { fosc }(C G=14 \mathrm{pF}, \mathrm{CD}=10 \mathrm{pF})}{\text { fosc }(\mathrm{CG}=14 \mathrm{pF}, \mathrm{CD}=10 \mathrm{pF})} \times 10^{6}(\mathrm{PPM})$
3. The absolute deviation of the oscillation frequency depends on the frequency deviation of the crystal oscillator. Use the above figure as a reference for the relative changes by CG.

Figure 3 Typical oscillation frequency characteristics VS CD


Notes) 1. VDD $=3 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$, measured with crystal oscillator type KF-38G, manufactured by Kyocera
2. The relative change in oscillation frequency (ppm) is expressed by $\Delta f . \Delta f$ is the amount of change relative to the oscillation frequency at $\mathrm{CD}=14 \mathrm{pF}$, which is the middle value of the recommended operation range of $\mathrm{Co}(5$ to 35 pF ) when $\mathrm{CG}=5 \mathrm{pF}$.

$$
\Delta f=\frac{\text { fosc }(C G, C D)-\text { fosc }(C G=5 \mathrm{pF}, \mathrm{CD}=14 \mathrm{pF})}{\text { fosc }(\mathrm{CG}=5 \mathrm{pF}, \mathrm{CD}=14 \mathrm{pF})} \times 10^{6}(\mathrm{PPM})
$$

3. The absolute deviation of the oscillation frequency depends on the frequency deviation of the crystal oscillator. Use the above figure as a reference for the relative changes by Co .

Figure 4 Typical oscillation frequency characteristics VS VDD

$(\Delta \mathrm{f})$

Notes) 1. $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{CG}=5 \mathrm{pF}, \mathrm{CD}=10 \mathrm{pF}$, measured with crystal oscillator KF-38G, manufactured by Kyocera
2. The amount of relative change in oscillation frequency $(\mathrm{ppm})$ is expressed by $\Delta f$. $\Delta f$ is the amount of change relative to the oscillation frequency at $\mathrm{VDD}=4 \mathrm{~V}$.

$$
\Delta f=\frac{\text { fosc }(\mathrm{VDD})-\text { fosc }(\mathrm{VDD}=4 \mathrm{~V})}{\mathrm{fosc}(\mathrm{VDD}=4 \mathrm{~V})} \times 10^{6}(\mathrm{PPM})
$$

3. The relative change amount is rather large around 2 V , because the oscillation circuit is driven by a regulator of about 2 V . Voltage driving the oscillation circuit is out of the constant voltage range of the regulator at around 2 V . The change has almost flat characteristics above about 2.5 V , which is in the constant voltage range.

Figure 5 Typical oscillation frequency characteristics VS ambient temperature


Notes) 1. VDD $=2.5$ to $6 \mathrm{~V}, \mathrm{CG}=5 \mathrm{pF}, \mathrm{CD}=10 \mathrm{pF}$, measured with crystal oscillator KF-38G, manufactured by Kyocera
2. The amount of relative change in oscillation frequency (ppm) is expressed by $\Delta f$. $\triangle f$ is the amount of change relative to the peak value when $\mathrm{VDD}=6 \mathrm{~V}$ and $\mathrm{TA}=22.5^{\circ} \mathrm{C}$.

$$
\Delta f=\frac{\text { fosc }(V D D, T A)-\text { fosc }\left(V D D=6 \mathrm{~V}, T A=22.5^{\circ} \mathrm{C}\right)}{\text { fosc }\left(V D D=6 \mathrm{~V}, \mathrm{TA}=22.5^{\circ} \mathrm{C}\right)} \times 10^{6}(\mathrm{PPM})
$$

3. The lower figure shows an enlarged view of the range $5^{\circ} \mathrm{C}$ to $40^{\circ} \mathrm{C}$ from the upper figure.
4. The temperature characteristics of the oscillation frequency mainly represents characteristics of the crystal oscillator itself. Generally, the oscillation frequency temperature change amount $(\Delta f)$ of a 32 kHz crystal oscillator is expressed as follows:

$$
\begin{array}{ll}
\Delta f=K(T O-T A)^{2} \quad \begin{array}{l}
\text { K: temperature coefficient } \\
\text { TO: temperature at peak value for the oscillation } \\
\\
\text { frequency (around room temperature) }
\end{array}
\end{array}
$$

$K$ and TO vary with the crystal used.
Reference) KF-38G was used, and the values are as shown below: $\mathrm{K}=-0.038\left(\mathrm{PPM} /{ }^{\circ} \mathrm{C}\right) \mathrm{TYP}\left(\mathrm{TA}=-15\right.$ to $\left.60^{\circ} \mathrm{C}\right)$
5) Adjusting the oscillation frequency

The crystal oscillation frequency is determined by the following six items:
(i) Frequency deviation of the crystal oscillator itself
(ii) Values of external $\mathrm{Cg}_{\mathrm{a}}$ and CD
(iii) Floating capacity of the PC board to be mounted
(iv) Oscillation circuit characteristics of the IC
(v) Working power supply voltage
(vi) Ambient operating temperature

One of the keys to improving the clock accuracy is to match the frequency rankings*1) of the crystal oscillator to IC and mounting PC board. The following explanation on the general method to adjust the oscillation frequency takes it into consideration.
*1) For 32 kHz crystal oscillators, oscillation frequencies are usually classified into several rankings based on the dispersion in manufacturing. This is because 32 kHz crystal oscillators are often used for clocks, which require high accuracy, and their frequencies must be matched to those of ICs. Variation in one ranking is $\pm 20$ PPM in most cases. The crystal manufacturer, however, determines the rankings according to the load capacity values in a standard circuit, and rankings generally overlap.
(1) Using fixed $\mathrm{CG}_{\mathrm{g}}$ and Co

Prepare a crystal whose frequency ranking is known (it is best to use one with a central value in the ranking). Mount the crystal on the actual PC board together with the IC, CG, and CD . Change the Cg and CD values and measure the oscillation frequency to look for appropriate CG and Co values. Note, however, that larger Cg and Co values are apt to make the oscillation start time at the initial power-on longer (not including power rise from a backup voltage, when the circuit has performed oscillation once). In general, the fixed Cg and Co values may set to about 5 to 20 pF (Figure 16 shows an example of measurement at the oscillation start time). If the oscillation frequency is not in the desired range, it is recommended to use a crystal with a different frequency ranking. After changing the frequency ranking of the crystal, repeat the above procedure to determine the CG and CD values. Consumed current varies a little with the Cg and Co values. See Figures 8 and 9 for reference.
(2) Using a trimmer capacitor for $\mathrm{CG}_{\mathrm{g}}$ to fine-adjust the frequency (with fixed Co)

Prepare a crystal whose frequency ranking is known (it is best to use one with a central value in the ranking). Mount the crystal on the actual PC board together with the IC, CG, and CD. Set the rotation of the trimmer capacitor to be little less than central, as the center of frequency deviation falls at about 14 pF when CG is from 5 to 35 pF . Change the Co value and measure the oscillation frequency to look for the appropriate Co value. Taking Figures 6,8 and 9 into consideration, the Co value may be set from about 7 to 15 pF . If the oscillation frequency is not in the desired range, it is recommended to use a crystal with a different frequency ranking.
After changing the crystal, repeat the above procedure to determine the Co value. After the Co value and frequency ranking are determined as above, the oscillation frequency can be fine-adjusted by a trimmer capacitor. The 32 kHz crystal oscillator frequency falls when the ambient temperature rises or falls, so it is recommended to adjust the oscillation frequency a bit higher when adjusting it at room temperature (for higher accuracy, it should be 0 to 1 PPM faster).
(3) Using a trimmer capacitor for CD to fine-adjust the frequency (with fixed CG)

When using a trimmer capacitor for CD , the procedure is the same as (2). The fixed CG value may be 5 to 15 pF .

Figure 6 Oscillation start time VS Cg


Notes) 1. $\mathrm{VDD}=4.5 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$, crystal ( $\mathrm{Cl} \leqq 35 \mathrm{k} \Omega$ )
2. The oscillation start time is defined as the time between the power on and the clock output to the INTR output (at the same time as power on, the internal register is set to output a clock from the INTR output.) The average values of three trials are plotted on the graph.
3. The oscillation start time varies with the crystal oscillator and the PC board to be used. Use the above graph as a reference only. (When VDD has a smaller value than that in section 1., or when the ambient temperature is low, the oscillation start time is apt to be longer than shown in the above graph.)
6) Others
(1) Operating 5 C 62 by a 32 kHz signal from an external oscillation circuit

The inverter of the 5C62 oscillation circuit is driven at a constant voltage by a regulator of about 2 V . Direct input to the OSCIN terminal by DC connection is not possible. The oscillation circuit inverter has internal negative feedback, biased to the center. Input by AC connection is possible.


Figure 7
Consider the following:
When using an external clock, the oscillation stop detection circuit is out of the guaranteed operation range. DO NOT use the oscillation detection flag (XSTP bit). When the oscillation stop detection circuit detects an oscillation stop by mistake due to noise from an external circuit, the TM3 bit of the timer clock select register is reset and the timer is stopped. Keep this in mind when using the timer. When the timer is stopped (TM3 bit is 0 ), resetting the XSTP bit to 0 and setting the timer clock select register reactivates the timer.
(2) Driving another IC from the oscillation output (OSCOUT output) of 5C62

The oscillation circuit of 5 C 62 is driven at a constant voltage of about 2 V , so the amplitude of the oscillation output waveform is about 1.6 to 2 V . The oscillation circuit operates at low power, so DO NOT use the OSCOUT output for another circuit.
(3) The oscillation circuit of 5C62 operates at low power. After oscillation has started, touching the OSCIN or OSCOUT line by hand may stop oscillation temporarily. DO NOT touch the OSCIN or OSCOUT line after oscillation has started.

## 2. CONSUMED CURRENT

1) Rest current consumption

Backup current consumption .......... VDD $=2.5 \mathrm{~V}, \mathrm{CE}=$ '" L ", output open
Standby current consumption ......... VDD $=5.5 \mathrm{~V}$, input: VDD or VSS, output open Here, the rest current consumption (equivalent to backup current consumption and standby current consumption) is defined as the current consumption when there is no access from the CPU. The consumed current varies with Cg, Co, VDD, and ambient temperature. Figures 8 to 11 show these typical characteristics.

Figure 8 Typical rest current consumption characteristics when Co is fixed and Cg is varied
Figure 9 Typical rest current consumption characteristics when CG is fixed and Co is varied
Figure 10 Typical rest current consumption characteristics when VDD is varied
Figure 11 Typical rest current consumption characteristics when ambient temperature is varied

When the CE input is at VSS level, the terminals for interface to the CPU ( $\overline{C S}, \overline{R D}$ ), $\overline{W R}$, A3 to AO, D3 to DO) are disabled. The rest current consumption does not increase according to the input voltage level of the signal input to those terminals. When the CE input is at VDD level, the interface terminals are enabled. When the input voltage level of the interface terminals is an intermediate voltage other than VDD and VSS levels, current flows in the input circuit, increasing the current consumption. At that time to reduce the current consumption, set the input voltage level to either VDD or VSS level.
2) Operating current consumption

Operating current consumption is defined as the current consumption when there is access from the CPU. The consumed current varies with clock rate and input logic level of the signal accessed from the CPU. Figure 12 shows an example of the relationship between the clock rate of the signal accessed from CPU and the current consumption during CPU access.

Figure 8 Typical rest current consumption characteristics VS Cg (With fixed Co)


Notes) 1. VDD $=3 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$, crystal ( $\mathrm{Cl} \leqq 35 \mathrm{k} \Omega$ )
2. The above figure shows typical characteristics. Use it for reference only.

Figure 9 Typical rest current consumption characteristics VS CD (With fixed CG)


Notes) 1. VDD $=3 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$, crystal ( $\mathrm{Cl} \leqq 35 \mathrm{k} \Omega$ )
2. The above figure shows typical characteristics. Use it for reference only.

Figure 10 Typical rest current consumption characteristics VS VDD


Notes) 1. $\mathrm{Cg}=5 \mathrm{pF}, \mathrm{CD}=10 \mathrm{pF}, \mathrm{TA}=25^{\circ} \mathrm{C}$, crystal ( $\mathrm{Cl} \leqq 35 \mathrm{k} \Omega$ )
2. The change in current consumption is rather large around 2 V , because the regulator which drives the oscillation circuit is out of its constant voltage range. Current consumption changes smoothly above about 2.5 V , which is in the constant voltage range.
3. The above figure shows typical characteristics. Use it for reference only.

Figure 11 Typical rest current consumption characteristics VS. ambient temperature


Notes) 1. $\mathrm{Cg}=5 \mathrm{pF}, \mathrm{CD}=10 \mathrm{pF}, \mathrm{VDD}=2.5 \mathrm{~V}$, crystal ( $\mathrm{Cl} \leqq 35 \mathrm{k} \Omega$ )
2. The above figure shows typical characteristics. Use it for reference only.

Figure 12 Measurement operating current consumption during CPU access


Notes) 1. $\mathrm{CG}=5 \mathrm{pF}, \mathrm{CD}=10 \mathrm{pF}, \mathrm{TA}=25^{\circ} \mathrm{C}$, crystal ( $\mathrm{Cl} \leqq 35 \mathrm{k} \Omega$ )
2. Clock is input to $\overline{C S}, \overline{R D}, \overline{W R}, A 3$ to $A O$ at the CMOS level. The graph shows an example of the relationship between the clock frequency and operating current consumption.

1) $1 / O$ interface circuit


Note) C: CMOS Iogic input * : TTL logic input T: TTL fan out of 1

When the CE input is at " H " level (0.8 VDD or more), the device enters the operation mode and the CPU can access to the device. When reading, there is no problem if the $\overline{R D}$ and $\overline{C S}$ inputs become " $H$ " $\rightarrow$ " $L$ " $\rightarrow$ " $H^{\prime \prime}$ in the same cycle. When CE is " $L$ ", the device enters non-access mode, and even when the $A 3$ to $A O, \overline{R D}, \overline{\mathrm{CS}}, \overline{W R}$, and D3 to DO terminals are floating, no through current flows in the input circuit. The " $L$ " level for the CE input is 0.2 VDD or less. But if it is higher than the VSS level, through current may flow in the inverter " C " shown in Figure 13. So, when making the consumed current very small, set the CE input "L" level to the VSS level. Connect the output of the CPU system power reduction detection circuit to the CE input.
Figure 13
2) CPU connection circuit

Figure 14 shows an example circuit for connecting 5C62 to an 8 -bit or 16 -bit CPU. If the CPU is fast, the timing in the example of Figure 14 may not be adequate. Check the operation speed of the CPU to be used and the AC timing characteristics of 5C62.
3) AC timing

According to the voltage of VDD, three AC timing standards are set: VDD $=3 \mathrm{~V}( \pm 10 \%)$, $V D D=5 V(1)( \pm 10 \%)$, and $\dot{V} D D=5 V(2)( \pm 20 \%)$. To operate the system with low power consumption, an effective method is to reduce VDD. For that purpose, an AC timing standard of $3 V$ is set.

Figure 14 Example of CPU connection

Z80 and 5C62


8086 and 5C62


## 4. POWER SUPPLY CIRCUIT

1) Power supply switching sequence

There are two types of power supply: the supply for system operation and the battery for system stand-by. To switch between these supplies, vary the CE input terminal level as shown in Figure 15.


To switch to the battery voltage, decrease CE to the "L" level before the voltage goes lower than the CPU operation voltage. To switch to the system power supply, wait until VDD is higher than the operating voltage of the CPU and set the CE input to " $\mathrm{H}^{\prime \prime}$ level.
2) Power supply switching circuit


Figure 16 shows an example of the circuit around the power supply circuit. In the example, a lithium battery is used. Locate the capacitor as close to the IC as possible (if possible, use a ceramic capacitor of $0.01 \mu \mathrm{~F}$ or more and a tantalum capacitor in parallel). Connect one side of the oscillation circuit capacitor to VDD (the oscillation circuit is driven by a negative regulator from VDD, with VDD as reference).
Pull up the $\overline{\text { INTR }}$ and TMOUT outputs to the system power supply side so that no invalid current flows from the battery during battery backup (the $\overline{\mathrm{NTR}}$ output operates when $C E=$ " $L$ "', and the TMOUT output does not operate when $\mathrm{CE}=$ '" L ').

## 5. EXPLANATION OF OPERATIONS

1) Operation
(a) Write

To write values to the internal counter register, set the CE terminal " H ' and specify the counter register address at terminals AO to A3. Then set the $\overline{C S}$ terminal " $L$ '" and set the $\overline{W R}$ terminal " $H$ " $\rightarrow$ " $L$ " $\rightarrow$ " $H$ " $\overline{C D}$ and $\overline{W R}$ may become " $L$ " at the same time, or $\overline{W R}$ may become " $L$ ' first). Likewise, the data input to DO to D3 terminals are written internally. Read-only bits are not affected by this write operation.
(b) Read

To read the internal counter register, set the CE terminal " $H$ '' and specify the counter register address at AO to $A 3$ terminals. Then set the $\overline{\mathrm{CS}}$ terminal " $L^{\prime \prime}$ and set the $\overline{\mathrm{RD}}$ terminal " $H$ " $\rightarrow$ " $L$ " ( $\overline{C S}$ and $\overline{R D}$ may become " $L$ "' at the same time, or $\overline{R D}$ may become " $L$ "' first). Likewise, internal data can be read from DO to D3 terminals. Write-only bits are reset to $O$ by this read operation.
(c) Clock, calendar

5C62 has an hours/minutes/seconds counter in BCD code for the clock and a leap year/year/month/day/week register and counter for the calendar. When the year is specified by the dominical year, leap year operation is automatically performed. After setting the year, you can set the leap-year register not to perform the leap-year operation.
(d) Alarm

5C62 has alarm registers (hours and minutes) for generating interrupts at specified time. These registers may be used for daily alarms. An alarm interrupt can operate even when the CE terminal is " $L$ " (such as during battery backup), and is output from the INTR terminal. Alarm interrupt and clock interrupt are ORed together and output from the INTR terminal.
(e) Clock interrupt

A timing clock interrupt or level interrupt can be output from the $\overline{\text { INTR }}$ terminal every 0.448 msec to 60 sec . The counter for this interrupt is the same as the counter for the clock, so the clock interrupt cannot restart. $0.488,0.997,7.813$ and 62.5 ms interrupt cycles are not affected by clock operations. The 1 -sec interrupt cycle is affected when 1 is written to the ADJ bit or the WTRST bit. The 60-sec interrupt cycle is affected when 1 is written to the ADJ bit (for the effect of the ADJ bit, see the next section, Software Processing, $\pm 30 \mathrm{sec}$ adjustment of the seconds digit. When operating the WTRST bit, the change timing of the INTR output is the same as that of the ADJ bit). Clock interrupt is output even when CE is " $L$ " (such as during battery backup).
(f) Timer interrupt

5C62 has an independent timer counter. You can select a timer interval from 4.883 ms to 625 ms . The timer output is output from the TMOUT terminal. The timer can restart, and can be used not only as an ordinary timer but also as a free run timer or a watch-dog timer. When CE is " $L$ '", the TMOUT terminal is OFF and timer operation stops temporarily. When CE becomes " $\mathrm{H}^{\prime}$ ", the timer restarts and it outputs pulses. When the XSTP bit is set to 1 upon detection of oscillation stop, the timer operation is disabled. (At that time the D3 bit of the timer clock set register is reset, and the timer is reset.) The timer is affected by the output of the oscillation stop detection circuit, so set the XSTP bit to 0 when using the timer (if the oscillation is not stopped, the timer starts operation when the timer clock select register is set even when XSTP $=0$ ). For a fail-safe system using a timer, it is
recommended to have a routine to write the timer cycle setting data occasionally to the timer clock select register.
(g) Oscillation stop detection

5C62 has a built-in circuit to detect oscillation. When the oscillation detection circuit detects an oscillation stop, the internal XSTP bit is set. This bit is set to 1 when the power supply voltage decreases and the oscillation stops, and is maintained at 1 even if oscillation restarts. This bit is also set to 1 at power-on, and is maintained at 1 even if the oscillation restarts. The minimum working voltage for oscillation is about equal to the sum of the threshold voltage of MOSTr of Pch and Nch. Internal data is held as long as oscillation is maintained.
The XSTP bit can be used to judge whether the system has risen from OV or from the battery voltage, or whether the backup batteries are weak. To use the XSTP bit, consider the following: condensation on the PC board may stop the oscillation and make the XSTP bit 1. Prevent condensation around the oscillator beforehand. Also, take care to prevent temporary power failure and check the layout of the PC board around the oscillation circuit.
2) Software processing

The following is an example of software processing. Flowcharts are shown later.
(a) Processing when power is turned on.

At initial power on, internal conditions are not determined, initialization is required. There are two flowcharts for processing at power on: one does not use the XSTP bit, the other uses it. The XSTP bit can be used to judge the validity of the internal data at initial power on. In the second example, the XSTP bit is used for judging the necessity of initialization routine.
(b) Read and write of clock and calendar

The clock and calendar must be written to only while a carry is not performed. When writing data, stop the clock by setting the WTEN bit to 0 , and check that a carry is not being performed, using the BSY bit. Also, the clock and calendar must be read only while a carry is not performed, because wrong data may be read while carry is performed. To prevent this, it is recommended to use one of the following three methods for reading: (1) Stop the clock temporarily, and read the value while the clock is stopped. If the clock is stopped for 1 sec or less, the clock does not delay and there is no problem (even if the system enters the backup mode while the clock is stopped, the clock starts counting when the CE terminal becomes " $L$ '". If it does not become " $L$ ", counting must be started by the software).
(2) Use a clock interrupt to read the value.
(3) Read the clock twice, and judge it correct if the two values match.
(c) Writing to alarm clock

Example of writing the alarm time.
(d) $\pm 30$ seconds adjustment of the seconds digit

Shows an example of $\pm 30$ seconds adjustment of the seconds digit.

## Power on procedure (1) (XSTP bit is not used) Power-on procedure (2) (XSTP bit is used) (Initialization follow)


lock and alarm time need not be set when VDD judged to have risen from backup voltage such ; batteries by another processing route.

This is the path when the internal data is judged to be valid.

## Write of clock and calendar or read of clock and calendar (1)



(Note 2)
When reading the clock and calendar finishes within (INTR set cycle $-30.5 \mu \mathrm{~s}$ ) after the $\overline{\text { INTR out- }}$ put goes " $L$ ". (To prevent reading mistakes due to a carry during read)

* This read is possible when the above two conditions (notes 1 and 2) are met. If the $\overline{\text { INTR }}$ set interrupt cycle is short, be careful of the interrupt processing time.


## Read of clock and calendar (3)



## Write of alarm time



## $\pm 30$ seconds adjustment of the seconds digit



Up to $122.1 \mu \mathrm{~s}$ is required to finish the adjustment. During the adjustment, the BSY bit is 1.

# 2-Dimension Filter 5C67 User Manual 

## Space filtering

Space filtering means to extract specific information and elements required for input image data. It is analogous to general FIR type filters (such as low-pass and band-pass filters for communications), performed on image data that consists of $\mathbf{i} \times \mathbf{j}$ dot matrix.

To perform image filtering on pixel $m$ in Figure 1 , output $M$ is calculated by equation (1) from point $m$ and from data of surrounding points (neighbor pixel areas, for example, from point a to point $y$ ).
$\mathrm{M}=\mathbf{a} \times \mathrm{W}_{11}+\mathrm{b} \times \mathrm{W}_{12}+\ldots .+\mathrm{m} \times \mathrm{W}_{33}$
$+\ldots .+y \times W_{55}$
$\mathrm{W}_{\mathrm{ij}}$ is a two-dimensional filter coefficient as shown in Figure 2. Performing the operation on all input pixels enables space filtering.

Space filtering enables various image processing, for example, smoothing images, extracting edges, and enhancing edges. To smooth images, specify filter coefficients as shown in Figure 3. The neighbor pixel data items are averaged by equation (1) as follows:
$M=\frac{1}{25}(a+b+c+\ldots .+m+\ldots .+y)$

With the output of the average value, pixels are smoothed. This operation can be used to eliminate fine noise on images.

Figure 4 shows the filter coefficients for edge enhancement, which displays characters clearly.

Space filtering can be applied to various types of processing by changing filter coefficients.

Processed pixel


Figure 1 Input pixels

| $W_{11}$ | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: |
| 21 | 22 | 23 | 24 | 25 |
| 31 | 32 | $W_{33}$ | 34 | 35 |
| 41 | 42 | 43 | 44 | 45 |
| 51 | 52 | 53 | 54 | 55 |

Figure 2 Filter coefficients

| $1 / 25$ | $1 / 25$ | $1 / 25$ | $1 / 25$ | $1 / 25$ |
| :--- | :--- | :--- | :--- | :--- |
| $1 / 25$ | $1 / 25$ | $1 / 25$ | $1 / 25$ | $1 / 25$ |
| $1 / 25$ | $1 / 25$ | $1 / 25$ | $1 / 25$ | $1 / 25$ |
| $1 / 25$ | $1 / 25$ | $1 / 25$ | $1 / 25$ | $1 / 25$ |
| $1 / 25$ | $1 / 25$ | $1 / 25$ | $1 / 25$ | $1 / 25$ |

Figure 3 Filter coefficient example

| -1 | -1 | -1 | -1 | -1 |
| :---: | :---: | :---: | :---: | :---: |
| -1 | -1 | -1 | -1 | -1 |
| -1 | -1 | 25 | -1 | -1 |
| -1 | -1 | -1 | -1 | -1 |
| -1 | -1 | -1 | -1 | -1 |

Figure 4 Filter coefficient example

## Outline of 5C67

Space filtering takes a long processing time when performed on a general-purpose CPU or DSP. So it is necessary to write all image data to memory before filtering, which makes it difficult to perform real-time filtering. Also, when a special IC for filtering is designed with gate arrays, filter coefficients must be fixed because the circuit scale is large, which means different gate arrays must be made for different types of processing. RICHO's two-dimensional image filter RF5C67 solves these problems. RF5C67 is a special LSI that performs space filtering on $5 \times 5$ pixel area quickly and flexibly.

- High speed: 25 ns/pixel max.
- Flexible: Possible to change filter coefficients


## $5 C 67$ Features

- $5 \times 5$ image area flat surface filtering
- Operating frequency:
- Processing speed:
- Pixel data:
- Coefficient data:
- Number of input data items:
- CMOS process
- +5 V single power supply
- Package:
- Rounding:

20 MHz
$25 \mathrm{~ns} /$ pixel (Odd-Even mode, two 5C67s use) $50 \mathrm{~ns} /$ pixel (Serial mode, one 5C67 use)
6-bit, integer
7-bit, two's compliment, changeable
10 (Odd-Even mode)
5 (Serial mode)

100-pin flat package
When the calculation result is a positive value and overflows, it is rounded to 63 (maximum value).
When the calculation result is a negative value:
Rounded to 0
Absolute value is taken Selectable

## - Operation

RF5C67 contains 15 multipliers, a divider, and an FA block that performs rounding. Figure 4 shows the internal block diagram.
(1) Product sum calculation unit

Performs product sum calculation of five data items for each main scanning line.
(2) Addition unit

Adds the resultant data of the product sum operation for five lines.
(3) Division unit

Divides the resultant data of the product sum operation of 25 pixels.
(4) FA block

Rounds the final result of space filtering, and obtains the final output result.


Figure 4 Block diagram
$\qquad$

## (a) Filter coefficient

To perform MTF compensation (edge enhancement) with the coefficients shown in Figure 5, regard these coefficients as shown in Figure 6. Specify coefficients $0,-1,-2$, and 32 to the 15 multipliers and coefficient $1 / 16$ to the divider.

To specify coefficients to multipliers and dividers, use address inputs $A_{0}$ to $A_{4}$ and CS and WS terminals.

Filter coefficients must be symmetrical, or with reverse sign, to the sub scanning lines, including the attention pixel. So there are 15 coefficients as shown in Figure 7. For specification, enter those 15 coefficients and 10 plus and minus signs.

|  |  | 1 |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 16 |  |  |
|  | $\frac{1}{16}$ | 1 | 1 |  |
|  | 16 | 8 | 16 |  |
| 1 | 1 | 2 | 1 | 1 |
| 16 | 8 | 2 | 16 |  |
|  | 1 | 1 | 1 |  |
|  | 16 | -8 | 16 |  |
|  |  | 1 |  |  |

Figure 5

|  |  | -1 |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | -1 | -2 | -1 |  |
| -1 | -2 | 32 | -2 | -1 |
|  | -1 | -2 | -1 |  |
|  |  | -1 |  |  |

Figure 6

| $W_{11}$ | $W_{12}$ | $W_{13}$ | $\pm W_{12}$ | $\pm W_{12}$ |
| :--- | :--- | :--- | :--- | :--- |
| $W_{21}$ | $W_{22}$ | $W_{23}$ | $\pm W_{22}$ | $\pm W_{21}$ |
| 16 | $W_{31}$ | $W_{32}$ | $W_{33}$ | $\pm W_{32}$ |
| $W_{41}$ | $W_{42}$ | $W_{43}$ | $\pm W_{42}$ | $\pm W_{41}$ |
| $W_{51}$ | $W_{52}$ | $W_{53}$ | $\pm W_{52}$ | $\pm W_{51}$ |

Figure 7
(b) Serial mode and Odd-Even mode RF5C67 performs space filtering in two modes:
(1) Serial mode
(2) Odd-Even mode

In the serial mode, one pixel data item is entered for each of the five main scanning lines (totally five data items) simultaneously, and one pixel processing result is output. The processing speed is $50 \mathrm{~ns} /$ pixel max.
In the Odd-Even mode, two pixel data items are entered for each of the five main scanning lines (totally ten data items) simultaneously, and two filtering results are
 output for one line simultaneously. This gives processing twice as fast as that in the serial mode: $25 \mathrm{~ns} /$ pixel. However, in the Odd-Even mode, two RF5C67 filters must be used.

The following explains the processing of the image data shown in the above figures in the serial and Odd-Even modes:

## (1) Serial mode

Figure 8 shows a $5 \times 5$ area, with the pixel to be filtered at the center. Enter the five pixel data items on the same sub scanning line in order, and synchronized with the clock. The processing results are output in order, after a certain delay time, in synchronization with the clock.

For example, when pixel data items are entered in the following order: ( $D_{11}, D_{21}$, $D_{31}, D_{41}, D_{51}$ ), (D12, D22, D32, D42, D52), (D13, $\left.D_{23}, D_{33}, D_{43}, D_{53}\right), \ldots$, filtering results are output as follows: $F\left(D_{33}\right), F\left(D_{34}\right), F\left(D_{35}\right), \ldots$ The same pixel data item must be entered to two terminals, for example, data for the first line to input terminal DAI and DAII, and the data for the second line to DBI and DBII.

## Odd-Even mode

As shown in Figure 9, enter two continuous pixel data items (Odd data and Even data) for the five main scanning lines (10 data items altogether) simultaneously into two RF5C67 filters, in synchronization with the clock. One RF5C67 (Odd mode) outputs filtering results of Odd data, and the other RF5C67 outputs the filtering results of Even data at the same time.

For example, when pixel data items are entered in the following order: ( $\mathrm{D}_{11}, \mathrm{D}_{12}$, $\left.D_{21}, D_{22}, D_{31}, D_{32}, D_{41}, D_{42}, D_{51}, D_{52}\right),\left(D_{13}\right.$, D14, D23, D24, D33, D34, D43, D44, D53, D54)..., Odd mode RF5C67 outputs (D33), and F(D35), and Even mode RF5C67 outputs (D34) and F (D36) simultaneously.


Figure 8


Figure 9

The Odd and Even modes are switched by OEMS (Odd-Even-Mode Select) input. When the OEMS terminal is LOW-input, RF5C67 is in the Odd mode. When the OEMS terminal is HIGH-input, RF5C67 is in the Even mode.

For the Odd mode, enter pixel data as follows:
$D_{11}, D_{13}, D_{15}, \ldots$ to DAI
$\mathrm{D}_{12}, \mathrm{D}_{14}, \mathrm{D}_{16}, \ldots$ to DAll
For the Even mode, enter pixel data as follows:
$\mathrm{D}_{11}, \mathrm{D}_{13}, \mathrm{D}_{15}, \ldots$ to DAll
D12, D14, D16, ... to DAl
The same thing goes for pixel data for the second to the fifth lines. The serial and Odd-Even modes are switched by SPMS (Serial/Parallel Mode Select) input.

The table below shows the SPMS terminal input and OEMS terminal input used in each mode:

| Mode |  | SPMS | OEMS |
| :---: | :---: | :---: | :---: |
| Serial Mode |  | H | X |
| Odd-Even | Odd | L | L |
|  | Even | L | H |

X : don't care

## (c) Value format

The following explains the value format for input data, coefficient data, and output data.
(1) Input pixel data

Input data is a positive 6-bit integer.
$0 \leqq \mathrm{D} \leqq 63$
(2) Coefficient data

Coefficient data is a 7-bit integer, and expressed as two's compliment.
$-64 \leqq \mathrm{~W} \leqq 63$
(3) Internal intermediate calculation (product sum calculation)

The results of internal product sum calculation are expressed by 13 -bit integers as two's compliment.
$-4096 \leqq X \leqq 4095$
(4) Output pixel data

Output pixel data is expressed by a positive 6 -bit integer. Filter operation results (divider output) are expressed by 13 -bit integers as described in step (3), but they are rounded to positive 6 -bit integers in final output.

- Rounding of positive values:

Positive values equal to or larger than 64 are rounded to 63 . When rounding occurs, the OVR output terminal becomes " H ".

- Rounding of negative values:

There are two ways to round negative values, selected by FA input:
When FA = " H ": Negative values are expressed in absolute values. Values equal to or smaller than - 64 are rounded to 263.
When FA = "L": All negative values are rounded to 0 .
When the operation result is a negative value, the SGN output terminal becomes " H ". Figure 10 shows the relationship.


Figure 10
(d) Entering coefficient data

To perform filtering using RF5C67, specify 15 multiplication coefficients and division coefficients. Use terminals $A_{0}$ to $A_{4}$ and Do to $D_{7}$, and input terminals CS and WR.
$A_{0}$ to $A_{4}$ are input terminals for selecting internal coefficient registers.
Do to $D_{7}$ are data buses to enter coefficient data.
Coefficient data can be written with the CPU directly connected.


Figure 11 Connection to CPU
(1) Multiplication coefficient

8-bit data is specified. Address input to select a coefficient register for each multiplier is expressed in the table below:
The content of the 8-bit data is as follows:

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PM |  |  | $Y$ |  |  |  |  |

Y is 7-bit integer data expressed by two's compliment as $\mathrm{W}_{\mathrm{i} 1}, \mathrm{~W}_{\mathrm{i} 2}$, or $\mathrm{W}_{\mathrm{i} 3}$. PM indicates whether the sign of $W_{i 4}$ and $W_{i 5}$ is the same as that of $W_{i 1}$ and $W_{i 2}$ or is reversed.
When $\mathrm{PM}=0, W_{i 5}=W_{i 1}$ or $W_{i 4}=W_{i 2}$
When $\mathrm{PM}=1, \mathrm{~W}_{\mathrm{i} 5}=-\mathrm{W}_{\mathrm{i} 1}$ or $\mathrm{W}_{\mathrm{i} 4}=-\mathrm{W}_{\mathrm{i} 2}$
For example, to enter as follows:

$$
\begin{aligned}
& \mathbf{W}_{11}=3 \\
& \mathbf{W}_{12}=3 \\
& \mathbf{W}_{13}=3 \\
& \mathbf{W}_{14}=3 \\
& \mathbf{W}_{15}=-3
\end{aligned}
$$

Enter data as shown below:


| A |  |  |  |  | 0ddeven mode | Ser- <br> ial <br> mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 3 | 2 | 1 | 0 |  |  |
| 0 | 0 | 0 | 0 | 0 | $\mathrm{W}_{11}$ | $W_{12}$ |
| 0 | 0 | 0 | 0 | 1 | $\mathrm{W}_{12}$ | $W_{11}$ |
| 0 | 0 | 0 | 1 | 0 | $\mathrm{W}_{13}$ | $\mathrm{W}_{13}$ |
| 0 | 0 | 0 | 1 | 1 | $\mathrm{W}_{21}$ | $\mathrm{W}_{22}$ |
| 0 | 0 | 1 | 0 | 0 | $\mathrm{W}_{22}$ | $\mathrm{W}_{21}$ |
| 0 | 0 | 1 | 0 | 1 | $\mathrm{W}_{23}$ | $\mathrm{W}_{23}$ |
| 0 | 0 | 1 | 1 | 0 | $\mathrm{W}_{31}$ | $W_{32}$ |
| 0 | 0 | 1 | 1 | 1 | $\mathrm{W}_{32}$ | $W_{31}$ |
| 0 | 1 | 0 | 0 | 0 | $\mathrm{W}_{33}$ | $W_{33}$ |
| 0 | 1 | 0 | 0 | 1 | $\mathrm{W}_{41}$ | $W_{42}$ |
| 0 | 1 | 0 | 1 | 0 | $W_{42}$ | $W_{41}$ |
| 0 | 1 | 0 | 1 | 1 | $\mathrm{W}_{43}$ | $W_{43}$ |
| 0 | 1 | 1 | 0 | 0 | $\mathrm{W}_{51}$ | $W_{52}$ |
| 0 | 1 | 1 | 0 | 1 | $W_{52}$ | $W_{51}$ |
| 0 | 1 | 1 | 1 | 0 | $\mathrm{W}_{53}$ | $\mathrm{W}_{53}$ |

Filter Coefficient

Don't Care
$\qquad$

## Division coefficient

The divider used in RF5C67 consists of shifters and adders/subtracters. To specify coefficients, enter data to three registers.

1) Divider operation principle

Figure 12 shows the block diagram of a divider.

Shifters 1 and 2 shift data to the right arithmetically by 0 to 4 bits, and shifter 3 by 0 to 5 bits. For adders/subtracters, use each PM input to select to perform addition of $A$ $+B(P M=0)$ or subtraction of $A-B(P M=$ 1). When SW1 and SW2 inputs are 0 , the input of the A-side of the adder/subtracter becomes 0 , and the input from the $B$-side is output as is.

When input data is $X$,
Amount of shift 1 is $p$,
Amount of shift 2 is $q$,
Amount of shift 3 is $r$,
SW1 $=S W 2=1$, and
$P M 1=P M 2=0$,


Figure 12 Divider block diagram

Data at (A), (B), (C), (D), and (E) in Figure 12 are:
$(A)=2^{-p} \cdot x$
$(B)=X+2^{-p} \cdot X=\left(1+2^{-p}\right) X$
(C) $=\left(2^{-p} \cdot X\right) \cdot 2^{-q}=2^{-(p+q)} \cdot X$
(D) $=X+2^{-p \cdot X}+2^{-(p+q)} \cdot X=\left(1+2^{-p}+2^{-(p+q)} \cdot \cdot X\right.$
$(E)=2^{-r}(D)$
$\therefore Y=\left(2^{-r}+2^{-(p+r)}+2^{-(p+q+r)}\right) X$

Therefore, $2^{-r}+2^{-(p+r)}+2^{-(p+r+q)}$ is the coefficient of the division.
As an example, let's divide 1 by 25.
$1 / 25$ can be described as follows:
$1 / 25=2^{-5}+2^{-7}+2^{-11}+2^{-12}+2^{-13}+\ldots$
As seen in (E), the divider can express three items of power of two. So we can say that $1 / 25$ is roughly to $2^{-5}+2^{-7}+2^{-10}(=0.040039)$.

At that time,

$$
\begin{array}{rl}
r=5 & p=2 \\
p+r=7 & q=3 \\
p+q+r=10 & r=5
\end{array}
$$

So, to perform the division of $1 / 25$, the amount of shift 1 must be 2 bits, shift 2 must be 3 bits, and shift 3 must be 5 bits. (For other division coefficients, see the data sheet of 5C67.)

## 2) Specifying coefficients

To perform division, specify the three shifter amount values described above and the values of SW1, SW2, PM1, and PM2 to three registers.

The table on the right shows address input to select the three registers.

## LATCH1

| A |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 3 | 2 | 1 | 0 |  |
| 1 | 0 | 0 | 0 | 0 | LATCH1 |
| 1 | 0 | 0 | 0 | 1 | LATCH2 |
| 1 | 0 | 0 | 1 | 0 | LATCH3 |


| $D_{7}$ | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |$D_{0}$.

LATCH2

| $\mathrm{D}_{7}$ | 6 | 5 | 3 | 2 | 1 | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | PM2 | SW2 | Shift 2 |  |  |  |

LATCH3


X:Don't Care

Substitute 0 or 1 for PM1, PM2, SW1, and SW2. For shifters 1, 2, and 3, enter the following data according to the amount of shift:

| 0 | 0 | 0 | 0 | 0 | 1 | 0 -bit shift 1-bit shift |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 2-bit shift |
| 0 | 0 | 1 | 0 | 0 | 0 | 3-bit shift |
| 0 | 1 | 0 | 0 | 0 | 0 | 4-bit shift |
| 1 | 0 | 0 | 0 | 0 | 0 | 5-bit shift |

Note: Be sure to enter one of the above data items for shift amount. Inputting any other data results in misoperation.

The following example indicates data to specify the coefficient for the division of $1 / 25$. As described before, PM1 $=0$, PM2 $=0, S W 1=1, S W 2=1$, shift $1=1$ bit, shift $2=3$ bits, and shift $3=5$ bits, so the following data must be input to each register:

LATCH1


LATCH2


PM2 $=0 \quad$ SW2 $=1 \quad$ 3-bit shift
LATCH3


5-bit shift
The table below shows data input for each register to perform $1 / 25,1 / 15,1 / 9,1 / 3$, and $1 / 8$.

| Division coefficient | Address | Input data |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{D}_{7} \mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ |  | HEX |
| 1/25 | 10 | X 0 | 1 | 0 | 0 | 1 | 0 | 0 | 24 |
|  | 11 | X 0 | 1 | 0 | 1 | 0 | 0 | 0 | 28 |
|  | 12 | X X | 1 | 0 | 0 | 0 | 0 | 0 | 20 |
| 1/15 | 10 | X 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 |
|  | 11 | X 0 | 1 | 1 | 0 | 0 | 0 | 0 | 30 |
|  | 12 | X X | 0 | 1 | 0 | 0 | 0 | 0 | 10 |
| $1 / 9$ | 10 | X 1 | 1 | 0 | 1 | 0 | 0 | 0 | 68 |
|  | 11 | X 0 | 1 | 0 | 1 | 0 | 0 | 0 | 28 |
|  | 12 | X X | 0 | 0 | 1 | 0 | 0 | 0 | 08 |
| 1/3 | 10 | X 0 | 1 | 0 | 0 | 1 | 0 | 0 | 24 |
|  | 11 | X 0 | 1 | 0 | 0 | 1 | 0 | 0 | 24 |
|  | 12 | X X | 0 | 0 | 0 | 1 | 0 | 0 | 04 |
| 1/8 | 10 | X 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 |
|  | 11 | X 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 |
|  | 12 | X X | 0 | 0 | 1 | 0 | 0 | 0 | 08 |

X: Don't Care

## - Timing chart

The figure below shows the timing chart and related to the clock and input/output pixels and AC characteristics:


| Parameter | Symbol | MIN | MAX | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Clock Cycle | Ticyc | 50 | - | ns |
| Input pixel Set-up Time | TiST | 30 | - | ns |
| Input pixel Hold Time | TiHD | 5 | - | ns |
| Output pixel Delay Time | TiCD | - | 30 | ns |
| Output pixel Pipeline Delay Time | TiPD | Odd-Even mode 14 | clock |  |
|  |  | clock |  |  |

See data sheet for detail

## - System configuration example

1 For operation in the serial mode


2 For operation in the Odd-Even mode


## Voltage Detector RX5VA series Application Manual

Version 1.0

## RX5VA Application Manual

## Contents

§ 1 SpecificationsOutline
Features
Applications
Block Diagram
Pin Configuration
System Block Diagram
Absolute Maximum Ratings
Electrical Characteristics
Functional Description
Measurement Circuit
Typical Characteristics
Package Information
Taping Specification
§ 2 Application
RX5VAX $\times$ AStandard Circuit
RX5VA××B Standard Circuit
RX5VA $\times$ CCStandard Circuit
RX5VAXXASprit Vss Sources
RX5VAXXB Sprit Vss Sources
RX5VAXXAPropagation Delay Circuit (1)
RX5VA $\times$ APropagation Delay Circuit (2)
Memory Backup Circuit
Voltage Level Indicator LED Driver Circuit
Voltage Level Indicator LED Driver Circuit
Higher Voltage Detector
Window Comparator Circuit
Over Charge Protection
§ 3 Selection Guide
Selection Guide

## §1 Specifications

## Outline

RX5VA series, developed with C-MOS processing technology are accurate, low-power-consumption voltage detectors. The detectors include comparators, output drivers and hysteresis circuit.

The value of detect voltage is set internally, and is accurately controlled by Laser Trimming.
There are three types of output: N-ch open-drain, P-ch open-drain, and C-MOS. There are two convenient packages: mini-power-mold and TO-92. The RX5VA series can be used as a reference voltage supply for ICs in many applications.

## - Features

```
- Extremely low power consumption
TYP. 1.0 \mu\textrm{A}(\textrm{VDD}=3.0\textrm{V})
- Wide voltage range
1.5V to 10.0V
\bullet Variety of detect voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.1V step
- High accuracy
\pm2.5%
```



```
\bulletOutput Options . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . N-ch open drain,
P-ch open drain,
CMOS
- Compact Package
TO-92, min-power-mold
```


## Applications

- Resets circuit of P-ch, N-ch, and C-MOS microcomputers
- Battery checker
- Logic circuit reset
- Level discriminator
- Waveform shaping circuit
- Switching circuit for battery backup
- Power failure detector


## Block Diagram



Fig. 1 Block Diagram

## - Pin Configuration



Fig. 2 Pin Configuration

## System Block Diagrams

Figure 2 is block diagrams of RX5VA series and shows the system with three terminals.
The system has three types of output drive: N-ch open-drain, P-ch open-drain, and C-MOS.

|  | N -ch open-drain (RX5VAXXAX) | P-ch open-drain (RX5VAXXBX) | $\begin{gathered} \text { C-MOS } \\ (\mathrm{RX} 5 \mathrm{VAXXCX}) \end{gathered}$ |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
| $\begin{aligned} & \text { d } \\ & \text { oud } \\ & \stackrel{0}{0} \\ & 0 \end{aligned}$ |  | 3-terminals mini-power-mold TO-92 |  |

Fig. 3 System Block Diagram

## ■ Absolute Maximum Ratings

| PARAMETER | SYMBOL | RATINGS | UNIT |
| :--- | :---: | :---: | :---: |
| Supply Voltage | VDD | 12 | V |
| Output Voltage | VOUT | VSS $-0.3 \sim$ VDD +0.3 |  |
| Output Current | IOUT | 70 | mA |
| Power Dissipation | Pd | 300 | mW |
| Operating Temperature Range | Topr | $-30 \sim+80$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tstg | $-40 \sim+125$ |  |
| Soldering Temperature | Tsolder | $260^{\circ} \mathrm{C}(10 \mathrm{Sec})$ |  |

## ■ Electrical Characteristics

## Functional Description



Fig. 4 Block Diagram

0 In the case of the RX5VAXXA type, the drain of the Nch. transistor is connected to the OUT terminal.

0 In the case of the RX5VAXXB type, the drain of the Pch. transistor is connected to the OUT terminal.

- In the case of the RX5VAXXC type, the drain of the Nch. transistor and the drain of the Pch. transistor are connected to the OUT terminal.

Internal Conditions

| Operating State |  | (1) | (2) | (3) | (4) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Comparator <br> ( + I Input Voltage | I | II | II | II | I |
| Comparator Output | H | L | L | L | H |
| Tr..1 |  | OFF | ON | ON | ON |
| OFF |  |  |  |  |  |
| Output Tr. | Pch | ON | OFF | X : <br> Unstable | OFF |
|  | Nch | ONF |  |  |  |

I. $\frac{R b+R c}{R a+R b+R c} \cdot V D D$
II. $\frac{\mathrm{Rb}}{\mathrm{Ra}+\mathrm{Rb}} \cdot \mathrm{VDD}$


Fig. 5 Operating State Description

## Description of Operation

(1) Output voltage is equal to supply voltage (VDD).
(2) On the A point, Vref $\geqq V D D \cdot(R b+R c) /(R a+R b+R c)$ and then the output of the comparator is inverted to VSS.
The A point shows the detect voltage (-VDET).
(3) When the supply voltage is smaller than the minimum operating voltage, the output transistor becomes "Unstable" and outputs VDD voltage if the output is pulled up.
(4) Output voltage is equal to VSS.
(6) On the B point, Vref $\leqq$ VDD. $\mathrm{Rb} /(\mathrm{Ra}+\mathrm{Rb})$ and then the output of the comparator is inverted to VDD.
The B point shows the cancel voltage ( +VDET ).
The hysteresis width is the difference between the cancel voltage (+VDET) and the detect voltage (-VDET).

## - Measurement Circuit



Fig. 6 Consumption Current Measurement Circuit


Fig. 8 Nch Driver Output Current Measurement Circuit

Fig. 10 Propagation Delay Time Measurement Circuit (1)



Fig. 7 Voltage Detect Measurement Circuit


Fig. 9 Pch Driver Output Current Measurement Circuit


Fig. 11 Propagation Delay Time Measurement Circuit (2)

Example of the RE5VA40C


Fig. 12 Consumption Current - Input Voltage


Fig. 14 Nch Driver Output Current - Vos


Fig. 13 Output Voltage - Input Voltage


Fig. 15 Nch Driver Output Current - Input Voltage


Fig. 16 Pch Driver Output Current - Input Voltage


Fig. 18 Propagation Delay Time - Output Terminal External Capacity


Fig. 17 Detect Voltage - Ambient Temperature


Fig. 19 Propagation Delay Time - Input Terminal External Capacity

## - Package Information

* SOT-89 Mini-Power-Mold • Plastic Package

- Pin Configuration

1: OUT
2:VDD
3:VSS

- Mark
(1)(2) : Type Number (Code Number)
(3)(4): Lot Number

Fig. 20

* TO-92 Plastic Package


Fig. 21

- Pin Configuration

1: OUT
2: VDD
3: VSS

- Mark
(1)(2)(3)(4)(5)(6)(7) 8 : Type Number
(9)(10(11) 12 : Lot Number
* TO-92 Plastic Package for Taping Method


Fig. 22

## Taping Specification

* SOT-89 Mini-Power-Mold • Plastic Package
- Tape Dimension and Direction

2 kinds of taping method (T1, T2) are available.


Fig. 23

- Reel Dimension

1000 pieces can be contained in one reel.


UNIT : mm

Fig. 24

## * TO-92 Plastic Package

## - Tape Dimension and Direction

2 kinds of Taping Method (RF, RR) are available.


UNIT: mm

Fig. 25

## - Reel Dimension

2000 pieces can be contained in one reel.


UNIT: mm

Fig. 26

## §2 Application

- RX5VAXXA Standard Circuit
(Nch Open drain)


RX5VAXXC Standard Circuit (C-MOS Output)


■ RX5VAXXB Standard Circuit (Pch Open drain)


RX5VAXXA Sprit Vdd Sources
(Nch Open drain)



- RX5VAXXA Propagation Delay Circuit (2) (Nch Open drain)



## Memory - Backup Circuit



- Voltage Level Indicator

LED Driver Circuit
(Nch Open drain)


Voltage Level Indicator
LED Driver Circuit
(Pch Open drain)


Higher Voltage Detector
(Nch Open drain)


Detect Voltage $=\frac{\mathrm{Ra}+\mathrm{Rb}}{\mathrm{Rb}} \cdot(-\mathrm{VDET})$
Hysteresis Voltage $=\frac{\mathrm{Ra}+\mathrm{Rb}}{\mathrm{Rb}} \cdot(-\mathrm{VHYS})$
Note) The detect voltage may be different from the calculated voltage value due to the voltage drop that derives from increase of the current at the Ra of the IC when the value of $R a$ is large.

## Window Comparator Circuit <br> (Nch Open drain)



## ■ Over-Charge Protection



* Note


Fig. 27


Fig. 28

1. Don't connect an impedance between VDD and Vod of the RX5VAXXB or the RX5VAXXC as shown in Fig. 27, or oscillation may happen.

In use of the RX5VAXXA series, the detect voltage may change due to the voltage drop that derives from increase of the current in the IC when $R$ is large.
2. Don't connect as shown as Fig. 28 in all RX5VA series, or oscillation may happen.

## §3 Selection Guide

## - Selection Guide

You can define several options, including output driver type, package and packing method with the RX5VA series.

The devices are defined by the following characters.


| Character | Meaning |  |
| :---: | :---: | :---: |
| a | Defines the packaging type <br> E : TO-92 | H : Mini-power-mold |

Table 1

## - Type Number Example

| Type number | Voltage Detect (-VDET) |  |  | Output Driver |  |  | Package | Packing method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN.(V) | TYP. (V) | MAX. (V) | N -ch Open-Drain | P-ch Open-Drain | C-MOS |  |  |
| RX5VA20AX RX5V A20BX RX5VA20CX | 1.950 | 2.000 | 2.050 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | E: TO-92 | A: Taping <br> B: Gluing <br> C: Electric Conductive bagging |
| $\begin{aligned} & \text { RX5VA21AX } \\ & \text { RX5VA21B X } \\ & \text { RX5VA21CX } \end{aligned}$ | 2.048 | 2.100 | 2.152 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| $\begin{aligned} & \text { RX5VA27AX } \\ & \text { RX5VA27BX } \\ & \text { RX5VA27CX } \end{aligned}$ | 2.633 | 2.700 | 2.767 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| RX5VA45AX RX5VA45B X RX5VA45CX | 4.388 | 4.500 | 4.612 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\begin{aligned} & \text { H: Minipower } \\ & \text { mold } \\ & \text { (SOT-89) } \end{aligned}$ |  |
| $\begin{aligned} & \text { RX5VA47AX } \\ & \text { RX5VA47BX } \\ & \text { RX5VA47CX } \end{aligned}$ | 4.583 | 4.700 | 4.817 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| RX5VA55AX RX5VA55BX RX5VA55CX | 5.363 | 5.500 | 5.637 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |

Table 2

* Consult the guide to determine specifications other than those shown in Table 2. Use the type number.


## Voltage Regulator RX5RAseries Application Manual

Version 1.0

## Contents

```
$1 Specifications
    OUTLINE
    FEATURES
    APPLICATIONS
    BLOCK DIAGRAM
    PIN CONFIGURATION
    ABSOLUTE MAXIMUM RATINGS
    ELECTRICAL CHARACTERISTICS
    OPERATIONAL EXPLANATION
    MEASUREMENT CIRCUIT
    TYPICAL CHARACTERISTICS CURVES
    PACKAGE INFORMATION
    TAPING SPECIFICATION
$2 Application
    STANDARD CIRCUIT
    INCREASED VOLTAGE CIRCUIT
    DUAL VOLTAGE CIRCUIT
    CURRENT BOOST CIRCUIT
    CURRENT BOOST CIRCUIT with OVER-CURRENT PROTECTION
    CONSTANT CURRENT POWER SUPPLY
&3 Selection Guide
    SELECTION GUIDE
```


## § 1 Specifications

## OUTLINE

The RX5RA series, developed with C-MOS processing technology, are highly accurate, low-powerconsumption, fixed three terminal voltage regulators. They include reference voltage supply, error amplifier, control transistor, and resistor network to control the output voltage. The output voltage is fixed in the IC.
The RX5RA series are both available in two different types of package: mini-power-mold and TO-92.

## FEATURES

- Extremely low power consumption $\qquad$ TYP. $1.0 \mu \mathrm{~A}$
Vout $=3.0 \mathrm{~V}$
- Small input-output voltage difference
TYP. 60 mV
lout $=1.0 \mathrm{~mA}$
- Low temperature coefficient for output voltage
TYP. $\pm 100 \mathrm{PPM} /{ }^{\circ} \mathrm{C}$
- Stable input rate
TYP. 0.1\%/V
- Accurate output voltage
$\pm 2.5 \%$
- Variety of output voltage levels
0.1 V step
- Compact package .................................................................... TO-92, mini power mold


## APPLICATIONS

- Constant-voltage power supply for battery-powered devices
- Constant-voltage power supply for camera, communication, and video equipment
- Stable standard voltage supply

BLOCK DIAGRAM


Fig. 1 Block Diagram

- PIN CONFIGURATION


Fig. 2 Pin Configuration

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | RATINGS | UNITS |
| :--- | :---: | :---: | :---: |
| Input Voltage | Vin | +12 | V |
| Output Current | Iout | 150 | mA |
| Output Voltage | Vout | Vin $+0.3 \sim-0.3$ | V |
| Power Dissipation | Pd | 300 | mW |
| Operating Temperature Range | Topr | $-30 \sim+80$ | C |
| Storage Temperature Range | Tstg | $-40 \sim+125$ |  |
| Soldering Temperature | Tsolder | $260^{\circ} \mathrm{C} \quad 10 \mathrm{Sec}$ |  |

## ELECTRICAL CHARACTERISTICS

Topr: $25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | CONDITION | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | Vout | Iout $=10 \mathrm{~mA}$ | $\begin{aligned} & \text { (Vout) } \\ & \times 0.975 \end{aligned}$ |  | $\begin{aligned} & \text { (Vout) } \\ & \times 1.025 \end{aligned}$ | V |
| Output Current | Iout | $\begin{aligned} & \text { Vin }- \text { Vout }=2.0 \mathrm{~V} \\ & \text { Vout }=3.0 \mathrm{~V} \\ & \text { Vout }=5.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ |  | mA |
| Load <br> Regulation | $\triangle$ Vout | $\begin{aligned} & \text { Vin }- \text { Vout }=2.0 \mathrm{~V} \\ & \text { Vout }=3.0 \mathrm{~V} \\ & 1 \mathrm{~mA} \leqq \text { Iout } \leqq 20 \mathrm{~mA} \\ & \text { Vout }=5.0 \mathrm{~V} \\ & 1 \mathrm{~mA} \leqq \text { Iout } \leqq 40 \mathrm{~mA} \end{aligned}$ |  | 60 <br> 40 |  | mV |
| Input-Output <br> Voltage <br> Difference | Vdif | $\begin{aligned} & \text { Iout }=1 \mathrm{~mA} \\ & \begin{aligned} \text { Vout } & =3.0 \mathrm{~V} \\ & =5.0 \mathrm{~V} \end{aligned} \end{aligned}$ |  | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ |  | mV |

- ELECTRICAL CHARACTERISTICS

Topr: $25^{\circ} \mathrm{C}$


Topr: $25^{\circ} \mathrm{C}$

| TypeNumber | Output Voltage |  |  |  | Output Current |  |  |  | Load Regulation |  |  |  |  | $\begin{array}{\|c\|} \text { Input-Output } \\ \text { Voltage Difference } \\ \hline \end{array}$ |  |  |  | $\frac{\begin{array}{c} \text { Quiescent } \\ \text { Current } \end{array}}{\text { Iss }(\mu \mathrm{A})}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vout (V) |  |  |  | Iout (mA) |  |  |  | $\triangle$ Vout (mV) |  |  |  |  | $\triangle \mathrm{V}$ dif (mV) |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \text { Condi- } \\ & \text { tion } \end{aligned}$ | MIN. | TYP. | MAX. | $\begin{aligned} & \begin{array}{l} \text { Condi- } \\ \text { tion } \end{array} \\ & \hline \end{aligned}$ | MIN. | TYP. | P. MaX |  | $\begin{aligned} & \text { ondi } \\ & \text { on } \end{aligned}$ | MIN. T1 | TYP. | max. | $\begin{array}{\|c} \text { Condi } \\ \text { Ction } \end{array}$ | Min. | TYP. | max. | $\begin{aligned} & \text { Condi- } \\ & \text { tion } \end{aligned}$ | Min. | TYP. | MIX. |
| RX5RA40Ax |  | 3.900 | 4.000 | 4.100 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA41AX |  | 3.998 | 4.100 | 4.202 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA42AX |  | 4.095 | 4.200 | 4.305 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA43Ax |  | 4.193 | 4.300 | 4.407 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA44Ax |  | 4.290 | 4.400 | 4.510 |  | 33 | 50 |  |  |  |  |  |  |  |  |  |  |  |  | 1.2 | 3.6 |
| RX5RA45Ax |  | 4.388 | 4.500 | 4.612 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA46Ax |  | 4.485 | 4.600 | 4.715 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA47Ax |  | 4.583 | 4.700 | 4.817 |  |  |  |  |  | Vin- |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA48AX | Vin-Vout | 4.680 | 4.800 | 4.920 |  |  |  |  |  | 2.0v |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA49AX | $=2.0 \mathrm{~V}$ | 4.778 | 4.900 | 5.022 | Vin- |  |  |  |  |  |  |  |  | Iout= |  |  |  | Vin- |  |  |  |
| RX5RA50AX |  | 4.875 | 5.000 | 5.125 |  |  |  |  |  | InA |  | 40 | 60 | 1 mA |  | 30 | 60 | =2.0V |  |  |  |
| RX5RA51AX | Iout | 4.973 | 5.100 | 5.227 |  |  |  |  |  | $\leq 20 \mathrm{man}$ |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA52Ax | $=10 \mathrm{~mA}$ | 5.070 | 5.200 | 5.330 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA53AX |  | 5.168 | 5.300 | 5.432 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA54Ax |  | 5.265 | 5.400 | 5.535 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA55Ax |  | 5.363 | 5.500 | 5.637 |  | 40 | 60 |  |  |  |  |  |  |  |  |  |  |  |  | 1.3 | 3.9 |
| RX5RA56Ax |  | 5.460 | 5.600 | 5.740 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA57A $\times$ |  | 5.558 | 5.700 | 5.842 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA58AX |  | 5.655 | 5.800 | 5.945 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA59AX |  | 5.753 | 5.900 | 6.047 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RX5RA60A $\times$ |  | 5.850 | 6.000 | 6.150 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## OPERATIONAL EXPLANATION

 OPERATION

Fig. 3 Block Diagram

## - MEASUREMENT CIRCUIT



Fig. 4 Measurement Circuit

Fig. 6 Input Transition Responce
Measurement Circuit


The variation of output voltage, Vout, is sent to an error amplifier by feedback resistors R1 and R2. The error amplifier compares the variation with reference voltage, compensates it to the opposite direction, and adjusts the Regulator to nominal output voltage.


Fig. 5 Quiescent Current Measurement Circuit

TYPICAL CHARACTERISTICS CURVES (Example of the RH5RA50A)


Fig. 7 Output Voltage-Output Current


Fig. 9 Output Voltage-Input Voltage


Fig. 8 Output Voltage-Input Voltage


Fig. 10 Input/Output Voltage DifferenceOutput Current


Fig. 11 Output Voltage-Ambient Temperature


Fig. 13 Quiescent Current-Ambient Temperature


Fig. 12 Quiescent Current-Input Voltage


Output Regulated Voltage Vreg (V)
Fig. 14 Output Current-Output Regulated Voltage


Fig. 15 Input/Output Voltage DifferenceOutput Regulated Voltage


Fig. 16 Input Transition Responce 1 (lout $=1 \mathrm{~mA}$ )


Fig. 17 Input Transition Responce 2 (lout $=\mathbf{1 0} \mathbf{m A}$ )

## PACKAGE INFORMATION

* SOT-89 Mini-Power-Mold • Plastic Package


Fig. 18 SOT-89

* TO-92 Plastic Package


Fig. 19 TO-92

- Pin Configuration
* TO-92 Plastic Package for Taping Method


UNIT: mm

Fig. 20 TO-92

$$
\begin{aligned}
& 1: \text { GND } \\
& 2: \text { Vin } \\
& 3: \text { Vout }
\end{aligned}
$$



TAPING SPECIFICATION

* SOT-89 Mini-Power-Mold • Plastic Package
- Tape Dimension and Direction

2 Kinds of Taping Method (T1, T2) are available.


Fig. 21

- Reel Dimension

1000 pieces can be contained in one reel.


UNIT: mm

Fig. 22

* TO-92 Plastic Package
- Tape Dimension and Direction

2 Kinds of Taping Method (RF, RR) are available.


UNIT: mm

Fig. 23

- Reel Dimension 2000 pieces can be contained in one reel.


UNIT: mm

Fig. 24

## §2 Application

## ISTANDARD CIRCUIT



## INCREASED VOLTAGE CIRCUIT



## DUAL VOLTAGE CIRCUIT



As the figure shows, two RX5RA devices can be made into a dual power circuit.
The figure shows examples with output of 3 V and 5 V . R is not needed when the minimum load current of IC2 is larger than Iss of IC1. Diode D protects IC1 when VOU T2 larger than VOUT1.

ICURRENT BOOST CIRCUIT


When an output voltage more above 60 mA is necessary, construct a current boost circuit as shown in the figure.

## CURRENT BOOST CIRCUIT with OVER-CURRENT PROTECTION



## CONSTANT CURRENT POWER SUPPLY



The figure on the left explains the circuit construction to protect Tr. 1 from short output circuit or over current.
By adding Tr. 2 and R2 to current boost circuit (above figure), voltage drops to Vbe 2 of Tr .2 because of current through R2 ( $\because$ IOUT). When it drops, Tr. 2 will be on and will supply current to $\operatorname{Tr} .1$ base. Tr. 1 will be off and will limit output current.

The following equation explains the operation current of the overcurrent protection circuit.

IOUT = Vbe/R2

As the figure shows, the construction can be used as constant current power supply. Output current, IOUT, can be found by the following equation.
IOUT = Vreg/R + Iss

Do not exceed the allowable current.
Vreg: Fixed output voltage of RX5RA series

## § 3 Selection Guide

## SELECTION GUIDE

You can define the output voltage and package of the RX5RA series.
The devices are defined by the following characters.


| $\uparrow$ | $\uparrow$ | $\uparrow \uparrow$ |
| :--- | :--- | :--- | :--- |
| $a$ | $b$ | $c \quad d$ |


| No. | Meaning |
| :---: | :---: |
| a | Defines the packaging type <br> E : TO-92 <br> H: Mini power mold (SOT-89) |
| b | Defines output voltage (Vout) <br> The range for Vout is 2.0 V to 6.0 V in units of 0.1 V , with an accuracy of $\pm 2.5 \%$. |
| c | Defines the output current type <br> A : Standard type |
| d | Defines the packaging method for shipment <br> A-T1 : Taping-T1 type (See Fig. 2) <br> A-T2 : Taping-T2 type (See Fig. 2) <br> A-RF: Taping-RF type (See Fig. 2) <br> A-RR: Taping-RR type (See Fig. 2) <br> B : Gluing (Gluing is for mini power mold package as a sample) <br> C : Electric conductive bagging (for TO-92) |

Table 1

## - Type Number Example

| Type numbers | output voltage(Vout) |  |  | Package | Packing method |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN.(V) | TYP.(V) | MAX. (V) |  |  |
| RX5RA21AX | 2.048 | 2.100 | 2.152 | E:TO-92 <br> H:Mini power mold | A:Taping <br> B:Gluing <br> C:Electric <br> conductive <br> bagging |
| RX5RA30AX | 2.925 | 3.000 | 3.075 |  |  |
| RX5RA33AX | 3.218 | 3.300 | 3.382 |  |  |
| RX5RA37AX | 3.608 | 3.700 | 3.792 |  |  |
| RX5RA40AX | 3.900 | 4.000 | 4.100 |  |  |
| RX5RA50AX | 4.875 | 5.000 | 5.125 |  |  |
| RX5RA60AX | 5.850 | 6.000 | 6.150 |  |  |

Table 2

* Following the selection guide, determine specification other than those shown in Table 2. Use the type number.


## Voltage Regulator RX5REseries Application Manual

## RX5RE Application Manual

## Contents

§ 1 Specifications
Features
Applications
Block Diagram
Pin Configuration
Absolute Maximum Ratings
Description of Operation
Measurement Circuit
Typical Characteristics
Package Information
Taping Specification
§ 2 Application
Standard Circuit
Increased Voltage Circuit
Dual Voltage Circuit
Current Boost Circuit
Current Boost Circuit with Over-current ProtectionConstant Current Power Supply
§ 3 Selection Guide
Selection Guide

## §1 Specification

The RX5RE series, developed with CMOS processing technology, are highly accurate, low power consumption, large output current 3 -terminal voltage Regulators. They include reference voltage supply, error amplifier, control transistor, and resistor network to control the output voltage. Because of small input-output voltage difference, effective constant-voltage power supply can be designed. The RX5RE series have a current control circuit to protect themself from the destruction due to over current. The output voltage is fixed in the device. The RX5RE series are both available in two different types of package: mini-power-mold and TO-92.

## FEATURES

- Extremely low power consumption

TYP. $1.1 \mu \mathrm{~A}$ (RX5RE30X, Vin $=5.0 \mathrm{~V}$ )

- Small input-output voltage difference

TYP. 0.5V lout $=60 \mathrm{~mA}($ RX5RE50X $)$

- Large output current

TYP. 120mA (RX5RE50X)

- Low temperature coefficient for output voltage

TYP. $\pm 100 \mathrm{PPM} /{ }^{\circ} \mathrm{C}$

- Wide operating voltage range

MAX. 10.0 V

- Stable input rate

TYP. $0.1 \% / \mathrm{V}$

- Accurate output voltage
$\pm 2.5 \%$
- Variety of output voltage levels
0.1 V step (Note)
- Compact package

TO-92, mini power mold
(Note: RX5RE30X and RX5RE50X are standard. Custom type is also available.)

## APPLICATIONS

- Constant-voltage power supply for battery-powered devices
- Constant-voltage power supply for camera, communication, and video equipment
- Stable standard voltage supply

BLOCK DIAGRAM


## - PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | RATINGS | UNITS |
| :--- | :---: | :---: | :---: |
| Input Voltage | Vin | +12 | V |
| Output Current | Iout | 150 | mA |
| Output Voltage | Vout | Vin $+0.3 \sim-0.3$ | V |
| Power Dissipation | Pd | 300 | mW |
| Operating Temperature Range | Topr | $-30 \sim+80$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tstg | $-40 \sim+125$ |  |
| Soldering Temperature | Tsolder | $260^{\circ} \mathrm{C} 10 \mathrm{Sec}$ |  |

- RX5RE50X (Vout $=5.0 \mathrm{~V}$ )

| PARAMETER | SYMBOL | CONDITION | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | Vout | Iout $=10 \mathrm{~mA}$ | 4.875 | 5.000 | 5.125 | V |
| Output Current | Iout | Vin $=7.0 \mathrm{~V}$ | 80 | 120 |  | mA |
| Load Regulation | $\Delta$ Vout | Vin $=7.0 \mathrm{~V}, 1 \mathrm{~mA} \leqq$ Iout $\leqq 80 \mathrm{~mA}$ |  | 40 | 80 | mV |
| Input-Output Voltage Difference | Vdif | Iout $=60 \mathrm{~mA}$ |  | 0.5 | 0.7 | V |
| Consumption Current | Iss | Vin $=7.0 \mathrm{~V}$ |  | 1.3 | 3.9 | $\mu \mathrm{A}$ |
| Line Regulation | $\frac{\Delta \text { Vout }}{\Delta \text { Vin } \cdot \text { Vout }}$ | $\begin{aligned} & \text { Iout }=10 \mathrm{~mA} \\ & \mid \text { Vout } \mathrm{i}+1.0 \mathrm{~V} \leqq \mid \text { Vin } \mid \leqq 10 \mathrm{~V} \end{aligned}$ |  | 0.1 |  | \%/V |
| Input Voltage | Vin |  |  |  | 10 | V |
| Limit Current | Ilim |  |  | 240 |  | mA |
| Temperature Coefficient | $\frac{\Delta \text { Vout }}{\Delta \text { Topr }}$ | $\begin{aligned} & \text { Iout }=10 \mathrm{~mA} \\ & -30^{\circ} \mathrm{C} \leqq \mathrm{Topr} \leqq 80^{\circ} \mathrm{C} \end{aligned}$ |  | $\pm 100$ |  | $\frac{\mathrm{PPM}}{{ }^{\circ} \mathrm{C}}$ |

$\square$ RX5RE30X (Vout $=3.0 \mathrm{~V}$ )
Topr : $25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | CONDITION | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage | Vout | Iout $=10 \mathrm{~mA}$ | 2.925 | 3.000 | 3.075 | V |
| Output Current | Iout | Vin $=5.0 \mathrm{~V}$ | 50 | 80 |  | mA |
| Load Regulation | $\Delta$ Vout | Vin $=5.0 \mathrm{~V}, 1 \mathrm{~mA} \leqq$ Iout $\leqq 60 \mathrm{~mA}$ |  | 40 | 80 | mV |
| Input-Output Voltage Difference | Vdif | Iout $=40 \mathrm{~mA}$ |  | 0.5 | 0.7 | V |
| Consumption Current | Iss | Vin $=5.0 \mathrm{~V}$ |  | 1.1 | 3.3 | $\mu \mathrm{A}$ |
| Line Regulation | $\frac{\Delta \text { Vout }}{\Delta \text { Vin }^{\prime} \cdot V_{\text {out }}}$ | $\begin{aligned} & \text { Iout }=10 \mathrm{~mA} \\ & \mid \text { Vout } \mathrm{i}+1.0 \mathrm{~V} \leqq \mid \text { Vin } \mid \leqq 10 \mathrm{~V} \end{aligned}$ |  | 0.1 |  | \%/V |
| Input Voltage | Vin |  |  |  | 10 | V |
| Limit Current | Ilim |  |  | 240 |  | mA |
| Temperature Coefficient | $\frac{\Delta \text { Vout }}{\Delta \text { Topr }}$ | $\begin{aligned} & \text { Iout }=10 \mathrm{~mA} \\ & -30^{\circ} \mathrm{C} \leqq \mathrm{Topr} \leqq 80^{\circ} \mathrm{C} \end{aligned}$ |  | $\pm 100$ |  | $\frac{\mathrm{PPM}}{{ }^{\circ} \mathrm{C}}$ |

## DESCRIPTION OF OPERATION



Fig. 3 Block Diagram

The variation of output voltage, Vout, is sent to an error amplifier by feedback resistors R1 and R2. The error amplifier compares the variation with reference voltage, compensates it to the opposite direction, and adjusts the Regulator to nominal output voltage.

- MEASUREMENT CIRCUIT


Fig. 4 Measurement Circuit


Fig. 5 Quiescent Current Measurement Circuit


Fig. 6 Input Transition Responce Measurement Circuit

TYPICAL CHARACTERISTICS (Example of RH5RE50X)


Fig. 7 Output Voltage VS. Output Current(1)


Fig. 9 Output Voltage VS. Input Voltage


Fig. 11 Output Voltage VS. Input Voltage


Fig. 8 Output Voltage VS. Output Current (2)


Fig. 10 Input/Output Voltage Difference VS. Output Current


Fig. 12 Output Voltage VS. Ambient Temperature


Fig. 13 Consumption Current VS.
Ambinet Temperature


Fig. 15 Input/Output Voltage Difference VS. Output Regulated Voltage


Fig. 17 Input Transition Responce (2)


Fig. 14 Consumption Current VS. Input Voltage


Fig. 16 Input Transition Responce (1)

## PACKAGE INFORMATION

* SOT-89 Mini-Power-Mold • Plastic Package


Fig. 18 SOT-89

* TO-92 Plastic Package


Fig. 19 TO-92

- Pin Configuration
* TO-92 Plastic Package for Taping Method


Fig. 20 TO-92
$1:$ GND
$2:$ Vin
$3:$ Vout

- Mark
(1)(2)(4)4)(6)(7)8: Type Number
(9)(11)(2) Lot Number


## TAPING SPECIFICATION

* SOT-89 Mini-Power-Mold • Plastic Package
- Tape Dimension and Direction

2 Kinds of Taping Method (T1, T2) are available.


T1 Type
T2 Type
UNIT: mm
Fig. 21

- Reel Dimension

1000 pieces can be contained in one reel.


UNIT: mm

Fig. 22

* TO-92 Plastic Package
- Tape Dimension and Direction

2 Kinds of Taping Method (RF, RR) are available.


Fig. 23

- Reel Dimension

2000 pieces can be contained in one reel.


UNIT: mm

Fig. 24

## §2 Applications

## STANDARD CIRCUIT



INCREASED VOLTAGE CIRCUIT


The following equation explains the output voltage.

$$
\text { VOUT }=\operatorname{Vreg}_{*}(1+\mathrm{R} 2 / \mathrm{R} 1)+\mathrm{Iss} \cdot \mathrm{R} 2
$$

The RX5RE series use low supply current, so R1 and R2 can be set high (several hundred $k$ ohms) and supply current of the whole circuit itself can be kept low.
RX5RE works with constant current, so the input voltage scarcely affects supply current of the circuit.

* Vreg: Fixed output voltage of RX5RE series

As the figure shows, two RX5RE devices can be made into a dual power circuit.
The figure shows examples with output of 8 V and 5 V . R is not needed when the minimum load current of IC2 is larger than Iss of IC1. Diode D protects IC1 when VOUT2 larger than VOUT1.

## CURRENT BOOST CIRCUIT



When an output voltage more above 120 mA is necessary, construct a current boost circuit as shown in the figure.

## ■CURRENT BOOST CIRCUIT with OVER-CURRENT PROTECTION



CONSTANT CURRENT POWER SUPPLY


The figure on the left explains the circuit construction to protect Tr. 1 from short output circuit or over current.
By adding Tr. 2 and R2 to current boost circuit (above figure), voltage drops to Vbe2 of Tr. 2 because of current through R2 ( $\doteqdot$ IOUT). When it drops, Tr. 2 will be on and will supply current to Tr .1 base. Tr. 1 will be off and will limit output current.
The following equation explains the operation current of the overcurrent protection circuit.

IOUT = Vbe/R2

As the figure shows, the construction can be used as constant current power supply. Output current, IOUT, can be found by the following equation. IOUT = Vreg/R + Iss
Do not exceed the allowable current.
Vreg: Fixed output voltage of RX5RE series

## §3 Selection Guide

## SELECTION GUIDE

You can define the output voltage and package of the RX5RE series.
The devices are defined by the following characters.

| R X $5 R E \underbrace{X X X}$ | $\leftarrow$ Type number |
| :---: | :---: |
| $\uparrow$ | $\uparrow \quad \uparrow$ |
| $a$ | $b$ |


| No. | Meaning |
| :---: | :---: |
| a | Defines the packaging type <br> $\mathrm{E}:$ TO-92 <br> $\mathrm{H}:$ Mini power mold (SOT-89) |
| b | Defines output voltage (Vout) <br> The range for Vout is 2.0 V to 6.0 V in units of 0.1V, <br> with an accuracy of $\pm 2.5 \%$. |
| c | Defines the packaging method for shipment <br> A : Taping <br> (Taping Method, T1/T2, RF/RR Types) |
|  | Cluing (Gluing is for mini power mold package <br> as a sample) |

# STEP-UP DC/DC CONVERTER RH5RCseries Application Manual 

## Contents

Features<br>Application<br>Block Diagram<br>Pin Configuration<br>Pin Description<br>Absolute Maximum Ratings<br>Electrical Characteristics<br>Measurement<br>Packing<br>Package Dimension<br>DC/DC Converter<br>Principle of Step-up Operation<br>Operation<br>Design of the DC/DC Converter<br>Selection of External Parts<br>Characteristics<br>Application Circuit

RH5RC301/302/501/502 are compact step-up DC/DC converter ICs, developed with the CMOS process technology. They consist of reference voltage source, error amplifier, control transistor, oscillation circuit, and output voltage setting resistor. As external parts, a coil, a diode, and a capacitor are available for obtaining a constant output voltage ( $3 \mathrm{~V}, 5 \mathrm{~V}$ ) higher than the input voltage.

The package is a compact three-terminal mini power mold type.

```
Features
\bullet RH5RC301 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3V output, normal type
RH5RC302
3V output, low input voltage type
RH5RC501
5V output, normal type
RH5RC502
5V output, low input voltage type
- Small invalid current
2.5\muA (Typ., no step-up, RH5RC301/302)
- Low voltage operation
Input voltage Vin \geqq 0.9V (RH5RC302/502)
- High efficiency
80% (Typ.)- High output voltage accuracy\(\pm 5 \%\)
```

- Small temperature drift of output voltage $\pm 50 \mathrm{ppm}$ (Typ.)
- Compact package Mini power mold (SOT-89)


## Application

Constant voltage source for battery-operated devices.
Constant voltage source for cameras, communications equipment, and videos.
Local regulator for different operating voltages.

## - Block Diagram



## Pin Configuration



Pin Description

| Pin No. | Name | Function |
| :---: | :--- | :--- |
| 1 | Vss | Ground |
| 2 | Out | Voltage Output |
| 3 | Lx | Switching pin |

Absolute Maximum Ratings

| Parameter | Symbol | Limit | Unit |
| :--- | :---: | :---: | :---: |
| Input Voltage | Vin | 7 | V |
| Output Voltage | Vout | 7 | V |
| Output Current of Lx pin | ILx | 120 | mA |
| Power Dissipation | Pd | 300 | mW |
| Operating Temperature | Topr | $-20 \sim+70$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

## - Electrical Characteristics

1. RH5RC301

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input Voltage | Vin |  |  |  | 6 | V |  |
| Starting Voltage | Vst | No Load |  |  | 1.0 | V | 1 |
| Holding Voltage | Vhld | No Load |  |  | 0.6 | V | 1 |
| Current Consumption | lin | Vin $=5 \mathrm{~V}$ |  | 2.5 | 6 | $\mu \mathrm{~A}$ |  |
| Output Voltage | Vin $=1.5 \mathrm{~V}$ |  | 7.5 | 20 | $\mu \mathrm{~A}$ | 1 |  |
| Output Current of Lx pin | ILx | VoL $=0.4 \mathrm{~V}$ | 40 |  |  | mA |  |
| Leakage Current of Lx pin | ILxL |  | 2.85 |  | 3.15 | V | 1 |
| Oscillating Frequency | fosc |  |  |  | 2 | $\mu \mathrm{~A}$ |  |
| Duty Ratio of Oscillation | Df |  |  |  |  | 90 | KHz |

2. RH5RC302

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Vin |  |  |  | 2 | V |  |
| Starting Voltage | Vst | No Load |  |  | 0.9 | V | 1 |
| Holding Voltage | Vhld | No Load |  |  | 0.5 | V | 1 |
| Current Consumption | lin | Vin $=5 \mathrm{~V}$ |  | 2.5 | 6 | $\mu \mathrm{~A}$ |  |
|  |  | Vin $=1.5 \mathrm{~V}$ |  | 7.5 | 20 | $\mu \mathrm{~A}$ | 1 |
| Output Voltage | Vout |  | 2.85 |  | 3.15 | V | 1 |
| Output Current of Lx pin | ILx | VoL $=0.4 \mathrm{~V}$ | 40 |  |  | mA |  |
| Leakage Current of Lx pin | ILxL |  |  |  | 2 | $\mu \mathrm{~A}$ |  |
| Oscillating Frequency | fosc |  |  | 60 |  | 100 | KHz |
| Duty Ratio of Oscillation | Df |  |  | 25 |  | $\%$ | 2 |

3. RH5RC501

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Vin |  |  |  | 6 | V |  |
| Starting Voltage | Vst | No Load |  |  | 1.0 | V | 1 |
| Holding Voltage | Vhld | No Load |  |  | 0.6 | V | 1 |
| Current Consumption | lin | Vin $=7 \mathrm{~V}$ |  | 3.5 | 9 | $\mu \mathrm{~A}$ |  |
| Output Voltage | Vin $=2.4 \mathrm{~V}$ |  | 12 | 32 | $\mu \mathrm{~A}$ | 1 |  |
| Output Current of Lx pin | ILx | VoL $=0.4 \mathrm{~V}$ | 60 |  |  | mA |  |
| Leakage Current of Lx pin | ILxL |  | 4.75 |  | 5.25 | V | 1 |
| Oscillating Frequency | fosc |  |  |  | 9 | $\mu \mathrm{~A}$ |  |
| Duty Ratio of Oscillation | Df |  | 100 |  | 140 | KHz |  |

4. RH5RC502

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Note |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Input Voltage | Vin |  |  |  | 2 | V |  |
| Starting Voltage | Vst | No Load |  |  | 0.9 | V | 1 |
| Holding Voltage | Vhld | No Load |  |  | 0.5 | V | 1 |
| Current Consumption | lin | Vin $=7 \mathrm{~V}$ |  | 3.5 | 9 | $\mu \mathrm{~A}$ |  |
| Output Voltage |  | Vin $=2.4 \mathrm{~V}$ |  | 12 | 32 | $\mu \mathrm{~A}$ | 1 |
| Output Current of Lx pin | ILx | VoL $=0.4 \mathrm{~V}$ | 60 |  |  | mA |  |
| Leakage Current of Lx pin | ILxL |  | 4.75 |  | 5.25 | V | 1 |
| Oscillating Frequency | fosc |  |  |  | 2 | $\mu \mathrm{~A}$ |  |
| Duty Ratio of Oscillation | Df |  | 110 |  | 150 | KHz |  |

Note: 1. The above table assumes that $\mathrm{L}=270 \mu \mathrm{H}$ (Sumida Electric Company LTD. CM-5), $\mathrm{D}=$ MA721 (Matsushita Electronics), and $\mathrm{C}=33 \mu \mathrm{~F}$ Tantaru Capacitor, or equivalent products are used for external parts.
2. Duty Ratio of oscillation Df is expressed as follows: :

$$
D f=\frac{t H}{t H+t L} \times 100(\%)
$$

## - Measurement



## 1) Starting voltage (circuit-1)

Gradually raise input voltage Vin from 0 V , and find out the point where Vout exceeds Vin (Vin $<$ Vout). The voltage at that point is the starting voltage.

## 2) Operation hold voltage (circuit-1)

While the specified voltage ( 2.85 V to 3.15 for $301 / 302$ ) is output, gradually lower the input voltage and find the point where the output voltage becomes smaller than the specified voltage. The voltage at that point is the operation hold voltage.

## 3) Consumption current (circuit-1)

The RH5RC IC uses the input current as the consumption current. So when Vin $\leqq$ Vout, rush current flows at intervals. Rectify it by inserting an L-C configuration line filter, and use the averaged current as the consumption current.

## 4) Maximum oscillation frequency (circuit-2)

To measure the maximum oscillation freqency, apply power to RH5RC between Out and Vss. When Vout (voltage applied to the Out terminal) is smaller than the specified voltage, the Lx terminal outputs oscillation waveforms. The maximum oscillation frequency is the waveform output from the $L x$ terminal when Vout $=$ specified voltage -50 mV .

## 5) Oscillation duty ratio

Use the duty ratio of the oscillation waveform output from the Lx terminal when the maximum oscillation frequency is measured.

## - Packing

1. You can select packing method from Taping and conductive bag.

The devices are defined by the following characters.
RH5RC301A-T1: Taping
RH5RC301A-T2: Taping
RH5RC301C : Conductive bag (for sample use only) definition of the packing method.

## 2. Taping



- Package Dimension



## - DC/DC Converter

RH5RC can be regarded as a DC/DC converter, in that it generates a direct current from another direct current. DC/DC converters are largely classified into two according to their power supply conversion type:


RH5RC is a switching regulator type IC. The switching regulator type ICs are further classified into two according to the insulation between the primary and secondary power supplies:

Switching regulator - Lins $\begin{aligned} & \text { Uninsulated type (chopper type) } \\ & \text { Insulated type (converter type) }\end{aligned}$
In RH5RC, input and output are separated only by a diode and cannot be isolated electrically. So the IC is an uninsulated chopper type switching regulator.

Therefore, RH5RC cannot be used as a line-operated type power supply with commercial power supplies. For input power supply, use batteries or a power supply which has been reduced and rectified by a commercial power transformer.

## - Principle of Step-up Operation

Figure 1 shows the basic circuit configuration of the step-up operation of the IC. In that configuration, when the transistor 1 (Tr. 1) is entirely OFF, the output voltage Vout is the value of the input voltage Vin minus the voltage reduced by coil L and diode D .

When Tr. 1 has been ON for time ton and is suddenly turned off, voltage VL is generated at the edges of $L$ because of the energy accumulated during the ton period. Therefore, the peak value of the voltage generated at that time is $\mathrm{Vin}+\mathrm{V}_{\mathrm{L}}$, and it is stored in the output capacitor C via D . This generates the step-up output voltage Vout that is equal to or larger than Vin.


Figure 1

## - Operation

## 1) Control system

Figure 2 shows the control system of RH5RC, which regulates the step-up output voltage Vout, obtained by the principle explained in the previous section, to generate a constant voltage source.


Figure 2

The volgage is stabilized by detecting the fluctuation of the output by the reference voltage source and the voltage comparator and operating the pulse generator at intervals. RH5RC consumes less current than other types, because there is no need to operate the pulse generator constantly.

In general, there are two types of switching regulator control method: pulse-width modulation (a) and frequency modulation (b). RH5RC can be regarded as a modified pulse-width modulation type, since the chopper drive period ( ON -time) is constant and the period that the pulse generator is not operated (OFF-time) is varied according to the input voltage and load.

## 2) Starting operation

RH5RC does not have a VDD (+ power supply) terminal. The Out terminal is used as the output, + power supply, and output voltage detection terminals.

When power is applied, the input voltage is provided to the Out terminal via coil L and diode D . Once operation is started with the provided power, the IC operates by the step-up voltage generated by itself. Therefore the step-up voltage is used as the gate drive voltage of the control transistor. This reduces the MOSFET ON resistance and enables large current drive by a small transistor, which then enables mounting to a three-terminal mini power mold (SOT-89).

Due to the circuit configuration described above, load applied at power-on increases the forward voltage $V_{F}$ of the diode, and reduces the actual activation voltage of the IC. So we recommend you to take measures such as attaching low-power reset function to the load circuit, so that only small load is applied when power is turned on or the output voltage is lowered.

When an input power supply having high impedance $Z_{B}$ is used, the starting voltage tends to be higher than usual. This is because the control transistor switch current $I_{L x}$ and $Z_{B}$ decrease the actual activation voltage of the IC. The IC is designed to prevent excessive ILx (soft start), but we recommend you to use an input power supply with $\mathrm{Z}_{\mathrm{B}}$ equal to or smaller than $5 \Omega$.

## 3) Steady-state operation

After power is turned on and the output voltage has reached the specified voltage ( 3 V or 5 V ), the control transistor is switched in frequencies corresponding to the input voltage and load to maintain a constant output voltage. When no load is applied, the IC needs to step up only the power that it consumes by itself, so the switching operation is performed with a very low frequency (lower than 10 Hz ).

In steady-state operation, when the control transistor has been ON for ton period, switching current Ilx flows from input power supply Vin through coil L. Ilx increases proportionally to time, so it is expressed as follows:

$$
\begin{equation*}
\operatorname{LLx}=\frac{\mathrm{V} \text { in }}{L x} \cdot \text { ton } . \tag{1}
\end{equation*}
$$

(Lx is the inductance of the coil, and the voltage decrease due to the ON-resistance of the transistor is ignored.)
For recommended coils (see p.13), the ton period is set inside the IC so that ILx does not exceed the rated value ( 120 mA ). Always check the ILx value according to the operation conditions.

## - Design of the DC/DC Converter

## 1) Output current

In the circuit configuration of RH5RC, output is obtained by accumulating energy in the coil while the control transistor is ON and superimposing it on the input power supply while the control transistor is OFF.

The electric power Pon accumulated in the coil when the control transistor is switched once is expressed as follows:

$$
\begin{equation*}
\text { Pon }=\int_{0}^{\mathrm{t} \text { on }} \frac{\mathrm{Vin}^{2}}{\mathrm{Lx}} \mathrm{tdt} \tag{2}
\end{equation*}
$$

(ton is the ON-time of the control transistor, Vin is the input voltage, and Lx is the coil inductance.)

RH5RC uses the OFF-time control method, in which the ton time is constant and a pulse is sent when the output voltage becomes smaller than the specified value VT (= Vout). Therefore, when the load is heavy or the input voltage is low, switching is performed fosc (maximum oscillation frequency) times at maximum. The power $\mathrm{PL}_{\mathrm{L}}$ accumulated in the coil at that time is expressed as follows:

$$
\begin{equation*}
P_{L}=P o n \cdot f o s c \tag{3}
\end{equation*}
$$

At that time, the following relationship is established in RH5RC301 and 501:

$$
\begin{equation*}
\text { ton }=\text { toff }=\frac{1}{2 \cdot \text { fosc }} \tag{4}
\end{equation*}
$$

And the following relationship is established in RH5RC302 and 502:

$$
\begin{equation*}
\text { ton }=3 \cdot \text { toff }=\frac{3}{4 \cdot \text { fosc }} \tag{5}
\end{equation*}
$$

From expressions (1) to (5), the maximum output current lout in a design of DC/DC converter using RH5RC is as follows:

For RH5RC301 and 501:

$$
\begin{align*}
\text { lout } & =\frac{P_{L}}{(\text { Vout }- \text { Vin })} \ldots . . . . . . . . . . . ~  \tag{6}\\
& =\frac{\text { Vin }^{2}}{8 \cdot \text { fosc } \cdot \text { Lx } \cdot(\text { Vout }- \text { Vin })}
\end{align*}
$$

For RH5RC302 and 502:

$$
\begin{equation*}
\text { lout }=\frac{9 \cdot \text { Vin }^{2}}{32 \cdot \mathrm{fosc} \cdot L x \cdot(\text { Vout }-\mathrm{Vin})} \tag{8}
\end{equation*}
$$

Due to such matters as efficiency, the actual output voltage will be $50 \%$ to $80 \%$ of the results of expressions (6) and (8).

Therefore, to increase the output current, the inductance $L x$ of the coil must be smaller. However, if the inductance is too small, the Itx value will exceed the ratings as described in the previous section, Operation description-3) Rated operation. In general, the appropriate inductance is:

$$
\begin{equation*}
L x=82 \sim 270 \mu H \tag{9}
\end{equation*}
$$

## 2) Ripple characteristics

Ripples that appear in the output of a DC/DC converter using RH5RC are classified into four:
(1) Ripples due to coil switching.
(2) Ripples due to fluctuation of the voltage accumulated in output capacitor C .
(3) Ripples due to the characteristics of output capacitor C .
(4) Ripples due to wiring.

The ripples of (1) occur at the moment the control transistor is turned off. The frequency spectrum spreads very widely (over several MHz ) and the amplitude is several tens of mV . The main cause is the floating capacity on the $L x$ terminal and the turn-on time of the diode. Place the $L x$ terminal, coil and diode as close together as possible, and use a diode with short turn-on time. The ripples can also be reduced by inserting a capacitor of several tens of pF between the anode and cathode (see Figure 3).

The ripples of (2) are the disadvantage of the off-time control method used by RH5RC. They are caused because even under small load, the same potential as that for the maximum load is applied to the output capacitor at every switching. So use a coil with as large an inductance as possible within the desired range of the output current capacity.

The ripples can also be reduced by increasing the capacity of the output capacitor. This is easy to see since the ripple Vp is expressed as follows:

$$
\begin{equation*}
\mathrm{Vp}=\int \frac{1}{\mathrm{C}} \mathrm{iDdt} \tag{10}
\end{equation*}
$$

(iD is the current flowing in the diode.)
Ripples of (3) are caused by equivalent resistance and frequency response of the output capacitor. The capacitor impedance $\mathbf{Z c}$ is expressed as follows:

$$
\begin{equation*}
Z c=R+\omega L+\frac{1}{\omega C} \tag{11}
\end{equation*}
$$

Zc causes ripples in combination with the charged current. Against this type of ripple, insert a capacitor of about $0.1 \mu \mathrm{~F}$ in parallel with output capacitor C (see Figure 3).

Ripples of (4) are caused mainly by the routing of the power supply grounding. The grounding must be one-point and routed as short as possible to avoid any excessive impedance (especially $R$ and L elements) (see Figure 3).


Figure 3

## 3) Efficiency

There are two major causes to degrade the efficiency in a DC/DC converter using RH5RC:
(1) Power loss in diode
(2) Power loss in control transistor

Loss of (1) Pd is expressed as follows:

$$
\begin{equation*}
\mathrm{Pd}=\mathrm{Vf} \cdot \text { lout } \tag{12}
\end{equation*}
$$

To improve the efficiency, use a diode with a small Vf value.
Loss of (2) PT is expressed as follows from equation (1):

$$
\begin{align*}
\mathrm{Pt} & =\mathrm{ILx} \cdot \mathrm{RT} \cdot \ldots . . . . . . . . . . .  \tag{13}\\
& =\frac{\mathrm{Vin}}{\mathrm{Lx}} \cdot \operatorname{ton} \cdot \mathrm{RT} \tag{14}
\end{align*}
$$

(RT is the ON-resistance of the control transistor.)
To improve the efficiency, use a coil with a large $L x$ value.

## - Selection of External Parts

## 1) Coil

To select choke coils, consider the following points:

- The core must not be saturated magnetically.
- There must be a sufficient margin of the rated current.
- DC resistance must be sufficiently low.
- The allowable loss must be sufficiently large.

For RH5RC, the following coils are recommended:

- CMD-6L (Sumida Electric Company Ltd., Model 6303-014, 015, 016, 017)
- CM-5 (Sumida Electric Company Ltd., Model 6301-064, 065, 066)
- CP-4LBM (Sumida Electric Company Ltd., Model 5201-053, 055, 066)


## 2) Diode

To select diodes, consider the following points:

- The forward voltage must be small.
- The turn-on time must be short.
- There must be a sufficient margin of the rated current.

In general, a schottky diode is suitable. Be careful, because some of them may have increased reverse current at a high temperature.

## 3) Capacitor

To select capacitors, consider the following points:

- The capacity must be comparatively large.
- The equivalent resistance must be small.

In general, tantalum (aluminum) electrolytic capacitors and layered ceramic capacitors are suitable.

## - Characteristics

1) Output Voltage VS. Input Voltage $\left(\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}\right)$
(1) RH5RC301
$\mathrm{L}=82 \mu \mathrm{H}(\mathrm{CM}-5), \quad \mathrm{D}=\mathrm{MA} 721$



(2) RH5RC302
$\mathrm{L}=82 \mu \mathrm{H}$ (CM-5), $\mathrm{D}=$ MA721



(3) RH5RC501



(4) RH5RC502



2) Output Voltage VS. Output Current ( $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )
(1) RH5RC301, 302

(2). RH5RC501, 502

3) Efficiency VS. Input Voltage ( $\mathrm{Ta}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )
(1) RH5RC301

(2) RH5RC302

(3) RH5RC501

(4) RH5RC502
$\mathrm{L}=120 \mu \mathrm{H}(\mathrm{CM}-5), \mathrm{D}=\mathrm{MA} 721, \mathrm{I}$ out $=1 \mathrm{~mA}$

4) Operation Start Voltage VS. Output Current (resistance load) ( $\mathrm{Ta}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )
(1) RH5RC301, 302

(2) RH5RC501, 502
$\mathrm{L}=120 \mu \mathrm{H}(\mathrm{CM}-5), \mathrm{D}=\mathrm{MA} 721$

(2) RH5RC501, 502

5) Current Consumption VS. Input Voltage ( $\mathrm{Ta}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

6) Operation Start Voltage VS. Temperature
(1) RH5RC301, 302


## 7) Maximum Oscillating Frequency VS. Temperature


8) Ripple Voltage VS. Input Voltage ( $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )
(1) RH5RC301, 302
$\mathrm{L}=120 \mu \mathrm{H}(\mathrm{CM}-5), \mathrm{D}=\mathrm{MA} 721$, Iout $=1 \mathrm{~mA}, \mathrm{C}=33 \mu \mathrm{~F}$, Except Spike


- Application Circuit
- Step-up DC/DC Converter

- Power Switching Circuit

- Step-down DC/DC Converter

- Power Saving Circuit



## STEP-UP/STEP-DOWN DC/DC CONVERTER RF5RD Series Application Manual

RF5RD301/501 are compact DC/DC converter ICs developed with the CMOS process technology. When the input voltage is sufficiently high, they work as series regulators. When the input voltage falls down, they work as step-up switching regulators.

They consist of a step-up switching regulator circuit and series regulator circuit. The switching regulator circuit consists of the reference voltage source, error amplifier, control transistor, oscillation circuit, and output voltage setting resistor. The series regulator circuit consists of the reference voltage source (shared with the switching regulator circuit), error amplifier, output transistor, and output voltage setting resistor.

As external parts, a coil, a diode, and a capacitor are available for making the output voltage constant even when the input voltage changes across the output voltage.

## Features

- RF5RD301
Output voltage 3V (Typ.)
RF5RD501 Output voltage 5V (Typ.)
- Low idle current
4.0 A (Typ., no step up, RF5RD301)
- Small idle current
Input voltage Vin $\geqq 1.2 \mathrm{~V}$ (no load)
- High efficiency
70\% (Typ., step up)
- High output voltage accuracy . . . . . . . . . . . . . . . . $\pm 5 \%$
- Small temperature drift of output voltage . . . . . . . . $\pm 100 \mathrm{ppm}$ (Typ.)
-Small package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-pin SOP


## Application

- Constant voltage source for battery-operated devices.
- Constant voltage source for cameras, communication equipment, and videos.
- Local regulator for different operating voltages.


## Block Diagram



## - Pin Configuration



## Pin Description

| Pin No. | Name | Function |
| :---: | :--- | :--- |
| 1 | Vout | Output Voltage |
| 2,3 | NC | No Connection |
| 4 | Lx | Switching pin |
| 5 | Vss | Ground |
| 6,7 | NC | No Connection |
| 8 | Vsw | Step-up Output |

- Absolute Maximum Ratings
(Vss=oV)

| Parameter | Symbol | Limit | Unit |
| :--- | :---: | :---: | :---: |
| Input Voltage | Vin | 12 | V |
| Output Voltage | Vout | 12 | V |
| Output Current of Lx pin | ILx | 100 | mA |
| Power Dissipation | Pd | 300 | mW |
| Operating Temperature | Topr | $-20 \sim+70$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | Tstg | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

- RF5RD301 (3V Output)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Vin |  |  |  | 8 | V |
| Starting Voltage | Vst | No Load | 1.2 |  |  | V |
| Holding Voltage | Vhid | No Load | 0.8 |  |  | V |
| Current Consumption | lin | No Load, Vin $=5 \mathrm{~V}$ |  | 4 | 9 | $\mu \mathrm{A}$ |
|  |  | No Load, Vin $=2.4 \mathrm{~V}$ |  | 7 | 20 | $\mu \mathrm{A}$ |
| Output Voltage | Vout |  | 2.85 |  | 3.15 | V |
| Output Current | lout | $V \mathrm{in}=5 \mathrm{~V}$ |  | 40 |  | mA |
|  |  | $\mathrm{Vin}=2.4 \mathrm{~V}$ |  | 15 |  | mA |
| Output Current of Lx pin | ILx | $\mathrm{Vol}=0.4 \mathrm{~V}$ | 40 |  |  | mA |
| Leakage Current of Lx pin | ILxL |  |  |  | 1 | $\mu \mathrm{A}$ |
| Oscillating Frequency | fosc |  | 60 |  | 90 | KHz |

- RF5RD501 (5V Output)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | Vin |  |  |  | 8 | V |
| Starting Voltage | Vst | No Load | 1.2 |  |  | V |
| Holding Voltage | Vhld | No Load | 0.8 |  |  | V |
| Current Consumption | lin | No Load, Vin $=7 \mathrm{~V}$ |  | 6 | 11 | $\mu \mathrm{A}$ |
|  |  | No Load, Vin $=3.6 \mathrm{~V}$ |  | 15 | 40 | $\mu \mathrm{A}$ |
| Output Voltage | Vout |  | 4.75 |  | 5.25 | V |
| Output Current | lout | V in $=7 \mathrm{~V}$ |  | 40 |  | mA |
|  |  | $\mathrm{Vin}=3.6 \mathrm{~V}$ |  | 20 |  | mA |
| Output Current of Lx pin | ILx | $\mathrm{Vol}=0.4 \mathrm{~V}$ | 60 |  |  | mA |
| Leakage Current of Lx pin | ILXI |  |  |  | 1 | $\mu \mathrm{A}$ |
| Oscillating Frequency | fosc |  | 100 |  | 140 | KHz |

Note: The above table assumes that $L=120 \mu \mathrm{H}$ (CMD6L), MA721 diode or equivalent, and $\mathrm{C}=22 \mu \mathrm{~F}$ are used for external parts.

## Measurement



Circuit-2

1) Operation start voltage (circuit-1)

Raise input voltage Vin from OV gradually, and find out the point where Vout exceeds Vin. The input voltage at that point is the operation start voltage.
2) Operation hold voltage (circuit-1)

Keep the output to be the specified voltage ( 2.85 V to 3.15 V for 301 ). Lower the input voltage gradually, and find out the point where the output voltage becomes lower than the specified voltage. The input voltage at that point is the operation hold voltage.
3) Consumed current (circuit-1)

For the RF5RD301 and RF5RD501, the input current is the consumed current. Therefore, rush current intermittently flows when Vin is equal to or lower than Vout. So rectify the current by, for example, inserting a line filter of L/C configuration, and use the average current for the consumed current.
4) Maximum oscillation frequency (circuit-2)

To measure the maximum oscillation frequency, set the power supply for the RF5RD301 and RF5RD501 to within $V_{s w}$ and $V_{s s}$. An oscillation waveform is output to the $L x$ terminal when the voltage $\mathrm{V}_{\mathrm{sw}}$ applied to the $\mathrm{V}_{\mathrm{sw}}$ terminal is lower than the specified voltage. The maximum oscillation frequency is the waveform output from the $L x$ terminal when $V_{s w}=$ specified voltage -50 mV .

Package -Dimension


## Operation

1) Switching between step-up and step-down operations

The RF5RD301 and RF5RD501 perform step-down operation when the input voltage is sufficiently higher than the specified output voltage, and work as series regulators. They perform step-up operation when the input voltage is lower than the specified output voltage, and work as step-up switching regulators + series regulators.

The input voltage Vinu/d that causes switching of the step-up and step-down operations is:

$$
\begin{equation*}
V_{\text {in } U / D}=V_{\text {sw }}+V_{F} \tag{1}
\end{equation*}
$$

( $\mathrm{V}_{\text {sw }}$ is the specified step-up output voltage, $\mathrm{V}_{\mathrm{F}}$ is the forward voltage of the diode.)
To suit the capacity of the output transistor of the series regulator, $\mathrm{V}_{\text {sw }}$ is set in the IC chip as:

$$
\begin{equation*}
V_{\text {sw }} \simeq V_{\text {out }}+0.5(V) \tag{2}
\end{equation*}
$$

(Vout is the specified output voltage.)
From (1) and (2), Vinu/d is expressed as follows:

$$
\begin{equation*}
V_{\text {inu/D }} \simeq V_{\text {out }}+V_{F}+0.5(V) \tag{3}
\end{equation*}
$$

2) Control system

The RF5RD301 and RF5RD501 use the control system shown in Figure 2 to obtain regulated constant voltage from the output voltage Vout obtained from the step-up and step-down operations above.


Figure 2

When V in is higher than $\mathrm{Vin}_{\mathrm{in}} \mathrm{D}$, the RF5RD301 and RF5RD501 perform step-down operation and the pulse generator does not work. So the input voltage goes through the power converter circuit as is, and is applied to the series regulator. Then the regulated output is obtained.

When Vin is equal to or lower than Vinu/D, the RF5RD301 and RF5RD501 perform step-up operation and the step-up switching regulator works. The step-up voltage is applied to the series regulator and the regulated output is obtained. At that time, the step-up DC/DC converter uses the reference voltage source and the voltage comparator to detect the amount of fluctuation in the step-up output, and operates the pulse generator intermittently. This eliminates the need to constantly operate the pulse generator, enabling low power consumption in step-up operation as well as in step-down operation.

## 3) Operation start

The RF5RD301 and RF5RD501 do not have a VDD terminal (+power supply terminal). The $V_{\text {sw }}$ terminal is used as the step-up output terminal, +power supply terminal, and step-up output voltage detection terminal.

At power on, the input voltage is applied to the $V_{s w}$ terminal via coil $L$ and diode $D$, and the IC starts operation.

When V in is equal to or smaller than V in $\mathrm{U} / \mathrm{D}$, the IC starts operation as a step-up switching regulator. If a heavy load is applied to the output terminal at power on, the forward voltage $\mathrm{VFF}_{\mathrm{F}}$ of diode D increases and causes lowering of the actual activation voltage of the IC. So take some measure to lower the load at power on and at low output voltage, for example by attaching the low voltage reset (low power) function.

When an input power supply with high power supply impedance $Z_{B}$ is used, the operation start voltage tends to be higher than usual. This is because the voltage is lowered by the switch current ILx and $\mathrm{Z}_{\mathrm{B}}$ of the control transistor, and as a result the actual activation voltage of the IC is lowered. RF5RD301 and RF5RD501 are designed so that ILx does not become excessive at power on (soft start), but it is recommended to use an input power supply with $Z_{B}$ lower than $5 \Omega$.
4) Steady-state operation

After the IC starts operation and the output voltage reaches the specified voltage, the output voltage is kept constant even when the input voltage sharply fluctuates across the specified output voltage. This is enabled by the comparatively fast step-up/down switching and the filtering effect of the externally attached $L$ and $C$.

In the RF5RD301 and RF5RD501, the series regulator also works as a ripple filter in step-up operation. This suppresses the ripples generated by the step-up switching regulator, and constantly offers low-ripple output.

## DC／DC Converter design

1）Output current
In designing a DC／DC converter using the RF5RD301 and RF5RD501，the output current lout generally depends on the output current of the series regulator in step－down operation，and depends on the capability of the step－up switching regulator in step－up operation．

## 〈Step－down 〉

In a series regulator of CMOS configuration，the output current loutr is generally expressed as：

$$
\begin{equation*}
\text { lout }=\text { loutR }=K P \cdot \text { (Input/Output Voltage Difference). } \tag{4}
\end{equation*}
$$

（KP is the conduction coefficient of the output transistor．）
In the RF5RD301 and RF5RD501，the input voltage of the series regulator is supplied via diode $D$ ，so lout is expressed as：

$$
\begin{equation*}
\text { lout }=K P \cdot\left(V_{\text {in }}-V_{F}-V_{\text {out }}\right) \tag{5}
\end{equation*}
$$

## 〈Step－up〉

In step－up operation，the difference in the I／O voltages of the series regulator is fixed to about 0.5 V ．Therefore，loutr is expressed as：

$$
\begin{equation*}
\text { louts }=0.5 \cdot \mathrm{KP} \tag{6}
\end{equation*}
$$

The output current louts of the step－up switching regulator is expressed as：

$$
\begin{equation*}
\text { louts }=K \frac{V_{\text {in }^{2}}}{8 \cdot \text { fosc } \cdot L x \cdot\left(\text { Vout }^{+0.5-V \text { in })}\right.} \tag{7}
\end{equation*}
$$

（ $L x$ is the inductance of the coil used，$K=0.5$ to 0.8 ．）
Therefore，the output current of lout of the switching regulator is limited by the smaller of expressions（6）and（7）（see the section below，the output current of the step－up switching regulator）．

When V in is comparatively high and（ $\mathrm{Vout}-\mathrm{Vin}_{\text {in }}$ ）is small，loutr $\leqq$ louts．In other cases，loutr $\geqq$ louts．

## －The output current of the step－up switching regulator－

The step－up switching regulator incorporated in the RF5RD301 and RF5RD501 has a circuit configuration that stores energy in the coil when the control transistor is on and takes out the output by superimposing the energy to the input power supply when the control transistor is off．

When the control transistor switches once, the power Pon stored in the coil is expressed as:

$$
\begin{equation*}
\text { Pon }=\int_{0}^{\text {ton }} \frac{\text { Vin }}{L x} t d t \tag{8}
\end{equation*}
$$

(ton is the on-time of the control transistor, V in is the input voltage, and Lx is the inductance of the coil.)

This circuit uses the off-time control method. The ton is fixed, and pulses are sent when the step-up output voltage becomes lower than the specified value $\mathrm{V}_{\mathrm{sw}}$ ( $=$ Vout +0.5 ). Therefore, when the load is heavy or input voltage is low, the transistor switches fosc (maximum oscillation frequency) times at maximum. At that time, the power PL stored in the coil is expressed as:

$$
\begin{equation*}
\mathrm{PL}=\mathrm{Pon} \cdot \text { fosc } \tag{9}
\end{equation*}
$$

At that time, the following relationship is established:

$$
\begin{equation*}
\text { ton }=\text { toff }=\frac{1}{2 \cdot \text { fosc }} \tag{10}
\end{equation*}
$$

Thus, the maximum output current obtained by the step-up switching regulator is:

$$
\begin{equation*}
\text { louts }=\frac{V_{\text {in }^{2}}}{8 \cdot \text { fosc } \cdot L x \cdot\left(V_{\text {out }}+0.5-V_{\text {in }}\right)} \tag{11}
\end{equation*}
$$

In actual operation, the output current will be $50 \%$ to $80 \%$ of expression (11), due to such factors as efficiency.

As indicated above, the inductance value $L x$ of the coil must be small to increase the stepup output current. However, if the Lx value is too small, ILx may exceed the rated value ( 120 mA ) since the ILx is expressed as follows:

$$
\begin{equation*}
\mathrm{ILx}=\frac{\mathrm{V} \text { in }}{\mathrm{Lx}} \cdot \text { ton } \tag{12}
\end{equation*}
$$

(Voltage lowered by the on-resistance of the transistor is ignored.)
Be careful of the ILx value.
Generally, the appropriate value is:

$$
\begin{equation*}
L x=82 \sim 470 \mu H \tag{13}
\end{equation*}
$$

2) Efficiency characteristics

There are three factors that worsen the efficiency characteristics of the DC/DC converter using the RF5RD301 or RF5RD501:
(1) Power loss in the series regulator
(2) Power loss in the diode
(3) Power loss in the control transistor

In step-down operation, the step-up switching regulator is not operating. So the worsening factors are (1) and (2).

In the RF5RD301 and RF5RD501, the power consumption of the IC itself is very small. If it is ignored, the efficiency $\eta \mathrm{D}$ in step-down operation is:

$$
\begin{equation*}
\eta D=\frac{V_{\text {out }}}{V_{\text {in }}+V_{F}} \tag{14}
\end{equation*}
$$

In step-up operation, the step-up switching regulator is operating. So all of (1), (2), and (3) are worsening factors. Efficiency $\eta \mathrm{R}$ due to loss (1) is:

$$
\begin{equation*}
\eta R=\frac{\text { Vout }}{\text { Vout }+0.5} \tag{15}
\end{equation*}
$$

Loss of (2) PD is:

$$
\begin{equation*}
P D=V_{F} \cdot \text { lout } \tag{16}
\end{equation*}
$$

Loss of (3) PT is expressed as follows with the on-resistance of the control transistor as RT:

$$
\begin{equation*}
\mathrm{PT}=\frac{\mathrm{V}_{\text {in }}}{\mathrm{Lx}} \cdot \text { ton } \cdot \mathrm{R}_{\mathrm{T}} \tag{17}
\end{equation*}
$$

Therefore, the efficiency $\eta \mathrm{U}$ of the DC/DC converter in step-up operation is:

$$
\begin{equation*}
\eta U=\frac{1-(P D+P T)}{V_{\text {in }} \cdot \text { lout }} \cdot \frac{\text { Vout }}{V_{\text {out }}+0.5} \tag{18}
\end{equation*}
$$

## Selecting external parts

1) Coil

In selecting the choke coil, the following should be satisfied:

- The core does not suffer magnetic saturation.
- There is a sufficient margin in the rated current.
- DC resistance is sufficiently low.
- Allowable loss is sufficiently large.

The following coils are recommended:

- CMD-6L (Sumida Electric Company Ltd., Model 6303-014, 015, 016 and 017)
- CM-5 (Sumida Electric Company Ltd., Model 6301-064, 065 and 066)
- CP-4LBM (Sumida Electric Company Ltd., Model 5201-053, 055, 066)

2) Diode

In selecting the diode, the following should be satisfied:

- The forward voltage is low.
- The turn-on time is short.
- There is a sufficient margin in the rated current.

Generally, Schottoky diodes are appropriate. Some, however, may increase the reverse current at high temperature.
3) Capacitor

In selecting capacitors, consider the following:

- The capacity is relatively large.
- The equivalent resistance is small.

Generally, tantalum (aluminum) electrolytic capacitors and laminated ceramic capacitors are appropriate.

## ■ Characteristics

1) Output Voltage VS. Input Voltage $\left(\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}\right)$
(1)RF5RD301



(2) RF5RD501



2) Output Voltage VS. Output Current $\left(\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}\right)$
(1) RF5RD301

(1) RF5RD501

3) Efficiency VS. Input Voltage $\left(\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}\right)$
(1) RF5RD301

(2) RF5RD501

4) Start Voltage VS. Output Current (with Load) ( $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}$ )

5) Start Voltage VS. Temperature

6) Consumed Current VS. Input Voltage ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

7) Maximum Oscillation Frequency VS. Temperature


RICOH COMPANY, LTD. ELECTRONIC DEVICES DIVISION

## RICOH CORPORATION

## ELECTRONIC DEVICES DIVISION

SAN JOSE OFFICE
3001 ORCHARD PARKWAY SAN JOSE, CA. 95134-2088 USA PHONE 408-432-8800 FAX 408-432-8375


[^0]:    * 8 pins in I/O pads are dedicated to Vcc and GND. 64, 80 and 128 pin type of SQFP are under development.

[^1]:    00 Low Order Address

[^2]:    ＊1：See the INDEXING DEFINITION TABLE．（P24）
    ＊2：For details，see the CONDITION TABLE．（P26）

