

SAMSUNG

1120-6021
Feb., 1996

SRAM Data Book

1996

DATA BOOK



SRAM

1996

SAMSUNG

PRINTED IN KOREA

Circuit diagrams utilizing SAMSUNG products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of SAMSUNG or others. SAMSUNG reserves the right to change device specifications.

Certified ISO 9001



Certificate No. FM 24651

TABLE OF CONTENTS

I. FUNCTION GUIDE

1. Product Guide	11
2. Ordering Information	15

II. SRAM DATA SHEET

Low Power SRAMs(5.0V Operation)

1. KM62256C Family	32K × 8	Commercial, Extended, Industrial Products	23
2. KM68512A Family	64K × 8	Commercial, Industrial Products	33
3. KM681000B Family	128K × 8	Commercial, Extended, Industrial Products	42
4. KM681000C Family	128K × 8	Commercial, Industrial Products	53
5. KM6161000B Family	64K × 16	Commercial, Industrial Products	55
6. KM684000A Family	512K × 8	Commercial, Industrial Products	64

Low Voltage SPAMs(3.0V, 3.3V Operation)

7. KM62V256C, KM62U256C Family	32K × 8	Commercial, Extended, Industrial Products	77
8. KM68V512A, KM68U512A Family	64K × 8	Commercial, Extended, Industrial Products	87
9. KM68V1000B, KM68U1000B Family	128K × 8	Commercial, Extended, Industrial Products	96
10. KM616V1000B, KM616U1000B Family	64K × 16	Commercial, Extended, Industrial Products	107
11. KM68V4000A Family	512K × 8	Commercial, Industrial Products	118

High Speed SRAM(5.0V Operation)

12. KM64B261A	64K × 4	With OE/ BiCMOS Center Power	129
13. KM64258C	64K × 4	With OE/	135
14. KM68B261A	32K × 8	BiCMOS Center Power	143
15. KM68257C	32K × 8		147
16. KM641001	256K × 4	With OE/	154
17. KM641001A	256K × 4	With OE/	160
18. KM64B1003	256K × 4	With OE/ BiCMOS Center Power	166
19. KM641003	256K × 4	With OE/ Center Power	172
20. KM641003A	256K × 4	With OE/ Center Power	178
21. KM681001	128K × 8		184
22. KM681001A	128K × 8		191
23. KM68B1002	128K × 8	BiCMOS Center Power	198
24. KM681002	128K × 8	Center Power	204
25. KM681002A	128K × 8	Center Power	210
26. KM6161002	64K × 16	Center Power	216
27. KM6161002A	64K × 16	Center Power	223
28. KM64B4002	1M × 4	With OE/ BiCMOS Center Power	230

TABLE OF CONTENTS (Continued)

29. KM644002A	1M × 4	Center Power	236
30. KM644002/L	1M × 4	Center Power DTN MODE	242
31. KM68B4002	512K × 8	BiCMOS Center Power	249
32. KM684002A	512K × 8	Center Power	255
33. KM684002/L	512K × 8	Center Power DTN MODE	261
34. KM616B4002	256K × 16	BiCMOS Center Power	268
35. KM6164002A	256K × 16	Center Power	275
36. KM6164002/L	256K × 16	Center Power DTN MODE	282

High Speed SRAM(3.3V Operation)

37. KM68V257C	32K × 8	Low Vcc Operation	293
38. KM64V1003A	256K × 4	With OE/ Center Power Low Vcc Operation	300
39. KM68V1002A	128K × 8	Center Power Low Vcc Operation	306
40. KM616V1002A	64K × 16	Center Power Low Vcc Operation	312
41. KM64BV4002	1M × 4	With OE/ BiCMOS Low Vcc Operation	319
42. KM64V4002A	1M × 4	With OE/ Center Power Low Vcc Operation	325
43. KM68BV4002	512K × 8	BiCMOS Low Vcc Operation	331
44. KM68V4002A	512K × 8	Center Power Low Vcc Operation	337
45. KM616BV4002	256K × 16	BiCMOS Low Vcc Operation	343
46. KM616V4002A	256K × 16	Center Power Low Vcc Operation	350

Synchronous SRAM

47. KM718B86	64K × 18	Sync. Burst SRAM with Interleave Burst Order(5V)	359
48. KM718BV87	64K × 18	Sync. Burst SRAM with Interleave Burst Order	369
49. KM718B90	64K × 18	Sync. Burst SRAM with Linear Burst Order (5V)	379
50. KM718BV87AT	64K × 18	Sync. Burst SRAM with Interleave Burst Order	389
51. KM732V588	32K × 32	Sync. Pipe & Burst SRAM with Interleave Burst Order	402
52. KM732V589/L	32K × 32	Sync. Pipe & Burst SRAM with LBO# and ZZ pin	413
53. KM716V689	64K × 16	Sync. Pipe & Burst SRAM with LBO# and ZZ pin	427
54. KM736V695/L	64K × 36	Sync. Pipe & Burst SRAM with LBO# and ZZ pin	441
55. KM736V687	64K × 36	Sync. Burst SRAM with Interleave Burst Order	442

III. PACKAGE DIMENSIONS	443
-------------------------	-----

IV. SALES OFFICES and MANUFACTURER'S REPRESENTATIVES	463
--	-----


Function Guide	1
SRAM Data Sheets	2
Package Dimensions	3
Sales Offices and Manufacturer's Representatives	4




FUNCTION GUIDE 1

1. Product Guide

2. Ordering Information





1. Low Power SRAM (5V Operation)

Den.	Org.	Product No*	Op. Temp	Speed	Icc2/Isb1 (mA/μA)	Package
256K	32K x 8	KM62256CL KM62256CL-L	0~70°C	45/55/70	70/100 70/20	28-TSOP(I) Rev/Forward
		KM62256CLE KM62256CLE-L	-25~85°C	70/100	70/100 70/50	28-DIP
		KM62256CLI KM62256CLI-L	-40~85°C	70/100	70/100 70/50	28-SOP
512K	64K X 8	KM68512CL KM68512CL-L	0~70°C	45/55/70	70/100 70/20	32-TSOP(I) Forward
		KM68512CLI KM68512CLI-L	-40~85°C	70/100	70/100 70/50	32-SOP
1M	128K x 8	KM681000BL KM681000BL-L	0~70°C	55/70	70/100 70/20	32-TSOP(I) Rev/Forward
		KM681000BLE KM681000BLE-L	-25~85°C	70/100	70/100 70/50	
		KM681000BLI KM681000BLI-L	-40~85°C	70/100	70/100 70/50	
		***KM681000CL ***KM681000CL-L	0~70°C	45/55	90/5 90/2	32-SOP
		***KM681000CLE ***KM681000CLE-L	-25~85°C	55/70	90/10 90/4	
	***KM681000CLI ***KM681000CLI-L	-40~85°C	55/70	90/10 90/4		
	64K x 16	KM6161000BL KM6161000BL-L KM6161000BLI KM6161000BLI-L	0~70°C -40~85°C	55/70 70/100	70/100 70/20 70/100 70/50	44-TSOP(II) Rev/Forward
4M	512K x 8	KM684000AL KM684000AL-L	0~70°C	55/70	70/100 70/20	32-TSOP(II) Rev/Forward
		KM684000ALI KM684000ALI-L	-40~85°C	70/100	70/100 70/50	32-SOP 32-DIP

* : Refer to the ordering information for more detail description of each product

** : Preliminary

*** : Under development

2. Low Power SRAM (Low Vcc Operation)

Den.	Org. & Op Vcc	Product No*	Op. Temp	Speed	Icc2/I _{sb1} (mA/ μ A)	Package
256K	32K x 8 (Vcc=3.0~3.6V)	KM62V256CL-L	0~70°C	70/100	35/10	28-TSOP(I) Reverse 28-TSOP(I) Forward 28-SOP
		KM62V256CLE-L KM62V256CLJ-L	-25~85°C -40~85°C	70/100 70/100	35/20 35/20	
512K	32K X 8 (Vcc=2.7~3.3V)	KM62U256CL-L	0~70°C	85/100	35/10	32-TSOP(I) Forward 32-SOP
		KM62U256CLE-L KM62U256CLJ-L	-25~85°C -40~85°C	85/100 85/100	35/15 35/15	
1M	64K x 8 (Vcc=3.0~3.6V)	KM68V512AL-L**	0~70°C	70/100	40/10	32-TSOP(I) Forward 32-SOP
		KM68V512ALE-L** KM68V512ALI-L**	-25~85°C	70/100 70/100	40/20 40/20	
1M	64K x 8 (Vcc=2.7~3.3V)	KM68U512AL-L**	0~70°C	100	45/10	32-TSOP(I) Rev/Forward 32-SOP
		KM68U512ALE-L** KM68U512ALI-L**	-40~85°C	100 100	45/15 45/15	
1M	128K x 8 (Vcc=3.0~3.6V)	KM68V1000BL	0~70°C	70/100	40/50	32-TSOP(I) Rev/Forward 32-SOP
		KM68V1000BL-L KM68V1000BLE KM68V1000BLE-L	-25~85°C	70/100 70/100	40/15 40/100	
	128K x 8 (Vcc=2.7~3.3V)	KM68V1000BLI KM68V1000BLI-L	-40~85°C	70/100 70/100	40/20 40/100	
		KM68U1000BL KM68U1000BL-L KM68U1000BLE KM68U1000BLE-L KM68U1000BLI KM68U1000BLI-L	0~70°C -25~85C -40~85°C	100 100 100 100	40/50 40/15 40/50 40/15 40/50 40/15	
64K x 16 (Vcc=3.0~3.6V)	KM616V1000BL	0~70°C	70/100	65/50	44-TSOP(II) Reverse 44-TSOP(II) Forward	
	KM616V1000BL-L KM616V1000BLE KM616V1000BLE-L KM616V1000BLI KM616V1000BLI-L	-25~85°C -40~85°C	70/100 85/100 85/100	65/15 65/100 65/20 65/100 65/20		
64K x 16 (Vcc=2.7~3.3V)	KM616U1000BL	0~70°C	100	65/50	44-TSOP(II) Rev/Forward 32-SOP	
	KM616U1000BL-L KM616U1000BLE KM616U1000BLE-L KM616U1000BLI KM616U1000BLI-L	-25~85°C -40~85°C	100 100	65/15 65/100 65/20 65/100 65/20		
4M	512K x 8 (Vcc=3.0~3.6V)	KM68V4000AL	0~70°C	70/100	90/100	32-TSOP(II) Rev/Forward 32-SOP
		KM68V4000AL-L KM68V4000ALI KM68V4000ALI-L	-40~85°C	70/100 70/100	90/20 90/100 90/50	

* : Refer to the ordering information for more detail description of each product

3. 5V CMOS Fast SRAM

Den.	Part Name	Org.	Speed(ns)	Tech.	Power Dissipation		Package
					Active Max(mA)	Standby Max(mA)	
256K	KM64258C	64Kx4	12/15/20	CMOS	150	2	28 DIP/SOJ
	KM68257C	32Kx8	12/15/20	CMOS	165	2	28 DIP/SOJ
1M	KM641001	256Kx4	20/25/35	CMOS	150	2	28 DIP/SOJ
	* KM641001A	256Kx4	15/17/20	CMOS	190	10	28 SOJ
	KM641003	256Kx4	15/17/20	CMOS	170	10	32 SOJ
	* KM641003A	256Kx4	12/15/17/20	CMOS	200	10	32 SOJ/TSOP(II)
	KM681001	128Kx8	20/25/35	CMOS	170	2	32 DIP/SOJ
	* KM681001A	128Kx8	15/17/20	CMOS	190	10	32 SOJ
	KM681002	128Kx8	15/17/20	CMOS	170	10	32 SOJ
	* KM681002A	128Kx8	12/15/17/20	CMOS	200	10	32 SOJ/TSOP(II)
	KM6161002	64Kx16	15/17/20	CMOS	230	10	44 SOJ
	* KM6161002A	64Kx16	12/15/17/20	CMOS	220	10	44 SOJ/TSOP(II)
4M	KM644002/L	1Mx4	17/20/25	CMOS	170	10/0.5	32 SOJ
	† KM644002A	1Mx4	12/15/20	CMOS	170	10/0.5	32 SOJ
	KM684002/L	512Kx8	17/20/25	CMOS	180	10/0.5	36 SOJ
	† KM684002A	512Kx8	12/15/20	CMOS	200	10	36 SOJ
	KM6164002/L	256Kx16	20/25/35	CMOS	240	10	44 SOJ
	† KM6164002A	256Kx16	12/15/20	CMOS	260	10	44 SOJ

4. 3.3V CMOS Fast SRAM

Den.	Part Name	Org.	Speed(ns)	Tech.	Power Dissipation		Package
					Active Max(mA)	Standby Max(mA)	
256K	KM68V257C	32Kx8	15/17/20	CMOS	90	0.1	28 DIP/SOJ
1M	* KM64V1003A	256Kx4	12/15/17/20	CMOS	160	10	32 SOJ/TSOP(II)
	* KM68V1002A	128Kx8	12/15/17/20	CMOS	170	10	32 SOJ/TSOP(II)
	* KM616V1002A	64Kx16	12/15/17/20	CMOS	200	10	44 SOJ/TSOP(II)
4M	† KM64V4002A	1Mx4	12/15/20	CMOS	140	10	32 SOJ
	† KM68V4002A	512Kx8	12/15/20	CMOS	180	10	36 SOJ
	† KM616V4002A	256Kx16	12/15/20	CMOS	230	10	44 SOJ

5. 5V BiCMOS Fast SRAM

Den.	Part Name	Org.	Speed(ns)	Technology	Power Dissipation		Package
					Active Max.(mA)	Standby Max.(mA)	
256K	KM64B261A	64K x 4	6/7/8	BiCMOS	160	20	28SOJ
	KM68B261A	32K x 8	6/7/8	BiCMOS	170	20	32SOJ
1M	KM64B1003	256K x 4	8/10/12/15	BiCMOS	165	10	32SOJ
	KM68B1002	128K x 8	8/10/12/15	BiCMOS	175	10	32SOJ
4M	*KM64B4002	1M x 4	12/13/15	BiCMOS	185	30	32SOJ
	*KM68B4002	512K x 8	12/13/15	BiCMOS	195	30	36SOJ
	*KM616B4002	256K x 16	12/13/15	BiCMOS	270	30	44SOJ

6. 3.3V BiCMOS Fast SRAM

Den.	Part Name	Org.	Speed(ns)	Technology	Power Dissipation		Package
					Active Max.(mA)	Standby Max.(mA)	
4M	*KM64BV4002	1M x 4	12/13/15	BiCMOS	160	30	32SOJ
	*KM68BV4002	512K x 8	12/13/15	BiCMOS	170	30	36SOJ
	*KM616BV4002	256K x 16	12/13/15	BiCMOS	240	30	44SOJ


7. Specialty SRAM

Den.	Org. & Op Vcc	Product No*	Technology	Speed(ns)	Icc2/I _{sb1} (mA/mA)	Package
1M	64K x 18,5V 64K x 18,3.3V 64K x 18,5V	KM718B86	BiCMOS	8/9/10/12	290/90	52-PLCC
		KM718BV87	BiCMOS	9/10/12	270/80	52-PLCC
		KM718B90	BiCMOS	8/9/10/12	290/90	52-PLCC
	64K x 18,3.3V 32K x 32,3.3V 32K x 32,3.3V 64K x 16,3.3V	KM718BV87AT	BiCMOS	8/9/12	300/100	100-TQFP
		KM732V588	CMOS	13/15/17	220/40	100-TQFP/QFP
		KM732V589/L	CMOS	13/15/17	200/30	100-TQFP/QFP
		KM716V689/L	CMOS	13/15/17	200/30	100-QFP
2M	64K x 36,3.3V 64K x 36,3.3V	KM736V695/L	CMOS	7.5/8.6/10	TBD/TBD	100-QFP
		KM736V687	CMOS	8/9/12	TBD/TBD	100-TQFP

* : Refer to the ordering information for more detail description of each product



1. Asynchronous SRAM Ordering Information



1. MEMORY COMPONENT

2. DEVICE TYPE

- 6 SRAM(Async.)
- 7 SRAM(ASSP)

3. ORGANIZATION

- 1 x1 bit
- 4 x4 bits
- 2 or 8 x8 bits
- 9 x9 bits
- 16 x16 bits
- 32 x32 bits

4. TECHNOLOGY

- BLANK CMOS
- B BiCMOS
- F Full CMOS

5. OPERATING V_{cc}

- BLANK 5.0V
- V 3.3V
- U 3.0V
- S 2.5V
- T 2.0V

6. DENSITY & OPTION

- 64 64:64K Slow
- 256 256:256K Slow
- 257 257:256K Fast
- 258 258:256K Fast(with OE)
- 512 512:512K Slow
- 1000 1000:1M Slow
- 1001 1001:1M Fast
- 1002 1002:1M Fast(Revolutionary)
- 1003 1003:1M Fast(Revolutionary, with OE)
- 4000 4000:4M Slow
- 4002 4002:4M Fast(Revolutionary)

7. VERSION

- BLANK First Rev.
- A Second Rev.
- B Third Rev.
- C Forth Rev.

8. POWER LIMITS

- BLANK High Power(Fast)
In Full CMOS Low Power SRAM(Slow)
- L Low Power
- L-L Low Low Power

9. PACKAGES

- P DIP
- G SOP
- J SOJ or PLCC
- T TSOP(Standard)
- R TSOP(Reverse)

10. OPERATING TEMP.

- BLANK Commercial
- E Extended
- I Industrial

11. SPEED


SLOW SRAM

- 4 45ns
- 5 55ns
- 7 70ns
- 8 85ns
- 10 100ns
- 12 120ns
- 15 150ns

FAST SRAM

- 6 6ns
- 7 7ns
- 8 8ns
- 10 10ns
- 12 12ns
- 15 15ns
- 17 17ns
- 20 20ns
- 25 25ns
- 30 30ns
- 35 35ns

2. Synchronous Burst SRAM Ordering Information



1. MEMORY COMPONENT

2. DEVICE TYPE

- 6 SRAM(Async.)
- 7 SRAM(ASSP)

3. ORGANIZATION

- 8 x8 bits
- 9 x9 bits
- 16 x16 bits
- 18 x18 bits
- 32 x32 bits
- 36 x36 bits
- 64 x64 bits

4. TECHNOLOGY

- BLANK CMOS or AMOS
- B BiCMOS

5. OPERATING Vcc

- BLANK 5.0V
- V 3.3V

6. DENSITY & OPTION

- BLANK 32Kx9 or 64Kx18
- 5 32K Depth
- 6 64K Depth
- 7 128K Depth

7. BURST MODE & OPTION

- 86 Binary Count
- 87 Binary Count, Glue Logic
- 88 Binary Count, Pipe Line
- 89 GW, BW, Mode, FT and ZZ
- 90 Linear Count
- 91 Linear Count, Glue Logic
- 92 Linear Count, Pipe Line
- 95 GW, BW, Mode, FT and ZZ

8. VERSION

- BLANK None
- A First Rev.
- B Second Rev.
- C Third Rev.

9. POWER LIMITS

- BLANK High Power
- L Low Power

10. PACKAGES

- H BGA
- T TSOP /TQFP
- J PLCC
- G QFP

11. SPEED

Sync Burst (CLOCK ACCESS TIME)

- 8 8ns
- 9 9 ns
- 10 10 ns
- 12 12 ns
- 15 15 ns
- 20 20 ns


Sync Pipe & Burst (CLOCK CYCLE TIME)

- 7 133MHz
- 8 116MHz
- 10 100MHz
- 13 75 MHz
- 15 66 MHz
- 17 60 MHz
- 20 50 MHz

KM732V589 (Pipelined / Non-Pipelined)

- 10 100MHz, 6ns/40MHz, 17ns
- 15 66MHz, 8ns/40MHz, 17ns
- 20 66MHz, 8ns/50MHz, 15ns
- 25 60MHz, 9ns/40MHz, 17ns

3. Synchronous SRAM Modul Ordering Information



1. SAMSUNG Memory

2. Module

3. Memory Type

- 1 : FLASH
- 2 : Mask ROM
- 3 : DRAM DIMM
- 4 : DRAM SIP
- 5 : DRAM SIMM
- 6 : Async SRAM
- 7 : Sync SRAM
- 8 : M-ROM and SRAM
- 9 : VRAM

4. Organization

- 8 : x8 bit
- 9 : x9 bit
- 16 : x16 bit
- 18 : x18 bit
- 32 : x32 bit
- 44 : x44 bit
- 64 : x64 bit
- 72 : x72 bit

5. Process & Operating Voltage

- Blank : CMOS 5 V
- V : CMOS 3.3 V
- B : BiCMOS 5 V

6. Depth

- 32,33, 34, 35, 36 : 32K
- 64,65, 66, 67, 68 : 64K
- 128,129, 130, 131 : 128K
- 512,513, 514, 515 : 512K
- 544, 545, 546 : 544K

7. Component Revision

- Blank : Original
- A : First Revision
- B : Second Revision

8. Lead Finish & Edge Connector & Customer

- Blank : Solder DIMM
- G : Gold DIMM

9. Speed

- 10 : 10, 100 ns
- 12 : 12,120ns
- 13 : 13ns
- 15 : 15ns
- 17 : 17ns
- 20 : 20ns
- 25 : 25ns
- 30 : 30ns
- 35 : 35ns
- 55 : 55ns
- 70 : 70ns
- 80 : 80ns
- 90 : 90ns

10. Power Dissipation.

- Blank : Normal Power
- L : Low Power

NOTES

A large, empty rectangular box with a thin black border, occupying most of the page below the 'NOTES' header. It is intended for handwritten or typed notes.

SRAM DATA SHEETS 2





Low Power SRAMs (5.0V)

- KM62256C Family 32K × 8 Commercial, Extended, Industrial Products
- KM68512A Family 64K × 8 Commercial, Industrial Products
- KM681000B Family 128K × 8 Commercial, Extended, Industrial Products
- KM681000C Family 128K × 8 Commercial, Industrial Products
- KM6161000B Family 64K × 16 Commercial, Industrial Products
- KM684000A Family 512K × 8 Commercial, Industrial Products



32Kx8 bit Low Power CMOS Static RAM

FEATURE SUMMARY

- Process Technology : 0.7 μ M CMOS
- Organization : 32K x 8
- Power Supply Voltage : Single 5V +/- 10%
- Low Data Retention Voltage : 2V(Min)
- Three state output and TTL Compatible
- Package Type : JEDEC Standard
28-DIP, 28-SOP, 28-TSOP(I)-Forward/Reverse

GENERAL DESCRIPTION


The KM62256C family is fabricated by SAMSUNG's advanced CMOS process technology. The family can support various operating temperature ranges and has various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operations with low data retention current.

PRODUCT FAMILY


Product Family	Operating Temperature	Speed	PKG Type	Power Dissipation	
				Standby(I _{sb1} , Max)	Operating(I _{cc2})
KM62256CL	Commercial (0~70 °C)	45*/55/70ns	28-DIP, 28-SOP	100uA	70mA
KM62256CL-L			28-TSOP(I) R/F	20uA	
KM62256CLE	Extended (-25~ 85 °C)	70/100ns	28-SOP	100uA	
KM62256CLE-L			28-TSOP(I) R/F	50uA	
KM62256CLI	Industrial (-40~85 °C)	70/100ns	28-SOP	100uA	
KM62256CLI-L			28-TSOP(I) R/F	50uA	

* measured with 30pF test load

PIN DESCRIPTION



FUNCTIONAL BLOCK DIAGRAM



Pin Name	Function
A0~A14	Address Inputs
/WE	Write Enable Input
/CS	Chip Select Input
/OE	Output Enable Input
I/O1~I/O8	Data Input/Output
Vcc	Power
Vss	Ground


PRODUCT LIST & ORDERING INFORMATION

PRODUCT LIST

Commercial Temp Products (0~70 °C)		Extended Temp Products (-25~85 °C)		Industrial Temp Products (-40~85 °C)	
Part Name	Function	Part Name	Function	Part Name	Function
KM62256CLP-4	28-DIP, 45ns, L-pwr	KM62256CLGE-7	28-SOP, 70ns, L-pwr	KM62256CLGI-7	28-SOP, 70ns, L-pwr
KM62256CLP-4L	28-DIP, 45ns, LL-pwr	KM62256CLGE-7L	28-SOP, 70ns, LL-pwr	KM62256CLGI-7L	28-SOP, 70ns, LL-pwr
KM62256CLP-5	28-DIP, 55ns, L-pwr	KM62256CLGE-10	28-SOP, 100ns, L-pwr	KM62256CLGI-10	28-SOP, 100ns, L-pwr
KM62256CLP-5L	28-DIP, 55ns, LL-pwr	KM62256CLGE-10L	28-SOP, 100ns, LL-pwr	KM62256CLGI-10L	28-SOP, 100ns, LL-pwr
KM62256CLP-7	28-DIP, 70ns, L-pwr	KM62256CLTGE-7	28-TSOP F, 70ns, L-pwr	KM62256CLTGI-7	28-TSOP F, 70ns, L-pwr
KM62256CLP-7L	28-DIP, 70ns, LL-pwr	KM62256CLTGE-7L	28-TSOP F, 70ns, LL-pwr	KM62256CLTGI-7L	28-TSOP F, 70ns, LL-pwr
KM62256CLG-4	28-SOP, 45ns, L-pwr	KM62256CLTGE-10	28-TSOP F, 100ns, L-pwr	KM62256CLTGI-10	28-TSOP F, 100ns, L-pwr
KM62256CLG-4L	28-SOP, 45ns, LL-pwr	KM62256CLTGE-10L	28-TSOP F, 100ns, LL-pwr	KM62256CLTGI-10L	28-TSOP F, 100ns, LL-pwr
KM62256CLG-5	28-SOP, 55ns, L-pwr	KM62256CLRGE-7	28-TSOP R, 70ns, L-pwr	KM62256CLRGI-7	28-TSOP R, 70ns, L-pwr
KM62256CLG-5L	28-SOP, 55ns, LL-pwr	KM62256CLRGE-7L	28-TSOP R, 70ns, LL-pwr	KM62256CLRGI-7L	28-TSOP R, 70ns, LL-pwr
KM62256CLG-7	28-SOP, 70ns, L-pwr	KM62256CLRGE-10	28-TSOP R, 100ns, L-pwr	KM62256CLRGI-10	28-TSOP R, 100ns, L-pwr
KM62256CLG-7L	28-SOP, 70ns, LL-pwr	KM62256CLRGE-10L	28-TSOP R, 100ns, LL-pwr	KM62256CLRGI-10L	28-TSOP R, 100ns, LL-pwr
KM62256CLTG -4	28-TSOP F, 45ns, L-pwr				
KM62256CLTG -4L	28-TSOP F, 45ns, LL-pwr				
KM62256CLTG-5	28-TSOP F, 55ns, L-pwr				
KM62256CLTG-5L	28-TSOP F, 55ns, LL-pwr				
KM62256CLTG-7	28-TSOP F, 70ns, L-pwr				
KM62256CLTG-7L	28-TSOP F, 70ns, LL-pwr				
KM62256CLRG-4	28-TSOP R, 45ns, L-pwr				
KM62256CLRG-4L	28-TSOP R, 45ns, LL-pwr				
KM62256CLRG-5	28-TSOP R, 55ns, L-pwr				
KM62256CLRG-5L	28-TSOP R, 55ns, LL-pwr				
KM62256CLRG-7	28-TSOP R, 70ns, L-pwr				
KM62256CLRG-7L	28-TSOP R, 70ns, LL-pwr				

ORDERING INFORMATION

K M 6 2 X 256 C X X X - XX X



ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin, Vout	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to 7.0	V	-
Power Dissipation	Pd	1.0	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	Ta	0 to 70	°C	KM62256CL/L-L
		-25 to 85	°C	KM62256CLE/LE-L
		-40 to 85	°C	KM62256CLI/LI-L
Soldering temperature and time	Tsolder	260 °C , 10sec(Lead Only)	-	-

2

* Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*

Item	Symbol	Min	Typ**	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input high voltage	Vih	2.2	-	Vcc+0.5	V
Input low voltage	Vil	-0.5***	-	0.8	V

- * 1) Commercial Product : Ta=0 to 70 °C, unless otherwise specified
- 2) Extended Product : Ta=-25 to 85 °C , unless otherwise specified
- 3) Industrial Product : Ta=-40 to 85 °C , unless otherwise specified
- ** Ta=25 °C
- *** Vil(min)=-3.0V for ≤50ns pulse

CAPACITANCE * (f=1MHz, Ta=25 °C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	Vin=0V	-	6	pF
Input/Output capacitance	Cio	Vio=0V	-	8	pF

* Capacitance is sampled not 100% tested

DC AND OPERATING CHARACTERISTICS


Item		Symbol	Test Conditions*	Min	Typ**	Max	Unit	
Input leakage current		I _{li}	V _{in} =V _{ss} to V _{cc}	-1	-	1	uA	
Output leakage current		I _{lo}	/CS=V _{ih} or /WE=V _{il} V _{io} =V _{ss} to V _{cc}	-1	-	1	uA	
Operating power supply current		I _{cc}	/CS=V _{il} , V _{in} =V _{ih} or V _{il} , I _{io} =0mA	-	7	15***	mA	
Average operating current		I _{cc1}	Cycle time=1uS 100% duty /CS ≤ 0.2V, V _{il} ≤ 0.2V, V _{in} ≥ V _{cc} -0.2V, I _{io} =0mA	-	-	7****	mA	
		I _{cc2}	Min cycle, 100% duty /CS=V _{il} , I _{io} =0mA	-	-	70	mA	
Output low voltage		V _{ol}	I _{ol} =2.1mA	-	-	0.4	V	
Output high voltage		V _{oh}	I _{oh} =-1.0mA	2.4	-	-	V	
Standby Current(TTL)		I _{sb}	/CS=V _{ih}	-	-	1****	mA	
Standby Current (CMOS)	KM62256CL	I _{sb1}	/CS ≥ V _{cc} -0.2V V _{in} ≤ 0.2V or V _{in} ≥ V _{cc} -0.2V	L	-	2	100	uA
	KM62256CL-I			LL	-	1	20	uA
	KM62256CLE			L	-	-	100	uA
	KM62256CLE-L			LL	-	-	50	uA
	KM62256CLI			L	-	-	100	uA
	KM62256CLI-L			LL	-	-	50	uA

- * 1) Commercial Product : T_a=0 to 70 °C , V_{cc}=5V+/-10%, unless otherwise specified
- 2) Extended Product : T_a=-25 to 85 °C , V_{cc}=5V+/-10%, unless otherwise specified
- 3) Industrial Product : T_a=-40 to 85 °C , V_{cc}=5V+/-10%, unless otherwise specified
- ** T_a=25 °C
- *** 20mA for Extended and Industrial Products
- **** 10mA for Extended and Industrial Products
- *****2mA for Extended and Industrial Products

AC CHARACTERISTICS

TEST CONDITIONS(1. Test Load and Test Input/Output Reference)*

Item	Value	Remark
Input pulse level	0.8 to 2.4V	-
Input rise fall time	5ns	-
Input and output reference voltage	1.5V	-
Output load(See right)	C _L =100pF+1TTL	-
	**C _L =30pF+1TTL	-



* Including scope and jig capacitance

- * See test condition of DC and AC Operating characteristics
- ** Test load for 45ns Commercial Products

TEST CONDITIONS(2. Temperature and Vcc Conditions)

Product Family	Temperature	Power Supply(Vcc)	Speed Bin	Comments
KM62256CL/L-L	0~70 °C	5V +/- 10%	45*/55/70ns	Commercial
KM62256CLE/LE-L	-25~85 °C	5V +/- 10%	70/100ns	Extended
KM62256CLI/LI-L	-40~85 °C	5V +/- 10%	70/100ns	Industrial

* parameters are measured with 30pF test load

PARAMETER LIST FOR EACH SPEED BIN

Parameter List		Symbol	Speed Bins								Units
			45ns*		55ns		70ns		100ns		
			Min	Max	Min	Max	Min	Max	Min	Max	
Read	Read cycle time	t _{RC}	45	-	55	-	70	-	100	-	ns
	Address access time	t _{AA}	-	45	-	55	-	70	-	100	ns
	Chip select to output	t _{CO}	-	45	-	55	-	70	-	100	ns
	Output enable to valid output	t _{OE}	-	25	-	25	-	35	-	50	ns
	Chip select to low-Z output	t _{LZ}	10	-	10	-	10	-	10	-	ns
	Output enable to low-Z output	t _{OLZ}	5	-	5	-	5	-	5	-	ns
	Chip disable to high-Z output	t _{HZ}	0	20	0	20	0	30	0	35	ns
	Output disable to high-Z output	t _{OHZ}	0	20	0	20	0	30	0	35	ns
	Output hold from address change	t _{OH}	5	-	5	-	5	-	5	-	ns
Write	Write cycle time	t _{WC}	45	-	55	-	70	-	100	-	ns
	Chip select to end of write	t _{CW}	45	-	45	-	60	-	80	-	ns
	Address set-up time	t _{AS}	0	-	0	-	0	-	0	-	ns
	Address valid to end of write	t _{AW}	45	-	45	-	60	-	80	-	ns
	Write pulse width	t _{WP}	40	-	40	-	50	-	60	-	ns
	Write recovery time	t _{WR}	0	-	0	-	0	-	0	-	ns
	Write to output high-Z	t _{WHZ}	0	20	0	20	0	25	0	30	ns
	Data to write time overlap	t _{DW}	25	-	25	-	30	-	50	-	ns
	Data hold from write time	t _{DH}	0	-	0	-	0	-	0	-	ns
	End write to output low-Z	t _{OW}	5	-	5	-	5	-	5	-	ns

* All the parameters are measured with 30pF test load


2

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition*	Min	Typ**	Max	Unit	
Vcc for data retention	Vdr	/CS ≥ Vcc-0.2V	2.0	-	5.5	V	
Data retention current	ldr	Vcc=3.0V /CS ≥ Vcc-0.2V	L-Ver	-	1	50	uA
			LL-Ver	-	0.5	10	
			L-Ver	-	-	50	
			LL-Ver	-	-	25	
			L-Ver	-	-	50	
			LL-Ver	-	-	25	
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ms	
Recovery time	tRDR	See data retention waveform	5	-	-	ms	

- * 1) Commercial Product : Ta=0 to 70 °C, unless otherwise specified
- 2) Extended Product : Ta=-25 to 85 °C, unless otherwise specified
- 3) Industrial Product : Ta=-40 to 85 °C, unless otherwise specified
- ** Ta=25 °C

DTA RETENTION TIMING DIAGRAM




FUNCTIONAL DESCRIPTION

/CS	/WE	/OE	Mode	I/O Pin	Current Mode
H	X	X	Power Down	High-Z	Isb, Isb1
L	H	H	Output Disable	High-Z	Icc
L	H	L	Read	Dout	Icc
L	L	X	Write	Din	Icc

* X means don't care


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)
 (/CS=/OE=V_{il}, /WE=V_{ih})



2


TIMING WAVEFORM OF READ CYCLE (/WE=V_{ih})




Notes (READ CYCLE)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, t_{HZ} (max.) is less than t_{LZ} (min.) both for a given device and from device to device.

TIMING WAVEFORM OF WRITE CYCLE (/WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE (/CS Controlled)




Notes (WRITE CYCLE)

1. A write occurs during the overlap(t_{WP}) of a low $/\overline{CS}$ and low $/\overline{WE}$. A write begins at the latest transition among $/\overline{CS}$ going low and $/\overline{WE}$ going low : A write end at the earliest transition among $/\overline{CS}$ going high and $/\overline{WE}$ going high, t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the later of $/\overline{CS}$ going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $/\overline{CS}$, or $/\overline{WE}$ going high.

TECHNICAL INFORMATION

1) Icc2 characteristics by temperature variation


All the values in this graph are depicted by the relative value with the maximum value measured at 5.0V Vcc and -40°C temperature. The basic relative value of Icc2 at that condition is set into 1.



2


2) Isb1(CMOS Level Standby Current) characteristics by temperature variation

All the values in this graph are depicted by the relative value with the maximum value measured at 5.0V Vcc and 85°C temperature. The basic relative value of Isb1 at that condition is set into 1.



3) Idr(Data Retention Current) characteristics by temperature variation

All the values in this graph is depicted by the relative value with the maximum value measured at Vdr=3.0V and 85°C temperature. The basic relative value of Idr at that condition is set into 1.



64Kx8 bit Low Power CMOS Static RAM

FEATURE SUMMARY

- Process Technology : 0.6 um CMOS
- Organization : 64K x8
- Power Supply Voltage : Single 5V +/- 10%
- Low Data Retention Voltage : 2V(Min)
- Three state output and TTL Compatible
- Package Type : JEDEC Standard
32-SOP, 32-TSOP(I)-Forward

GENERAL DESCRIPTION


The KM68512A family is fabricated by SAMSUNG's advanced CMOS process technology. The family can support various operating temperature ranges and has various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

Product Family	Operating Temperature	Speed	PKG Type	Power Dissipation	
				Standby(I _{sb1} , Max)	Operating(I _{cc2})
KM68512AL KM68512AL-L	Commercial (0~70 °C)	45*/55/70ns	32-SOP 32-TSOP(I) F	100uA 20uA	70mA
KM68512ALI KM68512ALI-L	Industrial (-40~85 °C)	70/100ns	32-SOP 32-TSOP(I) F	100uA 50uA	


* measured with 30pF test load

PIN DESCRIPTION



Name	Function	Name	Function
A0~A15	Address Inputs	Vcc	Power
/WE	Write Enable Input	Vss	Ground
/CS1, CS2	Chip Select Input	N.C	No Connection
/OE	Output Enable Input		
I/O1~I/O16	Data Input/Output		

FUNCTIONAL BLOCK DIAGRAM




PRODUCT LIST & ORDERING INFORMATION

PRODUCT LIST

Commercial Temp Products (0~70 °C)		Industrial Temp Products (-40~85 °C)	
Part Name	Function	Part Name	Function
KM68512ALG-4	32-SOP, 45ns, L-pwr	KM68512ALGI-7	32-SOP, 70ns, L-pwr
KM68512ALG-4L	32-SOP, 45ns, LL-pwr	KM68512ALGI-7L	32-SOP, 70ns, LL-pwr
KM68512ALG-5	32-SOP, 55ns, L-pwr	KM68512ALGI-10	32-SOP, 100ns, L-pwr
KM68512ALG-5L	32-SOP, 55ns, LL-pwr	KM68512ALGI-10L	32-SOP, 100ns, LL-pwr
KM68512ALG-7	32-SOP, 70ns, L-pwr	KM68512ALTI-7	32-TSOP F, 70ns, L-pwr
KM68512ALG-7L	32-SOP, 70ns, LL-pwr	KM68512ALTI-7L	32-TSOP F, 70ns, LL-pwr
KM68512ALT-4	32-TSOP F, 45ns, L-pwr	KM68512ALTI-10	32-TSOP F, 100ns, L-pwr
KM68512ALT-4L	32-TSOP F, 45ns, LL-pwr	KM68512ALTI-10L	32-TSOP F, 100ns, LL-pwr
KM68512ALT-5	32-TSOP F, 55ns, L-pwr		
KM68512ALT-5L	32-TSOP F, 55ns, LL-pwr		
KM68512ALT-7	32-TSOP F, 70ns, L-pwr		
KM68512ALT-7L	32-TSOP F, 70ns, LL-pwr		

ORDERING INFORMATION

K M 6 8 X 512 A X X X - XX X



ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin, Vout	-0.5 to 7.0	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to 7.0	V	-
Power Dissipation	Pd	1.0	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	Ta	0 to 70	°C	KM68512AL/L-L
		-40 to 85	°C	KM68512ALI/LI-L
Soldering temperature and time	Tsolder	260 °C, 10sec(Lead Only)	-	-

* Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2

RECOMMENDED DC OPERATING CONDITIONS*

Item	Symbol	Min	Typ**	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input high voltage	Vih	2.2	-	Vcc+0.5	V
Input low voltage	Vil	-0.5***	-	0.8	V

* 1) Commercial Product : Ta=0 to 70 °C , unless otherwise specified

2) Industrial Product : Ta=-40 to 85 °C , unless otherwise specified

** Ta=25 °C

*** Vil(min)=-3.0V for ≤50ns pulse

CAPACITANCE * (f=1MHz, Ta=25 °C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	Vin=0V	-	6	pF
Input/Output capacitance	Cio	Vio=0V	-	8	pF

* Capacitance is sampled not 100% tested

DC AND OPERATING CHARACTERISTICS


Item		Symbol	Test Conditions*	Min	Typ**	Max	Unit	
Input leakage current		I _{li}	V _{in} =V _{ss} to V _{cc}	-1	-	1	uA	
Output leakage current		I _{lo}	/CS1=V _{ih} or CS2=V _{il} or /WE=V _{il} , V _{io} =V _{ss} to V _{cc}	-1	-	1	uA	
Operating power supply current		I _{cc}	/CS1=V _{il} , CS2=V _{ih} , V _{in} =V _{ih} or V _{il} , I _{io} =0mA	-	7	15	mA	
Average operating current		I _{cc1}	Cycle time=1uS 100% duty /CS1≤0.2V, CS2≥V _{cc} -0.2V V _{il} ≤0.2V, V _{ih} ≥V _{cc} -0.2V, I _{io} =0mA	-	-	10	mA	
		I _{cc2}	Min cycle, 100% duty /CS1=V _{il} , CS2=V _{ih} , I _{io} =0mA	-	-	70	mA	
Output low voltage		V _{ol}	I _{ol} =2.1mA	-	-	0.4	V	
Output high voltage		V _{oh}	I _{oh} =-1.0mA	2.4	-	-	V	
Standby Current(TTL)		I _{sb}	/CS1=V _{ih} , CS2=V _{il}	-	-	3	mA	
Standby Current (CMOS)	KM68512AL/L-L	I _{sb1}	/CS1≥V _{cc} -0.2V and CS2≥V _{cc} -0.2V or CS2≤0.2V V _{in} ≤0.2V or V _{in} ≥V _{cc} -0.2V	L	-	2	100	uA
				LL	-	1	20	uA
	KM68512ALI/LI-L			L	-	2	100	uA
				LL	-	1	50	uA

* 1) Commercial Product : T_a=0 to 70 °C , V_{cc}=5V+/-10%, unless otherwise specified
 2) Industrial Product : T_a=-40 to 85 °C , V_{cc}=5V+/-10%, unless otherwise specified
 ** T_a=25 °C

AC CHARACTERISTICS

TEST CONDITIONS(1. Test Load and Test Input/Output Reference)*

Item	Value	Remark
Input pulse level	0.8 to 2.4V	-
Input rise and fall time	5ns	-
Input and output reference voltage	1.5V	-
Output load(See right)	C _L =100pF+1TTL	-
	**C _L =30pF+1TTL	-



* Including scope and jig capacitance

* See test condition of DC and Operating characteristics
 ** Test load for 45ns Commercial Product

TEST CONDITIONS(2. Temperature and Vcc Conditions)

Product Family	Temperature	Power Supply(Vcc)	Speed Bin	Comments
KM68512AL/L-L	0~70 °C	5V +/- 10%	45*/55/70ns	Commercial
KM68512ALI/LI-L	-40~85 °C	5V +/- 10%	70/100ns	Industrial

* parameters are measured with 30pF test load

PARAMETER LIST FOR EACH SPEED BIN

Parameter List		Symbol	Speed Bins								Units
			45ns*		55ns		70ns		100ns		
			Min	Max	Min	Max	Min	Max	Min	Max	
Read	Read cycle time	t _{RC}	45	-	55	-	70	-	100	-	ns
	Address access time	t _{AA}	-	45	-	55	-	70	-	100	ns
	Chip select to output	t _{CO}	-	45	-	55	-	70	-	100	ns
	Output enable to valid output	t _{OE}	-	25	-	25	-	35	-	50	ns
	Chip select to low-Z output	t _{LZ}	10	-	10	-	10	-	10	-	ns
	Output enable to low-Z output	t _{OLZ}	5	-	5	-	5	-	5	-	ns
	Chip disable to high-Z output	t _{HZ}	0	20	0	20	0	25	0	30	ns
	Output disable to high-Z output	t _{OHZ}	0	20	0	20	0	25	0	30	ns
	Output hold from address change	t _{OH}	10	-	10	-	10	-	10	-	ns
Write	Write cycle time	t _{WC}	45	-	55	-	70	-	100	-	ns
	Chip select to end of write	t _{CW}	45	-	45	-	60	-	80	-	ns
	Address set-up time	t _{AS}	0	-	0	-	0	-	0	-	ns
	Address valid to end of write	t _{AW}	45	-	45	-	60	-	80	-	ns
	Write pulse width	t _{WP}	40	-	40	-	50	-	60	-	ns
	Write recovery time	t _{WR}	0	-	0	-	0	-	0	-	ns
	Write to output high-Z	t _{WHZ}	0	20	0	20	0	25	0	30	ns
	Data to write time overlap	t _{DW}	25	-	25	-	30	-	40	-	ns
	Data hold from write time	t _{DH}	0	-	0	-	0	-	0	-	ns
	End write to output low-Z	t _{OW}	5	-	5	-	5	-	5	-	ns

* All the parameters are measured with 30pF test load

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition*	Min	Typ**	Max	Unit	
Vcc for data retention	Vdr	*** /CS ≥ Vcc-0.2V	2.0	-	5.5	V	
Data retention current	Idr	KM68512AL/L-L Vcc=3.0V /CS ≥ Vcc-0.2V	L-Ver	-	1	50	uA
			LL-Ver	-	0.5	10	
	KM68512ALI/LI-L	L-Ver	-	-	50		
		LL-Ver	-	-	25		
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ms	
Recovery time	tRDR		5	-	-		

* 1) Commercial Product : Ta=0 to 70 °C, unless otherwise specified


2) Industrial Product : Ta=-40 to 85 °C, unless otherwise specified

** Ta=25 °C


*** /CS1 ≥ Vcc-0.2V, CS2 ≥ Vcc-0.2V(/CS1 controlled) or CS2 ≤ 0.2V(CS2 controlled)

DATA RETENTION TIMING DIAGRAM

1) /CS1 Controlled




2) CS2 Controlled



TIMING DIAGRAMS


TIMING WAVE FORM OF READ CYCLE (1) (Address Controlled)

(/CS=/OE=Vil, CS2=/WE=Vih)



2


TIMING WAVE FORM OF READ CYCLE(2) (/WE= Vih)




Notes(Read Cycle)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max})$ is less than $t_{LZ}(\text{Min})$ both for a given device and device to device interconnection.


TIMING WAVE FORM OF WRITE CYCLE(1) (/WE Controlled)



TIMING WAVE FORM OF WRITE CYCLE(2) (/CS1 Controlled)



TIMING WAVE FORM OF WRITE CYCLE(3)(CS2 Controlled)



2

Notes(Write Cycle)

1. A write occurs during the overlap of a low /CS1, a high CS2 and a low /WE. A write begins at the latest transition among /CS1 going low, CS2 going high and /WE going low. A write ends at the earliest transition among /CS1 going high, CS2 going low and /WE going high, tWP is measured from the beginning of write to the end of write.
2. tCW is measured from the later of /CS1 going low or CS2 going high to the end of write.
3. tAS is measured from the address valid to the beginning of write.
4. tWR is measured from the end of write to the address change. tWR(1) applied in case a write ends at /CS1, or /WE going high, tWR2 applied in case a write ends at CS2 going to low.

FUNCTIONAL DESCRIPTION

/CS1	CS2	/WE	/OE	Mode	I/O Pin	Current Mode
H	X	X	X	Power Down	High-Z	I _{sb} , I _{sb1}
X	L	X	X	Power Down	High-Z	I _{sb} , I _{sb1}
L	H	H	H	Output Disable	High-Z	I _{cc}
L	H	H	L	Read	Dout	I _{cc}
L	H	L	X	Write	Din	I _{cc}

KM681000B Family

CMOS SRAM

128Kx8 bit High Speed CMOS Static RAM

FEATURE SUMMARY

- Process Technology : 0.6 um CMOS
- Organization : 128K x 8
- Power Supply Voltage : Single 5V +/- 10%
- Low Data Retention Voltage : 2V(Min)
- Three state output and TTL Compatible
- Package Type : JEDEC Standard


GENERAL DESCRIPTION

The KM681000B family is fabricated by SAMSUNG's advanced CMOS process technology. The family can support various operating temperature ranges and has various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operations with low data retention current.


PRODUCT FAMILY

Product Family	Operating Temperature	Speed	PKG Type	Power Dissipation	
				Standby(I _{sb1} , Max)	Operating(I _{cc2})
KM681000BL KM681000BL-L	Commercial (0~70 °C)	55/70ns	32-DIP, 32-SOP 32-TSOP(I) R/F	100uA 20uA	70mA
KM681000BLE KM681000BLE-L	Extended (-25~ 85 °C)	70/100ns	32-SOP 32-TSOP(I) R/F	100uA 50uA	
KM681000BLI KM681000BLI-L	Industrial (-40~85 °C)	70/100ns	32-SOP 32-TSOP(I) R/F	100uA 50uA	

PIN DESCRIPTION



FUNCTIONAL BLOCK DIAGRAM



Pin Name	Function
A0~A16	Address Inputs
/WE	Write Enable Input
/CS1, CS2	Chip Select Input
/OE	Output Enable Input
I/O1~I/O8	Data Input/Output
V _{cc}	Power
V _{ss}	Ground
N.C.	No Connection


PRODUCT LIST & ORDERING INFORMATION

PRODUCT LIST

Commercial Temp Products (0~70 °C)		Extended Temp Products (-25~85 °C)		Industrial Temp Products (-40~85 °C)	
Part Name	Function	Part Name	Function	Part Name	Function
KM681000BLP-5	32-DIP, 55ns, , L-pwr	KM681000BLGE-7	32-SOP, 70ns, L-pwr	KM681000BLGI-7	32-SOP, 70ns, L-pwr
KM681000BLP-5L	32-DIP, 55ns, LL-pwr	KM681000BLGE-7L	32-SOP, 70ns, LL-pwr	KM681000BLGI-7L	32-SOP, 70ns, LL-pwr
KM681000BLP-7	32-DIP, 70ns, , L-pwr	KM681000BLGE-10	32-SOP, 100ns, L-pwr	KM681000BLGI-10	32-SOP, 100ns, L-pwr
KM681000BLP-7L	32-DIP, 70ns, LL-pwr	KM681000BLGE-10L	32-SOP, 100ns, LL-pwr	KM681000BLGI-10L	32-SOP, 100ns, LL-pwr
KM681000BLG-5	32-SOP, 55ns, L-pwr	KM681000BLTE-7	32-TSOP F, 70ns, L-pwr	KM681000BLTI-7	32-TSOP F, 70ns, L-pwr
KM681000BLG-5L	32-SOP, 55ns, LL-pwr	KM681000BLTE-7L	32-TSOP F, 70ns, LL-pwr	KM681000BLTI-7L	32-TSOP F, 70ns, LL-pwr
KM681000BLG-7	32-SOP, 70ns, L-pwr	KM681000BLTE-10	32-TSOP F, 100ns, L-pwr	KM681000BLTI-10	32-TSOP F, 100ns, L-pwr
KM681000BLG-7L	32-SOP, 70ns, LL-pwr	KM681000BLTE-10L	32-TSOP F, 100ns, LL-pwr	KM681000BLTI-10L	32-TSOP F, 100ns, LL-pwr
KM681000BLT-5	32-TSOP F, 55ns, L-pwr	KM681000BLRE-7	32-TSOP R, 70ns, L-pwr	KM681000BLRI-7	32-TSOP R, 70ns, L-pwr
KM681000BLT-5L	32-TSOP F, 55ns, LL-pwr	KM681000BLRE-7L	32-TSOP R, 70ns, LL-pwr	KM681000BLRI-7L	32-TSOP R, 70ns, LL-pwr
KM681000BLT-7	32-TSOP F, 70ns, L-pwr	KM681000BLRE-10	32-TSOP R, 100ns, L-pwr	KM681000BLRI-10	32-TSOP R, 100ns, L-pwr
KM681000BLT-7L	32-TSOP F, 70ns, LL-pwr	KM681000BLRE-10L	32-TSOP R, 100ns, LL-pwr	KM681000BLRI-10L	32-TSOP R, 100ns, LL-pwr
KM681000BLR-5	32-TSOP R, 55ns, L-pwr				
KM681000BLR-5L	32-TSOP R, 55ns, LL-pwr				
KM681000BLR-7	32-TSOP R, 70ns, L-pwr				
KM681000BLR-7L	32-TSOP R, 70ns, LL-pwr				

2

ORDERING INFORMATION



ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rated	Unit	Remark
Voltage on any pin relative to Vss	Vin, Vout	-0.5 to 7.0	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to 7.0	V	-
Power Dissipation	Pd	1.0	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	Ta	0 to 70	°C	KM681000BL/L-L
		-25 to 85	°C	KM681000BLE/LE-L
		-40 to 85	°C	KM681000BLI/LI-L
Soldering temperature and time	Tsolder	260 °C , 10sec(Lead Only)	-	-

* Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*

Item	Symbol	Min	Typ**	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input high voltage	Vih	2.2	-	Vcc+0.5	V
Input low voltage	Vil	-0.5***	-	0.8	V

- * 1) Commercial Product : Ta=0 to 70 °C, unless otherwise specified
- 2) Extended Product : Ta=-25 to 85 °C, unless otherwise specified
- 3) Industrial Product : Ta=-40 to 85 °C, unless otherwise specified
- ** Ta=25 °C
- *** Vil(min)=-3.0V for ≤50ns pulse

CAPACITANCE * (f=1MHz, Ta=25 °C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	Vin=0V	-	6	pF
Input/Output capacitance	Cio	Vio=0V	-	8	pF

* Capacitance is sampled not 100% tested

DC AND OPERATING CHARACTERISTICS

Item		Symbol	Test Conditions*	Min	Typ	Max	Unit	
Input leakage current		I _{li}	V _{in} =V _{ss} to V _{cc}	-1	-	1	uA	
Output leakage current		I _{lo}	/CS1=V _{ih} or CS2=V _{il} or /WE=V _{il} , V _{io} =V _{ss} to V _{cc}	-1	-	1	uA	
Operating power supply current		I _{cc}	/CS1=V _{il} , CS2=V _{ih} V _{in} =V _{ih} or V _{il} , I _{io} =0mA	-	7	15**	mA	
Average operating current		I _{cc1}	Cycle time=1uS 100% duty /CS1≤0.2V, CS2≥V _{cc} -0.2V	-	-	10***	mA	
		I _{cc2}	I _{io} =0mA, /CS1=V _{il} , CS2=V _{ih} Min cycle, 100% duty	-	-	70	mA	
Output low voltage		V _{ol}	I _{ol} =2.1mA	-	-	0.4	V	
Output high voltage		V _{oh}	I _{oh} =1.0mA	2.4	-	-	V	
Standby Current(TTL)		I _{sb}	/CS1=V _{ih} , CS2=V _{il}	-	-	3	mA	
Standby Current (CMOS)	KM681000BL	I _{sb1}	/CS1≥V _{cc} -0.2V CS2≥V _{cc} -0.2V or CS2≤0.2V	L(Low Power)	-	-	100	uA
	KM681000BL-L			LL(L Low Power)	-	-	20	uA
	KM681000BLE			L(Low Power)	-	-	100	uA
	KM681000BLE-L			LL(L Low Power)	-	-	50	uA
	KM681000BLI			L(Low Power)	-	-	100	uA
	KM681000BLI-L			LL(L Low Power)	-	-	50	uA


2

- * 1) Commercial Product : T_a=0 to 70 °C, V_{cc}=5V+/-10%, unless otherwise specified
- 2) Extended Product : T_a=-25 to 85 °C, V_{cc}=5V+/-10%, unless otherwise specified
- 3) Industrial Product : T_a=-40 to 85 °C, V_{cc}=5V+/-10%, unless otherwise specified
- ** 20mA for Extended and Industrial Products
- ***15mA for Extended and Industrial Products

A.C CHARACTERISTICS

TEST CONDITIONS(1. Test Load and Test Input/Output Reference)*

Item	Value	Remark
Input pulse level	0.8 to 2.4V	-
Input rise and fall time	5ns	-
Input and output reference voltage	1.5V	-
Output load(See right)	C _L =100pF+1TTL	-



* Including scope and jig capacitance

* See test condition of DC and Operating characteristics

TEST CONDITIONS (2. Temperature and Vcc Conditions)

Product Family	Temperature	Power Supply(Vcc)	Speed Bin	Comments
KM681000BL/L-L	0~70 °C	5V +/- 10%	55/70ns	Commercial
KM681000BLE/LE-L	-25~85 °C	5V +/- 10%	70/100ns	Extended
KM681000BLI/LI-L	-40~85 °C	5V +/- 10%	70/100ns	Industrial

PARAMETER LIST FOR EACH SPEED BIN

Parameter List		Symbol	Speed Bins						Units
			55ns		70ns		100ns		
			Min	Max	Min	Max	Min	Max	
Read	Read cycle time	t _{RC}	55	-	70	-	100	-	ns
	Address access time	t _{AA}	-	55	-	70	-	100	ns
	Chip select to output	t _{CO1} , t _{CO2}	-	55	-	70	-	100	ns
	Output enable to valid output	t _{OE}	-	25	-	35	-	50	ns
	Chip select to low-Z output	t _{LZ1} , t _{LZ2}	10	-	10	-	10	-	ns
	Output enable to low-Z output	t _{OLZ}	5	-	5	-	5	-	ns
	Chip disable to high-Z output	t _{HZ1} , t _{HZ2}	0	20	0	25	0	30	ns
	Output disable to high-Z output	t _{OHZ}	0	20	0	25	0	30	ns
	Output hold from address change	t _{OH}	10	-	10	-	10	-	ns
Write	Write cycle time	t _{WC}	55	-	70	-	100	-	ns
	Chip select to end of write	t _{CW}	45	-	60	-	80	-	ns
	Address set-up time	t _{AS}	0	-	0	-	0	-	ns
	Address valid to end of write	t _{AW}	45	-	60	-	80	-	ns
	Write pulse width	t _{WP}	40	-	50	-	60	-	ns
	Write recovery time	t _{WR}	0	-	0	-	0	-	ns
	Write to output high-Z	t _{WHZ}	0	20	0	25	0	30	ns
	Data to write time overlap	t _{DW}	25	-	30	-	40	-	ns
	Data hold from write time	t _{DH}	0	-	0	-	0	-	ns
	End write to output low-Z	t _{OW}	5	-	5	-	5	-	ns


DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition*	Min	Typ**	Max	Unit	
Vcc for data retention	Vdr	/CS*** ≥ Vcc-0.2V	2.0	-	5.5	V	
Data retention current	Idr	Vcc=3.0V	L-Ver	-	1	50	uA
		L-Ver	-	-	50		
						LL-Ver	
		L-Ver	-	-	50		
						LL-Ver	
Data retention set-up time	tSDR	See data retention waveform	0	-	-		ms
Recovery time	tRDR	See data retention waveform	5	-	-	ms	


* 1) Commercial Product : Ta=0 to 70 °C, unless otherwise specified
 2) Extended Product : Ta=-25 to 85 °C, unless otherwise specified
 3) Industrial Product : Ta=-40 to 85 °C, unless otherwise specified
 ** Ta=25 °C
 *** /CS1 ≥ Vcc-0.2V, CS2 ≥ Vcc-0.2V(/CS1 controlled) or CS2 ≤ 0.2V(CS2 controlled)

DATA RETENTION TIMING DIAGRAM

1) /CS1 controlled




2) CS2 controlled




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)

(/CS=/OE=Vil, CS2=/WE=Vih)




TIMING WAVEFORM OF READ CYCLE(2) (/WE= VIH)



Notes(Read Cycle)


1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max})$ is less than $t_{LZ}(\text{Min})$ both for a given device and device to device interconnection.

TIMING WAVEFORM OF WRITE CYCLE(1) (/WE Controlled)




2

TIMING WAVEFORM OF WRITE CYCLE(2) (/CS1 Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



Notes(Write Cycle)

1. A write occurs during the overlap of a low /CS1, a high CS2 and a low /WE. A write begins at the latest transition among /CS1 going low, CS2 going high and /WE going low. A write ends at the earliest transition among /CS1 going high, CS2 going low and /WE going high, tWP is measured from the beginning of write to the end of write.
2. tCW is measured from the later of /CS1 going low or CS2 going high to the end of write.
3. tAS is measured from the address valid to the beginning of write.
4. tWR is measured from the end of write to the address change. tWR(1) applied in case a write ends at /CS1, or /WE going high, tWR2 applied in case a write ends at CS2 going to low.

FUNCTIONAL DESCRIPTION


/CS1	CS2	/WE	/OE	Mode	I/O Pin	Current Mode
H	X	X	X	Power Down	High-Z	I _{sb} , I _{sb1}
X	L	X	X	Power Down	High-Z	I _{sb} , I _{sb1}
L	H	H	H	Ouput Disable	High-Z	I _{cc}
L	H	H	L	Read	Dout	I _{cc}
L	H	L	X	Write	Din	I _{cc}

* X means don't care

TECHNICAL INFORMATION

1) I_{cc2} characteristics by temperature variation


All the values in this graph are depicted by the relative value with the maximum value measured at 5.0V V_{cc} and -40°C temperature. The basic relative value of I_{cc2} at that condition is set into 1.



2


2) I_{sb1} (CMOS Level Standby Current) characteristics by temperature variation

All the values in this graph are depicted by the relative value with the maximum value measured at 5.0V V_{cc} and 85°C temperature. The basic relative value of I_{sb1} at that condition is set into 1.



3) Idr(Data Retention Current) characteristics by temperature variation

All the values in this graph is depicted by the relative value with the maximum value measured at Vdr=3.0V and 85°C temperature. The basic relative value of Idr at that condition is set into 1.



KM681000C Family

128Kx8 bit Low Power CMOS Static RAM

FEATURE SUMMARY

- Process Technology : 0.4 μ M CMOS
- Organization : 128K x 8
- Power Supply Voltage : Single 5V +/- 10%
- Low Data Retention Voltage : 2V (Min)
- Three state output and TTL Compatible
- Package Type : JEDEC Standard
32-DIP, 32-SOP, 32-TSOP(I)-Forward/Reverse

GENERAL DESCRIPTION

The KM681000C family is fabricated by SAMSUNG's advanced CMOS process technology. The family can support various temperature ranges and has various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operations with low data retention current.


2

PRODUCT FAMILY


Product Family	Operating Temperature	Vcc Range (V)	Speed	PKG Type	Power Dissipation	
					Standby (Isb1, Max)	Operating (Icc2)
KM681000CL	Commercial (0~70 °C)	4.5~5.5V	45*/55ns	32-DIP, 32-SOP	5uA	90mA
KM681000CL-L				32-TSOP(I) R/F	2uA	
KM681000CLI	Industrial (-40~85 °C)	4.5~5.5V	55*/70ns	32-SOP	10uA	
KM681000CLI-L				32-TSOP(I) R/F	4uA	

* measured with 30pF test load

PIN DESCRIPTION



FUNCTIONAL BLOCK DIAGRAM



Pin Name	Function
A0~A16	Address Inputs
/WE	Write Enable Input
/CS1, CS2	Chip Select Input
/OE	Output Enable Input
I/O1~I/O8	Data Input/Output
Vcc	Power(5V)
Vss	Ground
N.C.	No Connection


KM681000C Family

PRODUCT LIST & ORDERING INFORMATION

PRODUCT LIST

Commercial Temp Products (0~70 °C)		Industrial Temp Products (-40~85 °C)	
Part Name	Function	Part Name	Function
KM681000CLP-4	32-DIP, 45ns, L-pwr	KM681000CLGI-5	32-SOP, 55ns, L-pwr
KM681000CLP-5	32-DIP, 55ns, L-pwr	KM681000CLGI-7	32-SOP, 70ns, L-pwr
KM681000CLP-4L	32-DIP, 45ns, LL-pwr	KM681000CLGI-5L	32-SOP, 55ns, LL-pwr
KM681000CLP-5L	32-DIP, 55ns, LL-pwr	KM681000CLGI-7L	32-SOP, 70ns, LL-pwr
KM681000CLG-4	32-SOP, 45ns, L-pwr	KM681000CLTI-5	32-TSOP (I) F, 55ns, L-pwr
KM681000CLG-5	32-SOP, 55ns, L-pwr	KM681000CLTI-7	32-TSOP (I) F, 70ns, L-pwr
KM681000CLG-4L	32-SOP, 45ns, LL-pwr	KM681000CLTI-5L	32-TSOP (I) F, 55ns, LL-pwr
KM681000CLG-5L	32-SOP, 55ns, LL-pwr	KM681000CLTI-7L	32-TSOP (I) F, 70ns, LL-pwr
KM681000CLT-4	32-TSOP (I) F, 45ns, L-pwr	KM681000CLRI-5	32-TSOP (I) R, 55ns, L-pwr
KM681000CLT-5	32-TSOP (I) F, 55ns, L-pwr	KM681000CLRI-7	32-TSOP (I) R, 70ns, L-pwr
KM681000CLT-4L	32-TSOP (I) F, 45ns, LL-pwr	KM681000CLRI-5L	32-TSOP (I) R, 55ns, LL-pwr
KM681000CLT-5L	32-TSOP (I) F, 55ns, LL-pwr	KM681000CLRI-7L	32-TSOP (I) R, 70ns, LL-pwr
KM681000CLR-4	32-TSOP (I) R, 45ns, L-pwr		
KM681000CLR-5	32-TSOP (I) R, 55ns, L-pwr		
KM681000CLR-4L	32-TSOP (I) R, 45ns, LL-pwr		
KM681000CLR-5L	32-TSOP (I) R, 55ns, LL-pwr		

ORDERING INFORMATION



64Kx16 bit Low Power CMOS Static RAM

FEATURE SUMMARY

- Process Technology : 0.6 um CMOS
- Organization : 64Kx16
- Data Byte Control : /LB=/I/O1~8, /UB=/I/O9~16
- Power Supply Voltage : 5.0V +/- 10%
- Low Data Retention Voltage : 2V(Min)
- Three state output and TTL Compatible
- Package Type : JEDEC Standard


44-TSOP(II)-Reverse/Forward

PRODUCT FAMILY

Product List	Operating Temp.	Vcc Range (V)	Speed (ns)	PKG Type	Power Dissipation	
					Standby (I _{sb1} , Max)	Operating (I _{cc2})
KM6161000BLT/LT-L KM6161000BLR/LR-L	Commercial (0~70 °C)	4.5 to 5.5	55*/70	44-TSOP(II) Foward/Reverse	100/20uA	120mA
KM6161000BLTI/LTI-L KM6161000BLRI/LRI-L	Industrial (-40~85 °C)	4.5 to 5.5	70/100	44-TSOP(II) Foward/Reverse	100/50uA	

* parameters are measured with 30pF test load

PIN DESCRIPTION




Name	Function	Name	Function
A0~A15	Address Inputs	/LB	Lower Byte(I/O1~8)
/WE	Write Enable Input	/UB	Upper Byte(I/O9~16)
/CS	Chip Select Input	Vcc	Power
/OE	Output Enable Input	Vss	Ground
I/O1~I/O16	Data Input/Output	N.C	No Connection

GENERAL DESCRIPTION

The KM6161000B family is fabricated by SAMSUNG's advanced CMOS process technology. The family can support various operating temperature ranges and has various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operation with low data retention current.

2

FUNCTIONAL BLOCK DIAGRAM




PRODUCT LIST & ORDERING INFORMATION

PRODUCT LIST

Commercial Temp Products (0~70°C)		Industrial Temp Products (-40~85 °C)	
Part Name	Function	Part Name	Function
KM6161000BLT-5	44-TSOP(II), F, 5V, 55ns, L	KM6161000BLTI-7	44-TSOP(II), F, 5V, 70ns, L
KM6161000BLT-5L	44-TSOP(II), F, 5V, 55ns, LL	KM6161000BLTI-7L	44-TSOP(II), F, 5V, 70ns, LL
KM6161000BLT-7	44-TSOP(II), F, 5V, 70ns, L	KM6161000BLTI-10	44-TSOP(II), F, 5V, 100ns, L
KM6161000BLT-7L	44-TSOP(II), F, 5V, 70ns, LL	KM6161000BLTI-10L	44-TSOP(II), F, 5V, 100ns, LL
KM6161000BLR-5	44-TSOP(II), R, 5V, 55ns, L	KM6161000BLRI-7	44-TSOP(II), R, 5V, 70ns, L
KM6161000BLR-5L	44-TSOP(II), R, 5V, 55ns, LL	KM6161000BLRI-7L	44-TSOP(II), R, 5V, 70ns, LL
KM6161000BLR-7	44-TSOP(II), R, 5V, 70ns, L	KM6161000BLRI-10	44-TSOP(II), R, 5V, 100ns, L
KM6161000BLR-7L	44-TSOP(II), R, 5V, 70ns, LL	KM6161000BLRI-10L	44-TSOP(II), R, 5V, 100ns, LL

ORDERING INFORMATION

KM6 16 X 1000 B X X X - XX X



Low Low Power
 Access Time : 5=55ns, 7=70ns, 10=100ns
 Operating Temperature :
 I=Industrial, E=Extended, Blank=Commercial
 Package Type : T=TSOP(II)-Forward,
 R=TSOP(II)-Reverse
 Low Power
 Die Version : B=3rd generation
 Density : 1000=1Mbit
 V=3.3V, U=3.0V, Blank=5V
 Organization : 16= x16
 SEC Standard SRAM

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin, Vout	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to 7.0	V	-
Power Dissipation	Pd	1.0	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	Ta	0 to 70	°C	6161000BLT/LT-L, 6161000BLR/LR-L
		-40 to 85	°C	6161000BLT/LTI-L, 6161000BLRI/LRI-L
Soldering temperature and time	Tsolder	260°C , 10sec (Lead Only)	-	-

2

* Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*

Item	Symbol	Min	Typ**	Max	Unit
Supply voltage	Vcc	4.5	5	5.5	V
Ground	Vss	0	0	0	V
Input high voltage	Vih	2.2	-	Vcc+0.5	V
Input low voltage	Vil	-0.5***	--	0.8	V

* 1) Commercial Product : Ta=0 to 70 °C , unless otherwise specified
 2) Industrial Product : Ta=-40 to 85 °C , unless otherwise specified
 ** Ta=25 °C
 *** Vil(min)=-3.0V for ≤50ns pulse

CAPACITANCE * (f=1MHz, Ta=25 °C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	Vin=0V	-	6	pF
Input/Output capacitance	Cio	Vio=0V	-	8	pF

* Capacitance is sampled not 100% tested

DC AND OPERATING CHARACTERISTICS


Item		Symbol	Test Conditions*	Min	Typ	Max	Unit	
Input leakage current		I _{li}	V _{in} =V _{ss} to V _{cc}	-1	-	1	uA	
Output leakage current		I _{lo}	/CS=V _{ih} or /WE=V _{il} , /UB=V _{ih} or /LB=V _{ih} , V _{io} =V _{ss} to V _{cc}	-1	-	1	uA	
Operating power supply current		I _{cc}	/CS=V _{il} , V _{in} =V _{ih} or V _{il} , I _{io} =0mA	Read	-	-	10	mA
				Write			20	
Average operating current		I _{cc1}	Cycle time=1uS 100% duty /CS≤0.2V, I _{io} =0mA	Read	-	-	15	
				Write			25	
		I _{cc2}	Min cycle, 100% duty /CS≤V _{il} , I _{io} =0mA	-	-	120		
Output low voltage		V _{ol}	I _{ol} =2.1mA	-	-	0.4	V	
Output high voltage		V _{oh}	I _{oh} = -1.0mA	2.4	-	-	V	
Standby Current(TTL)		I _{sb}	/CS=V _{ih}	-	-	3	mA	
Standby Current (CMOS)	6161000BL/L-L	I _{sb1}	/CS≥V _{cc} -0.2V V _{in} ≥V _{cc} -0.2V	L	-	-	100	uA
				LL	-	-	20	uA
	6161000BLI/LI-L		or V _{in} ≤0.2V	L	-	-	100	uA
				LL	-	-	50	uA

* 1) Commercial Product: Ta=0 to 70 °C , unless otherwise specified
 2) Industrial Product : Ta= -40 to 85 °C, unless otherwise specified

AC CHARACTERISTICS

TEST CONDITIONS(1. Test Load and Test Input/Output Reference)*

Item	Value	Remark
Input pulse level	0.8 to 2.4 V	-
Input rise fall time	5 ns	-
Input and output reference voltage	1.5 V	-
Output load(See right)	C _L =100 pF+1TTL	-
	** C _L =30 pF+1TTL	-



* Including scope and jig capacitance

* See test condition of DC and Operating characteristics
 ** Test load for 55ns product

TEST CONDITIONS(2. Temperature and Vcc Conditions)

Product Family	Temperature	Power Supply(Vcc)	Speed Bin	Comments
KM6161000BL/L-L	0~70 °C	5V +/- 10%	55*/70ns	Commercial
KM6161000BLI/LI-L	-40~85 °C	5V +/- 10%	70/100ns	Industrial

* parameters are measured with 30pF test load

PARAMETER LIST FOR EACH SPEED BIN

Parameter List		Symbol	Speed Bins						Units
			55ns*		70ns		100ns		
			Min	Max	Min	Max	Min	Max	
Read	Read cycle time	tRC	55	-	70	-	100	-	ns
	Address access time	tAA	-	55	-	70	-	100	ns
	Chip select to output	tCO	-	55	-	70	-	100	ns
	Output enable to valid output	tOE	-	25	-	35	-	50	ns
	/UB, /LB Access Time	tBA	-	25	-	35	-	50	ns
	Chip select to low-Z output	tLZ	10	-	10	-	10	-	ns
	/UB, /LB enable to low-Z output	tBLZ	5	-	5	-	5	-	ns
	Output enable to low-Z output	tOLZ	5	-	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	25	0	30	ns
	/UB, /LB disable to high-Z output	tBHZ	0	20	0	25	0	30	ns
	Output disable to high-Z output	tOHZ	0	20	0	25	0	30	ns
Output hold from address change	tOH	10	-	10	-	10	-	ns	
Write	Write cycle time	tWC	55	-	70	-	100	-	ns
	Chip select to end of write	tCW	45	-	60	-	80	-	ns
	Address set-up time	tAS	0	-	0	-	0	-	ns
	Address valid to end of write	tAW	45	-	60	-	80	-	ns
	Write pulse width	tWP	40	-	50	-	60	-	ns
	/UB, /LB valid to end of write	tBW	45	-	60	-	80	-	ns
	Write recovery time	tWR	0	-	0	-	0	-	ns
	Write to output high-Z	tWHZ	0	20	0	25	0	30	ns
	Data to write time overlap	tDW	25	-	30	-	40	-	ns
	Data hold from write time	tDH	0	-	0	-	0	-	ns
End write to output low-Z	tOW	5	-	5	-	5	-	ns	

* parameters are measured with 30pF test load

DATA RETENTION CHARACTERISTICS


Item	Symbol	Test Condition*	Min	Typ**	Max	Unit	
Vcc for data retention	Vdr	/CS ≥ Vcc-0.2V	2.0	-	5.5	V	
Data retention current	Idr	6161000B Family	Vcc=3.0V	L-Ver	-	50	uA
			/CS ≥ Vcc-0.2V	LL-Ver	-	15	uA
		6161000BI Family		L-Ver	-	50	uA
			LL-Ver	-	20	uA	
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ms	
Recovery time	tRDR		5	-	-	ms	

* 1) Commercial Product : Ta=0 to 70 °C , unless otherwise specified

2) Industrial Product : Ta=-40 to 85 °C , unless otherwise specified


** Ta=25 °C

DATA RETENTION TIMING DIAGRAM




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)
 (/CS=/OE=Vil, /WE=Vih, /UB or, and /LB=Vil)



2


TIMING WAVEFORM OF READ CYCLE (/WE= Vih)




Notes (READ CYCLE)

1. t_{tHZ} and t_{oHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{tHZ}(\text{max.})$ is less than $t_{LZ}(\text{min.})$ both for a given device and from device to device.


TIMING WAVEFORM OF WRITE CYCLE (/WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE (/CS Controlled)



TIMING WAVEFORM OF WRITE CYCLE (/UB, /LB Controlled)



2

Notes (WRITE CYCLE)

1. A write occurs during the overlap(t_{WP}) of a low $/CS$ and low $/WE$. A write begins at the latest transition among $/CS$ going low and $/WE$ going low : A write end at the earliest transition among $/CS$ going high and $/WE$ going high, t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the later of $/CS$ going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $/CS$, or $/WE$ going high.

FUNCTIONAL DESCRIPTION

$/CS$	$/UB$	$/LB$	$/WE$	$/OE$	Mode	I/O1~7	I/O 9~16	Current Mode
H	X	X	X	X	Not Select	High-Z	High-Z	Isb, Isb1
L	X	X	H	H	Ouput	High-Z	High-Z	Icc
L	H	H	X	X	Diable	High-Z	High-Z	
L	L	H	H	L	Read	Dout	High-Z	Icc
	H	L				High-Z	Dout	
	L	L				Dout	Dout	
L	L	H	L	X	Write	Din	High-Z	Icc
	H	L				High-Z	Din	
	L	L				Din	Din	

* X means don't care

512Kx8 bit High Speed CMOS Static RAM

FEATURE SUMMARY

- Process Technology : 0.4 um CMOS
- Organization : 512K x8
- Power Supply Voltage : Single 5V +/- 10%
- Low Data Retention Voltage : 2V(Min)
- Three state output and TTL Compatible
- Package Type : JEDEC Standard
32-DIP, 32-SOP, 32-TSOP(II)-Forward/Reverse


GENERAL DESCRIPTION

The KM684000A family is fabricated by SAMSUNG's advanced CMOS process technology. The family can various operating temperature ranges and has various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operations with low data retention current.

PRODUCT FAMILY


Product Family	Operating Temperature	Vcc Range (V)	Speed	PKG Type	Power Dissipation	
					Standby (I _{sb1} , Max)	Operating (I _{cc2})
KM684000AL	Commercial (0~70 °C)	4.5~5.5V	55/70ns	32-DIP, 32-SOP	100uA	90mA
KM684000AL-L				32-TSOP(II) R/F	20uA	
KM684000ALI	Industrial (-40~85 °C)	4.5~5.5V	70/100ns	32-SOP	100uA	
KM684000ALI-L				32-TSOP(II) R/F	50uA	

PIN DESCRIPTION



Pin Name	Function
A0~A18	Address Inputs
WE	Write Enable Input
CS	Chip Select Input
OE	Output Enable Input
I/O1~I/O8	Data Input/Output
Vcc	Power(5V)
Vss	Ground

FUNCTIONAL BLOCK DIAGRAM




PRODUCT LIST & ORDERING INFORMATION

PRODUCT LIST

Commercial Temp Products (0~70 °C)		Industrial Temp Products (-40~85 °C)	
Part Name	Function	Part Name	Function
KM684000ALP-5	32-DIP, 55ns, , L-pwr	KM684000ALGI-7	32-SOP, 70ns, L-pwr
KM684000ALP-5L	32-DIP, 55ns, LL-pwr	KM684000ALGI-7L	32-SOP, 70ns, LL-pwr
KM684000ALP-7	32-DIP, 70ns, , L-pwr	KM684000ALGI-10	32-SOP, 100ns, L-pwr
KM684000ALP-7L	32-DIP, 70ns, LL-pwr	KM684000ALGI-10L	32-SOP, 100ns, LL-pwr
KM684000ALG-5	32-SOP, 55ns, L-pwr	KM684000ALTI-7	32-TSOP(II) F, 70ns, L-pwr
KM684000ALG-5L	32-SOP, 55ns, LL-pwr	KM684000ALTI-7L	32-TSOP(II) F, 70ns, LL-pwr
KM684000ALG-7	32-SOP, 70ns, L-pwr	KM684000ALTI-10	32-TSOP(II) F, 100ns, L-pwr
KM684000ALG-7L	32-SOP, 70ns, LL-pwr	KM684000ALTI-10L	32-TSOP(II) F, 100ns, LL-pwr
KM684000ALT-5	32-TSOP(II) F, 55ns, L-pwr	KM684000ALRI-7	32-TSOP(II) R, 70ns, L-pwr
KM684000ALT-5L	32-TSOP(II) F, 55ns, LL-pwr	KM684000ALRI-7L	32-TSOP(II) R, 70ns, LL-pwr
KM684000ALT-7	32-TSOP(II) F, 70ns, L-pwr	KM684000ALRI-10	32-TSOP(II) R, 100ns, L-pwr
KM684000ALT-7L	32-TSOP(II) F, 70ns, LL-pwr	KM684000ALRI-10L	32-TSOP(II) R, 100ns, LL-pwr
KM684000ALR-5	32-TSOP(II) R, 55ns, L-pwr		
KM684000ALR-5L	32-TSOP(II) R, 55ns, LL-pwr		
KM684000ALR-7	32-TSOP(II) R, 70ns, L-pwr		
KM684000ALR-7L	32-TSOP(II) R, 70ns, LL-pwr		

2

ORDERING INFORMATION



ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin, Vout	-0.5 to 7.0	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to 7.0	V	-
Power Dissipation	Pd	1.0	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	Ta	0 to 70	°C	KM684000AL/L-L
		-40 to 85	°C	KM684000ALI/LI-L
Soldering temperature and time	Tsolder	260 °C , 10sec(Lead Only)	-	-

* Stresses greater than those listed under Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*

Item	Symbol	Min	Typ**	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input high voltage	Vih	2.2	-	Vcc+0.5	V
Input low voltage	Vil	-0.3***	-	0.8	V

* 1) Commercial Product : Ta=0 to 70 °C, unless otherwise specified

2) Industrial Product : Ta=-40 to 85 °C, unless otherwise specified

** Ta=25 °C

Vil(min)=-3.0V for ≤50ns pulse

CAPACITANCE * (f=1MHz, Ta=25 °C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	Vin=0V	-	8	pF
Input/Output capacitance	Cio	Vio=0V	-	10	pF

* Capacitance is sampled not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions*	Min	Typ	Max	Unit	
Input leakage current	I _{li}	V _{in} =V _{ss} to V _{cc}	-1	-	1	V	
Output leakage current	I _{lo}	/CS=V _{ih} or /OE=V _{ih} or /WE=V _{il} V _{io} =V _{ss} to V _{cc}	-1	-	1	V	
Operating power supply current	I _{cc}	/CS=V _{il} , V _{in} =V _{il} or V _{ih} I _{io} =0mA	-	-	20	mA	
Average operating current	I _{cc1}	Cycle time=1μs 100% duty /CS≤0.2V, V _{ih} ≥V _{cc} -0.2V V _{il} ≤0.2V, I _{io} =0mA	-	-	25	mA	
	I _{cc2}	Min cycle, 100% duty, /CS=V _{il} V _{in} =V _{il} or V _{ih} , I _{io} =0mA	-	-	90	mA	
Output low voltage	V _{ol}	I _{ol} =2.1mA	-	-	0.4	V	
Output high voltage	V _{oh}	I _{oh} =-1.0mA	2.4	-	-	V	
Standby Current(TTL)	I _{sb}	/CS=V _{ih}	-	-	3	mA	
Standby Current (CMOS)	KM684000AL/L-L	/CS≥V _{cc} -0.2V V _{in} ≥V _{cc} -0.2V or V _{in} ≤0.2V	L	-	-	100	μA
			LL	-	-	20	μA
	L		-	-	100	μA	
	LL		-	-	50	μA	


2

* 1) Commercial Product : T_a=0 to 70 °C , V_{cc}=5V±-10%, unless otherwise specified
 2) Industrial Product : T_a=-40 to 85 °C V_{cc}=5V±-10%, unless otherwise specified

AC CHARACTERISTICS

TEST CONDITIONS(1. Test Load and Test Input/Output Reference)*

Item	Value	Remark
Input pulse level	0.8 to 2.4V	-
Input rise fall time	5ns	-
Input and output reference voltage	1.5V	-
Output load(See right)	C _L =100pF+1TTL	-



* Including scope and jig capacitance

* See test condition of DC and Operating characteristics

TEST CONDITIONS (2. Temperature and Vcc Conditions)

Product Family	Temperature	Power Supply(Vcc)	Speed Bin	Comments
KM684000AL/L-L	0~70 °C	5V +/- 10%	55/70ns	Commercial
KM684000ALI/LI-L	-40~85 °C	5V +/- 10%	70/100ns	Industrial

PARAMETER LIST FOR EACH SPEED BIN

Parameter List		Symbol	Speed Bins						Units
			55ns		70ns		100ns		
			Min	Max	Min	Max	Min	Max	
Read	Read cycle time	t _{RC}	55	-	70	-	100	-	ns
	Address access time	t _{AA}	-	55	-	70	-	100	ns
	Chip select to output	t _{CO}	-	55	-	70	-	100	ns
	Output enable to valid output	t _{OE}	-	25	-	35	-	50	ns
	Chip select to low-Z output	t _{LZ}	10	-	10	-	10	-	ns
	Output enable to low-Z output	t _{OLZ}	5	-	5	-	5	-	ns
	Chip disable to high-Z output	t _{HZ}	0	20	0	25	0	30	ns
	Output disable to high-Z output	t _{OHZ}	0	20	0	25	0	30	ns
	Output hold from address change	t _{OH}	10	-	10	-	10	-	ns
Write	Write cycle time	t _{WC}	55	-	70	-	100	-	ns
	Chip select to end of write	t _{CW}	45	-	60	-	80	-	ns
	Address set-up time	t _{AS}	0	-	0	-	0	-	ns
	Address valid to end of write	t _{AW}	45	-	60	-	80	-	ns
	Write pulse width	t _{WP}	40	-	50	-	60	-	ns
	Write recovery time	t _{WR}	0	-	0	-	0	-	ns
	Write to output high-Z	t _{WHZ}	0	20	0	25	0	30	ns
	Data to write time overlap	t _{DW}	25	-	30	-	40	-	ns
	Data hold from write time	t _{DH}	0	-	0	-	0	-	ns
End write to output low-Z	t _{OW}	5	-	5	-	5	-	ns	


DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition*	Min	Typ**	Max	Unit	
Vcc for data retention	Vdr	/CS ≥ Vcc-0.2V	2.0	-	5.5	V	
Data retention current	Idr	KM684000AL/L-L Vcc=3.0V /CS ≥ Vcc-0.2V	L-Ver	-	-	50	uA
			LL-Ver	-	-	15	
	KM684000ALI/LI-L	L-Ver	-	-	50		
		LL-Ver	-	-	20		
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ms	
Recovery time	tRDR		5	-	-		

* 1) Commercial Product : Ta=0 to 70 °C , unless otherwise specified
 2) Industrial Product : Ta=-40 to 85 °C , unless otherwise specified
 ** Ta=25 °C

2

DATA RETENTION TIMING DIAGRAM



FUNCTIONAL DESCRIPTION


/CS	/WE	/OE	Mode	I/O Pin	Current Mode
H	X	X	Power Down	High-Z	I _{sb} , I _{sb1}
L	H	H	Output Disable	High-Z	I _{cc}
L	H	L	Read	Dout	I _{cc}
L	L	X	Write	Din	I _{cc}

* X means don't care


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)

(/CS=/OE=Vil, /WE=Vih)




TIMING WAVEFORM OF READ CYCLE (/WE= Vih)



Notes (READ CYCLE)


1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, t_{HZ} (max.) is less than t_{LZ} (min.) both for a given device and from device to device.

TIMING WAVEFORM OF WRITE CYCLE (WE Controlled)



2

TIMING WAVEFORM OF WRITE CYCLE (/CS Controlled)




Notes (WRITE CYCLE)

1. A write occurs during the overlap (tWP) of a low /CS and low /WE. A write begins at the latest transition among /CS going low and /WE going low. A write ends at the earliest transition among /CS going high and /WE going high. tWP is measured from the beginning of write to the end of write.
2. tCW is measured from the later of /CS going low to end of write.
3. tAS is measured from the address valid to the beginning of write.
4. tWR is measured from the end of write to the address change. tWR applied in case a write ends as /CS, or /WE going high.

TECHNICAL INFORMATION


1) I_{cc2} characteristics by temperature variation

All the values in this graph are depicted by the relative value with the maximum value measured at 5.0V V_{cc} and -40°C temperature. The basic relative value of I_{cc2} at that condition is set into 1.




2) I_{sb1} (CMOS Level Standby Current) characteristics by temperature variation

All the values in this graph are depicted by the relative value with the maximum value measured at 5.0V V_{cc} and 85°C temperature. The basic relative value of I_{sb1} at that condition is set into 1.



3) Idr(Data Retention Current) characteristics by temperature variation

All the values in this graph are depicted by the relative value with the maximum value measured at $V_{dr}=3.0V$ and $85^{\circ}C$ temperature. The basic relative value of Idr at that condition is set into 1.



2

1950

1950

1950

1950

1950



1950

1950

1950

1950

1950

Low Voltage SRAMs (3.0V/3.3V)

- KM62V256C, KM62U256C Family 32K × 8 Commercial, Extended, Industrial Products
- KM68V512A, KM68U512A Family 64K × 8 Commercial, Extended, Industrial Products
- KM68V1000B, KM68U1000B Family 128K × 8 Commercial, Extended, Industrial Products
- KM616V1000B, KM616U1000B Family 128K × 8 Commercial, Extended, Industrial Products
- KM68V4000A Family 512K × 8 Commercial, Industrial Products

1948

1949

32Kx8 bit Low Power & Low Vcc CMOS Static RAM

FEATURE SUMMARY

- Process Technology : 0.7 μ M CMOS
- Organization : 32K x 8
- Power Supply Voltage
 - KM62V256C family : 3.3V +/- 0.3V
 - KM62U256C family : 3.0V +/- 0.3V
- Low Data Retention Voltage : 2V (Min)
- Three state output and TTL Compatible
- Package Type : JEDEC Standard
 - 28-SOP, 28-TSOP(I)-Forward/Reverse

GENERAL DESCRIPTION

The KM62V256C and KM62U256C family are fabricated by SAMSUNG's advanced CMOS process technology. The family can support various operating temperature ranges and has various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operation with low data retention current.




PRODUCT FAMILY


Product List	Operating Temp.	Vcc Range	Speed (ns)	PKG Type	Power Dissipation	
					Standby (I _{bb1} , Max)	Operating (I _{cc2})
KM62V256CL-L	Commercial (0~70 °C)	3.0~3.6V	70*/100	28-SOP	10uA	35 mA
KM62U256CL-L		2.7~3.3V	85*/100	28-TSOP(I) R/F	10uA	
KM62V256CLE-L	Extended (-25~ 85 °C)	3.0~3.6V	70*/100	28-SOP	20uA	
KM62U256CLE-L		2.7~3.3V	85*/100	28-TSOP(I) R/F	15uA	
KM62V256CLI-L	Industrial (-40~85 °C)	3.0~3.6V	70*/100	28-SOP	20uA	
KM62U256CLI-L		2.7~3.3V	85*/100	28-TSOP(I) R/F	15uA	

* measured with 30pF test load

PIN DESCRIPTION



FUNCTIONAL BLOCK DIAGRAM




Pin Name	Function
A0~A14	Address Inputs
/WE	Write Enable Input
/CS	Chip Select Input
/OE	Output Enable Input
I/O1~I/O8	Data Input/Output
Vcc	Power
Vss	Ground

PRODUCT LIST & ORDERING INFORMATION

PRODUCT LIST

Commercial Temp Products (0~70 °C)		Extended Temp Products (-25~85 °C)		Industrial Temp Products (-40~85 °C)	
Part Name	Function	Part Name	Function	Part Name	Function
KM62V256CLG-7L	28-SOP, 70ns, 3.3V	KM62V256CLGE-7L	28-SOP, 70ns, 3.3V	KM62V256CLGI-7L	28-SOP, 70ns, 3.3V
KM62V256CLG-10L	28-SOP, 100ns, 3.3V	KM62V256CLGE-10L	28-SOP, 100ns, 3.3V	KM62V256CLGI-10L	28-SOP, 100ns, 3.3V
KM62V256CLTG-7L	28-TSOP F, 70ns, 3.3V	KM62V256CLTGE-7L	28-TSOP F, 70ns, 3.3V	KM62V256CLTGI-7L	28-TSOP F, 70ns, 3.3V
KM62V256CLTG-10L	28-TSOP F, 100ns, 3.3V	KM62V256CLTGE-10L	28-TSOP F, 100ns, 3.3V	KM62V256CLTGI-10L	28-TSOP F, 100ns, 3.3V
KM62V256CLRG-7L	28-TSOP R, 70ns, 3.3V	KM62V256CLRGE-7L	28-TSOP R, 70ns, 3.3V	KM62V256CLRGI-7L	28-TSOP R, 70ns, 3.3V
KM62V256CLRG-10L	28-TSOP R, 100ns, 3.3V	KM62V256CLRGE-10L	28-TSOP R, 100ns, 3.3V	KM62V256CLRGI-10L	28-TSOP R, 100ns, 3.3V
KM62U256CLG-8L	28-SOP, 85ns, 3.0V	KM62U256CLGE-8L	28-SOP, 85ns, 3.0V	KM62U256CLGI-8L	28-SOP, 85ns, 3.0V
KM62U256CLTG-8L	28-TSOP F, 85ns, 3.0V	KM62U256CLTGE-8L	28-TSOP F, 85ns, 3.0V	KM62U256CLTGI-8L	28-TSOP F, 85ns, 3.0V
KM62U256CLRG-8L	28-TSOP R, 85ns, 3.0V	KM62U256CLRGE-8L	28-TSOP R, 85ns, 3.0V	KM62U256CLRGI-8L	28-TSOP R, 85ns, 3.0V
KM62U256CLG-10L	28-SOP, 100ns, 3.0V	KM62U256CLGE-10L	28-SOP, 100ns, 3.0V	KM62U256CLGI-10L	28-SOP, 100ns, 3.0V
KM62U256CLTG-10L	28-TSOP F, 100ns, 3.0V	KM62U256CLTGE-10L	28-TSOP F, 100ns, 3.0V	KM62U256CLTGI-10L	28-TSOP F, 100ns, 3.0V
KM62U256CLRG-10L	28-TSOP R, 100ns, 3.0V	KM62U256CLRGE-10L	28-TSOP R, 100ns, 3.0V	KM62U256CLRGI-10L	28-TSOP R, 100ns, 3.0V

ORDERING INFORMATION



ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin, Vout	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 4.6	V	-
Power Dissipation	Pd	0.7	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	Ta	0 to 70	°C	KM62V256CL-L, KM62U256CL-L
		-25 to 85	°C	KM62V256CLE-L, KM62U256CLE-L
		-40 to 85	°C	KM62V256CLI-L, KM62U256CLI-L
Soldering temperature and time	Tsolder	260 °C , 10sec (Lead Only)	-	-

* Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2

RECOMMENDED DC OPERATING CONDITIONS*

Item	Symbol	Product	Min	Typ**	Max	Unit
Supply voltage	Vcc	KM62V256C Family	3.0	3.3	3.6	V
		KM62U256C Family	2.7	3.0	3.3	V
Ground	Vss	All	0	0	0	V
Input high voltage	Vih	KM62V256C Family	2.2	-	Vcc+0.3	V
		KM62U256C Family	2.2	-	Vcc+0.3	V
Input low voltage	Vil	KM62V256C Family	-0.3	-	0.4	V
		KM62U256C Family	-0.3***	-	0.4	V

- * 1) Commercial Product : Ta=0 to 70 °C unless otherwise specified
- 2) Extended Product : Ta=-25 to 85 °C unless otherwise specified
- 3) Industrial Product : Ta=-40 to 85 °C , unless otherwise specified
- ** Ta=25 °C
- *** Vil(min)=-3.0V for ≤30ns pulse

CAPACITANCE * (f=1MHz, Ta=25 °C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	Vin=0V	-	6	pF
Input/Output capacitance	Cio	Vio=0V	-	8	pF

* Capacitance is sampled not 100% tested

DC AND OPERATING CHARACTERISTICS


Item		Symbol	Test Conditions*	Min	Typ**	Max	Unit	
Input leakage current		I _{li}	V _{in} =V _{ss} to V _{cc}	-1	-	1	μA	
Output leakage current		I _{lo}	/CS=V _{ih} or V _{il} or /WE=V _{il} V _{io} =V _{ss} to V _{cc}	-1	-	1	μA	
Operating power supply current		I _{cc}	/CS=V _{il} , V _{in} =V _{ih} or V _{il} , I _{io} =0mA	-	1.0	2.0	mA	
Average operating current		I _{cc1}	Cycle time=1μs 100% duty /CS≤0.2V, V _{il} ≤0.2V, V _{in} ≥V _{cc} -0.2V, I _{io} =0mA	-	2.5	5	mA	
		I _{cc2}	Min cycle, 100% duty /CS=V _{il} , I _{io} =0mA	-	20***	35	mA	
Output low voltage		V _{ol}	I _{ol} =2.1mA	-	-	0.4	V	
Output high voltage		V _{oh}	I _{oh} =-1.0mA	2.2	-	-	V	
Standby Current(TTL)		I _{sb}	/CS=V _{ih}	-	-	0.3	mA	
Standby Current (CMOS)	KM62V256CL-L	I _{sb1}	/CS≥V _{cc} -0.2V V _{in} ≤0.2V or V _{in} ≥V _{cc} -0.2V	LL	-	1.5	10	μA
	KM62V256CLE-L			LL	-	1.5	20	μA
	KM62V256CLI-L			LL	-	1.5	20	μA
	KM62U256CL-L			LL	-	1.0	10	μA
	KM62U256CLE-L			LL	-	1.0	15	μA
	KM62U256CLI-L			LL	-	1.0	15	μA

* 1) Commercial Product : T_a=0 to 70 °C, V_{cc}=3.0 +/- 0.3V(62U256C Family), V_{cc}=3.3 +/- 0.3V(62V256C Family)
 2) Extended Product : T_a=-25 to 85 °C, V_{cc}=3.0 +/- 0.3V(62U256CE Family), V_{cc}=3.3 +/- 0.3V(62V256CE Family)
 3) Industrial Product : T_a=-40 to 85 °C, V_{cc}=3.0 +/- 0.3V(62U256CI Family), V_{cc}=3.3 +/- 0.3V(62V256CI Family)
 ** T_a=25 °C
 *** 25mA for KM62V256C family

AC CHARACTERISTICS

TEST CONDITIONS(1. Test Load and Test Input/Output Reference)*

Item	Value	Remark
Input pulse level	0.4 to 2.2V	-
Input rise fall time	5ns	-
Input and output reference voltage	1.5V	-
Output load(See right)	C _L =100pF+1TTL	-
	**C _L =30pF+1TTL	-



* Including scope and jig capacitance

* See test condition of DC and Operating characteristics
 ** KM62V256CL-7L, KM62V256CLE-7L, KM62V256CLI-7L,
 KM62U256CL-8L, KM62U256CLE-8L, KM62U256CLI-8L,

TEST CONDITIONS(2. Temperature and Vcc Conditions)

Product Family	Temperature	Power Supply(Vcc)	Speed Bin	Comments
KM62V256CL/L-L	0~70 °C	3.3V +/- 0.3	70*/100ns	Commercial
KM62V256CLE/LE-L	-25~85 °C	3.3V +/- 0.3	70*/100ns	Extended
KM62V256CLI/LI-L	-40~85 °C	3.3V +/- 0.3	70*/100ns	Industrial
KM62U256CL/L-L	0~70 °C	3.0V +/- 0.3	85*/100ns	Commercial
KM62U256CLE/LE-L	-25~85 °C	3.0V +/- 0.3	85*/100ns	Extended
KM62U256CLI/LI-L	-40~85 °C	3.0V +/- 0.3	85*/100ns	Industrial

* parameters are measured with 30pF test load

2

PARAMETER LIST FOR EACH SPEED BIN

Parameter List		Symbol	Speed Bins						Units
			70ns*		85ns*		100ns		
			Min	Max	Min	Max	Min	Max	
Read	Read cycle time	tRC	70	-	85	-	100	-	ns
	Address access time	tAA	-	70	-	85	-	100	ns
	Chip select to ouput	tCO	-	70	-	85	-	100	ns
	Output enable to valid ouput	tOE	-	35	-	45	-	50	ns
	Chip select to low-Z ouput	tLZ	10	-	10	-	10	-	ns
	Output enable to low-Z ouput	tOLZ	5	-	5	-	5	-	ns
	Chip disable to high-Z ouput	tHZ	0	30	0	30	0	35	ns
	Output disable to high-Z ouput	tOHZ	0	30	0	30	0	35	ns
	Ouput hold from address change	tOH	5	-	10	-	15	-	ns
Write	Write cycle time	tWC	70	-	85	-	100	-	ns
	Chip select to end of write	tCW	60	-	70	-	70	-	ns
	Address set-up time	tAS	0	-	0	-	0	-	ns
	Address valid to end of write	tAW	60	-	70	-	70	-	ns
	Write pulse width	tWP	50	-	60	-	60	-	ns
	Write recovery time	tWR	0	-	0	-	0	-	ns
	Write to output high-Z	tWHZ	0	25	0	25	0	30	ns
	Data to write time overlap	tDW	50	-	60	-	60	-	ns
	Data hold from write time	tDH	0	-	0	-	0	-	ns
	End write to ouput low-Z	tOW	5	-	10	-	10	-	ns


* All the parameters are measured with 30pF test load

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition*	Min	Typ**	Max	Unit	
Vcc for data retention	Vdr	/CS ≥ Vcc-0.2V	2.0	-	3.6	V	
Data retention current	Idr	Vcc=3.0V	-	1	8	uA	
							KM62V256CL-L
		/CS ≥ Vcc-0.2V	-	0.6	8		
							KM62U256CL-L
							KM62V256CLE-L
KM62U256CLE-L							
KM62V256CLI-L							
KM62U256CLI-L							
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ms	
Recovery time	tRDR	See data retention waveform	5	-	-	ms	

* 1) Commercial Product : Ta=0 to 70 °C, unless otherwise specified
 2) Extended Product : Ta=-25 to 85 °C, unless otherwise specified
 3) Industrial Product : Ta=-40 to 85 °C, unless otherwise specified
 ** Ta=25 °C

DATA RETENTION TIMING DIAGRAM



* 3.0V for KM62V256C family, 2.7V for KM62U256C family


FUNCTIONAL DESCRIPTION

/CS	/WE	/OE	Mode	I/O Pin	Current Mode
H	X	X	Power Down	High-Z	I _{sb} , I _{sb1}
L	H	H	Output Disable	High-Z	I _{cc}
L	H	L	Read	Dout	I _{cc}
L	L	X	Write	Din	I _{cc}

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)

(/CS=/OE=Vil, /WE=Vih)



2


TIMING WAVEFORM OF READ CYCLE (WE= VIH)




Notes (READ CYCLE)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, t_{HZ} (max.) is less than t_{LZ} (min.) both for a given device and from device to device.

TIMING WAVEFORM OF WRITE CYCLE (/WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE (/CS Controlled)




Notes (WRITE CYCLE)

1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the later of \overline{CS} going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.

TECHNICAL INFORMATION

1) I_{cc2} characteristics by temperature variation


All the values in this graph are depicted by the relative value with the maximum value measured at 3.3V V_{cc} and -40°C temperature. The basic relative value of I_{cc2} at that condition is set into 1.



2


2) I_{sb1} (CMOS Level Standby Current) characteristics by temperature variation

All the values in this graph are depicted by the relative value with the maximum value measured at 3.0V V_{cc} and 85°C temperature. The basic relative value of I_{sb1} at that condition is set into 1.



3) Idr(Data Retention Current) characteristics by temperature variation

All the values in this graph are depicted by the relative value with the maximum value measured at Vdr=3.0V and 85°C temperature. The basic relative value of Idr at that condition is set into 1.



64Kx8 bit Low Power & Low Vcc CMOS Static RAM

FEATURE SUMMARY

- Process Technology : 0.6 um CMOS
- Organization : 64K x 8
- Power Supply Voltage
 - KM68V512A family : 3.3V +/- 0.3V
 - KM68U512A family : 3.0V +/- 0.3V
- Low Data Retention Voltage : 2V(Min)
- Three state output and TTL Compatible
- Package Type : JEDEC Standard
 - 32-SOP, 32-TSOP(I)-Forward

GENERAL DESCRIPTION


The KM68V512A and KM68U512A family are fabricated by SAMSUNG's advanced CMOS process technology. The family can support various operating temperature ranges and has various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operation with low data retention current.




PRODUCT FAMILY

Product List	Operating Temp.	Vcc Range	Speed (ns)	PKG Type	Power Dissipation	
					Standby (I _{sb1} , Max)	Operating (I _{cc2})
KM68V512AL-L	Commercial (0~70 °C)	3.0~3.6V	70/100	32-SOP	10uA	40mA
KM68U512AL-L		2.7~3.3V	100	32-TSOP(I) F	10uA	
KM68V512ALE-L	Extended (-25~85 °C)	3.0~3.6V	70/100	32-SOP	20uA	
KM68U512ALE-L		2.7~3.3V	100	32-TSOP(I) F	15uA	
KM68V512ALI-L	Industrial (-40~85 °C)	3.0~3.6V	70/100	32-SOP	20uA	
KM68U512ALI-L		2.7~3.3V	100	32-TSOP(I) F	15uA	

PIN DESCRIPTION



FUNCTIONAL BLOCK DIAGRAM




Pin Name	Function
A0~A15	Address Inputs
/WE	Write Enable Input
/CS1, CS2	Chip Select Input
/OE	Output Enable Input
I/O1~I/O8	Data Input/Output
Vcc	Power
Vss	Ground
N.C	No Connection

PRODUCT LIST & ORDERING INFORMATION

PRODUCT LIST

Commercial Temp Products (0~70 °C)		Extended Temp Products (-25~85 °C)		Industrial Temp Products (-40~85 °C)	
Part Name	Function	Part Name	Function	Part Name	Function
KM68V512ALG-7L	32-SOP, 70ns, 3.3V, LL	KM68V512ALGE-7L	32-SOP, 70ns, 3.3V, LL	KM68V512ALGI-7L	32-SOP, 70ns, 3.3V, LL
KM68V512ALG-10L	32-SOP, 100ns, 3.3V, LL	KM68V512ALGE-10L	32-SOP, 100ns, 3.3V, LL	KM68V512ALGI-10L	32-SOP, 100ns, 3.3V, LL
KM68V512ALT-7L	32-TSOP F, 70ns, 3.3V, LL	KM68V512ALTE-7L	32-TSOP F, 70ns, 3.3V, LL	KM68V512ALTI-7L	32-TSOP F, 70ns, 3.3V, LL
KM68V512ALT-10L	32-TSOP F, 100ns, 3.3V, LL	KM68V512ALTE-10L	32-TSOP F, 100ns, 3.3V, LL	KM68V512ALTI-10L	32-TSOP F, 100ns, 3.3V, LL
KM68U512ALG-10L	32-SOP, 100ns, 3.0V, LL	KM68U512ALGE-10L	32-SOP, 100ns, 3.0V, LL	KM68U512ALGI-10L	32-SOP, 100ns, 3.0V, LL
KM68U512ALT-10L	32-TSOP F, 100ns, 3.0V, LL	KM68U512ALTE-10L	32-TSOP F, 100ns, 3.0V, LL	KM68U512ALTI-10L	32-TSOP F, 100ns, 3.0V, LL

ORDERING INFORMATION



ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin, Vout	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 4.6	V	-
Power Dissipation	Pd	0.7	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	Ta	0 to 70	°C	68V512AL-L, 68U512AL-L
		-25 to 85	°C	68V512ALE-L, 68U512ALE-L
		-40 to 85	°C	68V512ALI-L, 68U512ALI-L
Soldering temperature and time	Tsolder	260 °C , 10sec (Lead Only)	-	-

* Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*

Item	Symbol	Product	Min	Typ**	Max	Unit
Supply voltage	Vcc	KM68V512A Family	3.0	3.3	3.6	V
		KM68U512A Family	2.7	3.0	3.3	
Ground	Vss	All Family	0	0	0	V
Input high voltage	Vih	KM68V512A Family	2.2	-	Vcc+0.3	V
		KM68U512A Family	2.2	-	Vcc+0.3	
Input low voltage	Vil	KM68V512A Family	-0.3***	-	0.4	V
		KM68U512A Family	-0.3***	-	0.4	

- * 1) Commercial Product : Ta=0 to 70 °C, unless otherwise specified
- 2) Extended Product : Ta=-25 to 85 °C, unless otherwise specified
- 3) Industrial Product : Ta=-40 to 85 °C, unless otherwise specified
- ** Ta=25 °C
- *** Vil(min)=-3.0V for ≤30ns pulse

CAPACITANCE * (f=1MHz, Ta=25 °C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	Vin=0V	-	6	pF
Input/Output capacitance	Cio	Vio=0V	-	8	pF

* Capacitance is sampled not 100% tested

DC AND OPERATING CHARACTERISTICS


Item		Symbol	Test Conditions*	Min	Typ**	Max	Unit	
Input leakage current		I _{li}	V _{in} =V _{ss} to V _{cc}	-1	-	1	uA	
Output leakage current		I _{lo}	/CS1=V _{ih} or CS2=V _{il} or /WE=V _{il} , V _{io} =V _{ss} to V _{cc}	-1	-	1	uA	
Operating power supply current		I _{cc}	/CS1=V _{il} , CS2=V _{ih} V _{in} =V _{ih} or V _{il} , I _{io} =0mA	-	-	5	mA	
Average operating current		I _{cc1}	1uS Cycle 100% duty, I _{io} =0mA /CS1 ≤ 0.2V, CS2 ≥ V _{cc} -0.2V	-	-	5	mA	
		I _{cc2}	/CS1=V _{il} , CS2=V _{ih} Min cycle, 100% duty, I _{io} =0mA	-	-	40	mA	
Output low voltage		V _{ol}	I _{ol} =2.1mA	-	-	0.4	V	
Output high voltage		V _{oh}	I _{oh} =-1.0mA	2.4	-	-	V	
Standby Current(TTL)		I _{sb}	/CS1=V _{ih} , CS2=V _{il}	-	-	0.3	mA	
Standby Current (CMOS)	68V512AL-L	I _{sb1}	/CS1 ≥ V _{cc} -0.2V CS2 ≥ V _{cc} -0.2V or CS2 ≤ 0.2V	LL	-	-	10	uA
	68V512ALE-L			LL	-	-	20	uA
	68V512ALI-L			-	-	-	-	-
	68U512AL-L			LL	-	-	10	uA
	68U512ALE-L 68U512ALI-L			LL	-	-	15	uA

* 1) Commercial Product : Ta=0 to 70 °C , V_{cc}=3.3 +/- 0.3V(68V512A Family), V_{cc}=3.0 +/- 0.3V(68U512A Family)
 2) Extended Product : Ta=-25 to 85 °C , V_{cc}=3.3 +/- 0.3V(68V512AE Family), V_{cc}=3.0 +/- 0.3V(68U512AE Family)
 3) Industrial Product : Ta=-40 to 85 °C , V_{cc}=3.3 +/- 0.3V(68V512AI Family), V_{cc}=3.0 +/- 0.3V(68U512AI Family)
 ** Ta=25 °C

A.C CHARACTERISTICS

TEST CONDITIONS(1. Test Load and Test Input/Output Reference)*

Item	Value	Remark
Input pulse level	0.4 to 2.2V	-
Input rise and fall time	5ns	-
Input and output reference voltage	1.5V	-
Output load(See right)	C _L =100pF+1TTL	-



* Including scope and jig capacitance

* See test condition of DC and Operating characteristics

TEST CONDITIONS(2. Temperature and Vcc Conditions)

Product Family	Temperature	Power Supply(Vcc)	Speed Bin	Comments
KM68V512AL-L	0~70 °C	3.3V +/- 0.3	70/100ns	Commercial
KM68V512ALE-L	-25~85 °C	3.3V +/- 0.3	70/100ns	Extended
KM68V512ALI-L	-40~85 °C	3.3V +/- 0.3	70/100ns	Industrial
KM68U512AL-L	0~70 °C	3.0V +/- 0.3	100ns	Commercial
KM68U512ALE-L	-25~85 °C	3.0V +/- 0.3	100ns	Extended
KM68U512ALI-L	-40~85 °C	3.0V +/- 0.3	100ns	Industrial

2

PARAMETER LIST FOR EACH SPEED BIN

Parameter List		Symbol	Speed Bins				Units
			70ns		100ns		
			Min	Max	Min	Max	
Read	Read cycle time	tRC	70	-	100	-	ns
	Address access time	tAA	-	70	-	100	ns
	Chip select to output	tCO	-	70	-	100	ns
	Output enable to valid output	tOE	-	35	-	50	ns
	Chip select to low-Z output	tLZ	10	-	10	-	ns
	Output enable to low-Z output	tOLZ	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	25	0	30	ns
	Output disable to high-Z output	tOHZ	0	25	0	30	ns
	Output hold from address change	tOH	10	-	15	-	ns
Write	Write cycle time	tWC	70	-	100	-	ns
	Chip select to end of write	tCW	60	-	80	-	ns
	Address set-up time	tAS	0	-	0	-	ns
	Address valid to end of write	tAW	60	-	80	-	ns
	Write pulse width	tWP	55	-	70	-	ns
	Write recovery time	tWR	0	-	0	-	ns
	Write to output high-Z	tWHZ	0	25	0	30	ns
	Data to write time overlap	tDW	30	-	40	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
End write to output low-Z	tOW	5	-	5	-	ns	

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition*	Min	Typ**	Max	Unit
Vcc for data retention	Vdr	/CS*** ≥ Vcc-0.2V	2.0	-	3.6	V
Data retention current	Idr	Vcc=3.0V /CS1 ≥ Vcc-0.2V	LL-Ver	-	-	10
						15
						15
		LL-Ver	-	-	10	
					15	
					15	
Data retention set-up time	tSDR	See data retention wave form	0	-	-	ms
Recovery time	tRDR		5	-	-	

* 1) Commercial Product : Ta=0 to 70 °C , unless otherwise specified

2) Extended Product : Ta=-25 to 85 °C , unless otherwise specified


3) Industrial Product : Ta=-40 to 85 °C , unless otherwise specified

** Ta=25 °C


*** /CS1 ≥ Vcc-0.2V, CS2 ≥ Vcc-0.2V(/CS1 controlled) or CS2 ≤ 0.2V(CS2 controlled)

DATA RETENTION TIMING DIAGRAM

1) /CS1 controlled



2) CS2 controlled




* 3.0V for KM68V512A family, 2.7V for KM68U512A family

TIMING DIAGRAMS


TIMING WAVE FORM OF READ CYCLE (1) (Address Controlled)

(/CS1=/OE=Vil, CS2=/WE=Vih)



2


TIMING WAVE FORM OF READ CYCLE(2) ($WE=V_{IH}$)




Notes(Read Cycle)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max})$ is less than $t_{LZ}(\text{Min})$ both for a given device and device to device interconnection.


TIMING WAVE FORM OF WRITE CYCLE(1) (/WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE(2) (/CS1 Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



2

Notes(Write Cycle)

1. A write occurs during the overlap of a low /CS1, a high CS2 and a low /WE. A write begins at the latest transition among /CS1 going low, CS2 going high and /WE going low. A write ends at the earliest transition among /CS1 going high, CS2 going low and /WE going high, tWP is measured from the beginning of write to the end of write.
2. tCW is measured from the later of /CS1 going low or CS2 going high to the end of write.
3. tAS is measured from the address valid to the beginning of write.
4. tWR is measured from the end of write to the address change. tWR(1) applied in case a write ends at /CS1, or /WE going high, tWR applied in case a write ends at CS2 going to low.

FUNCTIONAL DESCRIPTION

/CS1	CS2	/WE	/OE	Mode	I/O Pin	Current Mode
H	X	X	X	Power Down	High-Z	Isb, Isb1
X	L	X	X	Power Down	High-Z	Isb, Isb1
L	H	H	H	Output Disable	High-Z	Icc
L	H	H	L	Read	Dout	Icc
L	H	L	X	Write	Din	Icc

* X means don't care

128Kx8 bit Low Power & Low Vcc CMOS Static RAM

FEATURE SUMMARY

- Process Technology : 0.6 um CMOS
- Organization : 128K x8
- Power Supply Voltage
 - KM68V1000B family : 3.3V +/- 0.3V
 - KM68U1000B family : 3.0V +/- 0.3V
- Low Data Retention Voltage : 2V(Min)
- Three state output and TTL Compatible
- Package Type : JEDEC Standard
 - 32-SOP, 32-TSOP(I)-Forward/Reverse

GENERAL DESCRIPTION


The KM68V1000B and KM68U1000B family are fabricated by SAMSUNG's advanced CMOS process technology. The family can support various operating temperature ranges and has various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY


Product List	Operating Temp.	Vcc Range	Speed (ns)	PKG Type	Power Dissipation	
					Standby (I _{sb1} , Max)	Operating (I _{cc2})
KM68V1000BL/L-L	Commercial (0~70 °C)	3.0~3.6V	70*/100	32-SOP	50/15uA	40mA
KM68U1000BL/L-L		2.7~3.3V	100	32-TSOP(I) R/F	50/15uA	
KM68V1000BLE/LE-L	Extended (-25~85 °C)	3.0~3.6V	70*/100	32-SOP	100/20uA	
KM68U1000BLE/LE-L		2.7~3.3V	100	32-TSOP(I) R/F	50/15uA	
KM68V1000BLI/LI-L	Industrial (-40~85 °C)	3.0~3.6V	70*/100	32-SOP	100/20uA	
KM68U1000BLI/LI-L		2.7~3.3V	100	32-TSOP(I) R/F	50/15uA	

* measured with 30pF test load

PIN DESCRIPTION



FUNCTIONAL BLOCK DIAGRAM



Pin Name	Function
A0~A16	Address Inputs
/WE	Write Enable Input
/CS1, CS2	Chip Select Input
/OE	Output Enable Input
I/O1~I/O8	Data Input/Output
Vcc	Power
Vss	Ground
N.C	No Connection


PRODUCT LIST & ORDERING INFORMATION

PRODUCT LIST

Commercial Temp Products (0~70 °C)		Extended Temp Products (-25~85 °C)		Industrial Temp Products (-40~85 °C)	
Part Name	Function	Part Name	Function	Part Name	Function
KM68V1000BLG-7	32-SOP, 70ns, 3.3V, L	KM68V1000BLGE-7	32-SOP, 70ns, 3.3V, L	KM68V1000BLGI-7	32-SOP, 70ns, 3.3V, L
KM68V1000BLG-7L	32-SOP, 70ns, 3.3V, LL	KM68V1000BLGE-7L	32-SOP, 70ns, 3.3V, LL	KM68V1000BLGI-7L	32-SOP, 70ns, 3.3V, LL
KM68V1000BLG-10	32-SOP, 100ns, 3.3V, L	KM68V1000BLGE-10	32-SOP, 100ns, 3.3V, L	KM68V1000BLGI-10	32-SOP, 100ns, 3.3V, L
KM68V1000BLG-10L	32-SOP, 100ns, 3.3V, LL	KM68V1000BLGE-10L	32-SOP, 100ns, 3.3V, LL	KM68V1000BLGI-10L	32-SOP, 100ns, 3.3V, LL
KM68V1000BLT-7	32-TSOP F, 70ns, 3.3V, L	KM68V1000BLTE-7	32-TSOP F, 70ns, 3.3V, L	KM68V1000BLTI-7	32-TSOP F, 70ns, 3.3V, L
KM68V1000BLT-7L	32-TSOP F, 70ns, 3.3V, LL	KM68V1000BLTE-7L	32-TSOP F, 70ns, 3.3V, LL	KM68V1000BLTI-7L	32-TSOP F, 70ns, 3.3V, LL
KM68V1000BLT-10	32-TSOP F, 100ns, 3.3V, L	KM68V1000BLTE-10	32-TSOP F, 100ns, 3.3V, L	KM68V1000BLTI-10	32-TSOP F, 100ns, 3.3V, L
KM68V1000BLT-10L	32-TSOP F, 100ns, 3.3V, LL	KM68V1000BLTE-10L	32-TSOP F, 100ns, 3.3V, LL	KM68V1000BLTI-10L	32-TSOP F, 100ns, 3.3V, LL
KM62V1000BLR-7	32-TSOP R, 70ns, 3.3V, L	KM62V1000BLRE-7	32-TSOP R, 70ns, 3.3V, L	KM62V1000BLRI-7	32-TSOP R, 70ns, 3.3V, L
KM62V1000BLR-7L	32-TSOP R, 70ns, 3.3V, LL	KM62V1000BLRE-7L	32-TSOP R, 70ns, 3.3V, LL	KM62V1000BLRI-7L	32-TSOP R, 70ns, 3.3V, LL
KM68V1000BLR-10	32-TSOP R, 100ns, 3.3V, L	KM68V1000BLRE-10	32-TSOP R, 100ns, 3.3V, L	KM68V1000BLRI-10	32-TSOP R, 100ns, 3.3V, L
KM68V1000BLR-10L	32-TSOP R, 100ns, 3.3V, LL	KM68V1000BLRE-10L	32-TSOP R, 100ns, 3.3V, LL	KM68V1000BLRI-10L	32-TSOP R, 100ns, 3.3V, LL
KM68U1000BLG-8	32-SOP, 85ns, 3.0V, L	KM68U1000BLGE-10	32-SOP, 100ns, 3.0V, L	KM68U1000BLGI-10	32-SOP, 100ns, 3.0V, L
KM68U1000BLG-8L	32-SOP, 85ns, 3.0V, LL	KM68U1000BLGE-10L	32-SOP, 100ns, 3.0V, LL	KM68U1000BLGI-10L	32-SOP, 100ns, 3.0V, LL
KM68U1000BLG-10	32-SOP, 100ns, 3.0V, L	KM68U1000BLTE-10	32-TSOP F, 100ns, 3.0V, L	KM68U1000BLTI-10	32-TSOP F, 100ns, 3.0V, L
KM68U1000BLG-10L	32-SOP, 100ns, 3.0V, LL	KM68U1000BLTE-10L	32-TSOP F, 100ns, 3.0V, LL	KM68U1000BLTI-10L	32-TSOP F, 100ns, 3.0V, LL
KM68U1000BLT-8	32-TSOP F, 85ns, 3.0V, L	KM68U1000BLRE-10	32-TSOP R, 100ns, 3.0V, L	KM68U1000BLRI-10	32-TSOP R, 100ns, 3.0V, L
KM68U1000BLT-8L	32-TSOP F, 85ns, 3.0V, LL	KM68U1000BLRE-10L	32-TSOP R, 100ns, 3.0V, LL	KM68U1000BLRI-10L	32-TSOP R, 100ns, 3.0V, LL
KM68U1000BLT-10	32-TSOP F, 100ns, 3.0V, L				
KM68U1000BLT-10L	32-TSOP F, 100ns, 3.0V, LL				
KM68U1000BLR-8	32-TSOP R, 85ns, 3.0V, L				
KM68U1000BLR-8L	32-TSOP R, 85ns, 3.0V, LL				
KM68U1000BLR-10	32-TSOP R, 100ns, 3.0V, L				
KM68U1000BLR-10L	32-TSOP R, 100ns, 3.0V, LL				

2

ORDERING INFORMATION



ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin, Vout	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 4.6	V	-
Power Dissipation	Pd	0.7	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	Ta	0 to 70	°C	68V1000BL/L-L, 68U1000BL/L-L
		-25 to 85	°C	68V1000BLE/LE-L, 68U1000BLE/LE-L
		-40 to 85	°C	68V1000BLI/LI-L, 68U1000BLI/LI-L
Soldering temperature and time	Tsolder	260 °C, 10sec (Lead Only)	-	-

* Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*

Item	Symbol	Product	Min	Typ**	Max	Unit
Supply voltage	Vcc	KM68V100B Family	3.0	3.3	3.6	V
		KM68U100B Family	2.7	3.0	3.3	V
Ground	Vss	All Family	0	0	0	V
Input high voltage	Vih	KM68V100B Family	2.2	-	Vcc+0.3	V
		KM68U100B Family	2.2	-	Vcc+0.3	V
Input low voltage	Vil	KM68V100B Family	-0.3***	-	0.4	V
		KM68U100B Family	-0.3***	-	0.4	V

* 1) Commercial Product : Ta=0 to 70 °C, unless otherwise specified

2) Extended Product : Ta=-25 to 85 °C, unless otherwise specified

3) Industrial Product : Ta=-40 to 85 °C, unless otherwise specified

** Ta=25 °C

*** Vil(min)=-3.0V for ≤30ns pulse

CAPACITANCE * (f=1MHz, Ta=25 °C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	Vin=0V	-	6	pF
Input/Output capacitance	Cio	Vio=0V	-	8	pF

* Capacitance is sampled not 100% tested

DC AND OPERATING CHARACTERISTICS

Item		Symbol	Test Conditions*	Min	Typ**	Max	Unit
Input leakage current		I _{li}	V _{in} =V _{ss} to V _{cc}	-1	-	1	uA
Output leakage current		I _{lo}	/CS1=V _{ih} or CS2=V _{il} or /WE=V _{il} , V _{io} =V _{ss} to V _{cc}	-1	-	1	uA
Operating power supply current		I _{cc}	/CS1=V _{il} , CS2=V _{ih} V _{in} =V _{ih} or V _{il} , I _{io} =0mA	-	2	5	mA
Average operating current		I _{cc1}	1uS Cycle 100% duty, I _{io} =0mA /CS1 ≤ 0.2V, CS2 ≥ V _{cc} -0.2V	-	3	5	mA
		I _{cc2}	/CS1=V _{il} , CS2=V _{ih} Min cycle, 100% duty, I _{io} =0mA	-	30	40	mA
Output low voltage		V _{ol}	I _{ol} =2.1mA	-	-	0.4	V
Output high voltage		V _{oh}	I _{oh} =-1.0mA	2.2	-	-	V
Standby Current(TTL)		I _{sb}	/CS1=V _{ih} , CS2=V _{il}	-	-	0.3	mA
Standby Current (CMOS)	68V1000BL/L-L	I _{sb1}	/CS1 ≥ V _{cc} -0.2V CS2 ≥ V _{cc} -0.2V or CS2 ≤ 0.2V	L	1	50	uA
	68V1000BLE/LE-L			LL	0.5	15	uA
	68V1000BLI/LI-L			L	1	100	uA
				LL	0.5	20	uA
	68U1000BL/L-L			L	1	50	uA
				LL	0.5	15	uA
	68U1000BLE/LE-L	L	1	50	uA		
	68U1000BLI/LI-L	LL	0.5	15	uA		


2

- * 1) Commercial Product : T_a=0 to 70 °C , V_{cc}=3.3 +/- 0.3V(68V1000B Family), V_{cc}=3.0 +/- 0.3V(68U1000B Family)
- 2) Extended Product : T_a=-25 to 85 °C , V_{cc}=3.3 +/- 0.3V(68V1000BE Family), V_{cc}=3.0 +/- 0.3V(68U1000BE Family)
- 3) Industrial Product : T_a=-40 to 85 °C , V_{cc}=3.3 +/- 0.3V(68V1000BI Family), V_{cc}=3.0 +/- 0.3V(68U1000BI Family)
- ** T_a= 25°C

AC CHARACTERISTICS

TEST CONDITIONS(1. Test Load and Test Input/Output Reference)*

Item	Value	Remark
Input pulse level	0.4 to 2.2V	-
Input rise fall time	5ns	-
Input and output reference voltage	1.5V	-
Output load(See right)	C _L =100pF+1TTL	-



* Including scope and jig capacitance

* See test condition of DC and Operating characteristics

TEST CONDITIONS(2. Temperature and Vcc Conditions)

Product Family	Temperature	Power Supply(Vcc)	Speed Bin	Comments
KM68V1000BL/L-L	0~70 °C	3.3V +/- 0.3	70*/100ns	Commercial
KM68V1000BLE/LE-L	-25~85 °C	3.3V +/- 0.3	70*/100ns	Extended
KM68V1000BLI/LI-L	-40~85 °C	3.3V +/- 0.3	70*/100ns	Industrial
KM68U1000BL/L-L	0~70 °C	3.0V +/- 0.3	100ns	Commercial
KM68U1000BLE/LE-L	-25~85 °C	3.0V +/- 0.3	100ns	Extended
KM68U1000BLI/LI-L	-40~85 °C	3.0V +/- 0.3	100ns	Industrial

* measured with 30pF test load

PARAMETER LIST FOR EACH SPEED BIN

Parameter List		Symbol	Speed Bins				Units
			70ns		100ns		
			Min	Max	Min	Max	
Read	Read cycle time	tRC	70	-	100	-	ns
	Address access time	tAA	-	70	-	100	ns
	Chip select to output	tCO	-	70	-	100	ns
	Output enable to valid output	tOE	-	35	-	50	ns
	Chip select to low-Z output	tLZ	10	-	10	-	ns
	Output enable to low-Z output	tOLZ	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	25	0	30	ns
	Output disable to high-Z output	tOHZ	0	25	0	30	ns
	Output hold from address change	tOH	10	-	15	-	ns
Write	Write cycle time	tWC	70	-	100	-	ns
	Chip select to end of write	tCW	60	-	80	-	ns
	Address set-up time	tAS	0	-	0	-	ns
	Address valid to end of write	tAW	60	-	80	-	ns
	Write pulse width	tWP	55	-	70	-	ns
	Write recovery time	tWR	0	-	0	-	ns
	Write to output high-Z	tWHZ	0	25	0	30	ns
	Data to write time overlap	tDW	30	-	40	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
End write to output low-Z	tOW	5	-	5	-	ns	

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition*	Min	Typ**	Max	Unit	
Vcc for data retention	Vdr	/CS*** ≥ Vcc-0.2V	2.0	-	3.6	V	
Data retention current	ldr	Vcc=3.0V	L-Ver	-	1	30	uA
				/CS1 ≥ Vcc-0.2V	LL-Ver	-	
		L-Ver	-			-	
			LL-Ver	-	-	20	
		L-Ver		-	-	50	
			LL-Ver	-	-	20	
		L-Ver		-	-	25	
			LL-Ver	-	-	10	
		L-Ver		-	-	25	
			LL-Ver	-	-	15	
		L-Ver		-	-	25	
			LL-Ver	-	-	15	
Data retention set-up time	tSDR	See data retention waveform		0	-	ms	
Recovery time	tRDR	5	-				

* 1) Commercial Product : Ta=0 to 70 °C , unless otherwise specified

2) Extended Product : Ta=-25 to 85 °C , unless otherwise specified


3) Industrial Product : Ta=-40 to 85 °C , unless otherwise specified

** Ta=25 °C


*** /CS1 ≥ Vcc-0.2V, CS2 ≥ Vcc-0.2V(/CS1 controlled) or CS2 ≤ 0.2V(CS2 controlled)

DATA RETENTION TIMING DIAGRAM

1) /CS1 controlled



2) CS2 controlled




* 3.0V for KM68V1000B family, 2.7V for KM68U1000B family


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)

(/CS=/OE=Vil, CS2=/WE=Vih)




TIMING WAVEFORM OF READ CYCLE(2) (/WE= Vih)



Notes(Read Cycle)


1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max})$ is less than $t_{LZ}(\text{Min})$ both for a given device and device to device interconnection.

TIMING WAVEFORM OF WRITE CYCLE(1) (/WE Controlled)




2

TIMING WAVEFORM OF WRITE CYCLE(2) (/CS1 Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



Notes(Write Cycle)

1. A write occurs during the overlap of a low /CS1, a high CS2 and a low /WE. A write begins at the latest transition among /CS1 going low, CS2 going high and /WE going low. A write ends at the earliest transition among /CS1 going high, CS2 going low and /WE going high, tWP is measured from the beginning of write to the end of write.
2. tCW is measured from the later of /CS1 going low or CS2 going high to the end of write.
3. tAS is measured from the address valid to the beginning of write.
4. tWR is measured from the end of write to the address change. tWR(1) applied in case a write ends at /CS1, or /WE going high, tWR2 applied in case a write ends at CS2 going to low.


FUNCTIONAL DESCRIPTION

/CS1	CS2	/WE	/OE	Mode	I/O Pin	Current Mode
H	X	X	X	Power Down	High-Z	I _{sb} , I _{sb1}
X	L	X	X	Power Down	High-Z	I _{sb} , I _{sb1}
L	H	H	H	Output Disable	High-Z	I _{cc}
L	H	H	L	Read	Dout	I _{cc}
L	H	L	X	Write	Din	I _{cc}

TECHNICAL INFORMATION

1) Icc2 characteristics by temperature variation


All the values in this graph are depicted by the relative value with the maximum value measured at 5.0V Vcc and -40°C temperature. The basic relative value of Icc2 at that condition is set into 1.



2


2) I_{sb1}(CMOS Level Standby Current) characteristics by temperature variation

All the values in this graph are depicted by the relative value with the maximum value measured at 3.0V Vcc and 85°C temperature. The basic relative value of I_{sb1} at that condition is set into 1.



3) Idr(Data Retention Current) characteristics by temperature variation

All the values in this graph are depicted by the relative value with the maximum value measured at $V_{dr}=3.0V$ and $85^{\circ}C$ temperature. The basic relative value of Idr at that condition is set into 1.



KM616V1000B, KM616U1000B Family

CMOS SRAM

64Kx16 bit Low Power & Low Vcc CMOS Static RAM

FEATURE SUMMARY

- Process Technology : 0.6 um CMOS
- Organization : 64Kx16
- Data Byte Control : /LB=I/O1~8, /UB=I/O9~16
- Power Supply Voltage
 - KM616V1000B family : 3.3V +/- 0.3V
 - KM616U1000B family : 3.0V +/- 0.3V
- Low Data Retention Voltage : 2V(Min)
- Three state output and TTL Compatible
- Package Type : JEDEC Standard
 - 44-TSOP(II)-Forward/Reverse

GENERAL DESCRIPTION

The KM616V1000B and KM616U1000B family are fabricated by SAMSUNG's advanced CMOS process technology. The family can support various operating temperature ranges and has various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operation with low data retention current.


2

PRODUCT FAMILY

Product List	Operating Temp.	Vcc Range	Speed (ns)	PKG Type	Power Dissipation	
					Standby (I _{sb1} , Max)	Operating (I _{cc2})
KM616V1000BL/L-L	Commercial (0~70 °C)	3.0~3.6V	70*/100	44-TSOP(II)	50/15uA	65mA
KM616U1000BL/L-L		2.7~3.3V	100	Foward/Reverse	50/15uA	
KM616V1000BLE/LE-L	Extended (-25 ~85 °C)	3.0~3.6V	85*/100	44-TSOP(II)	100/20uA	
KM616U1000BLE/LE-L		2.7~3.3V	100	Foward/Reverse	100/20uA	
KM616V1000BLI/LI-L	Industrial (-40~85 °C)	3.0~3.6V	85*/100	44-TSOP(II)	100/20uA	
KM616U1000BLI/LI-L		2.7~3.3V	100	Foward/Reverse	100/20uA	


* measured with 30pF test load

PIN DESCRIPTION



Name	Function	Name	Function
A0~A15	Address Inputs	/LB	Lower Byte(I/O1~8)
/WE	Write Enable Input	/UB	Upper Byte(I/O9~16)
/CS	Chip Select Input	Vcc	Power
/OE	Output Enable Input	Vss	Ground
I/O1~I/O16	Data Input/Output	N.C	No Connection

FUNCTIONAL BLOCK DIAGRAM




PRODUCT LIST & ORDERING INFORMATION

PRODUCT LIST

Commercial Temp Products (0~70 °C)		Extended Temp Products (-25~85 °C)		Industrial Temp Products (-40~85 °C)	
Part Name	Function	Part Name	Function	Part Name	Function
KM616V1000BLT-7	44-TSOP(II), F, 3.3V, 70ns, L	KM616V1000BLTE-8	F, 3.3V, 85ns, L	KM616V1000BLTI-8	44-TSOP(II), F, 3.3V, 85ns, L
KM616V1000BLT-7L	44-TSOP(II), F, 3.3V, 70ns, LL	KM616V1000BLTE-8L	F, 3.3V, 85ns, LL	KM616V1000BLTI-8L	44-TSOP(II), F, 3.3V, 85ns, LL
KM616V1000BLT-10	44-TSOP(II), F, 3.3V, 100ns, L	KM616V1000BLTE-10	F, 3.3V, 100ns, L	KM616V1000BLTI-10	44-TSOP(II), F, 3.3V, 100ns, L
KM616V1000BLT-10L	44-TSOP(II), F, 3.3V, 100ns, LL	KM616V1000BLTE-10L	F, 3.3V, 100ns, LL	KM616V1000BLTI-10L	44-TSOP(II), F, 3.3V, 100ns, LL
KM616U1000BLT-10	44-TSOP(II), F, 3.0V, 100ns, L	KM616U1000BLTE-10	F, 3.0V, 100ns, L	KM616U1000BLTI-10	44-TSOP(II), F, 3.0V, 100ns, L
KM616U1000BLT-10L	44-TSOP(II), F, 3.0V, 100ns, LL	KM616U1000BLTE-10L	F, 3.0V, 100ns, LL	KM616U1000BLTI-10L	44-TSOP(II), F, 3.0V, 100ns, LL
KM616V1000BLR-7	44-TSOP(II), R, 3.3V, 70ns, L	KM616V1000BLRE-8	R, 3.3V, 85ns, L	KM616V1000BLRI-8	44-TSOP(II), R, 3.3V, 85ns, L
KM616V1000BLR-7L	44-TSOP(II), R, 3.3V, 70ns, LL	KM616V1000BLRE-8L	R, 3.3V, 85ns, LL	KM616V1000BLRI-8L	44-TSOP(II), R, 3.3V, 85ns, LL
KM616V1000BLR-10	44-TSOP(II), R, 3.3V, 100ns, L	KM616V1000BLRE-10	R, 3.3V, 100ns, L	KM616V1000BLRI-10	44-TSOP(II), R, 3.3V, 100ns, L
KM616V1000BLR-10L	44-TSOP(II), R, 3.3V, 100ns, LL	KM616V1000BLRE-10L	R, 3.3V, 100ns, LL	KM616V1000BLRI-10L	44-TSOP(II), R, 3.3V, 100ns, LL
KM616U1000BLR-10	44-TSOP(II), R, 3.0V, 100ns, L	KM616U1000BLRE-10	R, 3.0V, 100ns, L	KM616U1000BLRI-10	44-TSOP(II), R, 3.0V, 100ns, L
KM616U1000BLR-10L	44-TSOP(II), R, 3.0V, 100ns, LL	KM616U1000BLRE-10L	R, 3.0V, 100ns, LL	KM616U1000BLRI-10L	44-TSOP(II), R, 3.0V, 100ns, LL

ORDERING INFORMATION

KM6 16 X 1000 B X X X - XX X



ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin, Vout	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to 4.6	V	-
Power Dissipation	Pd	1.0	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	Ta	0 to 70	°C	616V1000BL/L-L, 616U1000BL/L-L
		-25 to 85	°C	616V1000BLE/LE-L, 616U1000BLE/LE-L
		-40 to 85	°C	616V1000BLI/LI-L, 616U1000BLI/LI-L
Soldering temperature and time	Tsolder	260°C, 10sec (Lead Only)	-	-

2

* Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*

Item	Symbol	Product	Min	Typ**	Max	Unit
Supply voltage	Vcc	KM616V100B Family	3.0	3.3	3.6	V
		KM616U100B Family	2.7	3.0	3.3	V
Ground	Vss	All Family	0	0	0	V
Input high voltage	Vih	KM616V100B Family	2.2	-	Vcc+0.3	V
		KM616U100B Family	2.2	-	Vcc+0.3	V
Input low voltage	Vil	KM616V100B Family	-0.3***	-	0.4	V
		KM616U100B Family	-0.3***	-	0.4	V

* 1) Commercial Product : Ta=0 to 70 °C , unless otherwise specified

2) Industrial Product : Ta=-40 to 85 °C , unless otherwise specified

** Ta=25 °C

*** Vil(min)=-3.0V for ≤30ns pulse

CAPACITANCE * (f=1MHz, Ta=25 °C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	Vin=0V	-	6	pF
Input/Output capacitance	Cio	Vio=0V	-	8	pF

* Capacitance is sampled not 100% tested

DC AND OPERATING CHARACTERISTICS


Item		Symbol	Test Conditions*	Min	Typ**	Max	Unit	
Input leakage current		I _{li}	V _{in} =V _{ss} to V _{cc}	-1	-	1	uA	
Output leakage current		I _{lo}	/CS=V _{ih} or /WE=V _{il} , /UB=V _{ih} or /LB=V _{ih} , V _{io} =V _{ss} to V _{cc}	-1	-	1	uA	
Operating power supply current		I _{cc} ***	/CS=V _{il} , V _{in} =V _{ih} or V _{il} , I _{io} =0mA			10	mA	
						20		
Average operating current		I _{cc1} ***	Cycle time=1uS 100% duty /CS≤0.2V, I _{io} =0mA			15		
						25		
		I _{cc2}	Min cycle, 100% duty /CS≤V _{il} , I _{io} =0mA	-	-	65		
Output low voltage		V _{ol}	I _{ol} =2.1mA	-	-	0.4	V	
Output high voltage		V _{oh}	I _{oh} = -1.0mA	2.2	-	-	V	
Standby Current(TTL)		I _{sb}	/CS=V _{ih}	-	-	0.5	mA	
Standby Current (CMOS)	616V1000BL/L-L	I _{sb1}	/CS≥V _{cc} -0.2V V _{in} ≥V _{cc} -0.2V or V _{in} ≤0.2V	L	-	-	50	uA
				LL	-	-	15	uA
	616V1000BLI/LI-L			L	-	-	100	uA
	616V1000BLE/LE-L			LL	-	-	20	uA
	616U1000BL/L-L			L	-	-	50	uA
				LL	-	-	15	uA
	616U1000BLI/LI-L	L	-	-	100	uA		
	616U1000BLE/LE-L	LL	-	-	20	uA		

- * 1) Commercial Product : Ta=0 to 70 °C , V_{cc}=3.3 +/- 0.3V(616V1000B Family), V_{cc}=3.0 +/- 0.3V(616U1000B Family)
- 2) Extended Product : Ta=-25 to 85 °C , V_{cc}=3.3 +/- 0.3V(616V1000BE Family), V_{cc}=3.0 +/- 0.3V(616U1000BE Family)
- 3) Industrial Product : Ta=-40 to 85 °C , V_{cc}=3.3 +/- 0.3V(616V1000BI Family), V_{cc}=3.0 +/- 0.3V(616U1000BI Family)
- ** Typ : Ta=25 °C
- *** Industrial Products : I_{cc}(Read/Write)=15mA/25mA, I_{cc1}(Read/Write)=20mA/30mA

AC CHARACTERISTICS

TEST CONDITIONS(1. Test Load and Test Input/Output Reference)*

Item	Value	Remark
Input pulse level	0.4 to 2.4V	-
Input rise fall time	5ns	-
Input and output reference voltage	1.5V	-
Output load(See right)	C _L =100pF+1TTL	-
	**C _L =30pF+1TTL	



* Including scope and jig capacitance

* See test condition of DC and Operating characteristics
 ** for 70ns, 85ns products

TEST CONDITIONS(2. Temperature and Vcc Conditions)

Product Family	Temperature	Power Supply(Vcc)	Speed Bin	Comments
KM616V1000BL/L-L	0~70 °C	3.3V +/- 0.3	70*/100ns	Commercial
KM616V1000BLE/LE-L	-25~85 °C	3.3V +/- 0.3	85*/100ns	Extended
KM616V1000BLI/LI-L	-40~85 °C	3.3V +/- 0.3	85*/100ns	Industrial
KM616U1000BL/L-L	0~70 °C	3.0V +/- 0.3	100ns	Commercial
KM616U1000BLE/LE-L	-25~85 °C	3.0V +/- 0.3	100ns	Extended
KM616U1000BLI/LI-L	-40~85 °C	3.0V +/- 0.3	100ns	Industrial

* All the parameters are measured with 30pF test load

2

PARAMETER LIST FOR EACH SPEED BIN

Parameter List		Symbol	Speed Bins						Units
			70ns*		85ns*		100ns		
			Min	Max	Min	Max	Min	Max	
Read	Read cycle time	tRC	70	-	85	-	100	-	ns
	Address access time	tAA	-	70	-	85	-	100	ns
	Chip select to output	tCO	-	70	-	85	-	100	ns
	Output enable to valid output	tOE	-	35	-	40	-	50	ns
	/UB, /LB Access Time	tBA	-	35	-	40	-	50	ns
	Chip select to low-Z output	tLZ	10	-	10	-	10	-	ns
	/UB, /LB enable to low-Z output	tBLZ	5	-	5	-	5	-	ns
	Output enable to low-Z output	tOLZ	5	-	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	25	0	25	0	30	ns
	/UB, /LB disable to high-Z output	tBHZ	0	25	0	25	0	30	ns
Output disable to high-Z output	tOHZ	0	25	0	25	0	30	ns	
Output hold from address change	tOH	10	-	10	-	15	-	ns	
Write	Write cycle time	tWC	70	-	85	-	100	-	ns
	Chip select to end of write	tCW	60	-	70	-	80	-	ns
	Address set-up time	tAS	0	-	0	-	0	-	ns
	Address valid to end of write	tAW	60	-	70	-	80	-	ns
	Write pulse width	tWP	55	-	60	-	70	-	ns
	/UB, /LB valid to end of write	tBW	60	-	70	-	80	-	ns
	Write recovery time	tWR	0	-	0	-	0	-	ns
	Write to output high-Z	tWHZ	0	25	0	25	0	30	ns
	Data to write time overlap	tDW	30	-	35	-	40	-	ns
	Data hold from write time	tDH	0	-	0	-	0	-	ns
End write to output low-Z	tOW	5	-	5	-	5	-	ns	


* All the parameters are measured with 30pF test load

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition*	Min	Typ**	Max	Unit	
Vcc for data retention	Vdr	/CS ≥ Vcc-0.2V	2.0	-	3.6	V	
Data retention current	Idr	616V1000BL/L-L	Vcc=3.0V /CS ≥ Vcc-0.2V	L-Ver	-	30	uA
				LL-Ver	-	15	
		616V1000BLE/LE-L	L-Ver	-	50		
			LL-Ver	-	20		
		68U1000BL/L-L	L-Ver	-	30		
			LL-Ver	-	15		
616U1000BLE/LE-L	L-Ver	-	50				
	LL-Ver	-	20				
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ms	
Recovery time	tRDR		5	-	-		

* 1) Commercial Product : Ta=0 to 70 °C , unless otherwise specified
 2) Extended Product : Ta=-25 to 85 °C , unless otherwise specified
 3) Industrial Product : Ta=-40 to 85 °C , unless otherwise specified
 ** Ta=25 °C

DATA RETENTION TIMING DIAGRAM




* 2.7V for KM616U1000B family, 3.0V for KM616V1000B family

TIMING DIAGRAMS


TIMING WAVE FORM OF READ CYCLE (1) (Address Controlled)

(/CS=/OE=Vil, /WE=Vih, /UB or, and /LB=Vil)



2


TIMING WAVE FORM OF READ CYCLE (/WE= Vih)




Notes (READ CYCLE)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, t_{HZ} (max.) is less than t_{LZ} (min.) both for a given device and from device to device.


TIMING WAVEFORM OF WRITE CYCLE (/WE Controlled)



TIMING WAVEFORM OF WRITE CYCLE (/CS Controlled)



TIMING WAVEFORM OF WRITE CYCLE (/UB, /LB Controlled)



2

Notes (WRITE CYCLE)

1. A write occurs during the overlap(t_{WP}) of a low /CS and low /WE. A write begins at the latest transition among /CS going low and WE going low : A write end at the earliest transition among /CS going high and WE going high, t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the later of /CS going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as /CS, or /WE going high.

FUNCTIONAL DESCRIPTION


/CS	/UB	/LB	/WE	/OE	Mode	I/O1-8	I/O 9-16	Current Mode
H	X	X	X	X	Not Select	High-Z	High-Z	Isb, Isb1
L	X	X	H	H	Ouput	High-Z	High-Z	Icc
L	H	H	X	X	Disable	High-Z	High-Z	
L	L	H	H	L	Read	Dout	High-Z	Icc
	H	L				High-Z	Dout	
	L	L				Dout	Dout	
L	L	H	L	X	Write	Din	High-Z	Icc
	H	L				High-Z	Din	
	L	L				Din	Din	

* X means don't care

TECHNICAL INFORMATION


1) Icc2 characteristics by temperature variation

All the values in this graph is depicted by the relative value with the maximum value measured at 3.3V Vcc and -40°C temperature. The basic relative value of Icc2 at that condition is set into 1.




2) I_{sb1}(CMOS Level Stanby Current) characteristics by temperature variation

All the values in this graph is depicted by the relative value with the maximum value measured at 3.3V Vcc and 85°C temperature. The basic relative value of I_{sb1} at that condition is set into 1.



3) Idr(Data Retention Current) characteristics by temperature variation

All the values in this graph is depicted by the relative value with the maximum value measured at Vdr=3.0V and 85°C temperature. The basic relative value of Idr at that condition is set into 1.



2

512Kx8 bit Low Power & Low Vcc CMOS Static RAM

FEATURE SUMMARY

- Process Technology : 0.4 μ m CMOS
- Organization : 512K x 8
- Power Supply Voltage : 3.3 +/- 0.3V
- Low Data Retention Voltage : 2V(Min)
- Three state output and TTL Compatible
- Package Type : JEDEC Standard
32-SOP, 32-TSOP(II)-Forward/Reverse

GENERAL DESCRIPTION


The KM68V4000A family is fabricated by SAMSUNG's advanced CMOS process technology. The family can support various operating temperature ranges and has various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

Product List	Operating Temp.	Vcc Range	Speed (ns)	PKG Type	Power Dissipation	
					Standby (I _{sb1} , Max)	Operating (I _{cc2})
KM68V4000AL KM68V4000AL-L	Commercial (0~70 °C)	3.0~3.6V	70*/100	32-SOP 32-TSOP(II)-R/F	50/15uA	50mA
KM68V4000ALI KM68V4000ALI-L	Industrial (-40~85 °C)	3.0~3.6V	70*/100	32-SOP 32-TSOP(II)-R/F	50/20uA	


* measured with 30pF test load

PIN DESCRIPTION



Name	Function	Name	Function
A0~A18	Address Inputs	Vcc	Power
/WE	Write Enable Input	Vss	Ground
/CS	Chip Select Input		
/OE	Output Enable Input		
I/O1~I/O8	Data Input/Output		

FUNCTIONAL BLOCK DIAGRAM




PRODUCT LIST & ORDERING INFORMATION

PRODUCT LIST

Commercial Temp Products (0~70 °C)		Industrial Temp Products (-40~85 °C)	
Part Name	Function	Part Name	Function
KM68V4000ALG-7	32-SOP, 70ns, 3.3V, L	KM68V4000ALGI-7	32-SOP, 70ns, 3.3V, L
KM68V4000ALG-7L	32-SOP, 70ns, 3.3V, LL	KM68V4000ALGI-7L	32-SOP, 70ns, 3.3V, LL
KM68V4000ALG-10	32-SOP, 100ns, 3.3V, L	KM68V4000ALGI-10	32-SOP, 100ns, 3.3V, L
KM68V4000ALG-10L	32-SOP, 100ns, 3.3V, LL	KM68V4000ALGI-10L	32-SOP, 100ns, 3.3V, LL
KM68V4000ALT-7L	32-TSOP (II) F, 70ns, 3.3V, L	KM68V4000ALTI-7L	32-TSOP(II) F, 70ns, 3.3V, L
KM68V4000ALT-7	32-TSOP (II) F, 70ns, 3.3V, LL	KM68V4000ALTI-7	32-TSOP(II) F, 70ns, 3.3V, LL
KM68V4000ALT-10	32-TSOP (II) F, 100ns, 3.3V, L	KM68V4000ALTI-10	32-TSOP (II) F, 100ns, 3.3V, L
KM68V4000ALT-10L	32-TSOP (II) F, 100ns, 3.3V, LL	KM68V4000ALTI-10L	32-TSOP (II) F, 100ns, 3.3V, LL
KM68V4000ALR-7	32-TSOP (II) R, 70ns, 3.3V, L	KM68V4000ALRI-7	32-TSOP (II) R, 70ns, 3.3V, L
KM68V4000ALR-7L	32-TSOP (II) R, 70ns, 3.3V, LL	KM68V4000ALRI-7L	32-TSOP (II) R, 70ns, 3.3V, LL
KM68V4000ALR-10	32-TSOP (II) R, 100ns, 3.3V, L	KM68V4000ALRI-10	32-TSOP (II) R, 100ns, 3.3V, L
KM68V4000ALR-10L	32-TSOP (II) R, 100ns, 3.3V, LL	KM68V4000ALRI-10L	32-TSOP (II) R, 100ns, 3.3V, LL

2

ORDERING INFORMATION



ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin, Vout	-0.5 to Vcc+0.5	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 4.6	V	-
Power Dissipation	Pd	0.7	W	-
Storage temperature	Tstg	-65 to 150	°C	-
Operating Temperature	Ta	0 to 70	°C	KM68V4000AL/L-L
		-40 to 85	°C	KM68V4000ALI/LI-L
Soldering temperature and time	Tsolder	260 °C , 10sec (Lead Only)	-	-

* Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*

Item	Symbol	Min	Typ**	Max	Unit
Supply voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input high voltage	Vih	2.2	-	Vcc+0.3	V
Input low voltage	Vil	-0.3***	-	0.4	V

* 1) Commercial Product : Ta=0 to 70 °C unless otherwise specified
 2) Industrial Product : Ta=-40 to 85 °C unless otherwise specified
 ** Ta=25 °C
 *** Vil(min)=-3.0V for ≤30ns pulse

CAPACITANCE * (f=1MHz, Ta=25 °C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	Vin=0V	-	8	pF
Input/Output capacitance	Cio	Vio=0V	-	10	pF

* Capacitance is sampled not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions*	Min	Typ**	Max	Unit	
Input leakage current	I _{ii}	V _{in} =V _{ss} to V _{cc}	-1	-	1	uA	
Output leakage current	I _{io}	/CS=V _{ih} or V _{il} V _{io} =V _{ss} to V _{cc}	-1	-	1	uA	
Operating power supply current	I _{cc}	/CS=V _{il} , V _{in} =V _{ih} or V _{il} , I _{io} =0mA	-	-	15	mA	
Average operating current	I _{cc1}	Cycle time=1uS 100% duty /CS≤0.2V, V _{il} ≤0.2V, V _{in} ≥V _{cc} -0.2V, I _{io} =0mA	-	-	15	mA	
	I _{cc2}	Min cycle, 100% duty /CS=V _{il} , I _{io} =0mA, V _{in} =V _{ih} or V _{il}	-	-	50	mA	
Output low voltage	V _{ol}	I _{ol} =2.1mA	-	-	0.4	V	
Output high voltage	V _{oh}	I _{oh} =-1.0mA	2.2	-	-	V	
Standby Current(TTL)	I _{sb}	/CS=V _{ih}	-	-	0.5	mA	
Standby Current (CMOS)	KM68V4000AL	/CS≥V _{cc} -0.2V V _{in} ≤0.2V or	L	-	-	50	uA
	KM68V4000AL -L		LL	-	-	15	uA
	KM68V4000ALI	V _{in} ≥V _{cc} -0.2V	L	-	-	50	uA
	KM68V4000ALI-L		LL	-	-	20	uA


* 1) Commercial Product : Ta=0 to 70 °C, V_{cc}=3.3 +/- 0.3V(68V4000A Family)
 2) Industrial Product : Ta=-40 to 85 °C, V_{cc}=3.3 +/- 0.3V(68V4000AIFamily)
 ** Ta=25 °C

2

AC CHARACTERISTICS

TEST CONDITIONS(1. Test Load and Test Input/Output Reference)*

Item	Value	Remark
Input pulse level	0.4 to 2.2V	-
Input rise fall time	5ns	-
Input and output reference voltage	1.5V	-
Output load(See right)	C _L =100pF+1TTL **C _L =30pF+1TTL	-



* Including scope and jig capacitance

* See test condition of DC and Operating characteristics
 ** Test load for 70ns Industrial product

TEST CONDITIONS(2. Temperature and Vcc Conditions)

Product Family	Temperature	Power Supply(Vcc)	Speed Bin	Comments
KM68V4000AL/L-L	0~70 °C	3.3V +/- 0.3	70*/100ns	Commercial
KM68V4000ALI/LI-L	-40~85 °C	3.3V +/- 0.3	70*/100ns	Industrial

* All the parameters are measured with 30pF test load

PARAMETER LIST FOR EACH SPEED BIN

Parameter List	Symbol	Speed Bins				Units	
		70ns*		100ns			
		Min	Max	Min	Max		
Read	Read cycle time	tRC	70	-	100	-	ns
	Address access time	tAA	-	70	-	100	ns
	Chip select to output	tCO	-	70	-	100	ns
	Output enable to valid output	tOE	-	35	-	50	ns
	Chip select to low-Z output	tLZ	10	-	10	-	ns
	Output enable to low-Z output	tOLZ	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	25	0	30	ns
	Output disable to high-Z output	tOHZ	0	25	0	30	ns
	Output hold from address change	tOH	10	-	15	-	ns
Write	Write cycle time	tWC	70	-	100	-	ns
	Chip select to end of write	tCW	60	-	80	-	ns
	Address set-up time	tAS	0	-	0	-	ns
	Address valid to end of write	tAW	60	-	80	-	ns
	Write pulse width	tWP	55	-	70	-	ns
	Write recovery time	tWR	0	-	0	-	ns
	Write to output high-Z	tWHZ	0	25	0	30	ns
	Data to write time overlap	tDW	30	-	40	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
End write to output low-Z	tOW	5	-	5	-	ns	

* Test load for measuring parameters : Commercial product-100pF, Industrial product-30pF


DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition*	Min	Typ**	Max	Unit	
Vcc for data retention	Vdr	/CS ≥ Vcc-0.2V	2.0	-	3.6	V	
Data retention current	Idr	KM68V4000AL/L-L /CS ≥ Vcc-0.2V	L-Ver	-	1	30	uA
			LL-Ver	-	0.5	15	
	KM68V4000ALI/LI-L	L-Ver	-	-	30		
		LL-Ver	-	-	20		
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ms	
Recovery time	tRDR		5	-	-		

* 1) Commercial Product : Ta=0 to 70 °C , unless otherwise specified
 2) Industrial Product : Ta=-40 to 85 °C , unless otherwise specified
 ** Ta=25 °C

2

DATA RETENTION TIMING DIAGRAM



FUNCTIONAL DESCRIPTION


/CS	/WE	/OE	Mode	I/O Pin	Current Mode
H	X	X	Power Down	High-Z	I _{sb} , I _{sb1}
L	H	H	Output Disable	High-Z	I _{cc}
L	H	L	Read	Dout	I _{cc}
L	L	X	Write	Din	I _{cc}

* X means don't care


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)

(/CS=/OE=Vil, /WE=Vih)




TIMING WAVEFORM OF READ CYCLE (WE= Vih)




Notes (READ CYCLE)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\max.)$ is less than $t_{LZ}(\min.)$ both for a given device and from device to device.

TIMING WAVEFORM OF WRITE CYCLE (/WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE (/CS Controlled)



Notes (WRITE CYCLE)

1. A write occurs during the overlap(t_{WP}) of a low $/CS$ and low $/WE$. A write begins at the latest transition among $/CS$ going low and $/WE$ going low. A write ends at the earliest transition among $/CS$ going high and $/WE$ going high. t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the later of $/CS$ going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $/CS$, or $/WE$ going high.

2



High Speed SRAM (5.0V)

- KM64B261A	64K × 4	With OE/BiCMOS Center Power
- KM64258C	64K × 4	With OE/
- KM68B261A	32K × 8	BiCMOS Center Power
- KM68257C	32K × 8	
- KM641001	256K × 4	With OE/
- KM641001A	256K × 4	With OE/
- KM64B1003	256K × 4	With OE/ BiCMOS Center Power
- KM641003	256K × 4	With OE/ Center Power
- KM641003A	256K × 4	With OE/ Center Power
- KM681001	128K × 8	
- KM681001A	128K × 8	
- KM68B1002	128K × 8	BiCMOS Center Power
- KM681002	128K × 8	Center Power
- KM681002A	128K × 8	Center Power
- KM6161002	64K × 16	Center Power
- KM6161002A	64K × 16	Center Power
- KM64B4002	1M × 4	With OE/ BiCMOS Center Power
- KM644002A	1M × 4	Center Power
- KM644002/L	1M × 4	Center Power DTN MODE
- KM68B4002	512K × 8	BiCMOS Center Power
- KM684002A	512K × 8	Center Power
- KM684002/L	512K × 8	Center Power DTN MODE
- KM616B4002	256K × 16	BiCMOS Center Power
- KM6164002A	256K × 16	Center Power
- KM6164002/L	256K × 16	Center Power DTN MODE



KM64B261A

BiCMOS SRAM

64Kx4 Bit (With OE) High Speed BiCMOS Static RAM

FEATURES

- Fast Access Time 6, 7, 8 ns (Max.)
- Low Power Dissipation
 - Standby (TTL) : 90 mA (Max.)
 - (CMOS) : 20 mA (Max.)
 - Operating Current: 160 mA (f=100MHz)
- Single 5V±5% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 - KM64B261AJ : 28-SOJ-300

GENERAL DESCRIPTION

The KM64B261A is a 262,144-bit high-speed Static Random Access Memory organized as 65,536 words by 4 bits.

The KM64B261A uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed system applications.

It is particularly well suited for use in high-density high-speed system applications.


The KM64B261A is packaged in a 300 mil 28-pin plastic SOJ.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



Pin Name	Pin Function
A0-A15	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1-I/O4	Data Inputs/Outputs
Vcc	Power(+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.75	5.0	5.25	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (pulse width ≤3ns) for I_s≤20 mA

** V_{IH}(Max.)= V_{CC}+2.0V ac (pulse width ≤8ns) for I_s≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±5%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-10	10	μA
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =V _{SS} to V _{CC}	-10	10	μA
Average Operating Current	I _{CC}	f=100MHz, 100% Duty, $\overline{CS}=V_{IL}$, V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	-	160	mA
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	90	mA
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	20	mA
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V

CAPACITANCE * (f=1MHz, T_A=25 °C)


Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{IO}	V _{IO} =0V	-	7	pF

* Note: Capacitance is sampled and not 100% tested.

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±5%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE


Parameter	Symbol	KM64B261A-6		KM64B261A-7		KM64B261A-8		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	6	-	7	-	8	-	ns
Address Access Time	t _{AA}	-	6	-	7	-	8	ns
Chip Select to Output	t _{CO}	-	6	-	7	-	8	ns
Output Enable to Valid Output	t _{OE}	-	4	-	4	-	4	ns
Chip Select to Low-Z Output	t _{LZ}	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	1	-	1	-	1	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	3	0	3.5	0	4	ns
Output Disable to High-Z Output	t _{OHZ}	0	3	0	3.5	0	4	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	ns

WRITE CYCLE

Parameter	Symbol	KM64B261A-6		KM64B261A-7		KM64B261A-8		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	twc	6	-	7	-	8	-	ns
Chip Select to End of Write	tcw	6	-	7	-	8	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	3.5	-	4	-	4.5	-	ns
Write Pulse Width(OE - High)	twp	3.5	-	4	-	4.5	-	ns
Write Pulse Width(OE - Low)	twp	6	-	7	-	8	-	ns
Write Recovery Time	twr	1	-	1	-	1	-	ns
Write to Output High-Z	twhz	0	3	0	3.5	0	4	ns
Data to Write Time Overlap	tdw	3	-	3.5	-	4	-	ns
Data Hold from Write Time	tdh	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOH are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. tWP is measured from the beginning of write to the end of write.
3. tCW is measured from the later of \overline{CS} going low to end of write.
4. tAS is measured from the address valid to the beginning of write.
5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. DOUT is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	ISB, ISB1
L	H	H	Output Disable	High-Z	Icc
L	H	L	Read	DOUT	Icc
L	L	X	Write	DIN	Icc

Note : X means Don't Care.

64Kx4 Bit (With \overline{OE}) High Speed CMOS Static RAM

FEATURES

- Fast Access Time 12, 15, 20 ns (Max.)
- Low Power Dissipation
 - Standby (TTL) : 40 mA (Max.)
 - (CMOS) : 2 mA (Max.)
 - Operating KM64258C-12 : 150 mA (Max.)
 - KM64258C-15 : 140 mA (Max.)
 - KM64258C-20 : 130 mA (Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM64258CP : 28-DIP-300
 - KM64258CJ : 28-SOJ-300

GENERAL DESCRIPTION

The KM64258C is a 262,144-bit high-speed Static Random Access Memory organized as 65,536 words by 4 bits.

The KM64258C uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed system applications.

It is particularly well suited for use in high-density high-speed system applications.


The KM64258C is packaged in a 300 mil 28-pin plastic DIP or SOJ.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



Pin Name	Pin Function
A0-A15	Address Inputs
\overline{WE}	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O1-I/O4	Data Inputs/Outputs
Vcc	Power(5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _d	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C
Soldering Temperature and Time	T _{solder}	260°C, 10 sec(Lead Only)	-

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA
Output Leakage Current	I _{LO}	\overline{CS} =V _{IH} or \overline{OE} =V _{IH} or \overline{WE} =V _{IL} , V _{OUT} =V _{SS} to V _{CC}	-2	2	μA
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty \overline{CS} =V _{IL} , I _{VIN} = V _{IH} or V _{IL} , I _{OUT} = 0 mA	12 ns	150	mA
			15 ns	140	
			20 ns	130	
Standby Power Supply Current	I _{SB}	\overline{CS} =V _{IH} , Min. Cycle	-	40	mA
	I _{SB1}	\overline{CS} ≥V _{CC} -0.2V, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	2	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	

* Note: Temp. = 25°C, V_{CC}=5V±5%

CAPACITANCE * (f=1MHz, T_A=25 °C)


Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	7	pF

* Note: Capacitance is sampled and not 100% tested.

TEST CONDITIONS

(TA=0 to 70 °C, Vcc=5V±10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM64258C-12		KM64258C-15		KM64258C-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	tRC	12	-	15	-	20	-	ns
Address Access Time	tAA	-	12	-	15	-	20	ns
Chip Select to Output	tCO	-	12	-	15	-	20	ns
Output Enable to Valid Output	tOE	-	6	-	7	-	9	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	8	ns
Output Disable to High-Z Output	tOHZ	0	6	0	7	0	8	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns
Chip Select to Power up Time	tPU	0	-	0	-	0	-	ns
Chip Select to Power Down Time	tPD	-	12	-	15	-	20	ns


WRITE CYCLE

Parameter	Symbol	KM64258C-12		KM64258C-15		KM64258C-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t _{WC}	12	-	15	-	20	-	ns
Chip Select to End of Write	t _{CW}	9	-	11	-	13	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	9	-	12	-	13	-	ns
Write Pulse Width(OE - High)	t _{WP}	9	-	12	-	13	-	ns
Write Pulse Width(OE - Low)	t _{WP}	12	-	15	-	20	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{WHZ}	0	6	0	8	0	8	ns
Data to Write Time Overlap	t _{DW}	7	-	8	-	10	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{OW}	0	-	0	-	0	-	ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})




TIMING WAVEFORM OF READ CYCLE(2) (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, t_{HZ}(max.) is less than t_{LZ}(min.) both for a given device and from device to device.
5. Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS = V_{IL}.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{OUT} is the read data of the new address.
10. When \overline{CS} is low, I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

Note : X means Don't Care.

32Kx8 Bit High Speed BiCMOS Static RAM

FEATURES

- Fast Access Time 6, 7, 8 ns (Max.)
- Low Power Dissipation
 - Standby (TTL) : 110 mA (Max.)
 - (CMOS) : 20 mA (Max.)
 - Operating Current : 170 mA (f=100MHz)
- Single 5V±5% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 - KM68B261AJ : 32- SOJ-300

GENERAL DESCRIPTION

The KM68B261A is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits.

The KM68B261A uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed system applications.

It is particularly well suited for use in high-density high-speed system applications.


The KM68B261A is packaged in a 300 mil 32-pin plastic SOJ.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



Pin Name	Pin Function
A0-A14	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power(+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.75	5.0	5.25	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (pulse width ≤3ns) for I_L≤20 mA

** V_{IH}(Max.)= V_{CC}+2.0V ac (pulse width ≤8ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±5%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-10	10	μA
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =V _{SS} to V _{CC}	-10	10	μA
Average Operating Current	I _{CC}	f=100MHz, 100% Duty, $\overline{CS}=V_{IL}$, V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	-	170	mA
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	110	mA
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤ 0.2V	-	20	mA
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V

CAPACITANCE * (f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	7	pF


* Note: Capacitance is sampled and not 100% tested.

TEST CONDITIONS

(TA=0 to 70 °C, Vcc=5V±5%, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below

Output Load (A)



Output Load (B)

(for tHZ, tLZ, tWHZ, toW, toLZ & toHZ)



* Including Scope and Jig Capacitance

READ CYCLE


Parameter	Symbol	KM68B261A-6		KM68B261A-7		KM68B261A-8		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	tRC	6	-	7	-	8	-	ns
Address Access Time	tAA	-	6	-	7	-	8	ns
Chip Select to Output	tCO	-	6	-	7	-	8	ns
Output Enable to Valid Output	tOE	-	4	-	4	-	4	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	1	-	1	-	1	-	ns
Chip Disable to High-Z Output	tHZ	0	3	0	3.5	0	4	ns
Output Disable to High-Z Output	tOHZ	0	3	0	3.5	0	4	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns

WRITE CYCLE

Parameter	Symbol	KM68B261A-6		KM68B261A-7		KM68B261A-8		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t _{WC}	6	-	7	-	8	-	ns
Chip Select to End of Write	t _{CSW}	6	-	7	-	8	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	3.5	-	4	-	4.5	-	ns
Write Pulse Width(OE - High)	t _{WP}	3.5	-	4	-	4.5	-	ns
Write Pulse Width(OE - Low)	t _{WP}	6	-	7	-	8	-	ns
Write Recovery Time	t _{WR}	1	-	1	-	1	-	ns
Write to Output High-Z	t _{WHZ}	0	3	0	3.5	0	4	ns
Data to Write Time Overlap	t _{DW}	3	-	3.5	-	4	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{OW}	3	-	3	-	3	-	ns

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOH are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low: A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB} , I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

Note : X means Don't Care.

32Kx8 Bit High Speed CMOS Static RAM

FEATURES

- Fast Access Time 12, 15, 20 ns (Max.)
- Low Power Dissipation
 - Standby (TTL) : 40 mA (Max.)
 - (CMOS) : 2 mA (Max.)
 - 100 μ A(Max.) - L- Ver.
- Operating KM68257C/CL-12 : 165 mA (Max.)
- KM68257C/CL-15 : 150 mA (Max.)
- KM68257C/CL-20 : 140 mA (Max.)
- Single 5V \pm 10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Low Data Retention Voltage :2V(Min.) - L- Ver. Only
- Standard Pin Configuration
 - KM68257CP/CLP : 28-DIP-300
 - KM68257CJ/CLJ : 28-SOJ-300
 - KM68257CTG/CLTG : 28-TSOP1-0813.4F

GENERAL DESCRIPTION

The KM68257C is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits.


The KM68257C uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle.

The device is fabricated using Samsung's advanced CMOS process and designed for high-speed system applications.



It is particularly well suited for use in high-density high-speed system applications.

The KM68257C is packaged in a 300 mil 28-pin plastic DIP/SOJ and TSOP1 forward.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



Pin Name	Pin Function
A0-A14	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1-I/O8	Data Inputs/Outputs
Vcc	Power(5V)
Vss	Ground



ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C
Soldering Temperature and Time	T _{solder}	260°C, 10 sec(Lead Only)	-

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	C _S =V _{IH} or O _E =V _{IH} or W _E =V _{IL} , V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty C _S =V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	12 ns	-	165	mA
			15 ns	-	150	
			20 ns	-	140	
Standby Power Supply Current	I _{SB}	C _S =V _{IH} , Min. Cycle	-	40	mA	
	I _{SB1}	C _S ≥V _{CC} -0.2V, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	2	mA	
		L-ver.	-	100	μA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

* Note: Temp. = 25°C, V_{CC}=5V±5%

CAPACITANCE * (f=1MHz, T_A=25 °C)


Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM68257C-12 KM68257CL-12		KM68257C-15 KM68257CL-15		KM68257C-20 KM68257CL-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	12	-	15	-	20	-	ns
Address Access Time	t _{AA}	-	12	-	15	-	20	ns
Chip Select to Output	t _{CO}	-	12	-	15	-	20	ns
Output Enable to Valid Output	t _{OE}	-	6	-	7	-	9	ns
Chip Select to Low-Z Output	t _{LZ}	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	6	0	7	0	8	ns
Output Disable to High-Z Output	t _{OHZ}	0	6	0	7	0	8	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	ns
Chip Select to Power up Time	t _{PU}	0	-	0	-	0	-	ns
Chip Select to Power Down Time	t _{PD}	-	12	-	15	-	20	ns


WRITE CYCLE

Parameter	Symbol	KM68257C-12 KM68257CL-12		KM68257C-15 KM68257CL-15		KM68257C-20 KM68257CL-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	tWC	12	-	15	-	20	-	ns
Chip Select to End of Write	tCW	9	-	11	-	13	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	9	-	12	-	13	-	ns
Write Pulse Width(OE - High)	tWP	9	-	12	-	13	-	ns
Write Pulse Width(OE - Low)	tWP	12	-	15	-	20	-	ns
Write Recovery Time	tWR	0	-	0	-	0	-	ns
Write to Output High-Z	tWHZ	0	6	0	8	0	8	ns
Data to Write Time Overlap	tdW	7	-	8	-	10	-	ns
Data Hold from Write Time	tdH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tOW	0	-	0	-	0	-	ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=VIL, WE=VIH)




TIMING WAVEFORM OF READ CYCLE(2) (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and toHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS = V_{IL}.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low CS and a low WE. A write begins at the latest transition among CS going low and WE going low. A write ends at the earliest transition among CS going high and WE going high. tWP is measured from the beginning of write to the end of write.
3. tCW is measured from the later of CS going low to end of write.
4. tAS is measured from the address valid to the beginning of write.
5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as CS, or WE going high.
6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If CS goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.
9. DOUT is the read data of the new address.
10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	ISB, ISB1
L	H	H	Output Disable	High-Z	Icc
L	H	L	Read	DOUT	Icc
L	L	X	Write	DIN	Icc

Note : X means Don't Care.


DATA RETENTION CHARACTERISTICS*($T_A=0$ to 70 °C)

Parameter	Symbol	Test Condition	Min	Max	Unit
Vcc for Data Retention	VDR	$\overline{CS} \geq V_{CC}-0.2V$	2	5.5	V
Data Retention Current	IDR	$V_{CC}=3.0V, \overline{CS} \geq V_{CC}-0.2V$ $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$	-	100	μA
Data Retention Set-up Time	tSDR	See Data Retention	0	-	ns
Recovery Time	tRDR	Wave forms(below)	5	-	ms

* L-Version Only.

2

DATA RETENTION WAVEFORM 1 (\overline{CS} Controlled)



256K x 4 Bit (With \overline{OE}) High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 20,25,35 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 40 mA(Max.)
 - (CMOS): 2 mA(Max.)
 - Operating KM641001-20 : 150 mA(Max.)
 - KM641001-25 : 130 mA(Max.)
 - KM641001-35 : 110 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM641001P: 28-DIP-400
 - KM641001J: 28-SOJ-400B

GENERAL DESCRIPTION


The KM641001 is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits.

The KM641001 uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM641001 is packaged in a 400 mil 28-pin plastic DIP or SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



Pin Name	Pin Function
A0-A17	Address Inputs
WE	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O1~I/O4	Data Inputs / Outputs
VCC	Power (+5V)
VSS	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, I _{OUT} =0 mA, V _{IN} = V _{IH} or V _{IL}	20 ns	-	150	mA
			25 ns	-	130	
			35 ns	-	110	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	40	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	2	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	7	pF

* Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±10%, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below

Output Load (A)



Output Load (B)

(for tHZ, tLZ, tWHZ & tOW, tOLZ & tOHZ)



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM641001-20		KM641001-25		KM641001-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	20	-	25	-	35	-	ns
Address Access Time	t _{AA}	-	20	-	25	-	35	ns
Chip Select to Output	t _{CO}	-	20	-	25	-	35	ns
Output Enable to Output	t _{OE}	-	10	-	13	-	15	ns
Output Enable to Low-Z Output	t _{LZ}	0	-	0	-	0	-	ns
Chip Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	ns
Output Disable to High-Z Output	t _{HZ}	0	12	0	15	0	15	ns
Chip Disable to High-Z Output	t _{OHZ}	0	8	0	10	0	15	ns
Output Hold from Address Change	t _{OH}	3	-	5	-	5	-	ns
Chip Select to Power Up Time	t _{PU}	0	-	0	25	0	-	ns
Chip Deselect Power Down Time	t _{PD}	-	20	-	-	-	35	ns

WRITE CYCLE


Parameter	Symbol	KM641001-20		KM641001-25		KM641001-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t _{wc}	20	-	25	-	35	-	ns
Chip Select to End of Write	t _{cw}	17	-	20	-	30	-	ns
Address Set-up Time	t _{as}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	17	-	20	-	30	-	ns
Write Pulse Width(OE High)	t _{wp}	15	-	20	-	25	-	ns
Write Recovery Time	t _{wr}	2	-	3	-	3	-	ns
Write to Output High-Z	t _{whz}	0	8	0	10	0	12	ns
Data to Write Time Overlap	t _{dw}	12	-	15	-	20	-	ns
Data Hold from Write Time	t _{dh}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	0	-	0	-	0	-	ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})




TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOH are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS = VIL
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{cW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB} , I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{out}	I_{CC}
L	L	X	Write	D_{in}	I_{CC}

Note : X means Don't Care.

KM641001A

CMOS SRAM

256K x 4 Bit (With \overline{OE}) High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 15,17,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 30 mA(Max.)
 - (CMOS): 10 mA(Max.)
 - Operating KM641001A-15 : 190 mA (Max.)
 - KM641001A-17 : 180 mA (Max.)
 - KM641001A-20 : 170 mA (Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM641001AJ : 28-SOJ-400

GENERAL DESCRIPTION


The KM641001A is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits.

The KM641001A uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM641001A is packaged in a 400 mil 28-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



Pin Name	Pin Function
A0-A17	Address Inputs
WE	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O1-I/O4	Data Inputs / Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{cc}	-0.5 to 7.0	V
Power Dissipation	P _d	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Ground	V _{ss}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{cc} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

** V_{IH}(Min.)= V_{cc}+2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{cc}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{ss} to V _{cc}	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =V _{ss} to V _{cc}	-2	2	μA	
Average Operating Current	I _{cc}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, I _{OUT} =0 mA V _{IN} = V _{IH} or V _{IL}	15 ns	-	190	mA
			17 ns	-	180	
			20 ns	-	170	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	30	mA	
	I _{SB1}	$\overline{CS} \geq V_{cc}-0.2V$, f=0 MHz V _{IN} ≥ V _{cc} -0.2V or V _{IN} ≤0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

*Note : V_{cc}=5V± 5%, Temp. =25°C

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, Vcc=5V±10%, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below

Output Load (A)



Output Load (B)

(for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ)



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM641001A-15		KM641001A-17		KM641001A-20		Unit
		min.	max.	min.	max.	min.	max.	
Read Cycle Time	tRC	15	-	17	-	20	-	ns
Address Access Time	tAA	-	15	-	17	-	20	ns
Chip Select to Output	tCO	-	15	-	17	-	20	ns
Output Enable to Valid Output	tOE	-	8	-	9	-	10	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	8	ns
Output Disable to High-Z Output	tOHZ	0	6	0	7	0	8	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	tPD	-	15	-	17	-	20	ns

WRITE CYCLE


Parameter	Symbol	KM641001A-15		KM641001A-17		KM641001A-20		Unit
		min.	max.	min.	max.	min.	max.	
Write Cycle Time	t _{wc}	15	-	17	-	20	-	ns
Chip Select to End of Write	t _{cw}	12	-	12	-	13	-	ns
Address Set-up Time	t _{as}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	12	-	12	-	13	-	ns
Write Pulse Width(OE High)	t _{wp}	12	-	12	-	13	-	ns
Write Recovery Time	t _{wr}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{whz}	0	8	0	9	0	10	ns
Data to Write Time Overlap	t _{dw}	8	-	9	-	10	-	ns
Data Hold from Write Time	t _{dh}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	3	-	4	-	5	-	ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

($\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)




TIMING WAVEFORM OF READ CYCLE(2) (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, t_{HZ}(max.) is less than t_{LZ}(min.) both for a given device and from device to device.
5. Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS = V_{IL}.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



2

NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WR} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{out}	I_{CC}
L	L	X	Write	D_{in}	I_{CC}

Note : X means Don't Care.

KM64B1003

BiCMOS SRAM

256Kx4 Bit(With OE) High-Speed BiCMOS Static RAM

FEATURES

- Fast Access Time 8,10,12,15 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60 mA(max.)
 - (CMOS): 10 mA(max.)
- Operating
 - KM64B1003J- 8: 165 mA(Max.)
 - KM64B1003J-10: 155 mA(Max.)
 - KM64B1003J-12: 145 mA(Max.)
 - KM64B1003J-15: 135 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 - KM64B1003J : 32-SOJ-400

GENERAL DESCRIPTION


The KM64B1003 is a 1,048,576-bit high-speed static random access memory organized as 262,144 words by 4 bits.

The KM64B1003 uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM64B1003 is packaged in a 400 mil 32-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



Pin Name	Pin Function
A0-A17	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1~I/O4	Data Inputs / Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	Vcc+0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

** V_{IH}(Min.)= Vcc+2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, Vcc=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =Vss to Vcc	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $WE=V_{IL}$, V _{OUT} =Vss to Vcc	-10	10	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA $WE=V_{IL}$ or $WE=\overline{OE}=V_{IH}$	8 ns	-	165	mA
			10 ns	-	155	
			12 ns	-	145	
			15 ns	-	135	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	60	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ Vcc-0.2V or V _{IN} ≤0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.


2

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM64B1003-8		KM64B1003-10		KM64B1003-12		KM64B1003-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	8	-	10	-	12	-	15	-	ns
Address Access Time	t _{AA}	-	8	-	10	-	12	-	15	ns
Chip Select to Output	t _{CO}	-	8	-	10	-	12	-	15	ns
Output Enable to Valid Output	t _{OE}	-	4	-	5	-	6	-	6	ns
Chip Select to Low-Z Output	t _{LZ}	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	4	0	5	0	6	0	6	ns
Output Disable to High-Z Output	t _{OHZ}	0	4	0	5	0	6	0	6	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	3	-	ns


WRITE CYCLE

Parameter	Symbol	KM64B1003-8		KM64B1003-10		KM64B1003-12		KM64B1003-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t _{wc}	8	-	10	-	12	-	15	-	ns
Chip Select to End of Write	t _{cw}	6	-	7	-	8	-	10	-	ns
Address Set-up Time	t _{as}	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	6	-	7	-	8	-	10	-	ns
Write Pulse Width(OE High)	t _{wp}	6	-	7	-	8	-	8	-	ns
Write Pulse Width(OE Low)	t _{wp}	8	-	9	-	10	-	10	-	ns
Write Recovery Time	t _{wr}	1	-	1	-	1	-	1	-	ns
Write to Output High-Z	t _{whz}	0	4	0	5	0	6	-	6	ns
Data to Write Time Overlap	t _{dw}	4	-	5	-	6	-	7	-	ns
Data Hold from Write Time	t _{dh}	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	3	-	3	-	3	-	3	-	ns

2

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

Note : X means Don't Care.

256K x 4 Bit (With \overline{OE}) High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 15,17,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 40 mA(max.)
 - (CMOS): 10 mA(max.)
 - Operating KM641003-15 : 170 mA(max.)
 - KM641003-17 : 160 mA(max.)
 - KM641003-20 : 150 mA(max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 - KM641003J : 32-SOJ-400

GENERAL DESCRIPTION


The KM641003 is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits.

The KM641003 uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM641003 is packaged in a 400 mil 32-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



Pin Name	Pin Function
A0-A17	Address Inputs
WE	Write Enable
CS	Chip Select
\overline{OE}	Output Enable
I/O1~I/O4	Data Inputs / Outputs
Vcc	Power (+5V)
Vss	Ground
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, I _{VIN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	15 ns	-	170	mA
			17 ns	-	160	
			20 ns	-	150	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	40	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

*Note : V_{CC}=5V± 5%, Temp. =25°C

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, Vcc=5V±10%, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below

Output Load (A)



Output Load (B)

(for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ)



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM641003-15		KM641003-17		KM641003-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	15	-	17	-	20	-	ns
Address Access Time	tAA	-	15	-	17	-	20	ns
Chip Select to Output	tCO	-	15	-	17	-	20	ns
Output Enable to Valid Output	tOE	-	8	-	9	-	10	ns
Chip Select to Low-Z Output	tLZ	0	-	0	-	0	-	ns
Output Enable to Low-Z Output	tOLZ	3	-	3	-	3	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	8	ns
Output Disable to High-Z Output	tOHZ	0	6	0	7	0	8	ns
Output Hold from Address Change	tOH	3	-	3	-	5	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	tPD	-	15	-	17	-	20	ns

WRITE CYCLE


Parameter	Symbol	KM641003-15		KM641003-17		KM641003-20		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	twc	15	-	17	-	20	-	ns
Chip Select to End of Write	tcw	12	-	12	-	13	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	12	-	12	-	13	-	ns
Write Pulse Width(OE High)	twp	9	-	10	-	11	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twhz	0	8	0	8	0	10	ns
Data to Write Time Overlap	tdw	8	-	9	-	10	-	ns
Data Hold from Write Time	tdh	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	4	-	5	-	ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=VL, WE=VH)




TIMING WAVEFORM OF READ CYCLE(2) (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, t_{HZ}(max.) is less than t_{LZ}(min.) both for a given device and from device to device.
5. Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS = V_{IL}.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



2

NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low: A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB} , I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	DOUT	I_{CC}
L	L	X	Write	DIN	I_{CC}

Note : X means Don't Care.

256K x 4 Bit (With \overline{OE}) High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 12, 15, 17, 20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 30 mA(Max.)
 - (CMOS): 10 mA(Max.)
 - Operating KM641003A-12 : 200 mA(Max.)
 - KM641003A-15 : 190 mA(Max.)
 - KM641003A-17 : 180 mA(Max.)
 - KM641003A-20 : 170 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 - KM641003AJ : 32-SOJ-400
 - KM641003AT : 32-TSOP2-400F

GENERAL DESCRIPTION


The KM641003A is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits.

The KM641003A uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM641003A is packaged in a 400 mil 32-pin plastic SOJ and TSOP(II) forward.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



Pin Name	Pin Function
A0-A17	Address Inputs
\overline{WE}	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O1-I/O4	Data Inputs / Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_≤20 mA

DC AND OPERATING CHARACTERISTICS

(TA=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	12 ns	-	200	mA
			15 ns	-	190	
			17 ns	-	180	
			20 ns	-	170	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	30	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	10		
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

*Note : V_{CC}=5V± 5%, Temp. =25°C

CAPACITANCE *(f=1MHz, TA=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±10%, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below

Output Load (A)



Output Load (B)

(for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ)



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM641003A -12		KM641003A -15		KM641003A -17		KM641003A -20		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Read Cycle Time	tRC	12	-	15	-	17	-	20	-	ns
Address Access Time	tAA	-	12	-	15	-	17	-	20	ns
Chip Select to Output	tCO	-	12	-	15	-	17	-	20	ns
Output Enable to Valid Output	tOE	-	6	-	7	-	8	-	9	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	8	0	9	ns
Output Disable to High-Z Output	tOHZ	0	6	0	7	0	8	0	9	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	tPD	-	12	-	15	-	17	-	20	ns

WRITE CYCLE


Parameter	Symbol	KM641003A -12		KM641003A -15		KM641003A -17		KM641003A -20		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Write Cycle Time	t _{WC}	12	-	15	-	17	-	20	-	ns
Chip Select to End of Write	t _{CW}	8	-	10	-	11	-	12	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	8	-	10	-	11	-	12	-	ns
Write Pulse Width(OE High)	t _{WP}	8	-	10	-	11	-	12	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	t _{WHZ}	0	6	0	7	0	8	0	9	ns
Data to Write Time Overlap	t _{DW}	6	-	7	-	8	-	9	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{OW}	3	-	3	-	3	-	3	-	ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})




TIMING WAVEFORM OF READ CYCLE(2) (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS = VIL.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state. Dout is the read data of the new address.
9. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB} , I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	Dout	I_{CC}
L	L	X	Write	Din	I_{CC}

Note : X means Don't Care.

128K x 8 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 20,25,35 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 40 mA(Max.)
 - (CMOS): 2 mA(Max.)
 - Operating KM681001-20 : 170 mA(Max.)
 - KM681001-25 : 150 mA(Max.)
 - KM681001-35 : 130 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM681001P: 32-DIP-400
 - KM681001J: 32-SOJ-400

GENERAL DESCRIPTION


The KM681001 is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits.

The KM681001 uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM681001 is packaged in a 400 mil 32-pin plastic DIP or SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A16	Address Inputs
WE	Write Enable
CS1, CS2	Chip Select
OE	Output E nable
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power(+5V)
Vss	Ground
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	C _{ST} =V _{IH} or CS ₂ =V _{IL} or WE=V _{IL} , V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty C _{ST} =V _{IL} , CS ₂ =V _{IH} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	20 ns	-	170	mA
			25 ns	-	150	
			35 ns	-	130	
Standby Power Supply Current	I _{SB}	C _{ST} =V _{IH} or CS ₂ =V _{IL} , Min. Cycle	-	40	mA	
	I _{SB1}	C _{ST} ≥V _{CC} -0.2V or CS ₂ ≤0.2V, f=0MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	2	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	7	pF

* Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, Vcc=5V±10%, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below

Output Load (A)



Output Load (B)

(for tHZ, tLZ, tWHZ & tOW, tOLZ & tOHZ)



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM681001-20		KM681001-25		KM681001-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	tRC	20	-	25	-	35	-	ns
Address Access Time	tAA	-	20	-	25	-	35	ns
Chip Select to Output	tCO1, tCO2	-	20	-	25	-	35	ns
Output Enable to Output	tOE	-	10	-	13	-	15	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Enable to Low-Z Output	tLZ1, tLZ2	0	-	0	-	0	-	ns
Output Disable to High-Z Output	tOHZ	0	8	0	10	0	15	ns
Chip Disable to High-Z Output	tHZ1, tHZ2	0	12	0	15	0	15	ns
Output Hold from Address Change	tOH	3	-	5	-	5	-	ns
Chip Select to Power Up Time	tPU	0	-	0	-	0	-	
Chip Deselect Power Down Time	tPD	-	20	-	25	-	35	

WRITE CYCLE


Parameter	Symbol	KM681001-20		KM681001-25		KM681001-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t _{wc}	20	-	25	-	35	-	ns
Chip Select to End of Write	t _{cw}	17	-	20	-	30	-	ns
Address Set-up Time	t _{as}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	17	-	20	-	30	-	ns
Write Pulse Width(OE High)	t _{wp}	15	-	20	-	25	-	ns
Write Recovery Time	t _{wr}	2	-	3	-	3	-	ns
Write to Output High-Z	t _{whz}	0	8	0	10	0	12	ns
Data to Write Time Overlap	t _{dw}	12	-	15	-	20	-	ns
Data Hold from Write Time	t _{dh}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	0	-	0	-	0	-	ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS1=OE=VIL, WE=CS2=VIH)




TIMING WAVEFORM OF READ CYCLE(2) (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOH are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS₁ = V_{IL} and CS₂ = V_{IH}.
7. Address valid prior to coincident with CS₁ transition low and CS₂ transition high.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



2

NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high and \overline{WE} going low. A write ends at the earliest transition among $\overline{CS1}$ going high, CS2 going low and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of $\overline{CS1}$ going low or CS2 going high to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR1} applied in case a write ends as $\overline{CS1}$, or \overline{WE} going high, t_{WR2} applied in case a write ends at CS2 going low.
6. If \overline{OE} , $\overline{CS1}$, CS2 and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If $\overline{CS1}$ goes low and CS2 high simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When $\overline{CS1}$ is low and CS2 is high : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

$\overline{CS1}$	CS2	\overline{OE}	\overline{WE}	Mode	I/O Pin	Supply Current
H	X*	X	X	Not Select	High-Z	I_{SB}, I_{SB1}
X	L	X	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	H	Output Disable	High-Z	I_{CC}
L	H	L	H	Read	DOUT	I_{CC}
L	H	X	L	Write	DIN	I_{CC}

Note : X means Don't Care.

128K x 8 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 15,17,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 30 mA(Max.)
 - (CMOS): 10 mA(Max.)
 - Operating KM681001A-15 : 190 mA (Max.)
 - KM681001A-17 : 180 mA (Max.)
 - KM681001A-20 : 170 mA (Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM681001AJ : 32-SOJ-400

GENERAL DESCRIPTION

The KM681001A is a 1,048,576-bit high-speed static random access memory organized as 131,072 words by 8 bits.


The KM681001A uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle.

The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.


The KM681001A is packaged in a 400 mil 32-pin plastic SOJ.

2

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



Pin Name	Pin Function
A0-A16	Address Inputs
WE	Write Enable
CS1, CS2	Chip Select
OE	Output Enable
I/O1-I/O8	Data Inputs / Outputs
Vcc	Power (+5V)
Vss	Ground

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	C _{ST} =V _{IH} or CS ₂ =V _{IL} or WE=V _{IL} , V _{OUT} =V _{SS} to V _{CC} , V _{CC} =Max	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty C _{ST} =V _{IL} , CS ₂ =V _{IH} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	15 ns	-	190	mA
			17 ns	-	180	
			20 ns	-	170	
Standby Power Supply Current	I _{SB}	C _{ST} =V _{IH} or CS ₂ =V _{IL} , Min. Cycle	-	30	mA	
	I _{SB1}	C _{ST} ≥V _{CC} -0.2V or CS ₂ ≤0.2V, f=0MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	10		
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95		

*Note : V_{CC}=5V± 5%, Temp. =25°C

CAPACITANCE * (f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, Vcc=5V±10%, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below

Output Load (A)



Output Load (B)

(for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ)



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM681001A-15		KM681001A-17		KM681001A-20		Unit
		min.	max.	min.	max.	min.	max.	
Read Cycle Time	tRC	15	-	17	-	20	-	ns
Address Access Time	tAA	-	15	-	17	-	20	ns
Chip Select to Output	tCO	-	15	-	17	-	20	ns
Output Enable to Valid Output	tOE	-	8	-	9	-	10	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	8	ns
Output Disable to High-Z Output	tOHZ	0	6	0	7	0	8	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	tPD	-	15	-	17	-	20	ns

2


WRITE CYCLE

Parameter	Symbol	KM681001A-15		KM681001A-17		KM681001A-20		Unit
		min.	max.	min.	max.	min.	max.	
Write Cycle Time	t _{wc}	15	-	17	-	20	-	ns
Chip Select to End of Write	t _{cw}	12	-	12	-	13	-	ns
Address Set-up Time	t _{as}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	12	-	12	-	13	-	ns
Write Pulse Width(OE High)	t _{wp}	12	-	12	-	13	-	ns
Write Recovery Time	t _{wr}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{whz}	0	8	0	9	0	10	ns
Data to Write Time Overlap	t _{dw}	8	-	9	-	10	-	ns
Data Hold from Write Time	t _{dh}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	3	-	4	-	5	-	ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS1=OE=V_{IL}, WE=CS2=V_{IH})




TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS1} = V_{IL}$ and $CS2 = V_{IH}$
7. Address valid prior to coincident with $\overline{CS1}$ transition low and $CS2$ transition high.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (CST Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low $\overline{CS1}$, a high CS2 and a low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ going low, CS2 going high and \overline{WE} going low: A write ends at the earliest transition among $\overline{CS1}$ going high, CS2 going low and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of $\overline{CS1}$ going low or CS2 going high to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR1} applied in case a write ends as $\overline{CS1}$, or \overline{WE} going high, t_{WR2} applied in case a write ends at CS2 going low.
6. If \overline{OE} , $\overline{CS1}$, CS2 and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If $\overline{CS1}$ goes low and CS2 goes high simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When $\overline{CS1}$ is low and CS2 is high : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

2

FUNCTIONAL DESCRIPTION

$\overline{CS1}$	CS2	\overline{OE}	\overline{WE}	Mode	I/O Pin	Supply Current
H	X*	X	X	Not Select	High-Z	I_{SB}, I_{SB1}
X	L	X	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	H	Output Disable	High-Z	I_{CC}
L	H	L	H	Read	D_{OUT}	I_{CC}
L	H	X	L	Write	D_{IN}	I_{CC}

Note : X means Don't Care.

128Kx8 Bit High-Speed BiCMOS Static RAM

FEATURES

- Fast Access Time 8,10,12,15 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60 mA(max.)
 - (CMOS): 10 mA(max.)
 - Operating KM68B1002J-8 : 175 mA(Max.)
 - KM68B1002J-10: 165 mA(Max.)
 - KM68B1002J-12: 155 mA(Max.)
 - KM68B1002J-15: 145 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Output
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 - KM68B1002J : 32-SOJ-400

GENERAL DESCRIPTION


The KM68B1002 is a 1,048,576-bit high-speed static random access memory organized as 131,072 words by 8 bits.

The KM68B1002 uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM68B1002 is packaged in a 400 mil 32-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



Pin Name	Pin Function
A0-A16	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1-I/O8	Data Inputs / Outputs
Vcc	Power (+5V)
Vss	Ground

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA
 ** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =V _{SS} to V _{CC}	-10	10	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA $\overline{WE}=V_{IL}$ or $\overline{WE}=\overline{OE}=V_{IH}$	8 ns	-	175	mA
			10 ns	-	165	
			12 ns	-	155	
			15 ns	-	145	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	60	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS

($T_A=0$ to 70 °C, $V_{CC}=5V \pm 10\%$, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below

Output Load (A)



Output Load (B)

(for t_{HZ} , t_{LZ} , t_{WHZ} , t_{ow} , t_{OLZ} & t_{OHZ})



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM68B1002-8		KM68B1002-10		KM68B1002-12		KM68B1002-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t_{RC}	8	-	10	-	12	-	15	-	ns
Address Access Time	t_{AA}	-	8	-	10	-	12	-	15	ns
Chip Select to Output	t_{CO}	-	8	-	10	-	12	-	15	ns
Output Enable to Valid Output	t_{OE}	-	4	-	5	-	6	-	6	ns
Chip Select to Low-Z Output	t_{LZ}	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t_{OLZ}	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t_{HZ}	0	4	0	5	0	6	0	6	ns
Output Disable to High-Z Output	t_{OHZ}	0	4	0	5	0	6	0	6	ns
Output Hold from Address Change	t_{OH}	3	-	3	-	3	-	3	-	ns


WRITE CYCLE

Parameter	Symbol	KM68B1002-8		KM68B1002-10		KM68B1002-12		KM68B1002-15		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	tWC	8	-	10	-	12	-	15	-	ns
Chip Select to End of Write	tCW	6	-	7	-	8	-	10	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	6	-	7	-	8	-	10	-	ns
Write Pulse Width(OE High)	tWP	6	-	7	-	8	-	8	-	ns
Write Pulse Width(OE Low)	tWP	8	-	9	-	10	-	10	-	ns
Write Recovery Time	tWR	1	-	1	-	1	-	1	-	ns
Write to Output High-Z	tWHZ	0	4	0	5	0	6	-	6	ns
Data to Write Time Overlap	tDW	4	-	5	-	6	-	7	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	tOW	3	-	3	-	3	-	3	-	ns

2

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low CS and a low WE. A write begins at the latest transition among CS going low and WE going low; A write ends at the earliest transition among CS going high and WE going high. tWP is measured from the beginning of write to the end of write.
3. tCW is measured from the later of CS going low to end of write.
4. tAS is measured from the address valid to the beginning of write.
5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as CS, or WE going high.
6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If CS goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	ISB, ISB1
L	H	H	Output Disable	High-Z	Icc
L	H	L	Read	DOUT	Icc
L	L	X	Write	DIN	Icc

Note : X means Don't Care.



128K x 8 Bit High-Speed CMOS Static RAM


FEATURES

- Fast Access Time 15,17,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 40 mA(Max.)
 - (CMOS): 10 mA(Max.)
- Operating KM681002-15 : 170 mA (Max.)
- KM681002-17 : 160 mA (Max.)
- KM681002-20 : 150 mA (Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
- KM681002J : 32-SOJ-400


GENERAL DESCRIPTION

The KM681002 is a 1,048,576-bit high-speed static random access memory organized as 131,072 words by 8 bits. The KM681002 uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM681002 is packaged in a 400 mil 32-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



Pin Name	Pin Function
A0-A16	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1~I/O8	Data Inputs / Outputs
Vcc	Power (+5V)
Vss	Ground

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{cc}	-0.5 to 7.0	V
Power Dissipation	P _d	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Ground	V _{ss}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{cc} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

** V_{IH}(Min.)= V_{cc}+2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{cc}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{ss} to V _{cc}	-2	2	μA	
Output Leakage Current	I _{LO}	C _S =V _{IH} or OE=V _{IH} or WE=V _{IL} , V _{OUT} =V _{ss} to V _{cc}	-2	2	μA	
Average Operating Current	I _{cc}	Min. Cycle, 100% Duty C _S =V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	15 ns	-	170	mA
			17 ns	-	160	
			20 ns	-	150	
Standby Power Supply Current	I _{SB}	C _S =V _{IH} , Min. Cycle	-	40	mA	
	I _{SB1}	C _S ≥V _{cc} -0.2V, f=0 MHz V _{IN} ≥ V _{cc} -0.2V or V _{IN} ≤0.2V	-	10		
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95		

*Note : V_{cc}=5V± 5%, Temp. =25°C

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, Vcc=5V±10%, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below

Output Load (A)



Output Load (B)

(for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ)



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM681002-15		KM681002-17		KM681002-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	15	-	17	-	20	-	ns
Address Access Time	tAA	-	15	-	17	-	20	ns
Chip Select to Output	tCO	-	15	-	17	-	20	ns
Output Enable to Valid Output	tOE	-	8	-	9	-	10	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	8	ns
Output Disable to High-Z Output	tOHZ	0	6	0	7	0	8	ns
Output Hold from Address Change	tOH	3	-	3	-	4	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	tPD	-	15	-	17	-	20	ns

WRITE CYCLE


Parameter	Symbol	KM681002-15		KM681002-17		KM681002-20		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{wc}	15	-	17	-	20	-	ns
Chip Select to End of Write	t _{cw}	12	-	12	-	13	-	ns
Address Set-up Time	t _{as}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	12	-	12	-	13	-	ns
Write Pulse Width(OE High)	t _{wp}	9	-	10	-	11	-	ns
Write Recovery Time	t _{wr}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{whz}	0	8	0	8	0	10	ns
Data to Write Time Overlap	t _{dw}	8	-	9	-	10	-	ns
Data Hold from Write Time	t _{dh}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	3	-	4	-	5	-	ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})




TIMING WAVEFORM OF READ CYCLE(2) (WE=V_{IH})



NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS = V_{IL}.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



128K x 8 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 12,15,17,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 30 mA(Max.)
 - (CMOS): 10 mA(Max.)
 - Operating KM681002A-12 : 200 mA (Max.)
 - KM681002A-15 : 190 mA (Max.)
 - KM681002A-17 : 180 mA (Max.)
 - KM681002A-20 : 170 mA (Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 - KM681002AJ : 32-SOJ-400
 - KM681002AT : 32-TSOP2-400F

GENERAL DESCRIPTION


The KM681002A is a 1,048,576-bit high-speed static random access memory organized as 131,072 words by 8 bits.

The KM681002A uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM681002A is packaged in a 400 mil 32-pin plastic SOJ and TSOP(II) forward.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



Pin Name	Pin Function
A0-A16	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1~I/O4	Data Inputs / Outputs
Vcc	Power (+5V)
Vss	Ground

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	Pd	1.0	W
Storage Temperature	Tstg	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	Vcc+0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I≤20 mA

** V_{IH}(Min.)= Vcc+2.0V ac (Pulse Width≤10 ns) for I≤20 mA

DC AND OPERATING CHARACTERISTICS

(TA=0 to 70 °C, Vcc=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =Vss to Vcc	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $WE=V_{IL}$, V _{OUT} =Vss to Vcc	-2	2	μA	
Average Operating Current	Icc	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	12 ns	-	200	mA
			15 ns	-	190	
			17 ns	-	180	
			20 ns	-	170	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	30	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ Vcc-0.2V or V _{IN} ≤0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

*Note : Vcc=5V±5%, Temp. =25°C

CAPACITANCE * (f=1MHz, TA=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±10%, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below

Output Load (A)



Output Load (B)

(for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ)



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM681002A -12		KM681002A -15		KM681002A -17		KM681002A -20		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Read Cycle Time	t _{RC}	12	-	15	-	17	-	20	-	ns
Address Access Time	t _{AA}	-	12	-	15	-	17	-	20	ns
Chip Select to Output	t _{CO}	-	12	-	15	-	17	-	20	ns
Output Enable to Valid Output	t _{OE}	-	6	-	7	-	8	-	9	ns
Chip Select to Low-Z Output	t _{LZ}	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	6	0	7	0	8	0	9	ns
Output Disable to High-Z Output	t _{OHZ}	0	6	0	7	0	8	0	9	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	t _{PU}	0	-	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	t _{PD}	-	12	-	15	-	17	-	20	ns

WRITE CYCLE


Parameter	Symbol	KM681002A -12		KM681002A -15		KM681002A -17		KM681002A -20		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Write Cycle Time	t _{WC}	12	-	15	-	17	-	20	-	ns
Chip Select to End of Write	t _{CW}	8	-	10	-	11	-	12	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	8	-	10	-	11	-	12	-	ns
Write Pulse Width(OE High)	t _{WP}	8	-	10	-	11	-	12	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	t _{WHZ}	0	6	0	7	0	8	0	9	ns
Data to Write Time Overlap	t _{DW}	6	-	7	-	8	-	9	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{OW}	3	-	3	-	3	-	3	-	ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})




TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ}(\max.)$ is less than $t_{LZ}(\min.)$ both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

Note : X means Don't Care.

64K x 16 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 15,17,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 40 mA(Max.)
 - (CMOS): 10 mA(Max.)
 - Operating KM6161002-15 : 230 mA(Max.)
 - KM6161002-17 : 220 mA(Max.)
 - KM6161002-20 : 210 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Data Byte Control : \overline{LB} : I/O₁~I/O₈
- \overline{UB} : I/O₉~I/O₁₆
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
- KM6161002J : 44-SOJ-400

GENERAL DESCRIPTION


The KM6161002 is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits.

The KM6161002 uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}).


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM6161002 is packaged in a 400 mil 44-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A15	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
\overline{LB}	Lower-byte Control(I/O ₁ ~I/O ₈)
\overline{UB}	Upper-byte Control(I/O ₉ ~I/O ₁₆)
I/O ₁ ~I/O ₁₆	Data Inputs/Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty	15 ns	-	230	mA
			17 ns	-	220	
		$\overline{CS}=V_{IL}$, V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	20 ns	-	210	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	40	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

*Note : V_{CC}=5V± 5%, Temp. =25°C

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS


($T_A=0$ to 70 °C, $V_{CC}=5V\pm 10\%$, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below

Output Load (A)



Output Load (B)



* Including Scope and Jig Capacitance

READ CYCLE

PARAMETER	SYMBOL	KM6161002-15		KM6161002-17		KM6161002-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	15	-	17	-	20	-	ns
Address Access Time	t _{AA}	-	15	-	17	-	20	ns
Chip Select to Output	t _{CO}	-	15	-	17	-	20	ns
Output Enable to Output	t _{OE}	-	8	-	9	-	10	ns
$\overline{LB}, \overline{UB}$ Access Time	t _{BA}	-	8	-	9	-	10	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	ns
Chip Enable to Low-Z Output	t _{CLZ}	3	-	3	-	3	-	ns
$\overline{LB}, \overline{UB}$ Enable to Low-Z Output	t _{BLZ}	0	-	0	-	0	-	ns
Output Disable to High-Z Output	t _{OHZ}	0	6	0	7	0	8	ns
Chip Disable to High-Z Output	t _{CHZ}	0	6	0	7	0	8	ns
$\overline{LB}, \overline{UB}$ Disable to High-Z Output	t _{BHZ}	0	6	0	7	0	8	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	4	-	ns

WRITE CYCLE


Parameter	Symbol	KM6161002-15		KM6161002-17		KM6161002-20		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{wc}	15	-	17	-	20	-	ns
Chip Select to End of Write	t _{cw}	12	-	13	-	14	-	ns
Address Setup Time	t _{as}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	12	-	13	-	14	-	ns
Write Pulse Width(OE High)	t _{wp}	12	-	13	-	14	-	ns
$\overline{LB}, \overline{UB}$ Valid to End of Write	t _{bw}	12	-	13	-	14	-	ns
Write Recovery Time	t _{wr}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{whz}	0	8	0	8	0	8	ns
Data to Write Time Overlap	t _{dw}	8	-	9	-	10	-	ns
Data Hold from Write Time	t _{dh}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	3	-	4	-	5	-	ns

2

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})



TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(2) (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS = V_{IL}.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{CS} Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (UB/LB Controlled)



2

NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition among \overline{CS} and \overline{WE} going low: A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{w1} is measured from the beginning of write to the end of write.
3. t_{cw} is measured from the later of \overline{CS} going low to end of write.
4. t_{as} is measured from the address valid to the beginning of write.
5. t_{wr} is measured from the end of write to the address change. t_{wr} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. DOUT is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	\overline{LB}	\overline{UB}	Mode	I/O Pin		Supply Current
						I/O1~I/O8	I/O9~I/O16	
H	X	X*	X	X	Not Select	High-Z	High-Z	ISB, ISB1
L	H	H	X	X	Output Disable	High-Z	High-Z	Icc
L	X	X	H	H				
L	H	L	L	H	Read	DOUT	High-Z	Icc
			H	L		High-Z	DOUT	
			L	L		DOUT	DOUT	
L	L	X	L	H	Write	DIN	High-Z	Icc
			H	L		High-Z	DIN	
			L	L		DIN	DIN	

*Note : X means Don't Care.

64K x 16 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 12,15,17,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 30 mA(Max.)
 - (CMOS): 10 mA(Max.)
 - Operating KM6161002A-12 : 220 mA(Max.)
 - KM6161002A-15 : 210 mA(Max.)
 - KM6161002A-17 : 200 mA(Max.)
 - KM6161002A-20 : 190 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Data Byte Control : \overline{LB} : I/O1~I/O8
 \overline{UB} : I/O9~I/O16
- Standard Pin Configuration
 - KM6161002AJ : 44-SOJ-400
 - KM6161002AT : 44-TSOP2-400F

GENERAL DESCRIPTION


The KM6161002A is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits.

The KM6161002A uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}).


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM6161002A is packaged in a 400 mil 44-pin plastic SOJ and TSOP(II) forward.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A15	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
\overline{LB}	Lower-byte Control(I/O1~I/O8)
\overline{UB}	Upper-byte Control(I/O9~I/O16)
I/O1~I/O16	Data Inputs/Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	Pd	1.0	W
Storage Temperature	Tstg	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	Vcc+0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

** V_{IH}(Min.)= Vcc+2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

DC AND OPERATING CHARACTERISTICS

(TA=0 to 70 °C, Vcc=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =Vss to Vcc	-2	2	μA	
Output Leakage Current	I _{LO}	\overline{CS} =V _{IH} or \overline{OE} =V _{IH} or \overline{WE} =V _{IL} , V _{OUT} =Vss to Vcc	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty \overline{CS} =V _{IL} , I _{OUT} =0 mA V _{IN} = V _{IH} or V _{IL}	12 ns	-	220	mA
			15 ns	-	210	
			17 ns	-	200	
			20 ns	-	190	
Standby Power Supply Current	I _{SB}	\overline{CS} =V _{IH} , Min. Cycle	-	30	mA	
	I _{SB1}	\overline{CS} ≥Vcc-0.2V, f=0 MHz V _{IN} ≥ Vcc-0.2V or V _{IN} ≤0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

*Note : Vcc=5V± 5%, Temp. =25°C

CAPACITANCE *(f=1MHz, TA=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below

Output Load (A)



Output Load (B)

(for t_{HZ}, t_{LZ}, t_{WHZ}, t_{OW}, t_{OLZ} & t_{OHZ})



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM6161002A -12		KM6161002A -15		KM6161002A -17		KM6161002A -20		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Read Cycle Time	t _{RC}	12	-	15	-	17	-	20	-	ns
Address Access Time	t _{AA}	-	12	-	15	-	17	-	20	ns
Chip Select to Output	t _{CO}	-	12	-	15	-	17	-	20	ns
Output Enable to Output	t _{OE}	-	6	-	7	-	8	-	9	ns
$\overline{L}\overline{B}, \overline{U}\overline{B}$ Access Time	t _{BA}	-	6	-	7	-	8	-	9	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	0	-	ns
Chip Enable to Low-Z Output	t _{LZ}	3	-	3	-	3	-	3	-	ns
$\overline{L}\overline{B}, \overline{U}\overline{B}$ Enable to Low-Z Output	t _{BLZ}	0	-	0	-	0	-	0	-	ns
Output Disable to High-Z Output	t _{OHZ}	0	6	0	7	0	8	0	9	ns
Chip Disable to High-Z Output	t _{HZ}	0	6	0	7	0	8	0	9	ns
$\overline{L}\overline{B}, \overline{U}\overline{B}$ Disable to High-Z Output	t _{BHZ}	0	6	0	7	0	8	0	9	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	3	-	ns


WRITE CYCLE

Parameter	Symbol	KM6161002A -12		KM6161002A -15		KM6161002A -17		KM6161002A -20		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Write Cycle Time	t _{WC}	12	-	15	-	17	-	20	-	ns
Chip Select to End of Write	t _{CW}	8	-	10	-	11	-	12	-	ns
Address Setup Time	t _{AS}	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	8	-	10	-	11	-	12	-	ns
Write Pulse Width(OE High)	t _{WP}	8	-	10	-	11	-	12	-	ns
LB,UB Valid to End of Write	t _{BW}	8	-	10	-	11	-	12	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	t _{WHZ}	0	6	0	7	0	8	0	9	ns
Data to Write Time Overlap	t _{DW}	6	-	7	-	8	-	9	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{OW}	3	-	3	-	3	-	3	-	ns

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})



TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(2) (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS = V_{IL}.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{CS} Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (UB/LB Controlled)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition among \overline{CS} and \overline{WE} going low; A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{wp} is measured from the beginning of write to the end of write.
3. t_{cw} is measured from the later of \overline{CS} going low to end of write.
4. t_{as} is measured from the address valid to the beginning of write.
5. t_{wr} is measured from the end of write to the address change. t_{wr} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

2

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	\overline{LB}	\overline{UB}	Mode	I/O Pin		Supply Current
						I/O ₁ ~I/O ₈	I/O ₉ ~I/O ₁₆	
H	X	X*	X	X	Not Select	High-Z	High-Z	I _{SB} , I _{SB1}
L	H	H	X	X	Output Disable	High-Z	High-Z	I _{CC}
L	X	X	H	H				
L	H	L	L	H	Read	D _{OUT}	High-Z	I _{CC}
			H	L		High-Z	D _{OUT}	
			L	L		D _{OUT}	D _{OUT}	
L	L	X	L	H	Write	D _{IN}	High-Z	I _{CC}
			H	L		High-Z	D _{IN}	
			L	L		D _{IN}	D _{IN}	

*Note : X means Don't Care.

1M x 4 Bit (With \overline{OE}) High-Speed BiCMOS Static RAM

FEATURES

- Fast Access Time 12,13,15 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60 mA(Max.)
 - (CMOS): 30 mA(Max.)
 - Operating KM64B4002-12 : 185 mA(Max.)
 - KM64B4002-13 : 185 mA(Max.)
 - KM64B4002-15 : 180 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM64B4002J: 32-SOJ-400

GENERAL DESCRIPTION


The KM64B4002 is a 4,194,304-bit high-speed Static Random Access Memory organized as 1,048,576 words by 4 bits.

The KM64B4002 uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM64B4002 is packaged in a 400 mil 32-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



Pin Name	Pin Function
A0-A19	Address Inputs
\overline{WE}	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O1~I/O4	Data Inputs/Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =V _{SS} to V _{CC}	-10	10	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, I _{OUT} =0 mA $\overline{WE}=V_{IL}$ or $\overline{WE}=\overline{OE}=V_{IH}$	12 ns	-	185	mA
			13 ns	-	185	
			15 ns	-	180	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	60	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	30	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF


* Note: Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS

TEST CONDITIONS

($T_A=0$ to 70 °C, $V_{CC}=5V \pm 10\%$, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM64B4002-12		KM64B4002-13		KM64B4002-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	tRC	12	-	13	-	15	-	ns
Address Access Time	tAA	-	12	-	13	-	15	ns
Chip Select to Output	tCO	-	12	-	13	-	15	ns
Output Enable to Valid Output	toE	-	6	-	6	-	6	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	-	6	-	6	-	6	ns
Output Disable to High-Z Output	toHZ	-	6	-	6	-	6	ns
Output Hold from Address Change	toH	3	-	3	-	3	-	ns


WRITE CYCLE

Parameter	Symbol	KM64B4002-12		KM64B4002-13		KM64B4002-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	tWC	12	-	13	-	15	-	ns
Chip Select to End of Write	tCW	8	-	9	-	10	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	8	-	9	-	10	-	ns
Write Pulse Width(OE High)	tWP	8	-	9	-	10	-	ns
Write Pulse Width(OE Low)	tWP	10	-	11	-	12	-	ns
Write Recovery Time	tWR	0	-	0	-	0	-	ns
Write to Output High-Z	tWHZ	-	6	-	6	-	6	ns
Data to Write Time Overlap	tdW	6	-	6	-	7	-	ns
Data Hold from Write Time	tdH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tOW	3	-	3	-	3	-	ns

2

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ}(\max.)$ is less than $t_{LZ}(\min.)$ both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	DOUT	I_{CC}
L	L	X	Write	DIN	I_{CC}

Note : X means Don't Care.

KM644002A

Preliminary CMOS SRAM

1M x 4 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 12,15,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 50 mA(Max.)
 - (CMOS): 10 mA(Max.)
 - Operating KM644002A-12 : 180 mA(Max.)
 - KM644002A-15 : 170 mA(Max.)
 - KM644002A-20 : 160 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM644002AJ: 32-SOJ-400

GENERAL DESCRIPTION


The KM644002A is a 4,194,304-bit high-speed Static Random Access Memory organized as 1,048,576 words by 4 bits.

The KM644002A uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM644002A is packaged in a 400 mil 32-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEWS)



Pin Name	Pin Function
A0-A19	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1~I/O4	Data Inputs/Output
Vcc	Power (+5V)
Vss	Ground
N.C	No Connections

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

** V_{IH}(Max.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	C _S =V _{IH} V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty C _S =V _{IL} , I _{OUT} =0 mA, V _{IN} = V _{IH} or V _{IL}	12 ns	-	180	mA
			15 ns	-	170	
			20ns	-	160	
Standby Power Supply Current	I _{SB}	C _S =V _{IH} , Min. Cycle	-	50	mA	
	I _{SB1}	C _S ≥V _{CC} -0.2V, f=0 MHz V _{IN} ≤0.2V or V _{IN} ≥ V _{CC} -0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

CAPACITANCE (f=1MHz, T_A=25 °C)


Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Times	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM644002A-12		KM644002A-15		KM644002A-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	tRC	12	-	15	-	20	-	ns
Address Access Time	tAA	-	12	-	15	-	20	ns
Chip Select to Output	tCO	-	12	-	15	-	20	ns
Output Enable to Output	toE	-	6	-	7	-	9	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Disable to High-Z Output	toHZ	-	6	-	7	-	9	ns
Chip Disable to High-Z Output	tHZ	-	6	-	7	-	9	ns
Output Hold from Address Change	toH	3	-	3	-	3	-	ns

WRITE CYCLE


Parameter	Symbol	KM644002A-12		KM644002A-15		KM644002A-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t _{wc}	12	-	15	-	20	-	ns
Chip Select to End of Write	t _{cw}	8	-	10	-	12	-	ns
Address Set-up Time	t _{as}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	8	-	10	-	12	-	ns
Write Pulse Width(\overline{OE} High)	t _{wP}	8	-	10	-	12	-	ns
Write Pulse Width(\overline{OE} Low)	t _{wP}	10	-	12	-	14	-	ns
Write Recovery Time	t _{wR}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{wHZ}	-	6	-	7	-	9	ns
Data to Write Time Overlap	t _{dw}	6	-	7	-	9	-	ns
Data Hold from Write Time	t _{dH}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	3	-	3	-	3	-	ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

($\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)




TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition cycle.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ}(\max.)$ is less than $t_{LZ}(\min.)$ both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

Note : X means Don't Care.

KM644002/KM644002L

CMOS SRAM

1M x 4 Bit (With \overline{OE}) High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 17,20,25 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60 mA(Max.)
 - (CMOS):10 mA(Max.)
 - 500 μ A(max.)-L Ver
- Operating KM644002/L-17 : 170 mA(Max.)
- KM644002/L-20 : 150 mA(Max.)
- KM644002/L-25 : 130 mA(Max.)
- Single 5V \pm 10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No clock or Refresh required
- Three State Outputs
- Low Data Retention Voltage :2V(Min.)-L Ver. Only
- Standard Pin Configuration
 - KM644002J/LJ : 32- SOJ- 400

GENERAL DESCRIPTION


The KM644002/L is a 4,194,304-bit high-speed Static Random Access Memory organized as 1,048,576 words by 4 bits.

The KM644002/L uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM644002/L is packaged in a 400 mil 32-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



Pin Name	Pin Function
A0-A19	Address Inputs
WE	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O1-I/O4	Data Inputs/Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	C _S =V _{IH} or O _E =V _{IH} or W _E =V _{IL} , V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty C _S =V _{IL} , I _{OUT} =0 mA V _{IN} = V _{IH} or V _{IL}	17 ns	-	170	mA
			20 ns	-	150	
			25 ns	-	130	
Standby Power Supply Current	I _{SB}	C _S =V _{IH} , Min. Cycle	-	60	mA	
	I _{SB1}	C _S ≥V _{CC} -0.2V, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	10	mA	
		L-Ver	-	500	μA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

Note *: Temp. = 25°C, V_{CC}=5V±5%

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.




AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM644002-17 KM644002L-17		KM644002-20 KM644002L-20		KM644002-25 KM644002L-25		UNIT
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	17	-	20	-	25	-	ns
Address Access Time	tAA	-	17	-	20	-	25	ns
Chip Select to Output	tCO	-	17	-	20	-	25	ns
Output Enable to Valid Output	tOE	-	8	-	10	-	12	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	7	0	8	0	10	ns
Output Disable to High-Z Output	tOHZ	0	7	0	8	0	10	ns
Output Hold from Address Change	tOH	3	-	4	-	5	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	tPD	-	17	-	20	-	25	ns

WRITE CYCLE


Parameter	Symbol	KM644002-17 KM644002L-17		KM644002-20 KM644002L-20		KM644002-25 KM644002L-25		UNIT
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	twc	17	-	20	-	25	-	ns
Chip Select to End of Write	tcw	12	-	13	-	15	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	12	-	13	-	15	-	ns
Write Pulse Width(OE High)	twp	12	-	13	-	15	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twhz	0	8	0	8	0	10	ns
Data to Write Time Overlap	tdw	8	-	9	-	10	-	ns
Data Hold from Write Time	tdh	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	4	-	5	-	ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})




TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ}(\max.)$ is less than $t_{LZ}(\min.)$ both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. tWP is measured from the beginning of write to the end of write.
3. tCW is measured from the later of \overline{CS} going low to end of write.
4. tAS is measured from the address valid to the beginning of write.
5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	DOUT	I_{CC}
L	L	X	Write	DIN	I_{CC}


Note : X means Don't Care.

DATA RETENTION CHARACTERISTICS* (TA=0 to 70 °C)

Parameter	Symbol	Test Condition	Min	Max	Unit
Vcc for Data Retention	VDR	$\overline{CS} \geq V_{cc}-0.2V$	2	5.5	V
Data Retention Current	IDR	$V_{cc}=3.0V, \overline{CS} \geq V_{cc}-0.2V$ $V_{IN} \geq V_{cc}-0.2V$ or $V_{IN} \leq 0.2V$	-	200	μA
Data Retention Set-up Time	tSDR	See Data Retention	0	-	ns
Recovery Time	tRDR	Wave forms(below)	5	-	ms

* L-Version Only.

DATA RETENTION WAVEFORM 1 (\overline{CS} Controlled)



KM68B4002

BiCMOS SRAM

512K x 8 Bit High Speed BiCMOS Static RAM

FEATURES

- Fast Access Time 12,13,15 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60 mA(Max.)
 - (CMOS): 30 mA(Max.)
 - Operating KM68B4002-12 : 195 mA(Max.)
 - KM68B4002-13 : 195 mA(Max.)
 - KM68B4002-15 : 190 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM68B4002J: 36-SOJ-400

GENERAL DESCRIPTION

The KM68B4002 is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits.


The KM68B4002 uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle.

The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.


The KM68B4002 is packaged in a 400 mil 32-pin plastic SOJ.

2

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A18	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1-I/O8	Data Inputs/Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	C _S =V _{IH} or O _E =V _{IH} or WE=V _{IL} , V _{OUT} =V _{SS} to V _{CC}	-10	10	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty C _S =V _{IL} , I _{OUT} =0 mA WE=V _{IL} or WE=O _E =V _{IH}	12 ns	-	195	mA
			13 ns	-	195	
			15 ns	-	190	
Standby Power Supply Current	I _{SB}	C _S =V _{IH} , Min. Cycle	-	60	mA	
	I _{SB1}	C _S ≥V _{CC} -0.2V, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	30	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE * (f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±10%, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below

Output Load (A)



Output Load (B)

(for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ)



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM68B4002-12		KM68B4002-13		KM68B4002-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	tRC	12	-	13	-	15	-	ns
Address Access Time	tAA	-	12	-	13	-	15	ns
Chip Select to Output	tCO	-	12	-	13	-	15	ns
Output Enable to Valid Output	tOE	-	6	-	6	-	6	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	-	6	-	6	-	6	ns
Output Disable to High-Z Output	tOHZ	-	6	-	6	-	6	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns


2

WRITE CYCLE

Parameter	Symbol	KM68B4002-12		KM68B4002-13		KM68B4002-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	twc	12	-	13	-	15	-	ns
Chip Select to End of Write	tcw	8	-	9	-	10	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	8	-	9	-	10	-	ns
Write Pulse Width(OE High)	twp	8	-	9	-	10	-	ns
Write Pulse Width(OE Low)	twp	10	-	11	-	12	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twhz	-	6	-	6	-	6	ns
Data to Write Time Overlap	tdw	6	-	6	-	7	-	ns
Data Hold from Write Time	tdh	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS = V_L.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low: A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

Note : X means Don't Care.

KM684002A

512K x 8 Bit High Speed CMOS Static RAM

FEATURES

- Fast Access Time 12,15,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 50 mA
 - (CMOS): 10 mA
 - Operating KM684002A-12 : 200 mA(Max.)
 - KM684002A-15 : 190 mA(Max.)
 - KM684002A-20 : 180 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM684002AJ: 36-SOJ-400

GENERAL DESCRIPTION

The KM684002A is a 4,194,304-bit high-speed Static Random Access Memory organization as 524,288 words by 8 bits.


The KM684002A uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle.

The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.


The KM684002A is packaged in a 400 mil 32-pin plastic SOJ.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



Pin Name	Pin Function
A0-A18	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1~I/O8	Data Input/Output
Vcc	Power (+5V)
Vss	Ground
N.C.	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	\overline{CS} =V _{IH} V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty \overline{CS} =V _{IL} , I _{OUT} =0 mA, V _{IN} = V _{IH} or V _{IL}	12 ns	-	200	mA
			15 ns	-	190	
			20 ns	-	180	
Standby Power Supply Current	I _{SB}	\overline{CS} =V _{IH} , Min. Cycle	-	50	mA	
	I _{SB1}	\overline{CS} ≥V _{CC} -0.2V, f=0 MHz V _{IN} ≤0.2V or V _{IN} ≥V _{CC} -0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF


KM684002A

AC CHARACTERISTICS

TEST CONDITIONS

($T_A=0$ to 70 °C, $V_{CC}=5V\pm 10\%$, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



READ CYCLE

Parameter	Symbol	KM684002A-12		KM684002A-15		KM684002A-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	12	-	15	-	20	-	ns
Address Access Time	t _{AA}	-	12	-	15	-	20	ns
Chip Select to Output	t _{CO}	-	12	-	15	-	20	ns
Output Enable to Output	t _{OE}	-	6	-	7	-	9	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	ns
Chip Enable to Low-Z Output	t _{lZ}	3	-	3	-	3	-	ns
Output Disable to High-Z Output	t _{OHZ}	-	6	-	7	-	9	ns
Chip Disable to High-Z Output	t _{hZ}	-	6	-	7	-	9	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	ns


WRITE CYCLE

Parameter	Symbol	KM684002A-12		KM684002A-15		KM684002A-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	twc	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	8	-	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	twp	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	twp	10	-	12	-	14	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twhz	-	6	-	7	-	9	ns
Data to Write Time Overlap	tdw	6	-	7	-	9	-	ns
Data Hold from Write Time	tdh	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

($\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)




TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ}(\max.)$ is less than $t_{LZ}(\min.)$ both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB} , I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	DOUT	I_{CC}
L	L	X	Write	DIN	I_{CC}

Note : X means Don't Care.

512K x 8 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 17,20,25 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60 mA(Max.)
 - (CMOS):10 mA(Max.)
 - 500 μ A(max.)-L Ver
 - Operating KM684002/L-17 : 180 mA(Max.)
 - KM684002/L-20 : 170 mA(Max.)
 - KM684002/L-25 : 160 mA(Max.)
- Single 5V \pm 10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Low Data Retention Voltage : 2V(Min) - L Ver Only
- Standard Pin Configuration
 - KM684002J/LJ : 36-SOJ-400

GENERAL DESCRIPTION

The KM684002/L is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits.


The KM684002/L uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle.

The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.


The KM684002/L is packaged in a 400 mil 36-pin plastic SOJ.

2

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A18	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	Vcc+0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I≤20 mA

** V_{IH}(Min.)= Vcc+2.0V ac (Pulse Width≤10 ns) for I≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, Vcc=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =Vss to Vcc	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =Vss to Vcc	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, I _{OUT} =0 mA V _{IN} = V _{IH} or V _{IL}	17 ns	-	180	mA
			20 ns	-	170	
			25 ns	-	160	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	60	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz	-	10	mA	
		V _{IN} ≥ Vcc-0.2V or V _{IN} ≤0.2V	L-Ver	-	500	μA
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

Note *: Temp. = 25°C, Vcc=5V±5%

CAPACITANCE * (f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±10%, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below

Output Load (A)



Output Load (B)

(for tHZ, tLZ, tWHZ, tOW, tOLZ & tOHZ)



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM644002-17 KM644002L-17		KM644002-20 KM644002L-20		KM644002-25 KM644002L-25		UNIT
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	17	-	20	-	25	-	ns
Address Access Time	tAA	-	17	-	20	-	25	ns
Chip Select to Output	tCO	-	17	-	20	-	25	ns
Output Enable to Valid Output	tOE	-	8	-	10	-	12	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	7	0	8	0	10	ns
Output Disable to High-Z Output	tOHZ	0	7	0	8	0	10	ns
Output Hold from Address Change	tOH	3	-	4	-	5	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	tPD	-	17	-	20	-	25	ns

2


WRITE CYCLE

Parameter	Symbol	KM644002-17 KM644002L-17		KM644002-20 KM644002L-20		KM644002-25 KM644002L-25		UNIT
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WC}	17	-	20	-	25	-	ns
Chip Select to End of Write	t _{CW}	12	-	13	-	15	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	12	-	13	-	15	-	ns
Write Pulse Width (OE High)	t _{WP}	12	-	13	-	15	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{WHZ}	0	8	0	8	0	10	ns
Data to Write Time Overlap	t _{DW}	8	-	9	-	10	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{OW}	3	-	4	-	5	-	ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})



TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




2


NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ(max.)}$ is less than $t_{LZ(min.)}$ both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low CS and a low WE. A write begins at the latest transition among CS going low and WE going low: A write ends at the earliest transition among CS going high and WE going high. tWP is measured from the beginning of write to the end of write.
3. tcw is measured from the later of CS going low to end of write.
4. tAS is measured from the address valid to the beginning of write.
5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as CS or WE going high.
6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If CS goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	ISB, ISB1
L	H	H	Output Disable	High-Z	Icc
L	H	L	Read	DOUT	Icc
L	L	X	Write	DIN	Icc

Note : X means Don't Care.


DATA RETENTION CHARACTERISTICS*(TA=0 to 70 °C)

Parameter	Symbol	Test Condition	Min	Max	Unit
Vcc for Data Retention	VDR	$\overline{CS} \geq V_{CC}-0.2V$	2	5.5	V
Data Retention Current	IDR	$V_{CC}=3.0V, \overline{CS} \geq V_{CC}-0.2V$ $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$	-	200	μA
Data Retention Set-up Time	tSDR	See Data Retention	0	-	ns
Recovery Time	tRDR	Wave forms(below)	5	-	ms

* L-Version Only.

2

DATA RETENTION WAVEFORM 1 (\overline{CS} Controlled)



KM616B4002

BICMOS SRAM

256K x 16 Bit High-Speed BiCMOS Static RAM

FEATURES

- Fast Access Time 12,13,15 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60 mA(Max.)
 - (CMOS) : 30 mA(Max.)
 - Operating KM616B4002-12 : 270 mA(Max.)
 - KM616B4002-13 : 265 mA(Max.)
 - KM616B4002-15 : 260 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Data Byte Control : LB : I/O1~I/O8
UB : I/O9~I/O16
- Standard Pin Configuration
KM616B4002J : 44-SOJ-400

GENERAL DESCRIPTION


The KM616B4002 is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits.

The KM616B4002 uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(LB, UB).


The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM616B4002 is packaged in a 400 mil 44-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A17	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
LB	Lower-byte Control(I/O1~I/O8)
UB	Upper-byte Control(I/O9~I/O16)
I/O1~I/O16	Data Inputs/Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	Vcc+0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

** V_{IH}(Min.)= Vcc+2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, Vcc=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =Vss to Vcc	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =Vss to Vcc	-10	10	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty, $\overline{CS}=V_{IL}$, I _{OUT} =0 mA $\overline{WE}=V_{IL}$ or $\overline{WE}=\overline{OE}=V_{IH}$	12 ns	-	270	mA
			13 ns	-	265	
			15 ns	-	260	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	60	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ Vcc-0.2V or V _{IN} ≤ 0.2V	-	30	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} =0V	-	8	pF


* Note: Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, Vcc=5V±10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM616B4002-12		KM616B4002-13		KM616B4002-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	12	-	13	-	15	-	ns
Address Access Time	tAA	-	12	-	13	-	15	ns
Chip Select to Output	tCO	-	12	-	13	-	15	ns
Output Enable to Output	toE	-	6	-	6	-	6	ns
LB, UB Access Time	tBA	-	6	-	6	-	6	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
LB, UB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	-	6	-	6	-	6	ns
Output Disable to High-Z Output	toHZ	-	6	-	6	-	6	ns
LB, UB Disable to High-Z Output	tBHZ	-	6	-	6	-	6	ns
Output Hold from Address Change	toH	3	-	3	-	3	-	ns


WRITE CYCLE

Parameter	Symbol	KM616B4002-12		KM616B4002-13		KM616B4002-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t _{wc}	12	-	13	-	15	-	ns
Chip Select to End of Write	t _{cw}	8	-	9	-	10	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{AW}	8	-	9	-	10	-	ns
Write Pulse Width(\overline{OE} High)	t _{WP}	8	-	9	-	10	-	ns
Write Pulse Width(\overline{OE} Low)	t _{WP}	10	-	11	-	12	-	ns
$\overline{LB}, \overline{UB}$ valid to end of write	t _{BW}	8	-	9	-	10	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{WHZ}	-	6	-	6	-	6	ns
Data to Write Time Overlap	t _{DW}	6	-	6	-	7	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{OW}	3	-	3	-	3	-	ns

2

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS = V_{IL}.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{CS} Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) ($\overline{UB/LB}$ Controlled)



2

NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition among \overline{CS} and \overline{WE} going low: A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{wp} is measured from the beginning of write to the end of write.
3. t_{cw} is measured from the later of \overline{CS} going low to end of write.
4. t_{as} is measured from the address valid to the beginning of write.
5. t_{wr} is measured from the end of write to the address change. t_{wr} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	\overline{LB}	\overline{UB}	Mode	I/O Pin		Supply Current
						I/O ₁ -I/O ₈	I/O ₉ -I/O ₁₆	
H	X	X*	X	X	Not Select	High-Z	High-Z	I _{SB} , I _{SB1}
L	H	H	X	X	Output Disable	High-Z	High-Z	I _{cc}
L	X	X	H	H				
L	H	L	L	H	Read	DOUT	High-Z	I _{cc}
			H	L		High-Z	DOUT	
			L	L		DOUT	DOUT	
L	L	X	L	H	Write	DIN	High-Z	I _{cc}
			H	L		High-Z	DIN	
			L	L		DIN	DIN	

*Note : X means Don't Care.

KM6164002A

CMOS SRAM

256K x 16 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 12,15,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 50 mA(Max.)
 - (CMOS) : 10 mA(Max.)
 - Operating KM6164002A-12 : 260 mA(Max.)
 - KM6164002A-15 : 250 mA(Max.)
 - KM6164002A-20 : 240 mA(Max.)
- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Data Byte Control : \overline{LB} : I/O₁~I/O₈
- \overline{UB} : I/O₉~I/O₁₆
- Standard Pin Configuration
 - KM6164002AJ : 44-SOJ-400

GENERAL DESCRIPTION


The KM6164002A is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits.

The KM6164002A uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}).


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM6164002A is packaged in a 400 mil 44-pin plastic SOJ.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A17	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
\overline{LB}	Lower-byte Control(I/O ₁ ~I/O ₈)
\overline{UB}	Upper-byte Control(I/O ₉ ~I/O ₁₆)
I/O ₁ ~I/O ₁₆	Data Inputs/Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, I _{OUT} =0 mA	12 ns	-	260	mA
			15 ns	-	250	
		V _{IN} = V _{IH} or V _{IL}	20 ns	-	240	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	50	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

CAPACITANCE * (f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.

KM6164002A


CMOS SRAM

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM6164002A-12		KM6164002A-15		KM6164002A-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	12	-	15	-	20	-	ns
Address Access Time	tAA	-	12	-	15	-	20	ns
Chip Select to Output	tCO	-	12	-	15	-	20	ns
Output Enable to Output	tOE	-	6	-	7	-	9	ns
LB, UB Access Time	tBA	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
LB, UB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	-	6	-	7	-	9	ns
Output Disable to High-Z Output	toHZ	-	6	-	7	-	9	ns
LB, UB Disable to High-Z Output	tBHZ	-	6	-	7	-	9	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns


WRITE CYCLE

Parameter	Symbol	KM6164002A-12		KM6164002A-15		KM6164002A-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t _{wc}	12	-	15	-	20	-	ns
Chip Select to End of Write	t _{cw}	8	-	10	-	12	-	ns
Address Set-up Time	t _{as}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	t _{wP}	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	t _{wP}	10	-	12	-	14	-	ns
LB,UB valid to end of write	t _{bW}	8	-	10	-	12	-	ns
Write Recovery Time	t _{wR}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{wHZ}	-	6	-	7	-	9	ns
Data to Write Time Overlap	t _{dW}	6	-	7	-	9	-	ns
Data Hold from Write Time	t _{dH}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	3	-	3	-	3	-	ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})




TIMING WAVEFORM OF READ CYCLE (2) (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS = V_{IL}.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{CS} Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (UB/LB Controlled)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition among \overline{CS} and \overline{WE} going low: A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{wp} is measured from the beginning of write to the end of write.
3. t_{ow} is measured from the later of \overline{CS} going low to end of write.
4. t_{as} is measured from the address valid to the beginning of write.
5. t_{wr} is measured from the end of write to the address change. t_{wr} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

2

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	\overline{LB}	\overline{UB}	Mode	I/O Pin		Supply Current
						I/O ₁ -I/O ₈	I/O ₉ -I/O ₁₆	
H	X	X*	X	X	Not Select	High-Z	High-Z	I _{SB} , I _{SB1}
L	H	H	X	X	Output Disable	High-Z	High-Z	I _{CC}
L	X	X	H	H				
L	H	L	L	H	Read	DOUT	High-Z	I _{CC}
			H	L		High-Z	DOUT	
			L	L		DOUT	DOUT	
L	L	X	L	H	Write	DIN	High-Z	I _{CC}
			H	L		High-Z	DIN	
			L	L		DIN	DIN	

*Note : X means Don't Care.

KM6164002/KM6164002L

CMOS SRAM

256K x 16 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 20,25,35 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60 mA(Max.)
 - (CMOS):10 mA(Max.)
 - 500 μ A(Max.) - L-Ver
 - Operating KM6164002/L-20 : 240 mA(Max.)
 - KM6164002/L-25 : 220 mA(Max.)
 - KM6164002/L-35 : 200 mA(Max.)
- Single 5V \pm 10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Devices
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Low Data Retention Voltage ; 2V(Min.)- L Ver Only
- Data Byte Control : \overline{LB} : I/O₁-I/O₈
- \overline{UB} : I/O₉-I/O₁₆
- Standard Pin Configuration
 - KM6164002J/LJ : 44-SOJ- 400

GENERAL DESCRIPTION


The KM6164002/L is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits.

The KM6164002/L uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}).


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM6164002/L is packaged in a 400 mil 44-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A17	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
\overline{LB}	Lower-byte Control(I/O ₁ -I/O ₈)
\overline{UB}	Upper-byte Control(I/O ₉ -I/O ₁₆)
I/O ₁ -I/O ₁₆	Data Inputs/Outputs
Vcc	Power (+5V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V _{cc}	-0.5 to 7.0	V
Power Dissipation	P _d	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Ground	V _{ss}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{cc} +0.5**	V
Input Low Voltage	V _{IL}	-0.5 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

** V_{IH}(Min.)= V_{cc}+2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{cc}=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{ss} to V _{cc}	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =V _{ss} to V _{cc}	-2	2	μA	
Average Operating Current	I _{cc}	Min. Cycle, 100% Duty CS=V _{IL} , I _{OUT} =0 mA V _{IN} = V _{IH} or V _{IL}	20 ns	-	240	mA
			25 ns	-	220	
			35 ns	-	200	
Standby Power Supply Current	I _{SB}	CS=V _{IH} , Min. Cycle	-	60	mA	
	I _{SB1}	CS≥V _{cc} -0.2V, f=0 MHz V _{IN} ≥ V _{cc} -0.2V or V _{IN} ≤0.2V	-	10	mA	
		L-Ver		500	μA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	
	V _{OH1} *	I _{OH1} =-100μA	-	3.95	V	

Note * : Temp. = 25°C, V_{cc}=5V±5%

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

* Note: Capacitance is sampled and not 100% tested.

KM6164002/KM6164002L

CMOS SRAM


AC CHARACTERISTICS

TEST CONDITIONS

(T_A=0 to 70 °C, V_{CC}=5V±10%, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below

Output Load (A)



Output Load (B)

(for t_{HZ}, t_{LZ}, t_{WHZ}, t_{OW}, t_{OLZ} & t_{OHZ})



* Including Scope and Jig Capacitance

READ CYCLE

PARAMETER	SYMBOL	KM6164002-20 KM6164002L-20		KM6164002-25 KM6164002L-25		KM6164002-35 KM6164002L-35		UNIT
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	20	-	25	-	35	-	ns
Address Access Time	t _{AA}	-	20	-	25	-	35	ns
Chip Select to Output	t _{CO}	-	20	-	25	-	35	ns
Output Enable to Output	t _{OE}	-	10	-	12	-	15	ns
$\overline{L}\overline{B}, \overline{U}\overline{B}$ Access Time	t _{BA}	-	10	-	12	-	15	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	ns
Chip Enable to Low-Z Output	t _{LZ}	5	-	5	-	5	-	ns
$\overline{L}\overline{B}, \overline{U}\overline{B}$ Enable to Low-Z Output	t _{BLZ}	0	-	0	-	0	-	ns
Output Disable to High-Z Output	t _{OHZ}	0	7	0	8	0	10	ns
Chip Disable to High-Z Output	t _{HZ}	0	7	0	8	0	10	ns
$\overline{L}\overline{B}, \overline{U}\overline{B}$ Disable to High-Z Output	t _{BHZ}	0	7	0	8	0	10	ns
Output Hold from Address Change	t _{OH}	4	-	5	-	5	-	ns

WRITE CYCLE


Parameter	Symbol	KM6164002-20 KM6164002L-20		KM6164002-25 KM6164002L-25		KM6164002-35 KM6164002L-35		UNIT
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{wc}	20	-	25	-	35	-	ns
Chip Select to End of Write	t _{cw}	15	-	17	-	20	-	ns
Address Setup Time	t _{as}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	15	-	17	-	20	-	ns
Write Pulse Width (\overline{OE} High)	t _{wp}	15	-	17	-	20	-	ns
$\overline{LB}, \overline{UB}$ Valid to End of Write	t _{bw}	15	-	17	-	20	-	ns
Write Recovery Time	t _{wr}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{whz}	0	8	0	8	0	8	ns
Data to Write Time Overlap	t _{dw}	10	-	12	-	15	-	ns
Data Hold from Write Time	t _{dh}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	3	-	4	-	5	-	ns

2

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

($\overline{CS} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$)



TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ}(\max.)$ is less than $t_{LZ}(\min.)$ both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{CS} Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (UB/LB Controlled)



2

NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition among \overline{CS} and \overline{WE} going low: A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{wp} is measured from the beginning of write to the end of write.
3. t_{ow} is measured from the later of \overline{CS} going low to end of write.
4. t_{as} is measured from the address valid to the beginning of write.
5. t_{wr} is measured from the end of write to the address change. t_{wr} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. DOUT is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	\overline{LB}	\overline{UB}	Mode	I/O Pin		Supply Current
						I/O ₁ ~I/O ₈	I/O ₉ ~I/O ₁₆	
H	X	X*	X	X	Not Select	High-Z	High-Z	ISB, ISB1
L	H	H	X	X	Output Disable	High-Z	High-Z	I _{cc}
L	X	X	H	H				
L	H	L	L	H	Read	DOUT	High-Z	I _{cc}
			H	L		High-Z	DOUT	
			L	L		DOUT	DOUT	
L	L	X	L	H	Write	DIN	High-Z	I _{cc}
			H	L		High-Z	DIN	
			L	L		DIN	DIN	

*Note : X means Don't Care.


DATA RETENTION CHARACTERISTICS* (TA=0 to 70 °C)

Parameter	Symbol	Test Condition	Min	Max	Unit
V _{CC} for Data Retention	V _{DR}	$\overline{CS} \geq V_{CC} - 0.2V$	2	5.5	V
Data Retention Current	IDR	V _{CC} =3.0V, $\overline{CS} \geq V_{CC} - 0.2V$ V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V	-	200	μA
Data Retention Set-up Time	t _{SDR}	See Data Retention	0	-	ns
Recovery Time	t _{RDR}	Wave forms(below)	5	-	ms

* L-Version Only.

2

DATA RETENTION WAVEFORM 1 (\overline{CS} Controlled)



High Speed SRAM (3.3V)

- KM68V257	32K × 8	Low Vcc Operation
- KM64V1003A	256K × 4	With OE/ Center Power Low Vcc Operation
- KM68V1002A	128K × 8	Center Power Low Vcc Operation
- KM616V1002A	64K × 16	Center Power Low Vcc Operation
- KM64BV4002	1M × 4	With OE/ BiCMOS Low Vcc Operation
- KM64V4002A	1M × 4	With OE/ Center Power Low Vcc Operation
- KM68BV4002	512K × 8	BiCMOS Low Vcc Operation
- KM68V4002A	512K × 8	Center Power Low Vcc Operation
- KM616BV4002	256K × 16	BiCMOS Low Vcc Operation
- KM616V4002A	256K × 16	Center Power Low Vcc Operation

32Kx8 Bit High Speed CMOS Static RAM(3.3V Operating)

FEATURES

- Fast Access Time 15, 17, 20 ns (Max.)
- Low Power Dissipation
 - Standby (TTL) : 30 mA (Max.)
 - (CMOS) : 100 μ A (Max.)
 - Operating KM68V257C-15 : 90 mA (Max.)
 - KM68V257C-17 : 80 mA (Max.)
 - KM68V257C-20 : 70 mA (Max.)
- Single 3.3V \pm 0.3V Power Supply
- TTL Compatible Inputs and Outputs
- 2V Minimum Data Retention
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM68V257CP : 28-DIP-300
 - KM68V257CJ : 28-SOJ-300
 - KM68V257CTG : 28-TSOP1-0813.4F

GENERAL DESCRIPTION

The KM68V257C is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits.

The KM68V257C uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle.

The device is fabricated using Samsung's advanced CMOS process and designed for high-speed system applications.


The KM68V257C is designed to operate at 3.3 volts.

It is particularly well suited for use in high-density high-speed system applications.



The KM68V257C is packaged in a 300 mil 28-pin plastic DIP/SOJ and TSOP1 forward.

2

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A14	Address Inputs
WE	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O1-I/O8	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 5.5	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.3**	V
Input Low Voltage	V _{IL}	-0.3 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70°C, V_{CC}=3.3±0.3V, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	\overline{CS} =V _{IH} or \overline{OE} =V _{IH} or WE=V _{IL} , V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty \overline{CS} =V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	15 ns	-	90	mA
			17 ns	-	80	
			20 ns	-	70	
Standby Power Supply Current	I _{SB}	\overline{CS} =V _{IH} , Min. Cycle	-	30	mA	
	I _{SB1}	\overline{CS} ≥V _{CC} -0.2V, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	100		μA
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE * (f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF


* Note: Capacitance is sampled and not 100% tested.

TEST CONDITIONS

(TA=0 to 70 °C, VCC=3.3±0.3V, unless otherwise specified.)


Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below

Output Load (A)



Output Load (B)

(for tHZ, tLZ, tWHZ, toW, toLZ & toHZ)



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM68V257C-15		KM68V257C-17		KM68V257C-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	tRC	15	-	17	-	20	-	ns
Address Access Time	tAA	-	15	-	17	-	20	ns
Chip Select to Output	tCO	-	15	-	17	-	20	ns
Output Enable to Valid Output	tOE	-	7	-	8	-	10	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	7	0	8	0	10	ns
Output Disable to High-Z Output	tOHZ	0	7	0	8	0	10	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns
Chip Select to Power up Time	tPU	0	-	0	-	0	-	ns
Chip Select to Power Down Time	tPD	-	15	-	17	-	20	ns


WRITE CYCLE

Parameter	Symbol	KM68V257C-15		KM68V257C-17		KM68V257C-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	tWC	15	-	17	-	20	-	ns
Chip Select to End of Write	tcw	11	-	12	-	13	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	11	-	12	-	13	-	ns
Write Pulse Width(OE - High)	tWP	11	-	12	-	13	-	ns
Write Pulse Width(OE - Low)	tWP	15	-	17	-	20	-	ns
Write Recovery Time	tWR	0	-	0	-	0	-	ns
Write to Output High-Z	tWHZ	0	6	0	6	0	8	ns
Data to Write Time Overlap	tdW	8	-	8	-	10	-	ns
Data Hold from Write Time	tdH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	0	-	0	-	0	-	ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=VIL, WE=VIH)




TIMING WAVEFORM OF READ CYCLE(2) (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOH are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
- 8: For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low: A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB} , I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

Note : X means Don't Care.


DATA RETENTION CHARACTERISTICS (TA=0 to 70 °C)

Parameter	Symbol	Test Condition	Min	Max	Unit
Vcc for Data Retention	VDR	$\overline{CS} \geq V_{CC}-0.2V$	2	3.6	V
Data Retention Current	IDR	$\overline{CS} \geq V_{CC}-0.2V$ $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$	-	100	μA
Data Retention Set-up Time	tSDR	See Data Retention	0	-	ns
Recovery Time	tRDR	Wave forms(below)	tRC*	-	ns

* tRC=Read cycle time

2

DATA RETENTION WAVEFORM 1 (\overline{CS} Controlled)



KM64V1003A

CMOS SRAM

256K x 4 Bit (With \overline{OE}) High-Speed CMOS Static RAM (3.3V Operating)

FEATURES

- Fast Access Time 12,15,17,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 30 mA(Max.)
 - (CMOS): 10 mA(Max.)
 - Operating KM64V1003A-12 : 160 mA(Max.)
 - KM64V1003A-15 : 155 mA(Max.)
 - KM64V1003A-17 : 150 mA(Max.)
 - KM64V1003A-20 : 145 mA(Max.)
- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 - KM64V1003AJ : 32-SOJ-400
 - KM64V1003AT : 32-TSOP2-400F

GENERAL DESCRIPTION


The KM64V1003A is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits.

The KM64V1003A uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM64V1003A is packaged in a 400 mil 32-pin plastic SOJ and TSOP(II) forward.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



Pin Name	Pin Function
A0-A17	Address Inputs
\overline{WE}	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O1~I/O4	Data Inputs / Outputs
Vcc	Power (+3.3V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 5.5	V
Power Dissipation	Pd	1.0	W
Storage Temperature	Tstg	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	Vcc+0.3**	V
Input Low Voltage	V _{IL}	-0.3 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

** V_{IH}(Min.)= Vcc+2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

DC AND OPERATING CHARACTERISTICS

(TA=0 to 70 °C, Vcc=3.3±0.3V, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =Vss to Vcc	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =Vss to Vcc	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	12 ns	-	160	mA
			15 ns	-	155	
			17 ns	-	150	
			20 ns	-	145	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	30	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ Vcc-0.2V or V _{IN} ≤0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE *(f=1MHz, TA=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF


* Note: Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=3.3±0.3V, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM64V1003A -12		KM64V1003A -15		KM64V1003A -17		KM64V1003A -20		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Read Cycle Time	t _{RC}	12	-	15	-	17	-	20	-	ns
Address Access Time	t _{AA}	-	12	-	15	-	17	-	20	ns
Chip Select to Output	t _{CO}	-	12	-	15	-	17	-	20	ns
Output Enable to Valid Output	t _{OE}	-	6	-	7	-	8	-	9	ns
Chip Select to Low-Z Output	t _{LZ}	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	6	0	7	0	8	0	9	ns
Output Disable to High-Z Output	t _{OZH}	0	6	0	7	0	8	0	9	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	t _{PU}	0	-	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	t _{PD}	-	12	-	15	-	17	-	20	ns

WRITE CYCLE


Parameter	Symbol	KM64V1003A -12		KM64V1003A -15		KM64V1003A -17		KM64V1003A -20		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Write Cycle Time	t _{wc}	12	-	15	-	17	-	20	-	ns
Chip Select to End of Write	t _{cw}	8	-	10	-	11	-	12	-	ns
Address Set-up Time	t _{as}	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	8	-	10	-	11	-	12	-	ns
Write Pulse Width(\overline{OE} High)	t _{wp}	8	-	10	-	11	-	12	-	ns
Write Recovery Time	t _{wr}	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	t _{whz}	0	6	0	7	0	8	0	9	ns
Data to Write Time Overlap	t _{dw}	6	-	7	-	8	-	9	-	ns
Data Hold from Write Time	t _{dh}	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	3	-	3	-	3	-	3	-	ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

($\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)




TIMING WAVEFORM OF READ CYCLE(2) (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB} , I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

Note : X means Don't Care.

KM68V1002A

CMOS SRAM

128K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)

FEATURES

- Fast Access Time 12,15,17,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 30 mA(Max.)
 - (CMOS): 10 mA(Max.)
 - Operating KM68V1002A-12 : 170 mA (Max.)
 - KM68V1002A-15 : 165 mA (Max.)
 - KM68V1002A-17 : 160 mA (Max.)
 - KM68V1002A-20 : 155 mA (Max.)
- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 - KM68V1002AJ : 32-SOJ-400
 - KM68V1002AT : 32-TSOP2-400F

GENERAL DESCRIPTION


The KM68V1002A is a 1,048,576-bit high-speed static random access memory organized as 131,072 words by 8 bits.

The KM68V1002A uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM68V1002A is packaged in a 400 mil 32-pin plastic SOJ and TSOP(II) forward.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top View)



Pin Name	Pin Function
A0-A16	Address Inputs
\overline{WE}	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
I/O1-I/O4	Data Inputs / Outputs
Vcc	Power (+3.3V)
Vss	Ground

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 5.5	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.3**	V
Input Low Voltage	V _{IL}	-0.3 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=3.3±0.3V, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	\overline{CS} =V _{IH} or \overline{OE} =V _{IH} or \overline{WE} =V _{IL} , V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty \overline{CS} =V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	12 ns	-	170	mA
			15 ns	-	165	
			17 ns	-	160	
			20 ns	-	155	
Standby Power Supply Current	I _{SB}	\overline{CS} =V _{IH} , Min. Cycle	-	30	mA	
	I _{SB1}	\overline{CS} ≥V _{CC} -0.2V, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE * (f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF


* Note: Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM68V1002A -12		KM68V1002A -15		KM68V1002A -17		KM68V1002A -20		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Read Cycle Time	t _{RC}	12	-	15	-	17	-	20	-	ns
Address Access Time	t _{AA}	-	12	-	15	-	17	-	20	ns
Chip Select to Output	t _{CO}	-	12	-	15	-	17	-	20	ns
Output Enable to Valid Output	t _{OE}	-	6	-	7	-	8	-	9	ns
Chip Select to Low-Z Output	t _{LZ}	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	6	0	7	0	8	0	9	ns
Output Disable to High-Z Output	t _{OHZ}	0	6	0	7	0	8	0	9	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	t _{PU}	0	-	0	-	0	-	0	-	ns
Chip Selection to Power Down Time	t _{PD}	-	12	-	15	-	17	-	20	ns

WRITE CYCLE


Parameter	Symbol	KM68V1002A -12		KM68V1002A -15		KM68V1002A -17		KM68V1002A -20		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Write Cycle Time	t _{wc}	12	-	15	-	17	-	20	-	ns
Chip Select to End of Write	t _{cw}	8	-	10	-	11	-	12	-	ns
Address Set-up Time	t _{as}	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	8	-	10	-	11	-	12	-	ns
Write Pulse Width(OE High)	t _{wp}	8	-	9	-	11	-	12	-	ns
Write Recovery Time	t _{wr}	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	t _{whz}	0	6	0	7	0	8	0	9	ns
Data to Write Time Overlap	t _{dw}	6	-	7	-	8	-	9	-	ns
Data Hold from Write Time	t _{dh}	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	3	-	3	-	3	-	3	-	ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_L, WE=V_H)




TIMING WAVEFORM OF READ CYCLE(2) (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOH are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with CS = V_{IL}.
7. Address valid prior to coincident with CS transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

Note : X means Don't Care.

KM616V1002A

CMOS SRAM

64K x 16 Bit High-Speed CMOS Static RAM(3.3V Operating)

FEATURES

- Fast Access Time 12, 15, 17, 20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 30 mA(Max.)
 - (CMOS): 10 mA(Max.)
 - Operating KM616V1002A-12 : 200 mA(Max.)
 - KM616V1002A-15 : 190 mA(Max.)
 - KM616V1002A-17 : 180 mA(Max.)
 - KM616V1002A-20 : 170 mA(Max.)
- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Data Byte Control : \overline{LB} : I/O₁~I/O₈
- \overline{UB} : I/O₉~I/O₁₆
- Standard Pin Configuration
 - KM616V1002AJ : 44-SOJ-400
 - KM616V1002AT : 44-TSOP2-400F

GENERAL DESCRIPTION


The KM616V1002A is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits.

The KM616V1002A uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}).


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM616V1002A is packaged in a 400 mil 44-pin plastic SOJ and TSOP(II) forward.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A15	Address Inputs
WE	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
\overline{LB}	Lower-byte Control(I/O ₁ ~I/O ₈)
\overline{UB}	Upper-byte Control(I/O ₉ ~I/O ₁₆)
I/O ₁ ~I/O ₁₆	Data Inputs/Outputs
Vcc	Power (+3.3V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 5.5	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.3**	V
Input Low Voltage	V _{IL}	-0.3 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=3.3±0.3V, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, V _{IN} = V _{IH} or V _{IL} , I _{OUT} =0 mA	12 ns	-	200	mA
			15 ns	-	190	
			17 ns	-	180	
			20 ns	-	170	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	30	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	10		
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF


* Note: Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=5V±10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM616V1002A -12		KM616V1002A -15		KM616V1002A -17		KM616V1002A -20		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Read Cycle Time	tRC	12	-	15	-	17	-	20	-	ns
Address Access Time	tAA	-	12	-	15	-	17	-	20	ns
Chip Select to Output	tCO	-	12	-	15	-	17	-	20	ns
Output Enable to Output	tOE	-	6	-	7	-	8	-	9	ns
LB, UB Access Time	tBA	-	6	-	7	-	8	-	9	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	0	-	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	3	-	ns
LB, UB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	0	-	ns
Output Disable to High-Z Output	tOHZ	0	6	0	7	0	8	0	9	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	8	0	9	ns
LB, UB Disable to High-Z Output	tBHZ	0	6	0	7	0	8	0	9	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	3	-	ns

WRITE CYCLE


Parameter	Symbol	KM616V1002A -12		KM616V1002A -15		KM616V1002A -17		KM616V1002A -20		Unit
		min.	max.	min.	max.	min.	max.	min.	max.	
Write Cycle Time	twc	12	-	15	-	17	-	20	-	ns
Chip Select to End of Write	tcw	8	-	10	-	11	-	12	-	ns
Address Setup Time	tas	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	8	-	10	-	11	-	12	-	ns
Write Pulse Width(\overline{OE} High)	twp	8	-	10	-	11	-	12	-	ns
$\overline{LB}, \overline{UB}$ Valid to End of Write	tbw	8	-	10	-	11	-	12	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	twhz	0	6	0	7	0	8	0	9	ns
Data to Write Time Overlap	tdw	6	-	7	-	8	-	9	-	ns
Data Hold from Write Time	tdh	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	3	-	ns

2

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

($\overline{CS}=\overline{OE}=V_{IL}, WE=V_{IH}$)



TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}=V_{IL}$
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{CS} Controlled)



2

TIMING WAVEFORM OF WRITE CYCLE(3) ($\overline{UB/LB}$ Controlled)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition among \overline{CS} and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{wp} is measured from the beginning of write to the end of write.
3. t_{cw} is measured from the later of \overline{CS} going low to end of write.
4. t_{as} is measured from the address valid to the beginning of write.
5. t_{wr} is measured from the end of write to the address change. t_{wr} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. DOUT is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	\overline{LB}	\overline{UB}	Mode	I/O Pin		Supply Current
						I/O ₁ ~I/O ₈	I/O ₉ ~I/O ₁₆	
H	X	X*	X	X	Not Select	High-Z	High-Z	I _{SB} , I _{SB1}
L	H	H	X	X	Output Disable	High-Z	High-Z	I _{CC}
L	X	X	H	H				
L	H	L	L	H	Read	DOUT	High-Z	I _{CC}
			H	L		High-Z	DOUT	
			L	L		DOUT	DOUT	
L	L	X	L	H	Write	DIN	High-Z	I _{CC}
			H	L		High-Z	DIN	
			L	L		DIN	DIN	

*Note : X means Don't Care.

KM64BV4002

BiCMOS SRAM

1M x 4 Bit (With \overline{OE}) High-Speed BiCMOS Static RAM (3.3V Operating)

FEATURES

- Fast Access Time 12,13,15 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60 mA(Max.)
 - (CMOS): 30 mA(Max.)
 - Operating KM64BV4002-12 : 160 mA(Max.)
 - KM64BV4002-13 : 155 mA(Max.)
 - KM64BV4002-15 : 150 mA(Max.)
- Single 3.3V+10% /- 5% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM64BV4002J: 32-SOJ-400

GENERAL DESCRIPTION

The KM64BV4002 is a 4,194,304-bit high-speed Static Random Access Memory organized as 1,048,576 words by 4 bits.


The KM64BV4002 uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.

The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.


The KM64BV4002 is packaged in a 400 mil 32-pin plastic SOJ.

2

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



Pin Name	Pin Function
A0-A19	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1-I/O4	Data Inputs/Outputs
Vcc	Power (+3.3V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 4.6	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	3.13	3.3	3.60	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.3**	V
Input Low Voltage	V _{IL}	-0.3 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

** V_{IH}(Min.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=3.3V+10%/- 5%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =V _{SS} to V _{CC}	-10	10	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, I _{OUT} =0 mA $\overline{WE}=V_{IL}$ or $\overline{WE}=\overline{OE}=V_{IH}$	12 ns	-	160	mA
			13 ns	-	155	
			15 ns	-	150	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	60	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	-	30		
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE * (f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF


* Note: Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=3.3V+10%/- 5%, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE


Parameter	Symbol	KM64BV4002-12		KM64BV4002-13		KM64BV4002-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	tRC	12	-	13	-	15	-	ns
Address Access Time	tAA	-	12	-	13	-	15	ns
Chip Select to Output	tCO	-	12	-	13	-	15	ns
Output Enable to Valid Output	tOE	-	6	-	6	-	7	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	-	6	-	6	-	7	ns
Output Disable to High-Z Output	tOHZ	-	6	-	6	-	7	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns

WRITE CYCLE

Parameter	Symbol	KM64BV4002-12		KM64BV4002-13		KM64BV4002-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	twc	12	-	13	-	15	-	ns
Chip Select to End of Write	tcw	9	-	10	-	10	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	9	-	10	-	10	-	ns
Write Pulse Width(OE High)	tWP	9	-	10	-	10	-	ns
Write Pulse Width(OE Low)	tWP	10	-	11	-	12	-	ns
Write Recovery Time	tWR	0	-	0	-	0	-	ns
Write to Output High-Z	tWHZ	-	6.5	-	7	-	7.5	ns
Data to Write Time Overlap	tdw	7	-	7	-	8	-	ns
Data Hold from Write Time	tdH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OH} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ(max.)}$ is less than $t_{LZ(min.)}$ both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low: A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB} , I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

Note : X means Don't Care.

KM64V4002A

1M x 4 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 12,15,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 50 mA(Max.)
 - (CMOS): 10 mA(Max.)
 - Operating KM64V4002A-12 : 160 mA(Max.)
 - KM64V4002A-15 : 150 mA(Max.)
 - KM64V4002A-20 : 140 mA(Max.)
- Single 3.3± 0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM64V4002AJ: 32-SOJ-400

GENERAL DESCRIPTION

The KM64V4002A is a 4,194,304-bit high-speed Static Random Access Memory organized as 1,048,576 words by 4 bits.


The KM64V4002A uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.

The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.


The KM64V4002A is packaged in a 400 mil 32-pin plastic SOJ.

2

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEWS)



Pin Name	Pin Function
A0-A19	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1-I/O4	Data Inputs/Output
Vcc	Power (+3.3V)
Vss	Ground
N.C	No Connections

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	V _{CC}	-0.5 to 4.6	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.3**	V
Input Low Voltage	V _{IL}	-0.3 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

** V_{IH}(Max.)= V_{CC}+2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{CC}=3.3± 0.3V, unless otherwise specified.)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	\overline{CS} =V _{IH} V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty \overline{CS} =V _{IL} , I _{OUT} =0 mA, V _{IN} = V _{IH} or V _{IL}	12 ns	-	160	mA
			15 ns	-	150	
			20ns	-	140	
Standby Power Supply Current	I _{SB}	\overline{CS} =V _{IH} , Min. Cycle	-	50	mA	
	I _{SB1}	\overline{CS} ≥V _{CC} -0.2V, f=0 MHz V _{IN} ≤0.2V or V _{IN} ≥ V _{CC} -0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE (f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF

KM64V4002A


**Preliminary
CMOS SRAM**

AC CHARACTERISTICS

TEST CONDITIONS

($T_A=0$ to 70 °C, $V_{CC}=3.3\pm 0.3V$, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Times	3 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM64V4002A-12		KM64V4002A-15		KM64V4002A-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t_{RC}	12	-	15	-	20	-	ns
Address Access Time	t_{AA}	-	12	-	15	-	20	ns
Chip Select to Output	t_{CO}	-	12	-	15	-	20	ns
Output Enable to Output	t_{OE}	-	6	-	7	-	9	ns
Output Enable to Low-Z Output	t_{OLZ}	0	-	0	-	0	-	ns
Chip Enable to Low-Z Output	t_{LZ}	3	-	3	-	3	-	ns
Output Disable to High-Z Output	t_{OHZ}	-	6	-	7	-	9	ns
Chip Disable to High-Z Output	t_{HZ}	-	6	-	7	-	9	ns
Output Hold from Address Change	t_{OH}	3	-	3	-	3	-	ns


WRITE CYCLE

Parameter	Symbol	KM64V4002A-12		KM64V4002A-15		KM64V4002A-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t _{wc}	12	-	15	-	20	-	ns
Chip Select to End of Write	t _{cw}	8	-	10	-	12	-	ns
Address Set-up Time	t _{as}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	t _{wp}	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	t _{wp}	10	-	12	-	14	-	ns
Write Recovery Time	t _{wr}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{whz}	-	6	-	7	-	9	ns
Data to Write Time Overlap	t _{dw}	6	-	7	-	9	-	ns
Data Hold from Write Time	t _{dh}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	3	-	3	-	3	-	ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})




TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ}(\max.)$ is less than $t_{LZ}(\min.)$ both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{pw} is measured from the beginning of write to the end of write.
3. t_{cw} is measured from the later of \overline{CS} going low to end of write.
4. t_{as} is measured from the address valid to the beginning of write.
5. t_{wr} is measured from the end of write to the address change. t_{wr} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB} , I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	DOUT	I_{CC}
L	L	X	Write	DIN	I_{CC}

Note : X means Don't Care.

KM68BV4002

BICMOS SRAM

512K x 8 Bit High Speed BiCMOS Static RAM(3.3V Operating)

FEATURES

- Fast Access Time 12,13,15 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60 mA(Max.)
 - (CMOS): 30 mA(Max.)
 - Operating KM68BV4002-12 : 170 mA(Max.)
 - KM68BV4002-13 : 165 mA(Max.)
 - KM68BV4002-15 : 160 mA(Max.)
- Single 3.3V+10%/- 5% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM68BV4002J: 36-SOJ-400

GENERAL DESCRIPTION


The KM68BV4002 is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits.

The KM68BV4002 uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM68BV4002 is packaged in a 400 mil 36-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A18	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1-I/O8	Data Inputs/Outputs
Vcc	Power (+3.3V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	V _{cc}	-0.5 to 4.6	V
Power Dissipation	P _d	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{cc}	3.13	3.3	3.60	V
Ground	V _{ss}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{cc} +0.3**	V
Input Low Voltage	V _{IL}	-0.3 *	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

** V_{IH}(Min.)= V_{cc}+2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{cc}=3.3V+10%/- 5%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{ss} to V _{cc}	-2	2	μA	
Output Leakage Current	I _{LO}	C _S =V _{IH} or $\bar{O}E$ =V _{IH} or WE=V _{IL} , V _{OUT} =V _{ss} to V _{cc}	-10	10	μA	
Average Operating Current	I _{cc}	Min. Cycle, 100% Duty C _S =V _{IL} , I _{OUT} =0 mA WE=V _{IL} or WE= $\bar{O}E$ =V _{IH}	12 ns	-	170	mA
			13 ns	-	165	
			15 ns	-	160	
Standby Power Supply Current	I _{SB}	C _S =V _{IH} , Min. Cycle	-	60	mA	
	I _{SB1}	C _S ≥V _{cc} -0.2V, f=0 MHz V _{IN} ≥ V _{cc} -0.2V or V _{IN} ≤0.2V	-	30	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE * (f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF


* Note: Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=3.3V+10%/- 5%, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE


Parameter	Symbol	KM68BV4002-12		KM68BV4002-13		KM68BV4002-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	tRC	12	-	13	-	15	-	ns
Address Access Time	tAA	-	12	-	13	-	15	ns
Chip Select to Output	tCO	-	12	-	13	-	15	ns
Output Enable to Valid Output	tOE	-	6	-	6	-	7	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	-	6	-	6	-	7	ns
Output Disable to High-Z Output	tOHZ	-	6	-	6	-	7	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns

WRITE CYCLE

Parameter	Symbol	KM68BV4002-12		KM68BV4002-13		KM68BV4002-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t _{wc}	12	-	13	-	15	-	ns
Chip Select to End of Write	t _{cw}	9	-	10	-	10	-	ns
Address Set-up Time	t _{as}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	9	-	10	-	10	-	ns
Write Pulse Width(OE High)	t _{wp}	9	-	10	-	10	-	ns
Write Pulse Width(OE Low)	t _{wp}	10	-	11	-	12	-	ns
Write Recovery Time	t _{wr}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{whz}	-	6.5	-	7	-	7.5	ns
Data to Write Time Overlap	t _{dw}	7	-	7	-	8	-	ns
Data Hold from Write Time	t _{dh}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	3	-	3	-	3	-	ns

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, $t_{HZ(max.)}$ is less than $t_{LZ(min.)}$ both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low; A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. D_{out} is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

Note : X means Don't Care.

KM68V4002A

CMOS SRAM

512K x 8 Bit High Speed CMOS Static RAM

FEATURES

- Fast Access Time 12,15,20 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 50 mA
 - (CMOS): 10 mA
 - Operating KM68V4002A-12 : 180 mA(Max.)
 - KM68V4002A-15 : 170 mA(Max.)
 - KM68V4002A-20 : 160 mA(Max.)
- Single 3.3± 0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Standard Pin Configuration
 - KM68V4002AJ: 36-SOJ-400

GENERAL DESCRIPTION

The KM68V4002A is a 4,194,304-bit high-speed Static Random Access Memory organization as 524,288 words by 8 bits.


The KM68V4002A uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle.

The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.


The KM68V4002A is packaged in a 400 mil 32-pin plastic SOJ.

2

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A18	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1~I/O8	Data Input/Output
Vcc	Power (+3.3V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	Vcc+0.3**	V
Input Low Voltage	V _{IL}	-0.3*	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

** V_{IH}(Min.)= Vcc+2.0V ac (Pulse Width≤10 ns) for I_L≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, Vcc=3.3± 0.3V, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-2	2	μA	
Output Leakage Current	I _{LO}	\overline{CS} =V _{IH} V _{OUT} =V _{SS} to V _{CC}	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty \overline{CS} =V _{IL} , I _{OUT} =0 mA, V _{IN} = V _{IH} or V _{IL}	12 ns	-	180	mA
			15 ns	-	170	
			20 ns	-	160	
Standby Power Supply Current	I _{SB}	\overline{CS} =V _{IH} , Min. Cycle	-	50	mA	
	I _{SB1}	\overline{CS} ≥V _{CC} -0.2V, f=0 MHz V _{IN} ≤0.2V or V _{IN} ≥ V _{CC} -0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF


KM68V4002A

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, Vcc=3.3± 0.3V, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



READ CYCLE

Parameter	Symbol	KM68V4002A-12		KM68V4002A-15		KM68V4002A-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	12	-	15	-	20	-	ns
Address Access Time	t _{AA}	-	12	-	15	-	20	ns
Chip Select to Output	t _{CO}	-	12	-	15	-	20	ns
Output Enable to Output	t _{OE}	-	6	-	7	-	9	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	ns
Chip Enable to Low-Z Output	t _{LZ}	3	-	3	-	3	-	ns
Output Disable to High-Z Output	t _{OHZ}	-	6	-	7	-	9	ns
Chip Disable to High-Z Output	t _{HZ}	-	6	-	7	-	9	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	ns


WRITE CYCLE

Parameter	Symbol	KM68V4002A-12		KM68V4002A-15		KM68V4002A-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t _{wc}	12	-	15	-	20	-	ns
Chip Select to End of Write	t _{cw}	8	-	10	-	12	-	ns
Address Set-up Time	t _{as}	0	-	0	-	0	-	ns
Address Valid to End of Write	t _{aw}	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	t _{wp}	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	t _{wp}	10	-	12	-	14	-	ns
Write Recovery Time	t _{wr}	0	-	0	-	0	-	ns
Write to Output High-Z	t _{whz}	-	6	-	7	-	9	ns
Data to Write Time Overlap	t _{dw}	6	-	7	-	9	-	ns
Data Hold from Write Time	t _{dh}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t _{ow}	3	-	3	-	3	-	ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})




TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{OE} Low Fixed)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low: A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When \overline{CS} is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
H	X*	X	Not Select	High-Z	I_{SB} , I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	DOUT	I_{CC}
L	L	X	Write	DIN	I_{CC}

Note : X means Don't Care.

KM616BV4002

BICMOS SRAM

256K x 16 Bit High-Speed BiCMOS Static RAM (3.3V Operating)

FEATURES

- Fast Access Time 12,13,15 ns(Max.)
- Low Power Dissipation
 - Standby (TTL) : 60 mA(Max.)
 - (CMOS):30 mA(Max.)
 - Operating KM616BV4002-12 : 240 mA(Max.)
 - KM616BV4002-13 : 235 mA(Max.)
 - KM616BV4002-15 : 230 mA(Max.)
- Single 3.3V +10%/- 5% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Data Byte Control : \overline{LB} : I/O₁-I/O₈
- \overline{UB} : I/O₉-I/O₁₆
- Standard Pin Configuration
 - KM616BV4002J :44-SOJ-400

GENERAL DESCRIPTION

The KM616BV4002 is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits.


The KM616BV4002 uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}).

The device is fabricated using Samsung's advanced BiCMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.


The KM616BV4002 is packaged in a 400 mil 44-pin plastic SOJ.

2

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION(TOP VIEW)



Pin Name	Pin Function
A0-A17	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
\overline{LB}	Lower-byte Control(I/O ₁ -I/O ₈)
\overline{UB}	Upper-byte Control(I/O ₉ -I/O ₁₆)
I/O ₁ -I/O ₁₆	Data Inputs/Outputs
Vcc	Power (+3.3V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	V _{cc}	-0.5 to 4.6	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{cc}	3.13	3.3	3.60	V
Ground	V _{ss}	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	V _{cc} +0.3**	V
Input Low Voltage	V _{IL}	-0.3*	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

** V_{IH}(Min.)= V_{cc}+2.0V ac (Pulse Width≤10 ns) for I_s≤20 mA

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70 °C, V_{cc}=3.3V+10%/- 5%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =V _{ss} to V _{cc}	-2	2	μA	
Output Leakage Current	I _{LO}	C _S =V _{IH} or O _E =V _{IH} or W _E =V _{IL} , V _{OUT} =V _{ss} to V _{cc}	-10	10	μA	
Average Operating Current	I _{cc}	Min. Cycle, 100% Duty C _S =V _{IL} , I _{OUT} =0 mA W _E =V _{IL} or W _E =O _E =V _{IH}	12 ns	-	240	mA
			13 ns	-	235	
			15 ns	-	230	
Standby Power Supply Current	I _{SB}	C _S =V _{IH} , Min. Cycle	-	60	mA	
	I _{SB1}	C _S ≥V _{cc} -0.2V, f=0 MHz V _{IN} ≥ V _{cc} -0.2V or V _{IN} ≤0.2V	-	30	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE *(f=1MHz, T_A=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF


* Note: Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, VCC=3.3V+10%/- 5%, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE


Parameter	Symbol	KM616BV4002-12		KM616BV4002-13		KM616BV4002-15		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	12	-	13	-	15	-	ns
Address Access Time	t _{AA}	-	12	-	13	-	15	ns
Chip Select to Output	t _{CO}	-	12	-	13	-	15	ns
Output Enable to Output	t _{OE}	-	6	-	6	-	7	ns
LB, UB Access Time	t _{BA}	-	6	-	6	-	7	ns
Chip Enable to Low-Z Output	t _{LZ}	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	ns
LB, UB Enable to Low-Z Output	t _{BLZ}	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	-	6	-	6	-	7	ns
Output Disable to High-Z Output	t _{OHZ}	-	6	-	6	-	7	ns
LB, UB Disable to High-Z Output	t _{BHZ}	-	6	-	6	-	7	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	ns

WRITE CYCLE

Parameter	Symbol	KM616BV4002-12		KM616BV4002-13		KM616BV4002-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	tWC	12	-	13	-	15	-	ns
Chip Select to End of Write	tCW	9	-	10	-	10	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	9	-	10	-	10	-	ns
Write Pulse Width(OE High)	tWP	9	-	10	-	10	-	ns
Write Pulse Width(OE Low)	tWP	10	-	11	-	12	-	ns
LB,UB valid to end of write	tBW	9	-	10	-	10	-	ns
Write Recovery Time	tWR	0	-	0	-	0	-	ns
Write to Output High-Z	tWHZ	-	6.5	-	7	-	7.5	ns
Data to Write Time Overlap	tDW	7	-	7	-	8	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tOW	3	-	3	-	3	-	

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE (WE=V_{IH})




NOTES (READ CYCLE)

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (UB/LB Controlled)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition among \overline{CS} and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{wp} is measured from the beginning of write to the end of write.
3. t_{cw} is measured from the later of \overline{CS} going low to end of write.
4. t_{as} is measured from the address valid to the beginning of write.
5. t_{wr} is measured from the end of write to the address change. t_{wr} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. DOUT is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

2

FUNCTIONAL DESCRIPTION

CS	WE	OE	LB	UB	Mode	I/O Pin		Supply Current
						I/O1~I/O8	I/O9~I/O16	
H	X	X*	X	X	Not Select	High-Z	High-Z	Isb, Isb1
L	H	H	X	X	Output Disable	High-Z	High-Z	Icc
L	X	X	H	H				
L	H	L	L	H	Read	DOUT	High-Z	Icc
			H	L		High-Z	DOUT	
			L	L		DOUT	DOUT	
L	L	X	L	H	Write	DIN	High-Z	Icc
			H	L		High-Z	DIN	
			L	L		DIN	DIN	

*Note : X means Don't Care.

KM616V4002A

CMOS SRAM

256K x 16 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 12,15,20 ns (Max.)
- Low Power Dissipation
 - Standby (TTL) : 50 mA (Max.)
 - (CMOS) : 10 mA (Max.)
 - Operating KM616V4002A -12 : 240 mA (Max.)
 - KM616V4002A -15 : 230 mA (Max.)
 - KM616V4002A -20 : 220 mA (Max.)
- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No Clock or Refresh required
- Three State Outputs
- Data Byte Control : \overline{LB} : I/O₁~I/O₈
 \overline{UB} : I/O₉~I/O₁₆
- Standard Pin Configuration
 KM616V4002AJ : 44-SOJ-400

GENERAL DESCRIPTION


The KM616V4002A is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits.

The KM616V4002A uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control (\overline{UB} , \overline{LB}).


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications.

The KM616V4002A is packaged in a 400 mil 44-pin plastic SOJ.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



Pin Name	Pin Function
A0-A17	Address Inputs
\overline{WE}	Write Enable
\overline{CS}	Chip Select
\overline{OE}	Output Enable
\overline{LB}	Lower-byte Control (I/O ₁ ~I/O ₈)
\overline{UB}	Upper-byte Control (I/O ₉ ~I/O ₁₆)
I/O ₁ ~I/O ₁₆	Data Inputs/Outputs
Vcc	Power (+3.3V)
Vss	Ground
N.C	No Connection

KM616V4002A

CMOS SRAM

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN,OUT}	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation	Pd	1.0	W
Storage Temperature	Tstg	-65 to 150	°C
Operating Temperature	TA	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	V _{IH}	2.2	-	Vcc+0.3**	V
Input Low Voltage	V _{IL}	-0.3*	-	0.8	V

* V_{IL}(Min.)= -2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

** V_{IH}(Min.)= Vcc+2.0V ac (Pulse Width≤10 ns) for I_S≤20 mA

DC AND OPERATING CHARACTERISTICS

(TA=0 to 70 °C, Vcc=3.3±0.3V, unless otherwise specified)

Item	Symbol	Test Condition	Min.	Max.	Unit	
Input Leakage Current	I _{LI}	V _{IN} =Vss to Vcc	-2	2	μA	
Output Leakage Current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =Vss to Vcc	-2	2	μA	
Average Operating Current	I _{CC}	Min. Cycle, 100% Duty $\overline{CS}=V_{IL}$, I _{OUT} =0 mA, V _{IN} = V _{IH} or V _{IL}	12 ns	-	240	mA
			15 ns	-	230	
			20 ns	-	220	
Standby Power Supply Current	I _{SB}	$\overline{CS}=V_{IH}$, Min. Cycle	-	50	mA	
	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, f=0 MHz V _{IN} ≥ Vcc-0.2V or V _{IN} ≤0.2V	-	10	mA	
Output Low Voltage	V _{OL}	I _{OL} =8 mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4 mA	2.4	-	V	

CAPACITANCE *(f=1MHz, TA=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	7	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} =0V	-	8	pF


* Note: Capacitance is sampled and not 100% tested.

AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3 V
Input Rise and Fall Time	3 ns
Input and Output Timing	1.5V
Reference Levels	
Output Load	See below



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM616V4002A -12		KM616V4002A -15		KM616V4002A -20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	12	-	15	-	20	-	ns
Address Access Time	tAA	-	12	-	15	-	20	ns
Chip Select to Output	tCO	-	12	-	15	-	20	ns
Output Enable to Output	tOE	-	6	-	7	-	9	ns
LB, UB Access Time	tBA	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	ns
LB, UB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	-	6	-	7	-	9	ns
Output Disable to High-Z Output	tOHZ	-	6	-	7	-	9	ns
LB, UB Disable to High-Z Output	tBHZ	-	6	-	7	-	9	ns
Output Hold from Address Change	tOH	3	-	3	-	3	-	ns

KM616V4002A

CMOS SRAM

WRITE CYCLE


Parameter	Symbol	KM616V4002A -12		KM616V4002A-15		KM616V4002A -20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	twc	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	8	-	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	twp	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	twp	10	-	12	-	14	-	ns
LB,UB valid to end of write	tbw	8	-	10	-	12	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twhz	-	6	-	7	-	9	ns
Data to Write Time Overlap	tdw	6	-	7	-	9	-	ns
Data Hold from Write Time	tdh	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=V_{IL}, WE=V_{IH})




TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)




NOTES (READ CYCLE)

1. \overline{WE} is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ(min.) both for a given device and from device to device.
5. Transition is measured ± 200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS} = V_{IL}$.
7. Address valid prior to coincident with \overline{CS} transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (\overline{OE} Clock)




TIMING WAVEFORM OF WRITE CYCLE(2) (\overline{CS} Controlled)



2

TIMING WAVEFORM OF WRITE CYCLE(3) (UB/LB Controlled)



NOTES (WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition among \overline{CS} and \overline{WE} going low: A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{wp} is measured from the beginning of write to the end of write.
3. t_{cw} is measured from the later of \overline{CS} going low to end of write.
4. t_{as} is measured from the address valid to the beginning of write.
5. t_{wr} is measured from the end of write to the address change. t_{wr} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
9. DOUT is the read data of the new address.
10. When \overline{CS} is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	\overline{LB}	\overline{UB}	Mode	I/O Pin		Supply Current
						I/O1~I/O8	I/O9~I/O16	
H	X	X*	X	X	Not Select	High-Z	High-Z	I_{SB}, I_{SB1}
L	H	H	X	X	Output Disable	High-Z	High-Z	I_{CC}
L	X	X	H	H				
L	H	L	L	H	Read	DOUT	High-Z	I_{CC}
			H	L		High-Z	DOUT	
			L	L		DOUT	DOUT	
L	L	X	L	H	Write	DIN	High-Z	I_{CC}
			H	L		High-Z	DIN	
			L	L		DIN	DIN	

*Note : X means Don't Care.

Synchronous SRAM

- KM718B86	64K × 18	Sync. Burst SRAM with Interleave Burst Order(5V)
- KM718BV87	64K × 18	Sync. Burst SRAM with Interleave Burst Order
- KM718B90	64K × 18	Sync. Burst SRAM with Linear Burst Order(5V)
- KM718BV87AT	64K × 18	Sync. Burst SRAM with Interleave Burst Order
- KM732V588	32K × 32	Sync. Pipe & Burst SRAM with Interleave Burst Order
- KM732V589/L	32K × 32	Sync. Pipe & Burst SRAM with LBO# and ZZ Pin
- KM716V689	64K × 16	Sync. Pipe & Burst SRAM with LBO# and ZZ Pin
- KM736V695/L	64K × 36	Sync. Pipe & Burst SRAM with LBO# and ZZ Pin
- KM736V687	64K × 36	Sync. Burst SRAM with LBO# Pin

64K x 18-Bit Synchronous Burst SRAM

FEATURES

- Synchronous Operation.
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- Single 5V±5% Power Supply.
- Byte Writable Function.
- Asynchronous Output Enable Control.
- \overline{ADSP} , \overline{ADSC} , \overline{ADV} Burst Control Pins.
- TTL-Level Three-State Outputs.
- 3.3V I/O Compatible.
- 52-Pin PLCC Package.

GENERAL DESCRIPTION

The KM718B86 is a 1,179,648 bit Synchronous Static Random Access Memory designed to support 66MHz of Intel secondary caches. It is organized as 65,536 words of 18 bits and integrates address and control registers, a 2-bit burst address counter and high output drive circuitry onto a single integrated circuit for reduced component count implementations of high performance cache RAM applications.

Write cycles are internally self-timed and synchronous. The self-timed write feature eliminates complex off chip write pulse shaping logic, simplifying the cache design and further reducing the component count.


Bursts can be initiated with either the address status processor (\overline{ADSP}) or address status cache controller (\overline{ADSC}) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance (\overline{ADV}) input.

The KM718B86 is implemented in Samsung's high performance BiCMOS technology and is available in a 52 pin PLCC package. Multiple power and ground pins are utilized to minimize ground bounce

FAST ACCESS TIMES

Parameter	Symbol	-8	-9	-10	-12	Unit
Cycle Time	tCYC	15	15	17	20	ns
Clock Access Time	tCD	8	9	10	12	ns
Output Enable Access Time	tOE	5	5	5	6	ns


PIN CONFIGURATION (Top View)



PIN DESCRIPTION

Pin Name	Pin Function
A0-A15	Address Inputs
K	Clock
\overline{LW} , \overline{UW}	Write Enable
\overline{CS}	Chip Selects
\overline{OE}	Output Enable
\overline{ADV}	Burst Address Advance
\overline{ADSP} , \overline{ADSC}	Address Status
I/O0-I/O17	Data Inputs/Outputs
Vcc	+5V Power Supply
Vss	Ground

LOGIC BLOCK DIAGRAM



FUNCTION DESCRIPTION

The KM718B86 is a synchronous SRAM designed to support the burst address accessing sequence of the i486/586 microprocessor. All inputs (with the exception of OE) are sampled on rising clock edges. The start and duration of the burst access is controlled by ADSC and ADSP. The accesses are enabled with the chip select signals and output enable. Wait states are inserted into the access with ADV.

Read cycles are initiated with ADSP (regardless of LW, UW and ADSC) using the new external address clocked into the on-chip address register whenever ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on the next and subsequent clock edges. The address is incremented internally for the next access of the burst when LW, UW is sampled HIGH and ADV is sampled low.

Write cycles are performed by disabling the output buffers with OE and asserting LW, UW. LW, UW is ignored on the clock edge that samples ADSP low, but is sampled on the next and subsequent clock edges. The output buffers are disabled when LW, UW is sampled low (regardless of OE). Data is clocked into the data input register when LW, UW is sampled low. The address is incremented internally to the next address of burst if both LW, UW and ADV are sampled low. Individual byte write cycles are performed by sampling low only one byte write signal (LW or UW), and LW controls I/O0 - I/O7 and UW controls I/O8 - I/O17.

Read or write cycles (depending on LW, UW) may also be initiated with ADSC, instead of ADSP. The differences between cycles initiated with ADSC and ADSP are as follows;

- ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.
- LW, UW is sampled on the same clock edge that samples ADSC low (and ADSP high).

Address are generated for the burst accesses as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion.

BURST SEQUENCE TABLE

	Case 1		Case 2		Case 3		Case 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
↓	0	1	0	0	1	1	1	0
↓	1	0	1	1	0	0	0	1
Fourth Address	1	1	1	0	0	1	0	0

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

CS	ADSP	ADSC	ADV	LW/UW	K	Address Accessed	Operation
H	L	X	X	X	↑	N/A	Not Selected
H	X	L	X	X	↑	N/A	Not Selected
L	L	X	X	X	↑	External Address	Begin Burst Read Cycle
L	H	L	X	H	↑	External Address	Begin Burst Read Cycle
X	H	H	L	H	↑	Next Address	Continue Burst Read Cycle
X	H	H	H	H	↑	Current Address	Suspend Burst Read Cycle
L	H	L	X	L	↑	External Address	Begin Burst Write Cycle
X	H	H	L	L	↑	Next Address	Continue Burst Write Cycle
X	H	H	H	L	↑	Current Address	Suspend Burst Write Cycle

NOTE 1 : X means "Don't Care"

NOTE 2 : The rising edge of clock is symbolized by ↑

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

OE	Operation
L	Read I/O0~I/O17
H	Outputs High-Z
X	Not Selected, Outputs High-Z

NOTE 1 : X means "Don't Care"

NOTE 2 : For write cycles that follow read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Voltage on Any Other Pin Relative to Vss	VIN	-0.5 to 7.0	V
Power Dissipation	Pd	1.2	W
Storage Temperature	TSTG	-65 to +150	°C
Operating Temperature	TOPR	0 to +70	°C
Storage Temperature Range Under Bias	TBIAS	-10 to +85	°C

*NOTE : Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	V _{CC}	4.75	5.0	5.25	V
Ground	V _{SS}	0	0	0	V

CAPACITANCE* ($T_A=25^{\circ}\text{C}$, $f=1\text{MHz}$)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	5	pF
Output Capacitance	C _{OUT}	V _{OUT} =0V	-	8	pF

*NOTE : Sampled not 100% tested.

TEST CONDITIONS ($T_A=0^{\circ}\text{C}$ to 70°C , $V_{CC}=5\text{V} \pm 5\%$, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Time (Measured at 0.3V and 2.7V)	2ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1

DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5\text{V} \pm 5\%$, $T_A=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	I _{il}	V _{CC} =Max; V _{IN} =V _{SS} to V _{CC}	-2	+2	μA	
Output Leakage Current	I _{ol}	Output Disabled	-2	+2	μA	
Operating Current	I _{CC}	V _{CC} =Max I _{OUT} =0mA Cycle Time ≥ t _{CYC} min	15ns	-	270	mA
			17ns	-	260	
			20ns	-	250	
Standby Current	I _{sb}	Device deselected, I _{OUT} =0mA, Min Cycle All Inputs = V _{IH} and V _{IL} , V _{IH} ≥ 3V and V _{IL} =0V	-	90	mA	
Output Low Voltage	V _{ol}	I _{ol} =8.0mA	-	0.4	V	
Output High Voltage	V _{oh}	I _{oh} =-4.0mA	2.4	3.3	V	
Input Low Voltage	V _{il}		-0.5*	0.8	V	
Input High Voltage	V _{ih}		2.2	V _{CC} +0.5	V	


* V_{il}(min)=-3.0 (Pulse Width ≤20ns)

AC TIMING CHARACTERISTICS ($V_{CC}=5V\pm 5\%$, $T_A=0^\circ C$ to $+70^\circ C$)

Parameter	Symbol	KM718B86-8		KM718B86-9		KM718B86-10		KM718B86-12		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Cycle Time	tCYC	15		15		17		20		ns
Clock Access Time	tCD		8		9		10		12	ns
Output Enable to Data Valid	tOE		5		5		5		6	ns
Clock High to Output Low-Z	tLZC	6		6		6		6		ns
Output Hold from Clock High	tOH	3		3		3		3		ns
Output Enable Low to Output Low-Z	tLZOE	0		0		0		0		ns
Output Enable High to Output High-Z	tHZOE	2	5	2	5	2	5	2	5	ns
Clock High to Output High-Z	tHZC		6		6		6		6	ns
Clock High Pulse Width	tCH	5		5		5		6		ns
Clock Low Pulse Width	tCL	5		5		5		6		ns
Address Setup to Clock High	tAS	2.5		2.5		2.5		2.5		ns
Address Status Setup to Clock High	tSS	2.5		2.5		2.5		2.5		ns
Data Setup to Clock High	tDS	2.5		2.5		2.5		2.5		ns
Write Setup to Clock High	tWS	2.5		2.5		2.5		2.5		ns
Address Advance Setup to Clock High	tADVS	2.5		2.5		2.5		2.5		ns
Chip Select Setup to Clock High	tCSS	2.5		2.5		2.5		2.5		ns
Address Hold from Clock High	tAH	0.5		0.5		0.5		0.5		ns
Address Status Hold from Clock High	tSH	0.5		0.5		0.5		0.5		ns
Data Hold from Clock High	tDH	0.5		0.5		0.5		0.5		ns
Write Hold from Clock High	tWH	0.5		0.5		0.5		0.5		ns
Address Advance Hold from Clock High	tADVH	0.5		0.5		0.5		0.5		ns
Chip Select Hold from Clock High	tCSH	0.5		0.5		0.5		0.5		ns


NOTE : All address inputs must meet the specified setup and hold times for all rising clock (K) edges whenever \overline{ADSC} and/or \overline{ADSP} is sampled low and this device is chip selected. All other synchronous inputs must meet the specified sample and hold times whenever this device is chip selected. Both chip selects must be active whenever \overline{ADSC} or \overline{ADSP} is sampled low in order for the this device to remain enabled.

Output Load (A)




Output Load (B)

(for tLZC, tLZOE, tHZOE & tHZC)




TIMING WAVEFORM OF READ CYCLE




KM718B86

64Kx18 Synchronous SRAM

TIMING WAVEFORM OF WRITE CYCLE




TIMING WAVEFORM OF COMBINATION READ/WRITE CYCLE




KM718B86

64Kx18 Synchronous SRAM

TIMING WAVEFORM OF SINGLE READWRITE CYCLE (ADSC Controlled)



TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE (ADSP Controlled)



KM718B86

64Kx18 Synchronous SRAM

64K x 18-Bit Synchronous Burst SRAM

FEATURES

- Synchronous Operation.
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- Single 3.3V±5% Power Supply.
- Byte Writable Function.
- Asynchronous Output Enable Control.
- \overline{ADSP} , \overline{ADSC} , \overline{ADV} Burst Control Pins.
- TTL-Level Three-State Outputs.
- 5V Tolerant I/O.
- 52-Pin PLCC Package.

GENERAL DESCRIPTION

The KM718BV87 is a 1,179,648 bit Synchronous Static Random Access Memory designed to support zero wait state performance with advanced i486/Pentium address pipelining.

When \overline{CS} is high, \overline{ADSP} is blocked to control signals. It is organized as 65,536 words of 18 bits and integrates address and control registers, a 2-bit burst address counter and high output drive circuitry onto a single integrated circuit for reduced component count implementations of high performance cache RAM applications.

Write cycles are internally self-timed and synchronous. The self-timed write feature eliminates complex off chip write pulse shaping logic, simplifying the cache design and further reducing the component count.


Bursts can be initiated with either the address status processor (\overline{ADSP}) or address status cache controller (\overline{ADSC}) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance (\overline{ADV}) input.

The KM718BV87 is implemented in Samsung's high performance BiCMOS technology and is available in a 52 pin PLCC package. Multiple power and ground pins are utilized to minimize ground bounce

FAST ACCESS TIMES

Parameter	Symbol	-9	-10	-12	Unit
Cycle Time	tCYC	15	17	20	ns
Clock Access Time	tCD	9	10	12	ns
Output Enable Access Time	tOE	5	5	6	ns


PIN CONFIGURATION (Top View)



PIN DESCRIPTION

Pin Name	Pin Function
A0~A15	Address Inputs
K	Clock
LW, UW	Write Enable
\overline{CS}	Chip Selects
\overline{OE}	Output Enable
\overline{ADV}	Burst Address Advance
\overline{ADSP} , \overline{ADSC}	Address Status
I/O0~I/O17	Data Inputs/Outputs
Vcc	+3.3V Power Supply
Vss	Ground

LOGIC BLOCK DIAGRAM



FUNCTION DESCRIPTION

The KM718BV87 is a synchronous SRAM designed to support the burst address accessing sequence of the i486/586 microprocessor. All inputs (with the exception of OE) are sampled on rising clock edges. The start and duration of the burst access is controlled by ADSC and ADSP. The accesses are enabled with the chip select signals and output enable. Wait states are inserted into the access with ADV.

Read cycles are initiated with ADSP (regardless of LW,UW and ADSC) using the new external address clocked into the on-chip address register whenever ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on the next and subsequent clock edges. The address is incremented internally for the next access of the burst when LW,UW is sampled HIGH and ADV is sampled low. And ADSP is blocked to control signals by disabling CS.

Write cycles are performed by disabling the output buffers with OE and asserting LW,UW. LW,UW is ignored on the clock edge that samples ADSP low, but is sampled on the next and subsequent clock edges. The output buffers are disabled when LW,UW is sampled low (regardless of OE). Data is clocked into the data input register when LW,UW is sampled low. The address is incremented internally to the next address of burst if both LW,UW and ADV are sampled low. Individual byte write cycles are performed by sampling low only one byte write signal (LW or UW), and LW controls I/O0 - I/O7 and UW controls I/O8 - I/O17.

Read or write cycles (depending on LW,UW) may also be initiated with ADSC, instead of ADSP. The differences between cycles initiated with ADSC and ADSP are as follows;

- ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.
- LW,UW is sampled on the same clock edge that samples ADSC low (and ADSP high).

Address are generated for the burst accesses as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion.

BURST SEQUENCE TABLE

	Case 1		Case 2		Case 3		Case 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
↓	0	1	0	0	1	1	1	0
↓	1	0	1	1	0	0	0	1
Fourth Address	1	1	1	0	0	1	0	0

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

\overline{CS}	\overline{ADSP}	\overline{ADSC}	\overline{ADV}	$\overline{LW/UW}$	K	Address Accessed	Operation
L	L	X	X	X	↑	External Address	Begin Burst Read Cycle
L	H	L	X	L	↑	External Address	Begin Burst Write Cycle
L	H	L	X	H	↑	External Address	Begin Burst Read Cycle
H	X	L	X	X	↑	N/A	Not Selected
H	X	H	L	L	↑	Next Address	Continue Burst Write Cycle
H	X	H	L	H	↑	Next Address	Continue Burst Read Cycle
H	X	H	H	L	↑	Current Address	Suspend Burst Write Cycle
H	X	H	H	H	↑	Current Address	Suspend Burst Read Cycle
X	H	H	L	L	↑	Next Address	Continue Burst Write Cycle
X	H	H	L	H	↑	Next Address	Continue Burst Read Cycle
X	H	H	H	L	↑	Current Address	Suspend Burst Write Cycle
X	H	H	H	H	↑	Current Address	Suspend Burst Read Cycle

NOTE 1 : X means "Don't Care"

NOTE 2 : The rising edge of clock is symbolized by ↑

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

\overline{OE}	Operation
L	Read I/O0~I/O17
H	Outputs High-Z
X	Not Selected, Outputs High-Z

NOTE 1 : X means "Don't Care"

NOTE 2 : For write cycles that follow read cycles, the output buffers must be disabled with \overline{OE} , otherwise data bus contention will occur.

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Vcc Supply Relative to Vss	Vcc	-0.3 to 4.6	V
Voltage on Any Other Pin Relative to Vss	Vin	-0.3 to 6.0	V
Power Dissipation	Pd	1.2	W
Storage Temperature	TSTG	-65 to +150	°C
Operating Temperature	TOPR	0 to +70	°C
Storage Temperature Range Under Bias	TBIAS	-10 to +85	°C

*NOTE : Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Ground	Vss	0	0	0	V

CAPACITANCE* ($T_A=25^{\circ}\text{C}$, $f=1\text{MHz}$)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	COU	VOU=0V	-	8	pF

*NOTE : Sampled not 100% tested.

TEST CONDITIONS ($T_A=0^{\circ}\text{C}$ to 70°C , $V_{cc}=3.3\text{V}\pm 5\%$, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Time (Measured at 0.3V and 2.7V)	2ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1

DC ELECTRICAL CHARACTERISTICS ($V_{cc}=3.3\text{V}\pm 5\%$, $T_A=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	Iil	Vcc=Max; VIN=Vss to Vcc	-2	+2	μA	
Output Leakage Current	Iol	Output Disabled	-2	+2	μA	
Operating Current	Icc	Vcc=Max	15ns	-	270	mA
		IOUT=0mA	17ns	-	260	
		Cycle Time $\geq t_{CYC}$ min	20ns	-	250	
Standby Current	I _{sb}	$\overline{CS}=V_{IH}$, IOUT=0mA, Min Cycle	-	80	mA	
Output Low Voltage	V _{ol}	I _{ol} =8.0mA	-	0.4	V	
Output High Voltage	V _{oh}	I _{oh} =-4.0mA	2.4	-	V	
Input Low Voltage	V _{il}		-0.5*	0.8	V	
Input High Voltage	V _{ih}		2.2	5.5	V	


* V_{il}(min)=-3.0 (Pulse Width $\leq 20\text{ns}$)

AC TIMING CHARACTERISTICS ($V_{CC}=3.3V\pm 5\%$, $T_A=0^{\circ}C$ to $+70^{\circ}C$)


Parameter	Symbol	KM718BV87-9		KM718BV87-10		KM718BV87-12		Unit
		Min	Max	Min	Max	Min	Max	
Cycle Time	tCYC	15		17		20		ns
Clock Access Time	tCD		9		10		12	ns
Output Enable to Data Valid	tOE		5		5		6	ns
Clock High to Output Low-Z	tLZC	6		6		6		ns
Output Hold from Clock High	tOH	3		3		3		ns
Output Enable Low to Output Low-Z	tLZOE	0		0		0		ns
Output Enable High to Output High-Z	tHZOE	2	5	2	5	2	5	ns
Clock High to Output High-Z	tHZC		6		6		6	ns
Clock High Pulse Width	tCH	5		5		6		ns
Clock Low Pulse Width	tCL	5		5		6		ns
Address Setup to Clock High	tAS	2.5		2.5		2.5		ns
Address Status Setup to Clock High	tSS	2.5		2.5		2.5		ns
Data Setup to Clock High	tDS	2.5		2.5		2.5		ns
Write Setup to Clock High	tWS	2.5		2.5		2.5		ns
Address Advance Setup to Clock High	tADVS	2.5		2.5		2.5		ns
Chip Select Setup to Clock High	tCSS	2.5		2.5		2.5		ns
Address Hold from Clock High	tAH	0.5		0.5		0.5		ns
Address Status Hold from Clock High	tSH	0.5		0.5		0.5		ns
Data Hold from Clock High	tDH	0.5		0.5		0.5		ns
Write Hold from Clock High	tWH	0.5		0.5		0.5		ns
Address Advance Hold from Clock High	tADVH	0.5		0.5		0.5		ns
Chip Select Hold from Clock High	tCSH	0.5		0.5		0.5		ns

NOTE : All address inputs must meet the specified setup and hold times for all rising clock (K) edges whenever \overline{ADSC} and/or \overline{ADSP} is sampled low and this device is chip selected. All other synchronous inputs must meet the specified sample and hold times whenever this device is chip selected. Both chip selects must be active whenever \overline{ADSC} or \overline{ADSP} is sampled low in order for this device to remain enabled.

Output Load (A)




Output Load (B)
(for tLZC, tLZOE, tHZOE & tHZC)



* Including Scope and Jig Capacitance


Fig. 1

TIMING WAVEFORM OF READ CYCLE




KM718BV87

64Kx18 Synchronous SRAM




TIMING WAYEFORM OF COMBINATION READ/WRITE CYCLE



KM718BV87

64Kx18 Synchronous SRAM


TIMING WAVEFORM OF SINGLE READWRITE CYCLE (ADSC Controlled)



KM718BV87

64Kx18 Synchronous SRAM

TIMING WAVEFORM OF SINGLE READWRITE CYCLE (ADSP Controlled)



KM718BV87

64Kx18 Synchronous SRAM

KM718B90

64Kx18 Synchronous SRAM

64K x 18-Bit Synchronous Burst SRAM

FEATURES

- Synchronous Operation.
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- Single 5V±5% Power Supply.
- Byte Writable Function.
- Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- TTL-Level Three-State Outputs.
- 3.3V I/O Compatible.
- 52-Pin PLCC Package.

GENERAL DESCRIPTION

The KM718B90 is a 1,179,648 bit Synchronous Static Random Access Memory designed to support 66MHz of Intel secondary caches. It is organized as 65,536 words of 18 bits and integrates address and control registers, a 2-bit burst address counter and high output drive circuitry onto a single integrated circuit for reduced component count implementations of high performance cache RAM applications.

Write cycles are internally self-timed and synchronous. The self-timed write feature eliminates complex off chip write pulse shaping logic, simplifying the cache design and further reducing the component count.


Bursts can be initiated with either the address status processor (ADSP) or address status cache controller (ADSC) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance (ADV) input.

The KM718B90 is implemented in Samsung's high performance BiCMOS technology and is available in a 52 pin PLCC package. Multiple power and ground pins are utilized to minimize ground bounce

FAST ACCESS TIMES

Parameter	Symbol	-8	-9	-10	-11	Unit
Cycle Time	tCYC	15	15	17	20	ns
Clock Access Time	tCD	8	9	10	11	ns
Output Enable Access Time	tOE	5	5	5	6	ns


PIN CONFIGURATION (Top View)



PIN DESCRIPTION

Pin Name	Pin Function
A0~A15	Address Inputs
K	Clock
LW, UW	Write Enable
CS	Chip Selects
OE	Output Enable
ADV	Burst Address Advance
ADSP, ADSC	Address Status
I/O0~I/O17	Data Inputs/Outputs
Vcc	+5V Power Supply
Vss	Ground

LOGIC BLOCK DIAGRAM



FUNCTION DESCRIPTION

The KM718B90 is a synchronous SRAM designed to support the burst address accessing sequence of the POWER microprocessor. All inputs (with the exception of OE) are sampled on rising clock edges. The start and duration of the burst access is controlled by ADSC and ADSP. The accesses are enabled with the chip select signals and output enable. Wait states are inserted into the access with ADV.

Read cycles are initiated with ADSP (regardless of LW,UW and ADSC) using the new external address clocked into the on-chip address register whenever ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on the next and subsequent clock edges. The address is incremented internally for the next access of the burst when LW,UW is sampled HIGH and ADV is sampled low.

Write cycles are performed by disabling the output buffers with OE and asserting LW,UW. LW,UW is ignored on the clock edge that samples ADSP low, but is sampled on the next and subsequent clock edges. The output buffers are disabled when LW,UW is sampled low (regardless of OE). Data is clocked into the data input register when LW,UW is sampled low. The address is incremented internally to the next address of burst if both LW,UW and ADV are sampled low. Individual byte write cycles are performed by sampling low only one byte write signal (LW or UW), and LW controls I/O0 - I/O7 and UW controls I/O8 - I/O17.

Read or write cycles (depending on LW,UW) may also be initiated with ADSC, instead of ADSP. The differences between cycles initiated with ADSC and ADSP are as follows;

- ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.
- LW,UW is sampled on the same clock edge that samples ADSC low (and ADSP high).

Address are generated for the burst accesses as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion.

BURST SEQUENCE TABLE

	Case 1		Case 2		Case 3		Case 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
↓	0	1	1	0	1	1	0	0
↓	1	0	1	1	0	0	0	1
Fourth Address	1	1	0	0	0	1	1	0

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

CS	ADSP	ADSC	ADV	LW/UW	K	Address Accessed	Operation
H	L	X	X	X	↑	N/A	Not Selected
H	X	L	X	X	↑	N/A	Not Selected
L	L	X	X	X	↑	External Address	Begin Burst Read Cycle
L	H	L	X	H	↑	External Address	Begin Burst Read Cycle
X	H	H	L	H	↑	Next Address	Continue Burst Read Cycle
X	H	H	H	H	↑	Current Address	Suspend Burst Read Cycle
L	H	L	X	L	↑	External Address	Begin Burst Write Cycle
X	H	H	L	L	↑	Next Address	Continue Burst Write Cycle
X	H	H	H	L	↑	Current Address	Suspend Burst Write Cycle

NOTE 1 : X means "Don't Care"

NOTE 2 : The rising edge of clock is symbolized by ↑

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

OE	Operation
L	Read I/O0~I/O17
H	Outputs High-Z
X	Not Selected, Outputs High-Z

NOTE 1 : X means "Don't Care"

NOTE 2 : For write cycles that follow read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Voltage on Any Other Pin Relative to Vss	VIN	-0.5 to 7.0	V
Power Dissipation	Pd	1.2	W
Storage Temperature	TSTG	-65 to +150	°C
Operating Temperature	TOPR	0 to +70	°C
Storage Temperature Range Under Bias	TBIAS	-10 to +85	°C

*NOTE : Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	V _{CC}	4.75	5.0	5.25	V
Ground	V _{SS}	0	0	0	V

CAPACITANCE* ($T_A=25^{\circ}\text{C}$, $f=1\text{MHz}$)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	5	pF
Output Capacitance	C _{OUT}	V _{OUT} =0V	-	8	pF

*NOTE : Sampled not 100% tested.

TEST CONDITIONS ($T_A=0^{\circ}\text{C}$ to 70°C , $V_{CC}=5\text{V} \pm 5\%$, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Time (Measured at 0.3V and 2.7V)	2ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1

DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5\text{V} \pm 5\%$, $T_A=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	I _{il}	V _{CC} =Max; V _{IN} =V _{SS} to V _{CC}	-2	+2	μA	
Output Leakage Current	I _{ol}	Output Disabled	-2	+2	μA	
Operating Current	I _{CC}	V _{CC} =Max			mA	
		I _{OUT} =0mA	15ns	-		270
		Cycle Time ≥ t _{CYC} min	17ns	-		260
			20ns	-	250	
Standby Current	I _{sb}	Device deselected, I _{OUT} =0mA, Min Cycle All Inputs = V _{IH} and V _{IL} , V _{IH} ≥ 3V and V _{IL} =0V	-	90	mA	
Output Low Voltage	V _{ol}	I _{ol} =8.0mA	-	0.4	V	
Output High Voltage	V _{oh}	I _{oh} =-4.0mA	2.4	3.3	V	
Input Low Voltage	V _{il}		-0.5*	0.8	V	
Input High Voltage	V _{ih}		2.2	V _{CC} +0.5	V	


* V_{il}(min)=-3.0 (Pulse Width ≤20ns)

AC TIMING CHARACTERISTICS ($V_{CC}=5V\pm 5\%$, $T_A=0^\circ C$ to $+70^\circ C$)

Parameter	Symbol	KM718B90-8		KM718B90-9		KM718B90-10		KM718B90-11		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Cycle Time	tCYC	15		15		17		20		ns
Clock Access Time	tCD		8		9		10		11	ns
Output Enable to Data Valid	tOE		5		5		5		6	ns
Clock High to Output Low-Z	tLZC	6		6		6		6		ns
Output Hold from Clock High	tOH	3		3		3		3		ns
Output Enable Low to Output Low-Z	tLZOE	0		0		0		0		ns
Output Enable High to Output High-Z	tHZOE	2	5	2	5	2	5	2	5	ns
Clock High to Output High-Z	tHZC		6		6		6		6	ns
Clock High Pulse Width	tCH	5		5		5		6		ns
Clock Low Pulse Width	tCL	5		5		5		6		ns
Address Setup to Clock High	tAS	2.5		2.5		2.5		2.5		ns
Address Status Setup to Clock High	tSS	2.5		2.5		2.5		2.5		ns
Data Setup to Clock High	tDS	2.5		2.5		2.5		2.5		ns
Write Setup to Clock High	tWS	2.5		2.5		2.5		2.5		ns
Address Advance Setup to Clock High	tADVS	2.5		2.5		2.5		2.5		ns
Chip Select Setup to Clock High	tCSS	2.5		2.5		2.5		2.5		ns
Address Hold from Clock High	tAH	0.5		0.5		0.5		0.5		ns
Address Status Hold from Clock High	tSH	0.5		0.5		0.5		0.5		ns
Data Hold from Clock High	tDH	0.5		0.5		0.5		0.5		ns
Write Hold from Clock High	tWH	0.5		0.5		0.5		0.5		ns
Address Advance Hold from Clock High	tADVH	0.5		0.5		0.5		0.5		ns
Chip Select Hold from Clock High	tCSH	0.5		0.5		0.5		0.5		ns


NOTE : All address inputs must meet the specified setup and hold times for all rising clock (K) edges whenever \overline{ADSC} and/or \overline{ADSP} is sampled low and this device is chip selected. All other synchronous inputs must meet the specified sample and hold times whenever this device is chip selected. Both chip selects must be active whenever \overline{ADSC} or \overline{ADSP} is sampled low in order for this device to remain enabled.

Output Load (A)



Output Load (B)


(for tLZC, tLZOE, tHZOE & tHZC)



* Including Scope and Jig Capacitance

Fig. 1


TIMING WAVEFORM OF READ CYCLE




KM718B90

64Kx18 Synchronous SRAM


TIMING WAVEFORM OF WRITE CYCLE



TIMING WAVEFORM OF COMBINATION READ/WRITE CYCLE




TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE (ADSC Controlled)



KM718B90

64Kx18 Synchronous SRAM

TIMING WAVEFORM OF SINGLE READWRITE CYCLE (ADSP Control lled)



KM718BV87AT

64Kx18 Synchronous SRAM

64K x 18-Bit Synchronous Burst SRAM

FEATURES

- Synchronous Operation.
- On-Chip Address Counter.
- Write Self-Timed Cycle.
- On-Chip Address and Control Registers.
- Single 3.3V±5% Power Supply.
- 5V Tolerant Inputs except I/O Pins
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write
- Asynchronous Output Enable Control.
- /ADSP, /ADSC, /ADV Burst Control Pins.
- /LBO Pin allows a choice of either a interleaved burst or a linear burst
- Three Chip Enables for simple depth expansion with No Data Contention
- TTL-Level Three-State Outputs.
- 100-Pin TQFP Package.

GENERAL DESCRIPTION.

The KM718BV87AT is a 1,179,648 bit Synchronous Static Random Access Memory designed to support zero wait state performance with advanced Pentium /Power PC address pipelining.

When /CS1 is high, /ADSP is blocked to external signals. It is organized as 65,536 words of 18 bits and integrates address and control registers, a 2-bit burst address counter and high output drive circuitry onto a single integrated circuit for reduced component count implementations of high performance cache RAM applications.

Write cycles are internally self-timed and synchronous. The self-timed write feature eliminates complex off chip write pulse shaping logic, simplifying the cache design and further reducing the component count.


Bursts can be initiated with either the address status processor (/ADSP) or address status cache controller (/ADSC) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance (/ADV) input. The KM718BV87AT is implemented in Samsung's high performance BiCMOS technology and is available in a 100 pin TQFP package. Multiple Power and ground pins are utilized to minimize ground bounce.

2

FAST ACCESS TIMES

Parameter	Symbol	-8	-9	-10	Unit
Cycle Time	tCYC	11	15	17	ns
Clock Access Time	tCD	8	9	10	ns
Output Enable Access Time	tOE	5	5	5	ns

LOGIC BLOCK DIAGRAM




PRELIMINARY

KM718BV87AT

64Kx18 Synchronous SRAM

PIN CONFIGURATION (TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	PIN NO.	SYMBOL	PIN NAME	PIN NO.
A0-A15	Address Inputs	32, 33, 34, 35, 36 37, 44, 45, 46, 47 48, 80, 81, 82, 99 100	VDD	PowerSupply (+3.3V)	15, 41, 65, 91
			VSS	Ground	17, 40, 67, 90
			NC	No Connect	1, 2, 3, 6, 7, 14, 16, 24 25, 28, 29, 30, 38, 39 42, 43, 49, 50, 51, 52 53, 56, 57, 66, 74, 75 78, 79, 95, 96
/ADV	Burst Address /ADVance	83	DQ1~	Data Inputs/Outputs	8, 9, 12, 13, 18, 19, 22
/ADSP	Address Status Processor	84	DQ18		23, 24, 58, 59, 62
/ADSC	Address Status Controller	85	VDDQ	Output Po/WEr Supply (+3.3V)	63, 68, 69, 72, 73, 74
CLK	Clock	89	VSSQ	Output Ground	4, 11, 20, 27, 54, 61 70, 77
/CS1	Chip Select	98			5, 10, 21, 26, 55, 60 71, 76
/CS2	Chip Select	97			
CS2	Chip Select	92			
/BWx	Byte Write inputs	93, 94			
/OE	Output Enable	86			
/GW	Global Write Enable	88			
/BW	Byte Write Enable	87			
/LBO	Burst Mode Control	31			

KM718BV87AT

64Kx18 Synchronous SRAM

FUNCTION DESCRIPTION

The KM718BV87AT is a synchronous SRAM designed to support the burst address accessing sequence of the Pentium and Power PC based microprocessor. All inputs (with the exception of /OE and /LBO) are sampled on rising clock edges. The start and duration of the burst access is controlled by /ADSP, /ADSC, /ADSP,/ADV and Chip Select pins.

Read cycles are initiated with /ADSP (or /ADSC) using the new external address clocked into the on-chip address register when both /GWE and /BWE are High. When /ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with /OE, the data of cell array accessed by the current address are projected to the output pins.

Write cycles are also initiated with /ADSP (or /ADSC) and are consisted of two kind of operations ; All byte write operation and individual byte write operation .

All byte write occurs by enabling /GWE (in dependent of /BWE and /BWx.) , and individual byte write is performed only when /GW is High and /BWE is Low. /WEa controls DQ1~DQ9, /WEB controls DQ10~DQ18

/CS1 is used to enable the device and conditions internal use of /ADSP and is sampled only when a new external address is loaded.

/ADV is ignored at the clock edge when /ADSP is asserted, but can be sampled on the subsequent clock edges. The address increases internally for the next access of the burst when /ADV is sampled low.

Addresses are generated for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the /LBO pin. When this pin is Low, linear burst sequence is selected. When this pin is High or N.C, Interleaved burst sequence is selected

(Interleaved Burst , /LBO=High or N.C)

BURST SEQUENCE TABLE

/LBO pin	High or N.C	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
First Address ↓ Fourth Address		0	0	0	1	1	0	1	1
		0	1	0	0	1	1	1	0
		1	0	1	1	0	0	0	1
		1	1	1	0	0	1	0	0

(Lenear Burst, LBO=Low)

/LBO pin	Low	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
First Address ↓ Fourth Address		0	0	0	1	1	0	1	1
		0	1	1	0	1	1	0	0
		1	0	1	1	0	0	0	1
		1	1	0	0	0	1	1	0

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

/CS1	CS2	CS2	/ADSP	/ADSC	/ADV	/WRITE	K	Address Accessed	Operation
H	X	X	X	L	X	X	↑	N/A	Not Selected
L	L	X	L	X	X	X	↑	N/A	Not Selected
L	X	H	L	X	X	X	↑	N/A	Not Selected
L	L	X	X	L	X	X	↑	N/A	Not Selected
L	X	H	X	L	X	X	↑	N/A	Not Selected
L	H	L	L	X	X	X	↑	External Address	Begin Burst Read Cycle
L	H	L	H	L	X	L	↑	External Address	Begin Burst Write Cycle
L	H	L	H	L	X	H	↑	External Address	Begin Burst Read Cycle
X	X	X	H	H	L	H	↑	Next Address	Continue Burst Read Cycle
H	X	X	X	H	L	H	↑	Next Address	Continue Burst Read Cycle
X	X	X	H	H	L	L	↑	Next Address	Continue Burst Write Cycle
H	X	X	X	H	L	L	↑	Next Address	Continue Burst Write Cycle
X	X	X	H	H	H	H	↑	Current Address	Suspend Burst Read Cycle
H	X	X	X	H	H	H	↑	Current Address	Suspend Burst Read Cycle
X	X	X	H	H	H	L	↑	Current Address	Suspend Burst Write Cycle
H	X	X	X	H	H	L	↑	Current Address	Suspend Burst Write Cycle

NOTE :

1. X means "Don't Care"
2. The rising edge of clock is symbolized by ↑
3. /WRITE =L means Write operation in WRITE TRUTH TABLE
/WRITE =H means Read operation in WRITE TRUTH TABLE
4. Operation finally depends on status of asynchronous input pins (/OE)

WRITE TRUTH TABLE

/GW	/BW	/WEa	/WEb	Operation
H	H	X	X	READ
H	L	H	H	READ
H	L	L	H	WRITE BYTE a
H	L	H	L	WRITE BYTE b
H	L	L	L	WRITE ALL BYTES
L	X	X	X	WRITE ALL BYTES

NOTE :

1. X means "Don't Care"
2. All inputs in this table must meet setup and hold time around the rising edge of CLK (↑)

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Vcc Supply Relative to Vss	Vcc	-0.3 to 4.6	V
Voltage on Any Other Pin Relative to Vss	VIN	-0.3 to 6.0	V
PoWEr Dissipation	Pd	1.2	W
Storage Temperature	TSTG	-65 to +150	°C
Operating Temperature	TOPR	0 to +70	°C
Storage Temperature Range Under Bias	TBIAS	-10 to +85	°C

*NOTE : Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	Vcc	3.13	3.3	3.47	V
Ground	Vss	0	0	0	V

CAPACITANCE* ($T_A = 25^{\circ}\text{C}$, $f = 1\text{MHz}$)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	CIN	VIN = 0V	-	5	pF
Output Capacitance	COU	VOUT = 0V	-	8	pF

*NOTE : Sampled not 100% tested.

TEST CONDITIONS ($T_A = 0^{\circ}\text{C}$ to 70°C , $V_{cc} = 3.3\text{V} \pm 5\%$, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Time (Measured at 0.3V and 2.7V)	2ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1

DC ELECTRICAL CHARACTERISTICS ($V_{CC}=3.3V\pm 5\%$, $T_A=0^\circ\text{C}$ to $+70^\circ\text{C}$)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	Iil	$V_{CC}=\text{Max}$; $V_{IN}=V_{SS}$ to V_{CC}	-2	+2	μA	
Output Leakage Current	Iol	Output Disabled	-2	+2	μA	
Operating Current	Icc	$V_{CC}=\text{Max}$	11ns	-	300	mA
		$I_{OUT}=0\text{mA}$	15ns	-	270	
		Cycle Time $\geq t_{CYC}$ min	17ns	-	260	
Standby Current	Icc	$CS=V_{IH}$, $I_{OUT}=0\text{mA}$, Min Cycle	-	100	mA	
Output Low Voltage	Vol	$I_{OL}=8.0\text{mA}$	-	0.4	V	
Output High Voltage	Voh	$I_{OH}=-4.0\text{mA}$	2.4	-	V	
Input Low Voltage	Vil		-0.5*	0.8	V	
Input High Voltage	Vih		2.2	5.5	V	

* Vil(min)=-3.0 (Pulse Width $\leq 20\text{ns}$)

KM718BV87AT


64Kx18 Synchronous SRAM

AC TIMING CHARACTERISTICS ($V_{CC}=3.3V\pm 5\%$, $T_A=0^\circ C$ to $+70^\circ C$)


Parameter	Symbol	KM718BV87-8		KM718BV87-9		KM718BV87-10		Unit
		Min	Max	Min	Max	Min	Max	
Cycle Time	tCYC	11		15		17		ns
Clock Access Time	tCD		8		9		10	ns
Output Enable to Data Valid	tOE		5		5		5	ns
Clock High to Output Low-Z	tLZC	6		6		6		ns
Output Hold from Clock High	tOH	3		3		3		ns
Output Enable Low to Output Low-Z	tLZOE	0		0		0		ns
Output Enable High to Output High-Z	tHZOE	2		2	5	2	5	ns
Clock High to Output High-Z	tHZC		5		6		6	ns
Clock High Pulse Width	tCH	4		5		5		ns
Clock Low Pulse Width	tCL	4		5		5		ns
Address Setup to Clock High	tAS	2.5		2.5		2.5		ns
Address Status Setup to Clock High	tSS	2.5		2.5		2.5		ns
Data Setup to Clock High	tDS	2.5		2.5		2.5		ns
Write Setup to Clock High	tWS	2.5		2.5		2.5		ns
Address /ADVance Setup to Clock High	tADVS	2.5		2.5		2.5		ns
Chip Select Setup to Clock High	tCSS	2.5		2.5		2.5		ns
Address Hold from Clock High	tAH	0.5		0.5		0.5		ns
Address Status Hold from Clock High	tSH	0.5		0.5		0.5		ns
Data Hold from Clock High	tDH	0.5		0.5		0.5		ns
Write Hold from Clock High	tVH	0.5		0.5		0.5		ns
Address /ADVance Hold from Clock High	tADVH	0.5		0.5		0.5		ns
Chip Select Hold from Clock High	tCSH	0.5		0.5		0.5		ns

NOTE : All address inputs must meet the specified setup and hold times for all rising clock (K) edges whenever /ADSC and/or /ADSP is sampled low and this device is chip selected. All other synchronous inputs must meet the specified sample and hold times whenever this device is chip selected. Both chip selects must be active whenever /ADSC or /ADSP is sampled low in order for the this device to remain enabled.

Output Load (A)




Output Load (B)
(for tLZC, tLZOE, tHZOE & tHZC)




* Including Scope and Jig Capacitance

Fig. 1

TIMING WAVEFORM OF READ CYCLE



TIMING WAVEFORM OF WRITE CYCLE




KM718BV87AT

64Kx18 Synchronous SRAM

PRELIMINARY

TIMING WAVEFORM OF COMBINATION READ/WRITE CYCLE




KM718BV87AT

64Kx18 Synchronous SRAM

PRELIMINARY

TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(/ADSC Controlled)




KM718BV87AT

64Kx18 Synchronous SRAM

PRELIMINARY

TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(/ADSP Controlled)



KM718BV87AT

64Kx18 Synchronous SRAM

PRELIMINARY


KM718BV87AT

64Kx18 Synchronous SRAM

APPLICATION INFORMATION

DEPTH EXPANSION


The KM718BV87AT has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 64K depth to 128K depth without extra logic.



2

INTERLEAVE READ TIMING

(Refer to non-interleave write timing for interleave write timing);



32K x 32-Bit Synchronous Pipelined Burst SRAM

FEATURES

- Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- Single 3.3V-5%/+10% Power Supply.
- 5V tolerant Inputs
- Byte Write Enable Control
- Asynchronous Output Enable Control.
- \overline{ADSP} , \overline{ADSC} , \overline{ADV} Burst Control Pins.
- Transparent Logic Support for 1 or 2 CPU
- TTL-Level Three-State Outputs.
- TTL Compatible Inputs.
- 100-Pin QFP/TQFP Packages .

GENERAL DESCRIPTION

The KM732V588 is a 1,048,576-bit Synchronous Static Random Access Memory designed for high performance with advanced i486/Pentium address pipelining. When $\overline{CS1}$ is high, \overline{ADSP} is blocked to control signals.

It is organized as 32,768 words of 32 bits and integrates address and control registers, a 2-bit burst address counter and high output drive circuitry onto a single integrated circuit for reduced component count implementations of high performance cache RAM applications.

Write cycles are internally self-timed and synchronous. The self-timed write feature eliminates complex off chip write pulse shaping logic, simplifying the cache design and further reducing the component count.


Bursts can be initiated with either the address status processor (\overline{ADSP}) or address status cache controller (\overline{ADSC}) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance (\overline{ADV}) input.

The KM732V588 is fabricated using Samsung's high performance CMOS technology and is available in a 100 pin PQFP package. Multiple power and ground pins are utilized to minimize ground bounce


FAST ACCESS TIMES

Parameter	Symbol	-13	-15	-17	Unit
Cycle Time	tCYC	75	66	60	MHz
Clock Access Time	tCD	7	8	9	ns
Output Enable Access Time	tOE	5	5	5	ns

LOGIC BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	PIN NO.	SYMBOL	PIN NAME	PIN NO.
A0-A14	Address Inputs	32, 33, 34, 35, 36 37, 44, 45, 46, 47 48, 81, 82, 99, 100	NC	No Connect	1, 14, 16, 30, 31, 38 39, 42, 43, 49, 50 51, 64, 66, 80, 87 88
ADV	Burst Address Advance	83	DQ1~ DQ32	Data Inputs/Outputs	2, 3, 6, 7, 8, 9, 12 13, 18, 19, 22, 23 24, 25, 28, 29, 52 53, 56, 57, 58, 59 62, 63, 68, 69, 72 73, 74, 75, 78, 79
ADSP	Address Status Processor	84	VDDQ	Output Power Supply (+3.3V)	4, 11, 20, 27, 54, 61 70, 77
ADSC	Address Status Controller	85	VSSQ	Output Ground	5, 10, 21, 26, 55, 60 71, 76
CLK	Clock	89			
CS1	Chip Select	98			
CS2	Chip Select	97			
CS2	Chip Select	92			
WEx	Byte Write Enable	93, 94, 95, 96			
OE	Output Enable	86			
VDD	Power Supply (+3.3V)	15, 41, 65, 91			
VSS	Ground	17, 40, 67, 90			

FUNCTION DESCRIPTION

The KM732V588 is a synchronous SRAM designed to support the burst address accessing sequence of the i486/Pentium microprocessor. All inputs (with the exception of \overline{OE}) are sampled on rising clock edges. The start and duration of the burst access is controlled by \overline{ADSC} , \overline{ADSP} and \overline{ADV} . The accesses are enabled with the chip select signals and output enable. Wait states are inserted into the access with \overline{ADV} .

Read cycles are initiated with \overline{ADSP} (regardless of \overline{WEx} and \overline{ADSC}) using the new external address clocked into the on-chip address register whenever \overline{ADSP} is sampled low, the chip selects are sampled active, and the output buffer is enabled with \overline{OE} . In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of Clk , are carried to the Data-out buffer by the next positive edge of Clk . The data, registered in the Data-out buffer, are projected to the output pins. \overline{ADV} is ignored on the clock edge that samples \overline{ADSP} asserted, but is sampled on the subsequent clock edges. The address increases internally for the next access of the burst when \overline{WEx} are sampled HIGH and \overline{ADV} is sampled low. And \overline{ADSP} is blocked to control signals by disabling \overline{CS} .

Write cycles are performed by disabling the output buffers with \overline{OE} and asserting \overline{WEx} . \overline{WEx} are ignored on the clock edge that samples \overline{ADSP} low, but are sampled on the subsequent clock edges. The output buffers are disabled when \overline{WEx} are sampled low (regardless of \overline{OE}). Data is clocked into the data input register when \overline{WEx} sampled low. The address increases internally to the next address of burst if both \overline{WEx} and \overline{ADV} are sampled low. Individual byte write cycles are performed by any one or more byte write enable signals(\overline{WEa} , \overline{WEb} , \overline{WEc} or \overline{WEd}) sampled low. \overline{WEa} controls DQ1-DQ8, \overline{WEb} , controls DQ9-DQ16, \overline{WEc} controls DQ17-DQ24 and \overline{WEd} controls DQ25-DQ32. Read or write cycles (depending on \overline{WE}) may also be initiated with \overline{ADSC} , instead of \overline{ADSP} . The differences between cycles initiated with \overline{ADSC} and \overline{ADSP} are as follows;

- \overline{ADSP} must be sampled high when \overline{ADSC} is sampled low to initiate a cycle with \overline{ADSC} .
- \overline{WEx} are sampled on the same clock edge that samples \overline{ADSC} low (and \overline{ADSP} high).

Addresses are generated for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion.

BURST SEQUENCE TABLE

	Case 1		Case 2		Case 3		Case 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
↓	0	1	0	0	1	1	1	0
↓	1	0	1	1	0	0	0	1
Fourth Address	1	1	1	0	0	1	0	0

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

$\overline{CS1}$	CS2	$\overline{CS2}$	\overline{ADSP}	\overline{ADSC}	ADV	WEx	K	Address Accessed	Operation
H	X	X	X	L	X	X	↑	N/A	Not Selected
L	L	X	L	X	X	X	↑	N/A	Not Selected
L	X	H	L	X	X	X	↑	N/A	Not Selected
L	L	X	X	L	X	X	↑	N/A	Not Selected
L	X	H	X	L	X	X	↑	N/A	Not Selected
L	H	L	L	X	X	X	↑	External Address	Begin Burst Read Cycle
L	H	L	H	L	X	L	↑	External Address	Begin Burst Write Cycle
L	H	L	H	L	X	H	↑	External Address	Begin Burst Read Cycle
X	X	X	H	H	L	H	↑	Next Address	Continue Burst Read Cycle
H	X	X	X	H	L	H	↑	Next Address	Continue Burst Read Cycle
X	X	X	H	H	L	L	↑	Next Address	Continue Burst Write Cycle
H	X	X	X	H	L	L	↑	Next Address	Continue Burst Write Cycle
X	X	X	H	H	H	H	↑	Current Address	Suspend Burst Read Cycle
H	X	X	X	H	H	H	↑	Current Address	Suspend Burst Read Cycle
X	X	X	H	H	H	L	↑	Current Address	Suspend Burst Write Cycle
H	X	X	X	H	H	L	↑	Current Address	Suspend Burst Write Cycle

NOTE 1 : X means "Don't Care"

NOTE 2 : The rising edge of clock is symbolized by ↑

PASS-THROUGH TRUTH TABLE

Previous Cycle		Present Cycle				Next Cycle
Operation	WEx	Operation	$\overline{CS1}$	WEx	OE	
Write Cycle, All bytes Address=An-1, Data=Dn-1	L	Initiate Read Cycle Address=An, Data=Qn-1	L	H	L	Read Cycle Data=Qn
Write Cycle, All bytes Address=An-1, Data=Dn-1	L	No new cycle Data=Qn-1	H	H	L	No carryover from previous cycle
Write Cycle, All bytes Address=An-1, Data=Dn-1	L	No new cycle Data=High-Z	H	H	H	No carryover from previous cycle

KM732V588 32Kx32 Synchronous SRAM

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on V _{DD} Supply Relative to V _{SS}	V _{DD}	-0.3 to 4.6	V
Voltage on Any Other Pin Relative to V _{SS}	V _{IN}	-0.3 to 6.0	V
Power Dissipation	P _D	1.2	W
Storage Temperature	T _{STG}	-65 to +150	°C
Operating Temperature	T _{OPR}	0 to +70	°C
Storage Temperature Range Under Bias	T _{BIAS}	-10 to +85	°C

*NOTE : Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS (0°C ≤ T_A ≤ 70°C)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	V _{DD}	3.13	3.3	3.6	V
Ground	V _{SS}	0	0	0	V

DC ELECTRICAL CHARACTERISTICS (V_{DD}=3.3V-5%/+10%, T_A=0°C to +70°C)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	I _{II}	V _{DD} =Max; V _{IN} =V _{SS} to V _{DD}	-2	+2	μA	
Output Leakage Current	I _{OL}	Output Disabled, V _{OUT} =V _{SS} to V _{DD}	-2	+2	μA	
Operating Current	I _{CC}	V _{DD} =Max I _{OUT} =0mA Cycle Time ≥ t _{CYC} min	75MHz	-	220	mA
			66MHz	-	200	
			60MHz	-	180	
Standby Current	I _{SB}	Device deselected, I _{OUT} =0mA, Cycle Time ≥ t _{CYC} min All Inputs=Fix (V _{DD} -0.2 or 0.2V)	-	40	mA	
	I _{SB1}	Device deselected, I _{OUT} =0mA, Cycle Time =0MHz All Inputs=Fix (V _{DD} -0.2 or 0.2V)	-	20		
Output Low Voltage	V _{OL}	I _{OL} =8.0mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4.0mA	2.4	-	V	
Input Low Voltage	V _{IL}		-0.5*	0.8	V	
Input High Voltage	V _{IH}		2.2	5.5**	V	

* V_{IL}(min)=-3.0 (Pulse Width ≤20ns)

** In Case of I/O Pins, the Max.V_{IH}=V_{CC} + 0.5V

CAPACITANCE* (TA=25°C, f=1Mhz)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	COUT	VOUT=0V	-	7	pF


*NOTE : Sampled not 100% tested.

2


TEST CONDITIONS (TA=0°C to 70°C, VDD=3.3V-5%/+10%, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Time (Measured at 0.3V and 2.7V)	2ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1

Output Load (A)



Output Load (B)
(for tLZC, tLZOE, tHZOE & tHZC)



* Including Scope and Jig Capacitance

Fig. 1


KM732V588 32Kx32 Synchronous SRAM

AC TIMING CHARACTERISTICS (V_{DD}=3.3V-5%/+10%, T_A=0°C to +70°C)

Parameter	Symbol	KM732V588-13		KM732V588-15		KM732V588-17		Unit
		Min	Max	Min	Max	Min	Max	
Cycle Time	t _{CYC}	13		15		17		ns
Clock Access Time	t _{CD}		7		8		9	ns
Output Enable to Data Valid	t _{OE}		5		5		5	ns
Clock High to Output Low-Z	t _{LZC}	6		6		6		ns
Output Hold from Clock High	t _{OH}	2.5		2.5		2.5		ns
Output Enable Low to Output Low-Z	t _{LZOE}	2		2		2		ns
Output Enable High to Output High-Z	t _{HZOE}	2	5	2	6	2	6	ns
Clock High to Output High-Z	t _{HZC}		5		6		6	ns
Clock High Pulse Width	t _{CH}	4.5		5.5		6		ns
Clock Low Pulse Width	t _{CL}	4.5		5.5		6		ns
Address Setup to Clock High	t _{AS}	2.5		2.5		2.5		ns
Address Status Setup to Clock High	t _{SS}	2.5		2.5		2.5		ns
Data Setup to Clock High	t _{DS}	2.5		2.5		2.5		ns
Write Setup to Clock High	t _{WS}	2.5		2.5		2.5		ns
Address Advance Setup to Clock High	t _{ADVS}	2.5		2.5		2.5		ns
Chip Select Setup to Clock High	t _{CSS}	2.5		2.5		2.5		ns
Address Hold from Clock High	t _{AH}	0.5		0.5		0.5		ns
Address Status Hold from Clock High	t _{SH}	0.5		0.5		0.5		ns
Data Hold from Clock High	t _{DH}	0.5		0.5		0.5		ns
Write Hold from Clock High	t _{WH}	0.5		0.5		0.5		ns
Address Advance Hold from Clock High	t _{ADVH}	0.5		0.5		0.5		ns
Chip Select Hold from Clock High	t _{CSH}	0.5		0.5		0.5		ns


NOTE : All address inputs must meet the specified setup and hold times for all rising clock (Clk) edges whenever AD_{SC} and/or AD_{SP} is sampled low and this device is chip selected. All other synchronous inputs must meet the specified sample and hold times whenever this device is chip selected. Both chip selects must be active whenever AD_{SC} or AD_{SP} is sampled low in order for the this device to remain enabled.

TIMING WAYFORM OF READ CYCLE




NOTE : The meaning of CS=Low is CS1=Low, CS2=High, and CS2=Low. CS=High means is CS1=High or CS2=Low or CS2=High.

TIMING WAVEFORM OF WRITE CYCLE




TIMING WAVEFORM OF COMBINATION READ/WRITE CYCLE



KM732V588

32Kx32 Synchronous SRAM

TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE (ADSC Controlled)



32K x 32-Bit Synchronous Pipelined Burst SRAM

FEATURES

- Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- Single 3.3V-5%/+10% Power Supply.
- 5V Tolerant Inputs except I/O Pins
- Byte Write Enable Control
- Global Write Enable Controls a full bus-width write
- Power Down State via ZZ Signal.
- $\overline{LB0}$ Pin allows a choice of either a interleaved burst or a linear burst
- Three Chip Enables for simple depth expansion with No Data Contention ; 2 cycle Enable, 1 cycle Disable
- Asynchronous Output Enable Control.
- \overline{ADSP} , \overline{ADSC} , \overline{ADV} Burst Control Pins.
- TTL-Level Three-State Outputs.
- 100-Pin QFP /TQFP Package.

GENERAL DESCRIPTION

The KM732V589/L is a 1,048,576-bit Synchronous Static Random Access Memory designed for high performance Second level Cache of i486/Pentium and /Power PC based System.

It is organized as 32,768 words of 32 bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications; \overline{GW} , \overline{BW} , $\overline{LB0}$, ZZ.

Write cycles are internally self-timed and synchronous. Full bus-width write is done by \overline{GW} , and each byte write is performed by the combination of \overline{WEx} and \overline{BW} when \overline{GW} is High.

When $\overline{CS1}$ is high, \overline{ADSP} is blocked to control signals. Bursts can be initiate with either the address status processor (\overline{ADSP}) or address status cache controller (\overline{ADSC}) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance (\overline{ADV}) input.

$\overline{LB0}$ Pin is DC operated and determines burst sequence (linear or Interleaved).


ZZ Pin controls Power Down State and reduces Stand by current regardless of CLK.

The KM732V589/L is fabricated using Samsung's high performance CMOS technology and is available in 100 pin QFP / TQFP package. Multiple power and ground pins are utilized to minimize ground bounce


FAST ACCESS TIMES

Parameter	Symbol	-13	-15	-17	Unit
Cycle Time	tCYC	75	66	60	MHz
Clock Access Time	tCD	7	8	9	ns
Output Enable Access Time	tOE	6	7	8	ns

LOGIC BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	PIN NO.	SYMBOL	PIN NAME	PIN NO.
A0-A14	Address Inputs	32, 33, 34, 35, 36 37, 44, 45, 46, 47 48, 81, 82, 99, 100	VDD	Power Supply (+3.3V)	15, 41, 65, 91
			VSS	Ground	17, 40, 67, 90
			NC	No Connect	1, 14, 16, 30, 38, 39, 42, 43, 49, 50, 51, 66, 80
\overline{ADV}	Burst Address Advance	83	DQ1- DQ32	Data Inputs/Outputs	2, 3, 6, 7, 8, 9, 12 13, 18, 19, 22, 23 24, 25, 28, 29, 52 53, 56, 57, 58, 59 73, 74, 75, 78, 79
\overline{ADSP}	Address Status Processor	84	VDDQ	Output Power Supply (+3.3V)	4, 11, 20, 27, 54, 61 70, 77
\overline{ADSC}	Address Status Controller	85	VSSQ	Output Ground	5, 10, 21, 26, 55, 60 71, 76
CLK	Clock	89			
$\overline{CS1}$	Chip Select	98			
CS2	Chip Select	97			
$\overline{CS2}$	Chip Select	92			
\overline{WE}_x	Byte Write Enable	93, 94, 95, 96			
\overline{OE}	Output Enable	86			
\overline{GW}	Global Write Enable	88			
\overline{BW}	Byte Write Enable	87			
ZZ	Power Down Input	64			
\overline{LBO}	Burst Mode Control	31			

FUNCTION DESCRIPTION

The KM732V589/L is a synchronous SRAM designed to support the burst address accessing sequence of the i486/Pentium and Power PC based microprocessor. All inputs (with the exception of OE / ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by CS1, ADSC, ADSP and ADV. The accesses are enabled with the chip select signals and output enable signals. Wait states are inserted into the access with ADV.

During normal operation, ZZ must be pulled LOW. When ZZ is pulled HIGH, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to LOW, the SRAM normally operates after 2 cycles of wake up time.

Read cycles are initiated with ADSP (regardless of WEx and ADSC) using the new external address clocked into the on-chip address register whenever ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE. In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of Clk, are carried to the Data-out buffer by the next positive edge of Clk. The data, registered in the Data-out buffer, are projected to the output pins. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on the subsequent clock edges. The address increases internally for the next access of the burst when WEx are sampled HIGH and ADV is sampled low. And ADSP is blocked to control signals by disabling CS1.

All byte write is done by GW (regardless of BW and WEx.) ,and each byte write is performed by the combination of BW and WEx. when GW is High.

Write cycles are performed by disabling the output buffers with OE and asserting WEx. WEx are ignored on the clock edge that samples ADSP low, but are sampled on the subsequent clock edges. The output buffers are disabled when WEx are sampled low (regardless of OE). Data is clocked into the data input register when WEx sampled low. The address increases internally to the next address of burst if both WEx and ADV are sampled low. Individual byte write cycles are performed by any one or more byte write enable signals(WEa, WEb, WEc or WEd) sampled low. WEa controls DQ1~DQ8, WEb, controls DQ9~DQ16, WEc controls DQ17~DQ24 and WEd controls DQ25~DQ32. Read or write cycle may also be initiated with ADSC, instead of ADSP. The differences between cycles initiated with ADSC and ADSP are as follows;

- ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.
- WEx are sampled on the same clock edge that samples ADSC low (and ADSP high).

Addresses are generated for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is Low, linear burst sequence is selected. When this pin is High , Interleaved burst sequence is selected

BURST SEQUENCE TABLE

(Interleaved Burst)

LBO pin	High	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
First Address		0	0	0	1	1	0	1	1
↓		0	1	0	0	1	1	1	0
		1	0	1	1	0	0	0	1
Fourth Address		1	1	1	0	0	1	0	0

(Lenear Burst)

LBO pin	Low	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
First Address		0	0	0	1	1	0	1	1
↓		0	1	1	0	1	1	0	0
		1	0	1	1	0	0	0	1
Fourth Address		1	1	0	0	0	1	1	0

NOTE :

1. LBO pin must be tied to High or Low , and Floating State must not be allowed.

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

CS1	CS2	CS2	ADSP	ADSC	ADV	WRITE	K	Address Accessed	Operation
H	X	X	X	L	X	X	↑	N/A	Not Selected
L	L	X	L	X	X	X	↑	N/A	Not Selected
L	X	H	L	X	X	X	↑	N/A	Not Selected
L	L	X	X	L	X	X	↑	N/A	Not Selected
L	X	H	X	L	X	X	↑	N/A	Not Selected
L	H	L	L	X	X	X	↑	External Address	Begin Burst Read Cycle
L	H	L	H	L	X	L	↑	External Address	Begin Burst Write Cycle
L	H	L	H	L	X	H	↑	External Address	Begin Burst Read Cycle
X	X	X	H	H	L	H	↑	Next Address	Continue Burst Read Cycle
H	X	X	X	H	L	H	↑	Next Address	Continue Burst Read Cycle
X	X	X	H	H	L	L	↑	Next Address	Continue Burst Write Cycle
H	X	X	X	H	L	L	↑	Next Address	Continue Burst Write Cycle
X	X	X	H	H	H	H	↑	Current Address	Suspend Burst Read Cycle
H	X	X	X	H	H	H	↑	Current Address	Suspend Burst Read Cycle
X	X	X	H	H	H	L	↑	Current Address	Suspend Burst Write Cycle
H	X	X	X	H	H	L	↑	Current Address	Suspend Burst Write Cycle

NOTE :

1. X means "Don't Care"
2. The rising edge of clock is symbolized by ↑
3. WRITE=L means Write operation in WRITE TRUTH TABLE
WRITE=H means Read operation in WRITE TRUTH TABLE
4. Operation finally depends on status of asynchronous input pins (ZZ and OE)

WRITE TRUTH TABLE

GW	BW	WEa	WEb	WEc	WEd	Operation
H	H	X	X	X	X	READ
H	L	H	H	H	H	READ
H	L	L	H	H	H	WRITE BYTE a
H	L	H	L	H	H	WRITE BYTE b
H	L	H	H	L	L	WRITE BYTE c and d
H	L	L	L	L	L	WRITE ALL BYTES
L	X	X	X	X	X	WRITE ALL BYTES

NOTE :

1. X means "Don't Care"
2. All inputs in this table must meet setup and hold time around the rising edge of CLK (↑)

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

Operation	ZZ	\overline{OE}	I/O Status
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din,High-Z
Deselected	L	X	High-Z

NOTE

- 1 . X means "Don't Care"
- 2 . N.C state is Not Allowed.
- 3 . For write cycles that following read cycles, the output buffers must be disabled with \overline{OE} , otherwise data bus contention will occur.
- 4 . Sleep Mode means power down state of which stand-by current does not depend on cycle time.
- 5 . Deselected means power down state of which stand-by current depends on cycle time.

PASS-THROUGH TRUTH TABLE

Previous Cycle		Present Cycle				Next Cycle
Operation	WRITE	Operation	$\overline{CS1}$	WRITE	\overline{OE}	
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	Initiate Read Cycle Address=An Data=Qn-1 for all bytes	L	H	L	Read Cycle Data=Qn
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=Qn-1 for all bytes	H	H	L	No carryover from previous cycle
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=High-Z	H	H	H	No carryover from previous cycle
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	Initiate Read Cycle Address=An, Data=Qn-1 for one byte	L	H	L	Read Cycle Data=Qn
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	No new cycle Data=Dn-1 for one byte	H	H	L	No carryover from previous cycle

NOTE

- 1 . This operation makes written data immediately available at output during a read cycle preceded by a write cycle.
- 2 . $\overline{CS2}$ =Low and $\overline{CS2}$ =High .(Not Deselected)
- 3 . \overline{ADSC} =High when $\overline{CS1}$ =High (Not Deselected)
- 4 . WRITE = Low means that one or more byte write enable inputs (\overline{WEa} , \overline{WEb} , \overline{WEc} , \overline{WEd}) and \overline{BW} are Low or \overline{GW} is High.

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on V _{DD} Supply Relative to V _{SS}	V _{DD}	-0.3 to 4.6	V
Voltage on Any Other Pin Relative to V _{SS}	V _{IN}	-0.3 to 6.0	V
Power Dissipation	P _D	1.2	W
Storage Temperature	T _{STG}	-65 to +150	°C
Operating Temperature	T _{OPR}	0 to +70	°C
Storage Temperature Range Under Bias	T _{BIAS}	-10 to +85	°C

*NOTE : Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS (0°C ≤ T_A ≤ 70°C)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	V _{DD}	3.13	3.3	3.6	V
Ground	V _{SS}	0	0	0	V

DC ELECTRICAL CHARACTERISTICS (V_{DD}=3.3V-5%/+10%, T_A=0°C to +70°C)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	I _{II}	V _{IN} =V _{SS} to V _{DD}	-2	+2	μA	
Output Leakage Current	I _{OL}	Output Disabled, V _{OUT} =V _{SS} to V _{DD}	-2	+2	μA	
Operating Current	I _{CC}	I _{OUT} =0mA, ZZ < V _{IL} All Inputs = V _{IH} or V _{IL} Cycle Time ≥ t _{CYC} min	75MHz	-	200	mA
			66MHz	-	180	
			60MHz	-	160	
Standby Current	I _{SB}	Device deselected, I _{OUT} =0mA, ZZ ≤ V _{IL} All Inputs = V _{IH} or V _{IL} , Cycle Time ≥ t _{CYC} min	-	30	mA	
	I _{SB1}	Device deselected, ZZ ≤ V _{IL} All Inputs= Fixed(V _{DD} -0.2 or 0.2V) Cycle Time =0 MHz		5		mA
			L-Ver.	-		
	I _{SB2}	ZZ ≥ V _{DD} -0.2V All Inputs= V _{DD} -0.2 or 0.2V Cycle Time ≥ t _{CYC} min		5	mA	
			L-Ver.	-		200
Output Low Voltage	V _{OL}	I _{OL} =8.0mA	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} =-4.0mA	2.4	-	V	
Input Low Voltage	V _{IL}		-0.5*	0.8	V	
Input High Voltage	V _{IH}		2.2	5.5**	V	

* V_{IL}(min)=-3.0 (Pulse Width ≤20ns)

** In Case of I/O Pins, max. V_{IH} is V_{DD} +0.5V

CAPACITANCE* (TA=25°C, f=1Mhz)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	COUT	VOUT=0V	-	7	pF


*NOTE : Sampled not 100% tested.

TEST CONDITIONS (TA=0°C to 70°C, VDD=3.3V-5%/+10%, unless otherwise specified)


Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Time (Measured at 0.3V and 2.7V)	2ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1

2

Output Load (A)



Output Load (B)
(for tLZC, tLZOE, tHZOE & tHZC)



* Including Scope and Jig Capacitance

Fig. 1

KM732V589/L 32Kx32 Synchronous SRAM


AC TIMING CHARACTERISTICS (V_{DD}=3.3V-5%/+10%, T_A=0°C to +70°C)

Parameter	Symbol	KM732V589-13		KM732V589-15		KM732V589-17		Unit
		Min	Max	Min	Max	Min	Max	
Cycle Time	tCYC	13		15		17		ns
Clock Access Time	tCD		7		8		9	ns
Output Enable to Data Valid	tOE		6		7		8	ns
Clock High to Output Low-Z	tLZC	6		6		6		ns
Output Hold from Clock High	tOH	2.5		2.5		2.5		ns
Output Enable Low to Output Low-Z	tLZOE	2		2		2		ns
Output Enable High to Output High-Z	tHZOE	2	5	2	6	2	6	ns
Clock High to Output High-Z	tHZC		7		7		7	ns
Clock High Pulse Width	tCH	4.5		5.5		6		ns
Clock Low Pulse Width	tCL	4.5		5.5		6		ns
Address Setup to Clock High	tAS	2.5		2.5		2.5		ns
Address Status Setup to Clock High	tSS	2.5		2.5		2.5		ns
Data Setup to Clock High	tDS	2.5		2.5		2.5		ns
Write Setup to Clock High(GW, BW, WEx)	tWS	2.5		2.5		2.5		ns
Address Advance Setup to Clock High	tADVS	2.5		2.5		2.5		ns
Chip Select Setup to Clock High	tCSS	2.5		2.5		2.5		ns
Address Hold from Clock High	tAH	0.5		0.5		0.5		ns
Address Status Hold from Clock High	tSH	0.5		0.5		0.5		ns
Data Hold from Clock High	tDH	0.5		0.5		0.5		ns
Write Hold from Clock High(GW, BW, WEx)	tWH	0.5		0.5		0.5		ns
Address Advance Hold from Clock High	tADVH	0.5		0.5		0.5		ns
Chip Select Hold from Clock High	tCSH	0.5		0.5		0.5		ns
ZZ High to Power Down	tPDS	2		2		2		cycle
ZZ Low to Power Up	tPUS	2		2		2		cycle

NOTE :


1. All address inputs must meet the specified setup and hold times for all rising clock (Clk) edges whenever \overline{ADSC} and/or \overline{ADSP} is sampled low and this device is chip selected. All other synchronous inputs must meet the specified sample and hold times whenever this device is chip selected.
2. Both chip selects must be active whenever \overline{ADSC} or \overline{ADSP} is sampled low in order for the this device to remain enabled.
3. \overline{ADSC} or \overline{ADSP} must not be asserted for at least 2 Clocks after leaving ZZ state.

TIMING WAYFORM OF READ CYCLE




NOTE : The meaning of CS=Low is CS1=Low, CS2=High, and CS2=Low. CS=High means CS1=High or CS2=Low or CS2=High.

TIMING WAVEFORM OF WRITE CYCLE




TIMING WAVEFORM OF COMBINATION READ/WRITE CYCLE



KM732V589/L

32Kx32 Synchronous SRAM


TIMING WAVEFORM OF SINGLE READWRITE CYCLE



KM732V589/L

32Kx32 Synchronous SRAM


TIMING WAVEFORM OF POWER DOWN CYCLE



APPLICATION INFORMATION

DEPTH EXPANSION


The Samsung 32Kx32 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 32K depth to 64K depth without extra logic.



INTERLEAVE READ TIMING

(Refer to non-interleave write timing for interleave write timing) ;

2 Cycle Enable - 1 Cycle Disable Mode can reduce Data Contention in Dual Bank Operation.



64K x 16-Bit Synchronous Pipelined Burst SRAM

FEATURES

- Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- Single 3.3V-5%/+10% Power Supply.
- 5V Tolerant Inputs except I/O Pins
- Byte Write Enable Control
- Global Write Enable Controls a full bus-width write
- Power Down State via ZZ Signal.
- $\overline{LB\bar{O}}$ Pin allows a choice of either a interleaved burst or a linear burst
- Three Chip Enables for simple depth expansion with No Data Contention ; 2 cycle Enable, 1 cycle Disable
- Asynchronous Output Enable Control.
- \overline{ADSP} , \overline{ADSC} , \overline{ADV} Burst Control Pins.
- TTL-Level Three-State Outputs.
- 100-Pin QFP Package.

FAST ACCESS TIMES

Parameter	Symbol	-13	-15	-17	Unit
Cycle Time	tCYC	75	66	60	MHz
Clock Access Time	tCD	7	8	9	ns
Output Enable Access Time	tOE	6	7	8	ns

GENERAL DESCRIPTION

The KM716V689 is a 1,048,576-bit Synchronous Static Random Access Memory designed for high performance Second level Cache of i486/Pentium and /Power PC based System.

It is organized as 65,536 words of 16 bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications; \overline{GW} , \overline{BW} , $\overline{LB\bar{O}}$, ZZ.

Write cycles are internally self-timed and synchronous. Full bus-width write is done by \overline{GW} , and each byte write is performed by the combination of \overline{WEx} and \overline{BW} when \overline{GW} is High.


When $\overline{CS1}$ is high, \overline{ADSP} is blocked to control signals. Bursts can be initiate with either the address status processor (\overline{ADSP}) or address status cache controller (\overline{ADSC}) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance (\overline{ADV}) input.

$\overline{LB\bar{O}}$ Pin is DC operated and determines burst sequence (linear or Interleaved).


ZZ Pin controls Power Down State and reduces Stand by current regardless of CLK.

The KM716V689/L is fabricated using Samsung's high performance CMOS technology and is available in 100 pin QFP package. Multiple power and ground pins are utilized to minimize ground bounce

LOGIC BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



PIN NAME

SYMBOL	PIN NAME	PIN NO.	SYMBOL	PIN NAME	PIN NO.
A0-A15	Address Inputs	32, 33, 34, 35, 36 37, 44, 45, 46, 47 48, 80, 81, 82, 99, 100	VDD	Power Supply (+3.3V)	15, 41, 65, 91
			VSS	Ground	17, 40, 67, 90
			NC	No Connect	1,2,3,6,7,14,16,24, 25,28,29,30, 38,39, 42,43,49,50,51,52, 53,56,57,66,74,75, 78, 79,95, 96
ADV	Burst Address Advance	83	DQ1~ DQ16	Data Inputs/Outputs	8,9,12,13,18,19,22, 23, 58, 59 62, 63, 68, 69, 72 ,73
ADSP	Address Status Processor	84	VDDQ	Output Power Supply (+3.3V)	4, 11, 20, 27, 54, 61 70, 77
ADSC	Address Status Controller	85	VSSQ	Output Ground	5, 10, 21, 26, 55,60 71, 76
CLK	Clock	89			
CS1	Chip Select	98			
CS2	Chip Select	97			
CS2	Chip Select	92			
WE _x	Byte Write Enable	93, 94,			
OE	Output Enable	86			
GW	Global Write Enable	88			
BW	Byte Write Enable	87			
ZZ	Power Down Input	64			
LBO	Burst Mode Control	31			

FUNCTION DESCRIPTION

The KM716V689 is a synchronous SRAM designed to support the burst address accessing sequence of the i486/Pentium and Power PC based microprocessor. All inputs (with the exception of \overline{OE} / \overline{ZZ}) are sampled on rising clock edges. The start and duration of the burst access is controlled by $\overline{CS1}$, \overline{ADSC} , \overline{ADSP} and \overline{ADV} . The accesses are enabled with the chip select signals and output enable signals. Wait states are inserted into the access with \overline{ADV} .

During normal operation, \overline{ZZ} must be pulled LOW. When \overline{ZZ} is pulled HIGH, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When \overline{ZZ} returns to LOW, the SRAM normally operates after 2 cycles of wake up time.

Read cycles are initiated with \overline{ADSP} (regardless of \overline{WEx} and \overline{ADSC}) using the new external address clocked into the on-chip address register whenever \overline{ADSP} is sampled low, the chip selects are sampled active, and the output buffer is enabled with \overline{OE} . In read operation the data of cell array accessed by the current address, registered in the Data-out registers by the positive edge of Clk, are carried to the Data-out buffer by the next positive edge of Clk. The data, registered in the Data-out buffer, are projected to the output pins. \overline{ADV} is ignored on the clock edge that samples \overline{ADSP} asserted, but is sampled on the subsequent clock edges. The address increases internally for the next access of the burst when \overline{WEx} are sampled HIGH and \overline{ADV} is sampled low. And \overline{ADSP} is blocked to control signals by disabling $\overline{CS1}$.

All byte write is done by \overline{GW} (regardless of \overline{BW} and \overline{WEx}), and each byte write is performed by the combination of \overline{BW} and \overline{WEx} . when \overline{GW} is High.

Write cycles are performed by disabling the output buffers with \overline{OE} and asserting \overline{WEx} . \overline{WEx} are ignored on the clock edge that samples \overline{ADSP} low, but are sampled on the subsequent clock edges. The output buffers are disabled when \overline{WEx} are sampled low (regardless of \overline{OE}). Data is clocked into the data input register when \overline{WEx} sampled low. The address increases internally to the next address of burst if both \overline{WEx} and \overline{ADV} are sampled low. Individual byte write cycles are performed by any one or more byte write enable signals(\overline{WEa} , \overline{WEb}) sampled low. \overline{WEa} controls DQ1~DQ8, \overline{WEb} , controls DQ9~DQ16. Read or write cycle may also be initiated with \overline{ADSC} , instead of \overline{ADSP} . The differences between cycles initiated with \overline{ADSC} and \overline{ADSP} are as follows;

- \overline{ADSP} must be sampled high when \overline{ADSC} is sampled low to initiate a cycle with \overline{ADSC} .
- \overline{WEx} are sampled on the same clock edge that samples \overline{ADSC} low (and \overline{ADSP} high).

Addresses are generated for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the $\overline{LB0}$ pin. When this pin is Low, linear burst sequence is selected. When this pin is High, Interleaved burst sequence is selected

BURST SEQUENCE TABLE

(Interleaved Burst)

$\overline{LB0}$ pin	High	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
First Address		0	0	0	1	1	0	1	1
↓		0	1	0	0	1	1	1	0
		1	0	1	1	0	0	0	1
Fourth Address		1	1	1	0	0	1	0	0

(Linear Burst)

$\overline{LB0}$ pin	Low	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
First Address		0	0	0	1	1	0	1	1
↓		0	1	1	0	1	1	0	0
		1	0	1	1	0	0	0	1
Fourth Address		1	1	0	0	0	1	1	0

NOTE :

1. $\overline{LB0}$ pin must be tied to High or Low, and Floating State must not be allowed.

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

CS1	CS2	CS2	ADSP	ADSC	ADV	WRITE	K	Address Accessed	Operation
H	X	X	X	L	X	X	↑	N/A	Not Selected
L	L	X	L	X	X	X	↑	N/A	Not Selected
L	X	H	L	X	X	X	↑	N/A	Not Selected
L	L	X	X	L	X	X	↑	N/A	Not Selected
L	X	H	X	L	X	X	↑	N/A	Not Selected
L	H	L	L	X	X	X	↑	External Address	Begin Burst Read Cycle
L	H	L	H	L	X	L	↑	External Address	Begin Burst Write Cycle
L	H	L	H	L	X	H	↑	External Address	Begin Burst Read Cycle
X	X	X	H	H	L	H	↑	Next Address	Continue Burst Read Cycle
H	X	X	X	H	L	H	↑	Next Address	Continue Burst Read Cycle
X	X	X	H	H	L	L	↑	Next Address	Continue Burst Write Cycle
H	X	X	X	H	L	L	↑	Next Address	Continue Burst Write Cycle
X	X	X	H	H	H	H	↑	Current Address	Suspend Burst Read Cycle
H	X	X	X	H	H	H	↑	Current Address	Suspend Burst Read Cycle
X	X	X	H	H	H	L	↑	Current Address	Suspend Burst Write Cycle
H	X	X	X	H	H	L	↑	Current Address	Suspend Burst Write Cycle

NOTE :

1. X means "Don't Care"
2. The rising edge of clock is symbolized by ↑
3. WRITE =L means Write operation in WRITE TRUTH TABLE
WRITE =H means Read operation in WRITE TRUTH TABLE
4. Operation finally depends on status of asynchronous input pins (ZZ and OE)

WRITE TRUTH TABLE

GW	BW	WEa	WEb	Operation
H	H	X	X	READ
H	L	H	H	READ
H	L	L	H	WRITE BYTE a
H	L	H	L	WRITE BYTE b
H	L	L	L	WRITE ALL BYTEs
L	X	X	X	WRITE ALL BYTEs

NOTE :

1. X means "Don't Care"
2. All inputs in this table must meet setup and hold time around the rising edge of CLK (↑)

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

Operation	ZZ	OE	I/O Status
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din,High-Z
Deselected	L	X	High-Z

NOTE

- 1 . X means "Don't Care"
- 2 . N.C state is Not Allowed.
- 3 . For write cycles that following read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.
- 4 . Sleep Mode means power down state of which stand-by current does not depend on cycle time.
- 5 . Deselected means power down state of which stand-by current depends on cycle time.

2

PASS-THROUGH TRUTH TABLE

Previous Cycle		Present Cycle				Next Cycle
Operation	WEx	Operation	CS1	WRITE	OE	
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	Initiate Read Cycle Address=An Data=Qn-1 for all bytes	L	H	L	Read Cycle Data=Qn
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=Qn-1 for all bytes	H	H	L	No carryover from previous cycle
Write Cycle, All bytes Address=An-1, Data=Dn-1	All L	No new cycle Data=High-Z	H	H	H	No carryover from previous cycle
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	Initiate Read Cycle Address=An, Data=Qn-1 for one byte	L	H	L	Read Cycle Data=Qn
Write Cycle, One byte Address=An-1, Data=Dn-1	One L	No new cycle Data=Dn-1 for one byte	H	H	L	No carryover from previous cycle

NOTE

- 1 . This operation makes written data immediately available at output during a read cycle preceded by a write cycle.
- 2 . CS2 =Low and CS2=High .(Not Deselected)
- 3 . ADSC =High when CS1=High (Not Deselected)
- 4 . WEx = Low means that one or more byte write enable inputs (WEa, WEb) and BW are Low or GW is High.

KM716V689 64Kx16 Synchronous SRAM

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on V _{DD} Supply Relative to V _{SS}	V _{DD}	-0.3 to 4.6	V
Voltage on Any Other Pin Relative to V _{SS}	V _{IN}	-0.3 to 6.0	V
Power Dissipation	P _D	1.2	W
Storage Temperature	T _{STG}	-65 to +150	°C
Operating Temperature	T _{OPR}	0 to +70	°C
Storage Temperature Range Under Bias	T _{BIAS}	-10 to +85	°C

*NOTE : Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS (0°C ≤ T_A ≤ 70°C)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	V _{DD}	3.13	3.3	3.6	V
Ground	V _{SS}	0	0	0	V

DC ELECTRICAL CHARACTERISTICS (V_{DD}=3.3V-5%/+10%, T_A=0°C to +70°C)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	I _{il}	V _{IN} =V _{SS} to V _{DD}	-2	+2	μA	
Output Leakage Current	I _{ol}	Output Disabled, V _{OUT} =V _{SS} to V _{DD}	-2	+2	μA	
Operating Current	I _{CC}	I _{OUT} =0mA, Z _Z < V _{IL}	75MHz	-	200	mA
		All Inputs = V _{IH} or V _{IL}	66MHz	-	180	
			60MHz	-	160	
Standby Current	I _{sb}	Device deselected, I _{OUT} =0mA, Z _Z ≤ V _{IL}	-	30	mA	
	I _{sb1}	Device deselected, Z _Z ≤ V _{IL}	-	5		
		All Inputs= Fixed(V _{DD} -0.2 or 0.2V)	-	5		
Output Low Voltage	V _{ol}	I _{ol} =8.0mA	-	0.4	V	
		I _{oh} =-4.0mA	2.4	-		
Output High Voltage	V _{oh}	I _{oh} =-4.0mA	2.4	-	V	
Input Low Voltage	V _{il}		-0.5*	0.8	V	
Input High Voltage	V _{ih}		2.2	5.5**	V	

* V_{il}(min)=-3.0 (Pulse Width ≤20ns)

** In Case of I/O Pins, max. V_{ih} is V_{DD}+0.5V

CAPACITANCE* (TA=25°C, f=1Mhz)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	COU	VOUT=0V	-	7	pF


*NOTE : Sampled not 100% tested.

TEST CONDITIONS (TA=0°C to 70°C, VDD=3.3V-5%/+10%, unless otherwise specified)


Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Time (Measured at 0.3V and 2.7V)	2ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1

2

Output Load (A)



Output Load (B)
(for tLZC, tLZOE, tHZOE & tHZC)



* Including Scope and Jig Capacitance

Fig. 1


AC TIMING CHARACTERISTICS ($V_{DD}=3.3V-5\%/+10\%$, $T_A=0^{\circ}C$ to $+70^{\circ}C$)

Parameter	Symbol	KM716V689-13		KM716V689-15		KM716V689-17		Unit
		Min	Max	Min	Max	Min	Max	
Cycle Time	tCYC	13		15		17		ns
Clock Access Time	tCD		7		8		9	ns
Output Enable to Data Valid	tOE		6		7		8	ns
Clock High to Output Low-Z	tLZC	6		6		6		ns
Output Hold from Clock High	tOH	3		3		3		ns
Output Enable Low to Output Low-Z	tLZOE	2		2		2		ns
Output Enable High to Output High-Z	tHZOE	2	5	2	6	2	6	ns
Clock High to Output High-Z	tHZC		7		7		7	ns
Clock High Pulse Width	tCH	4.5		5.5		6		ns
Clock Low Pulse Width	tCL	4.5		5.5		6		ns
Address Setup to Clock High	tAS	2.5		2.5		2.5		ns
Address Status Setup to Clock High	tSS	2.5		2.5		2.5		ns
Data Setup to Clock High	tDS	2.5		2.5		2.5		ns
Write Setup to Clock High(GW, BW, WEx)	tWS	2.5		2.5		2.5		ns
Address Advance Setup to Clock High	tADVS	2.5		2.5		2.5		ns
Chip Select Setup to Clock High	tCSS	2.5		2.5		2.5		ns
Address Hold from Clock High	tAH	0.5		0.5		0.5		ns
Address Status Hold from Clock High	tSH	0.5		0.5		0.5		ns
Data Hold from Clock High	tDH	0.5		0.5		0.5		ns
Write Hold from Clock High(GW, BW, WEx)	tWH	0.5		0.5		0.5		ns
Address Advance Hold from Clock High	tADVH	0.5		0.5		0.5		ns
Chip Select Hold from Clock High	tCSH	0.5		0.5		0.5		ns
ZZ High to Power Down	tPDS	2		2		2		cycle
ZZ Low to Power Up	tPUS	2		2		2		cycle

NOTE :


1. All address inputs must meet the specified setup and hold times for all rising clock (Clk) edges whenever \overline{ADSC} and/or \overline{ADSP} is sampled low and this device is chip selected. All other synchronous inputs must meet the specified sample and hold times whenever this device is chip selected.
2. Both chip selects must be active whenever \overline{ADSC} or \overline{ADSP} is sampled low in order for the this device to remain enabled.
3. \overline{ADSC} or \overline{ADSP} must not be asserted for at least 2 Clocks after leaving ZZ state.

TIMING WAVEFORM OF READ CYCLE




NOTE : The meaning of \overline{CS} =Low is $\overline{CS1}$ =Low, $CS2$ =High, and $\overline{CS2}$ =Low. \overline{CS} =High means $\overline{CS1}$ =High or $CS2$ =Low or $\overline{CS2}$ =High.


TIMING WAYEFORM OF WRITE CYCLE




TIMING WAVEFORM OF COMBINATION READ/WRITE CYCLE



TIMING WAYFORM OF SINGLE READWRITE CYCLE




TIMING WAVEFORM OF POWER DOWN CYCLE



APPLICATION INFORMATION

DEPTH EXPANSION


The Samsung 64Kx16 Synchronous Pipelined Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 64K depth to 128K depth without extra logic.



INTERLEAVE READ TIMING

(Refer to non-interleave write timing for interleave write timing) ;

2 Cycle Enable - 1 Cycle Disable Mode can reduce Data Contention in Dual Bank Operation.



64K x 36-Bit Synchronous Pipelined Burst SRAM

FEATURES

- Synchronous Operation.
- 2 Stage Pipelined operation with 4 Burst
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On- Chip Address and Control Registers.
- Core Supply Voltage : 3.3V±5%
- I/O Supply Voltage : 2.5V+0.4V/-0.13V
- Byte Write Enable Control
- Global Write Enable Controls a full bus-width write
- Power Down State via ZZ Signal.
- $\overline{LB0}$ Pin allows a choice of either a interleaved burst or a linear burst
- Three Chip Enables for simple depth expansion with No Data Contention ; 2 cycle Enable, 1 cycle Disable
- Asynchronous Output Enable Control.
- \overline{ADSP} , \overline{ADSC} , \overline{ADV} Burst Control Pins.
- TTL-Level Three-State Outputs.
- 100-Pin QFP Package.

GENERAL DESCRIPTION

The KM732V695/L is a 2,359,296-bit Synchronous Static Random Access Memory designed for high performance Second level Cache of P6 and Power PC based System.

It is organized as 65,536 words of 36 bits and integrates address and control registers, a 2-bit burst address counter and added some new functions for high performance cache RAM applications; \overline{GW} , \overline{BW} , $\overline{LB0}$, ZZ.

Write cycles are internally self-timed and synchronous. Full bus-width write is done by \overline{GW} , and each byte write is performed by the combination of \overline{WE}_x and \overline{BW} when \overline{GW} is High.

When $\overline{CS1}$ is high, \overline{ADSP} is blocked to control signals. Bursts can be initiated with either the address status processor (\overline{ADSP}) or address status cache controller (\overline{ADSC}) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance (\overline{ADV}) input.

$\overline{LB0}$ Pin is DC operated and determines burst sequence (linear or Interleaved).


ZZ Pin controls Power Down State and reduces Stand by current regardless of CLK.

The KM736V695/L is fabricated using Samsung's high performance CMOS technology and is available in a 100 pin QFP package. Multiple power and ground pins are utilized to minimize ground bounce

FAST ACCESS TIMES

Parameter	Symbol	-7.5	-8.6	-10	Unit
Cycle Time	tCYC	133	117	100	MHz
Clock Access Time	tCD	4.5	5.0	5.5	ns
Output Enable Access Time	tOE	4.5	5.0	5.5	ns

LOGIC BLOCK DIAGRAM



2

KM736V687

Advance 64Kx36 Synchronous SRAM

64K x 36-Bit Synchronous Burst SRAM

FEATURES

- Synchronous Operation.
- On-Chip Address Counter.
- Self-Timed Write Cycle.
- On-Chip Address and Control Registers.
- Single 3.3V±5% Power Supply.
- 5V Tolerant Inputs except I/O Pins
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write
- Asynchronous Output Enable Control.
- \overline{ADSP} , \overline{ADSC} , \overline{ADV} Burst Control Pins.
- \overline{LBO} Pin allows a choice of either a interleaved burst or a linear burst
- Three Chip Enables for simple depth expansion with No Data Contention
- TTL-Level Three-State Outputs.
- 100-Pin TQFP Package.

FAST ACCESS TIMES

Parameter	Symbol	-8	-9	-10	Unit
Cycle Time	tCYC	10	15	17	ns
Clock Access Time	tCD	8	9	10	ns
Output Enable Access Time	tOE	5	5	5	ns

GENERAL DESCRIPTION

The KM736V687 is a 2,359,296 bit Synchronous Static Random Access Memory designed to support zero wait state performance with advanced i486/Pentium address pipelining.


When $\overline{CS1}$ is high, \overline{ADSP} is blocked to control signals. It is organized as 65,536 words of 36 bits and integrates address and control registers, a 2-bit burst address counter and high output drive circuitry onto a single integrated circuit for reduced component count implementations of high performance cache RAM applications.


Write cycles are internally self-timed and synchronous. The self-timed write feature eliminates complex off chip write pulse shaping logic, simplifying the cache design and further reducing the component count.

Bursts can be initiated with either the address status processor (\overline{ADSP}) or address status cache controller (\overline{ADSC}) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance (\overline{ADV}) input.


The KM736V687 is implemented in Samsung's high performance CMOS technology and is available in a 100 pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce

LOGIC BLOCK DIAGRAM






PACKAGE DIMENSIONS 3



PACKAGE DIMENSIONS



Unit : mm/inch



3


PACKAGE DIMENSIONS

Unit : mm/inch



PACKAGE DIMENSIONS



Unit : mm/inch



3


PACKAGE DIMENSIONS

Unit : mm/inch



PACKAGE DIMENSIONS



Unit : mm/inch



3



PACKAGE DIMENSIONS

Unit : mm/inch



PACKAGE DIMENSIONS



Unit : mm/inch



3


PACKAGE DIMENSIONS

Unit : mm/inch



PACKAGE DIMENSIONS



Unit : mm/inch



3



PACKAGE DIMENSIONS

Unit : mm/inch



PACKAGE DIMENSIONS



Unit : mm/inch



3


PACKAGE DIMENSIONS

Unit : mm/inch



PACKAGE DIMENSIONS

Unit : mm/inch




3

PACKAGE DIMENSIONS



840187 SWM 5047018

Unit : mm/inch



PACKAGE DIMENSIONS


Unit : mm/inch



3


PACKAGE DIMENSIONS

Unit : mm/inch



PACKAGE DIMENSIONS

Unit : mm/inch




3



SALES OFFICES and MANUFACTURER'S REPRESENTATIVES

4



SAMSUNG SEMICONDUCTOR SALES OFFICES-U.S.A.

Northwest

3655 North First Street
San Jose, CA 95134
TEL: (408) 954-7000
FAX: (408) 954-7883

North Central

300 Park Boulevard
Suite 210
Itasca, IL 60143-2636
TEL: (708) 775-1050
FAX: (708) 775-1058

Northeast

119 Russell Street
Littleton, MA 01460
TEL: (508) 486-0700
FAX: (508) 486-8209

Southwest

16253 Laguna Canyon Road
Suite 100
Irvine, CA 92718
TEL: (714) 753-7530
FAX: (714) 753-7544

South Central

15851 Dallas Parkway
Suite 410
Dallas, TX 75248-3307
TEL: (214) 770-7970
FAX: (214) 770-7971

Southeast

802 Greenvalley Road
Suite 204
Greensboro, NC 27408
TEL: (919) 370-1600
FAX: (919) 370-1633

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

ALABAMA

SOUTHERN COMPONENT SALES

307 Clinton Ave. East
Suite 413
Huntsville, AL 35801
TEL: (205) 533-6500
FAX: (205) 533-6578

ARIZONA

O'DONNELL ASSOCIATES TEL: (602) 944-9542
2432 W. Peoria Ave.
Suite 1026
Phoenix, AZ 85029
FAX: (602) 861-2615
O'DONNELL ASSOCIATES TEL: (602) 797-2047
11449 N. Copper Springs Trail
Tucson, AZ 85737
FAX: (602) 797-2047

CALIFORNIA

BESTRONICS TEL: (619) 693-1111
9683 Tierra Granda Street
Suite 102
San Diego, CA 92126
FAX: (619) 693-1963

I-SQUARED TEL: (408) 988-3400
3355-1 Scott Blvd.
Suite 102
FAX: (408) 988-2079

Santa Clara, CA 95054

WESTAR REP COMPANY TEL: (714) 453-7900
15265 Alton Parkway
Suite 400
FAX: (714) 453-7930

Irvine, CA 92718

WESTAR REP COMPANY TEL: (818) 880-0594
26500 Agoura Rd.
Suite 204
FAX: (818) 880-5013

Calabasas, CA 91302

CANADA

INTELTECH, INC. TEL: (613) 762-8014
275 Michael Copeland Drive
FAX: (613) 253-1370

Kanata, Ontario K2M 2G2

INTELTECH, INC. TEL: (514) 343-4877
3700 Griffith Street
Suite 93
FAX: (514) 343-4355

St. Laurent, Quebec H4T 1A7

INTELTECH, INC. TEL: (905) 629-0082
5525 Orbitor Drive
Suite 2
FAX: (905) 629-1795

Mississauga, Ontario L4W4Y8

COLORADO

FRONT RANGE MARKETING TEL: (303) 443-4780
3100 Arapahoe Road
Suite 404
FAX: (303) 447-0371
Boulder, CO 80303

FLORIDA

B/B TECH SALES TEL: (305) 477-0341
3900 N.W. 79th Avenue
Suite 636
FAX: (305) 477-0343

Miami, FL 33166

DYNE-A-MARK TEL: (407) 660-1661
500 Winderley Place
Suite 110
FAX: (407) 660-9407

Maitland, FL 32751

DYNE-A-MARK TEL: (305) 485-3500
3355 N.W. 55th Street
FAX: (305) 485-6555

Fort Lauderdale, FL 33309

DYNE-A-MARK TEL: (407) 725-7470
742 Penguin Ave., NE
FAX: (407) 984-2718

Palm Bay, FL 32905

DYNE-A-MARK TEL: (813) 345-9411
7884 Tent Avenue S
FAX: (813) 345-3731

St. Petersburg, FL 33707

GEORGIA

SOUTH ATLANTIC COMPONENT SALES

3300 Holcomb Bridge Road
Suite 210
TEL: (404) 447-6154
FAX: (404) 447-6714

Norcross, GA 30092

ILLINOIS

DAVIX INTERNATIONAL LTD. TEL: (708) 259-5300
1655 N. Arlington Heights Rd.
Suite 204East
FAX: (708) 259-5428

Arlington Heights, IL 60004

INDIANA

GEN II MARKETING, INC. TEL: (317) 848-3083
31 E. Main Street
FAX: (317) 848-1264

Carmel, IN 46032

GEN II MARKETING, INC TEL: (219) 436-4485
1415 Magnavox Way
Suite 130
FAX: (219) 436-1977

Ft. Wayne, IN 46804

IOWA

ASSOCIATED ELECTRONIC MARKETERS, INC.
 4001 Shady Oak
 Marion, IA 52302
 TEL: (319) 377-1129
 FAX: (319) 377-1539

KANSAS

ASSOCIATED ELECTRONIC MARKETERS, INC.
 8843 Long St.
 Lenexa, KS 66215
 TEL: (913) 888-0022
 FAX: (913) 888-4848

KENTUCKY

GEN II MARKETING, INC.
 4012 Dupont Circle
 Suite 414
 Louisville, KY 40207
 TEL: (502) 894-9903
 FAX: (502) 893-2435

MASSACHUSETTS

NEW TECH SOLUTIONS, INC.
 111 South Bedford Street
 Suite 102
 Burlington, MA 01803
 TEL: (617) 229-8888
 FAX: (617) 229-1614

MICHIGAN

MICROTECH SALES
 9357 General Drive
 Suite 116
 Plymouth, MI 48170
 TEL: (313) 459-0200
 FAX: (313) 459-0232

MINNESOTA

GP SALES, INC.
 7600 Parklawn
 Suite 315
 Edina, MN 55435
 TEL: (612) 831-2362
 FAX: (612) 831-2619

MISSOURI

ASSOCIATED ELECTRONIC MARKETERS, INC.
 11520 St. Charles Rock Rd.
 Suite 131
 Bridgeton, MO 63044
 TEL: (314) 298-9900
 FAX: (314) 298-8660

NEW YORK

NEPTUNE ELEC.
 255 Executive Dr.
 Suite 211
 Plainview, NY 11803
 TEL: (516) 349-1600
 FAX: (516) 349-1343

T-SQUARED
 6170 Wynnmoor Drive
 Cicero, NY 13039
 TEL: (315) 699-1559
 FAX: (315) 699-1705

T-SQUARED
 7353 Victor-Pittsford Road
 Victor, NY 14564
 TEL: (716) 924-9101
 FAX: (716) 924-4946

T-SQUARED
 1790 Pennsylvania Avenue
 Apalachin, NY 13732
 TEL: (607) 625-3983
 FAX: (607) 625-5294

NORTH CAROLINA

SOUTH ATLANTIC COMPONENT SALES
 5200 Park Road
 Suite 103
 Charlotte, NC 28209
 TEL: (704) 525-0510
 FAX: (704) 525-9714

SOUTH ATLANTIC COMPONENT SALES
 4904 Waters Edge Drive
 Suite 268
 Raleigh, NC 27606
 TEL: (919) 859-9970
 FAX: (919) 859-9974

OHIO

J.N. BAILEY & ASSOCIATES
 129 W. Main Street
 New Lebanon, OH 45345
 TEL: (513) 687-1325
 FAX: (513) 687-2930

J.N. BAILEY & ASSOCIATES
 3591 Milton Avenue
 Columbus, OH 43214
 TEL: (614) 262-7274
 FAX: (614) 262-0384

J.N. BAILEY & ASSOCIATES
 1667 Devonshire Drive
 Brunswick, OH 44212
 TEL: (216) 273-3798
 FAX: (216) 225-1461

OREGON

ATMI
 4900 SW Griffith
 Suite 155
 Beaverton, OR 97005
 TEL: (503) 643-8307
 FAX: (503) 643-4364

PENNSYLVANIA

CMS SALES & MARKETING
 527 Plymouth Road
 Suite 420
 Plymouth Meeting, PA 19462
 TEL: (215) 834-6840
 FAX: (215) 834-6848

PUERTO RICO

DIGIT-TECH
 P.O. Box 1945
 Calle Cruz #2
 Bajos, San German
 Puerto Rico 00753
 TEL: (809) 892-4260
 FAX: (809) 892-3366

TEXAS

O'DONNELL ASSOCIATES
 5959 Gateway West
 Suite 558
 El Paso, TX 79925
 TEL: (915) 778-2581
 FAX: (915) 778-6429

VIELOCK ASSOCIATES
 555 Republic Drive
 Suite 105
 Plano, TX 75074
 TEL: (214) 881-1940
 FAX: (214) 423-8556

VIELOCK ASSOCIATES
 9430 Research Blvd.
 Echelon Bldg. 2, Suite 330
 Austin, TX 78759
 TEL: (512) 345-8498
 FAX: (512) 346-4037

VIELOCK ASSOCIATES
 10700 Richmond Avenue
 Suite 108
 Houston, TX 77042
 TEL: (713) 974-3287
 FAX: (713) 974-3289

UTAH

FRONT RANGE MARKETING, INC.
 488 E. 6400 South
 Suite 280
 Murray, UT 84107
 TEL: (801) 288-2500
 FAX: (801) 288-2505

WASHINGTON

ATMI
 8521 154th Ave., NE
 Redmond, WA 98052
 TEL: (206) 869-7636
 FAX: (206) 869-9841

WISCONSIN

DAVIX INTERNATIONAL LTD.
 N91 W17194 Appleton Avenue
 Menomonee Falls, WI 53051
 TEL: (414) 255-1600
 FAX: (414) 255-1863

• • • • •

SAMSUNG SEMICONDUCTOR SALES OFFICES-EUROPE

SAMSUNG SEMICONDUCTOR EUROPE GmbH Am Unisyspark 1, 65843 Sulzbach (Germany) TEL: 0049-6196-582-06 FAX: 0049-6196-750-345	MUENCHEN OFFICE Cari-Zeiss-Ring 9 D-85737 Ismaning bei Muenchen TEL: 0049-89-964838 FAX: 0049-89-964873	MILANO OFFICE Viale G. Matteotti, 26 I-20095 Cusano Milanino TEL: 0039-2-66400181 FAX: 0039-2-6192279	LONDON Samsung House 225 Hook Rise South Surbiton Surrey KT6 7LD TEL: 0044-81-3914550 FAX: 0044-81-9742540	BIRMINGHAM OFFICE Florence House St. Mary's Road Hinckley, Leicestershire LE10 1EQ TEL: 0044-455-891111 FAX: 0044-455-612345
PARIS OFFICE Centre d'Affaires La Boursidiere RN 186, Bat. Bourgogne, BP 202 92357 Le Plessis-Robinson TEL: 0033-1-40940700 FAX: 0033-1-40940216	STOCKHOLM OFFICE Bergkaellavaegen 32 P.O. Box 319 S-19130 Sollentuna TEL: 0046-8-6269626 FAX: 0046-8-6268638	BARCELONA OFFICE C. Provenza, 5193-1 E-08025 Barcelona TEL: 0034-3-4-504876 FAX: 0034-3-4-331944	BELGIUM OFFICE Rue de Geneve 10, B3 B-1140 Brussels TEL: 0032-2-2456510 FAX: 0032-2-2456313	

SAMSUNG SEMICONDUCTOR-REPRESENTATIVES

EUROPE

BELGIUM

DANE-LEC BELGIUM
 91-93 Rue J.D. Navez
 B-1210 Bruxelles

TEL : 0032-2-2167058
 FAX : 0032-2-2166871

DENMARK

EXATEC A/S
 Mileparken 20E
 DK-2740 Skovlunde

TEL : 0045-44927000
 FAX : 0045-44926020

MIKO KOMPLEMENT AB
 Segersbyvaegen 3
 S-14502 Norsborg

TEL : 0046-853189080
 FAX : 0046-853175340

FINLAND

TAHINIK OY
 P.O. Box 125
 SF-00241 Helsinki

TEL : 00358-1482177
 FAX : 00358-1482189

OY FINTRONIC AB
 Pyyntitie 3
 SF-02230 Espoo

TEL : 00358-0887331
 FAX : 00358-088733342

FRANCE

MEGACHIP
 7 avenue du Canada
 ZA de Courtaboeuf
 91966 LES UILIS Cedex
 FRANCE

TEL : 0033-1-69290404
 FAX : 0033-1-69290039

SCAIB
 80 Rue d'Arcueil
 Silic 137
 94523 RUNGIS Cedex
 FRANCE

TEL : 0033-1-46872313
 FAX : 0033-1-45605549

GERMANY

ASTRONIC GmbH

Gruenwalder Weg 30
 D-82041 Deisenhofen

TEL : 0049-89-6130303
 FAX : 0049-89-6131668

CANNING ELECTRONIC DISTRIBUTION CED GmbH

Laatzener Str. 19
 D-30539 Hannover Delete

TEL : 0049-511-87640
 FAX : 0049-551-8764160

MSC VERTRIEBS GmbH

Industrie Str. 16
 D-76297 Stutensee 3

TEL : 0049-7249-9100
 FAX : 0047-7249-7993

MICRONETICS GmbH

Dieselstrasse 12
 D-71272 Renningen

TEL : 0049-7159-92583-0
 FAX : 0049-7159-9258355

SILCOM ELECTRONICS VERTRIEBS GmbH

Hindenburg Str. 284
 D-41061 Moenchengladbach

TEL : 0049-2161-15074
 FAX : 0049-2161-183313

ITALY

DEUTSCHE ITT INDUSTRIES GmbH

Viale Milanofiori E/5
 I-20090 Assago Mi

TEL : 0039-2-824701
 FAX : 0039-2-8242631/8242831

FANTON COMPONENTS BOLOGNA S.R.L.

Via O. Simoni, 5
 I-40011 Anzola dell' Emilia

TEL : 0039-51-735015
 FAX : 0039-51-735013

RAFI ELETTRONICA SPA

Via Savona 134
 I-20144 Milano

TEL : 0039-2-48300431
 FAX : 0039-2-428880

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

THE NETHERLANDS

MALCHUS BV HANDELMIJ
Fokkerstraat 511-513
Postbus 48
NI-3125 BD Schiedam

TEL: 0031-10-4277777
FAX: 0031-10-4154867

SPAIN

SEMICONDUCTORS S.A.
Ronda General Mitre
240 Bjs
E-08006 Barcelona

TEL: 0034-3-2172340
FAX: 0034-3-2176598

SWEDEN

MIKO COMPONENTS
Segersbyvaegen 3
P.P. Box 2001
S-14502 Norsborg

TEL: 0046-853-189080
FAX: 0046-853-175340

SWITZERLAND

ELBATEX AG

Hard Str. 72
CH-5430 Wettingen Schweiz

TEL: 0041-56275511
FAX: 0041-56275532

UNITED KINGDOM

MAGNATEC

Coventry Road
Lutterworth
Leicestershire
LE17 4JB

TEL: 0044-455-554711
FAX: 0044-455-552612

ICE ELECTRONICS LTD.

31-32 Stephenson Road
Burrell Road Industrial Estate
St. Ives
Cambridgeshire
PE17 4WJ

TEL: 0044-480-496466
FAX: 0044-480-496621

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

ASIA

HONG KONG

AV. CONCEPT LTD.

Unit 11-15, 11/FL., Block A, TEL : 334733
Focal Industrial Centre FAX : 7643108
21 Man Lok Street, Hunghom,
Kowloon, Hong Kong

PROTECH COMPONENTS LTD.

Unit 2,3/FL., Wah Shing Centre, TEL : 7930882
11 Shing Yip Street, FAX : 7930811
Kwun Tong, Kowloon,
Hong Kong

WISEWORLD ELECTRONICS LTD.

Room 708, Tower A, 7/F1., TEL : 7658923
Hungom Commercial Centre, FAX : 3636203
31-39 Ma Tau Wai Road, Honghom,
Hong Kong

CENTENNIAL ELECTRONICS LTD.

Unit 2,23/FL., TEL : 565-5898
Westlands Center, FAX : 564-5411
No. 20 Westlands Road,
Quarry Bay, Hong Kong

**SOLARBRITE ELECTRONICS LTD.
(CALCULATOR & WATCH)**

Unit 1,11/FL., Tower 1, Horbour TEL : 3633233
Centre 1, Hok cheung FAX : 3633900
St, Hunghom, Kowloon,
Hong Kong

**ATLANTIC COMPONENTS LTD.
(MEMORY & PC)**

Unit 502, 5/FL., Tower III TEL : 7991996
Enterprise Square, FAX : 7559452
9 Sheung Yuet Road, Kowloon Bay,
Kowloon, Hong Kong

LISENG & CO.

(4BIT/8BIT ONE CHIP SOFTWARE HOUSE)
Flat B&C, 6/FL., Four Seas TEL : 5431338
Communication Bank Bldg, FAX : 5442602
49-51 bonham Strand
West, Hong Kong

**DATAWORLD INTERNATIONAL LTD.
(MIYUKI ELECTRONICS (HK) LTD.)
(ASIC DESIGN HOUSE)**

Flat No. 3-4-5/F1., TEL : 7862611
Yuen Shing Ind. bldg., FAX : 7856213
1033, Yee Kuk Street, West,
Kowloon, Hong Kong

**SYNTHESIS SYSTEMS DESIGN LTD.
(ASIC DESIGN HOUSE)**

Unit 4,12/FL., Chai Wan Ind. City, TEL : 557-1102
Phase 2, No.70, Wing Tai Road, FAX : 8892962
Chai Wan, Hong Kong

**MACRO LONG DEVELOPMENT LTD.
(CHINA AREA-SUMAN OFFICE)**

5/FL., Block E, Hing Yip Factory Bldg., TEL : 7970605
31, Hing Yip St. Kwan Long, FAX : 3418363
Kowloon, Hong Kong

TAIWAN

YOSUN INDUSTRIAL CORP.

7F, No.76, Sec.1, TEL : 02-788-1991
Cheng Kung Rd. Nan Kang, FAX : 02-788-1996
Taipei, R.O.C

SANT SONG CORP.

4/FL., No.12, Lane 94, Tsao TEL : 02-662-7829
Ti Wei, Shen Keng Hsiang, FAX : 02-662-0781
Taipei, Hsien, Taiwan, R.O.C

SUPREME ELECTRONICS CO., LTD.

18/FL., No.67, Section 2, TEL : 02-7023258/
Tun Hwa S.Road, 7023278
Taipei, Taiwan, R.O.C FAX : 02-7063196

JAPAN

TOMEN ELECTRONICS CORP.

1-1, Uchisaiwa-Cho 2-Chome, TEL : 03-3506-3654
Chiyoda-Ku, Tokyo, 100 Japan FAX : 03-3506-3497

RIKEI

Nichimen Bldg., TEL : 06-201-2081
2-2, Nakanojima 2-Chome, FAX : 06-222-1185
Kita-Ku, Osaka, 530 Japan

ISECO

26-3, Kitamagome 2-Chome, TEL : 03-3777-3611
Ota-Ku, Tokyo, 143 Japan FAX : 03-3777-3614

ADO

7/FL., Sasage Bldg., TEL : 03-3257-2600
4-6 Sotokanda 2-Chome, FAX : 03-3251-9705
Chiyoda-Ku, Tokyo, 101 Japan

MARUBUN

8-1, Nihonbashi-Odenma-Cho, TEL : 03-3639-9897
Chuo-Ku, Tokyo, 103 Japan FAX : 03-3661-7433

SAMSUNG JAPAN

17FL., Hamacho Center Bldg., TEL : 03-5641-9850
2-31-1, Nihonbashi-Hamacho, FAX : 03-5641-9713
Chuo-Ku, Tokyo, 103 Japan

SINGAPORE

ASTINA ELECTRONICS (S) PTE LTD.

203B Henderson Road, TEL : 2769997
#12-08, Henderson Industrial Park,
Singapore 0315

BOSTEX ELECTRONICS PTE LTD.

219 Henderson Road, TEL : 3390713
#10-01, Henderson Industrial Park,
Singapore 0315

MARUBUN ELECTRONICS (S) PTE LTD.

4 Shentor Way, TEL : 2238855
#16-07, shing Kwan House,
Singapore 0106

SAMTEK SEMICONDUCTOR DEVICES (S) PTE LTD.

80 Robinson Road, TEL : 2259177
#16-01, Singapore 0106

SOUTH WEST ELECTRONICS PTE LTD.

No. 159 Sin Min Road, TEL : 5533118
#04-03, Amtech Bldg.,
Singapore 2057

YIC SINGAPORE PTE LTD.

No. 159 Sin Min Road, TEL : 5524811
#04-04, Amtech Bldg.,
Singapore 0257

STM INTERNATIONAL (S) PTE LTD.

No. 12 Prince Edward Road, TEL : 2265613
#04-06, Besway Bldg., Podium 'B'
Singapore 0207

TURKEY**INTER GROUP OF COMPANIES**

Hasircibasi Caddesi No. 55 TEL : 0216-349-9400
81310 Kadikoy-Istanbul-Turkey FAX : 0216-349-9430-31

THAILAND**VUTIPONG ELECTRONICS CO., LTD.**

51-53 Pahurat Road (Banmoh) TEL : 662-226-6496/9
Bangkok 10200, Thailand

WESTECH ELECTRONICS PTE LTD.

77/113 Ladprao Soi 3, TEL : 662-512-2751
Ladyao, Jatujak 662-512-5427
Bangkok 10900, Thailand

CHINA**CENTENNIAL ELECTRONICS LTD.****(SHANGHAI OFFICE)**

Room 808, Area B, TEL : 021-4810697
Yin Hai Comm. Bldg., FAX : 021-4824668
250, Cao Xi Road, Xu Hui District,
Shanghai, P.R.China

CENTENNIAL ELECTRONICS LTD.**(SHENZHEN OFFICE)**

Unit 10, 22/FL, Oriental Bldg., TEL : 0755-2284262
39 Jianshe Road., Shenzhen, FAX : 0755-2282536
Guangdong, China

**QINGHUA-SAMSUNG MICOM SOFTWARE HOUSE
(DEPT OF ELECTRONICS)**

QingHua Yuan, TEL : 01-2594785
Beijing China FAX : 01-2594176

SUMAN ELECTRONIC PRODUCTS CO.

Room 117, Technology Trading Center TEL : 01-8421321
No.37 Bai Shi Qiao Road FAX : 01-8421301
Beijing, China

SUMAN ELECTRONICS**(TIANJIN OFFICE)**

No.203-205, HongQi Road., TEL : 022-3369292
Nankai District, FAX : 022-3360775
TianJin, China

SUMAN ELECTRONICS**(HANGZHOU OFFICE)**

No.27, Wen-San Road., TEL : 0571-8088584
HangZhou City, China FAX : 0571-8073607

SUMAN ELECTRONICS (NANJING OFFICE)

No.8 Shitiao Xiang, Gulou, TEL : 025-3303500
Nanjing, FAX : 025-6637903

SUMAN ELECTRONICS**(XIAN OFFICE)**

No.106 Frengging Road., TEL : 029-4262014
Xian, China FAX : 029-4262306

KOREA**SECHANG SEMICONDUCTOR CO., LTD.**

4/FL., Chung-Lim Bldg., TEL : 02-597-8121
924-13, Bangbae 1-Dong, FAX : 02-525-9762
Seocho-Ku, Seoul, Korea

SAMSUNG KWANGJUN CO., LTD.

Room 402-4, TEL : 02-718-0045
Electroland Main Bldg., FAX : 02-718-9536
16-9, Hankangro 3-Ka,
Yongsan-Ku, Seoul, Korea

SINSUNG SEMICONDUCTOR CO., LTD.

Room 535, Electro World Bldg., TEL : 02-3272-9300
1-1, Hankangro 3-Ka, FAX : 02-718-8535
Yongsan-Ku, Seoul, Korea

**HANKOOK SEMICONDUCTOR &
TELECOMMUNICATIONS CO., LTD.**

3rd FL., Sungwon Bldg., 119-3 TEL : 02-539-4123
Samsung-Dong, Kangnam-Ku, FAX : 02-508-8558
Seoul, Korea

SAMTEK CORP.

3rd/4th FL., Chungjubangjeok TEL : 02-3458-9000
Bldg., 156-16, Samsung-Dong, FAX : 02-3458-9300
Kangnam-Ku, Seoul, Korea

SUNIN TRADING CO., LTD.

22-608, Sunin Bldg., TEL : 02-702-1257~8
16-8, Hankangro 2-Ka, FAX : 02-704-0997
Yongsan-Ku, Seoul, Korea

MUJIN ELECTRONICS CO., LTD.

Room 805, Sambo Bldg., TEL : 02-783-4890~2
13-2, Yoido-Dong, FAX : 02-785-1920
Youngdeungpo-Ku, Seoul, Korea

GHWILWON ELECTRONICS CO., LTD.

Room 602, Namjung Bldg., TEL : 02-784-9966~7
13-19, Yoido-Dong, FAX : 02-784-9968
Youngdeungpo-Ku, Seoul, Korea

SAMSUNG SEMICONDUCTOR DISTRIBUTORS

ARIZONA

ADDED VALUE (602) 951-9788
 7741 East Gray Road FAX: (602) 951-4182
 Suite 9
 Scottsdale, AZ 85260

CALIFORNIA

ADDED VALUE (714) 259-8258
 1582 Parkway Loop FAX: (714) 259-0828
 Unit G

Tustin, CA 92680
ADDED VALUE (619) 558-8890
 5752 Oberlin Drive FAX: (619) 558-3018
 Suite 105

San Diego, CA 92121
ALL AMERICAN (800) 831-8300
 369 Van Ness Way (213) 320-0240
 Unit 701 FAX: (213) 320-7207

Torrance, CA 90501
ALL AMERICAN (408) 943-1200
 2360 Qume Drive, Suite C FAX: (408) 943-1393
 San Jose, CA 95131

ALL AMERICAN (619) 458-5850
 5060 Shoreham Place FAX: (619) 458-5866
 Suite 200

San Diego, CA 92122
I.E.C. (916) 363-6030
 9940 Business Park Drive FAX: (916) 362-6926
 Suite 145

Sacramento, CA 95827
ITT Components (714) 727-4001
 18 Technology Drive FAX: (714) 727-2109
 Irvine, CA 92718

ITT Components (408) 453-1404
 1580 Oakland Road FAX: (408) 453-1407
 Suite C102

San Jose, CA 95131
JACO (714) 258-9003
 1541 Parkway Loop FAX: (714) 258-1909
 Suite A

Tustin, CA 92680
JACO (805) 495-9998
 2282 Townsgate Road (800) 266-1282
 Suite 100 FAX: (805) 494-3864

Westlake Village, CA 91361
JACO (408) 432-9290
 2880 Zanker Road FAX: (408) 432-9298
 Suite 202

San Jose, CA 95134

CANADA

ACTIVE (514) 694-7710
 237 Hymus Boulevard FAX: (514) 697-8112
 Point Claire, Quebec H9R 5C7

ACTIVE (604) 324-7500
 100 S.E. Marine Drive FAX: (604) 324-3100
 Vancouver, BC V5X 2S3

ACTIVE (416) 367-2911
 100 Lombard Street FAX: (416) 367-4706
 Toronto, Ontario M5C 1M3

ACTIVE (514) 731-7441
 5651 Ferrier Street FAX: (514) 731-0129
 Montreal, Quebec H4AP 1N1

CANADA (Continued)

ACTIVE (403) 235-5300
 3220 5th Avenue, N.E. Bay 2 FAX: (403) 248-0750
 Calgary, Alberta T2A 5N1

ACTIVE (204) 786-3075
 106 King Edward St., E FAX: (204) 783-8133
 Winnipeg, Manitoba R3H 0N8

ACTIVE (416) 238-8825
 1350 Matheson Blvd, Unit 2 FAX: (416) 238-2817
 Mississauga, Ontario L4W 4M1

ACTIVE (403) 438-5888
 6029 103rd St. FAX: (403) 434-0812
 Edmonton, Alberta T6H 2H3

ACTIVE (418) 682-5775
 1990 Blvd. Charest O. FAX: (418) 682-8303
 Ste-Foy, Quebec G1N 4K8

ACTIVE (613) 728-7900
 1023 Merivale Road FAX: (613) 728-3586
 Ottawa, Ontario K1Z 6A6

ACTIVE (514) 256-7538
 6080 Metropolitan East FAX: (514) 256-4890
 Montreal, Quebec H1S 1A9

COLORADO

ADDED VALUE (303) 422-1701
 4090 Youngfield FAX: (303) 422-2529
 Wheatridge, CO 80033

I.E.C. (303) 292-5537
 420 East 58th Avenue FAX: (303) 292-0114
 Denver, CO 80216

I.E.C. (303) 292-6121
 5750 North Logan Street FAX: (303) 297-2053
 Denver, CO 80216

Q.P.S. (303) 343-9260
 14291 E. 4th Avenue FAX: (303) 343-3051
 Bldg. 7, Unit 208
 Aurora, CO 80011

FLORIDA

ALL AMERICAN (305) 621-8282
 16085 NW 52 Avenue FAX: (305) 620-7831
 Miami, FL 33014-9317

ALL AMERICAN (800) 327-6237
 5009 Hiatus Road FAX: (305) 749-9229
 Sunrise, FL 33351

JACO (407) 241-7943
 1060 Holland Drive FAX: (407) 241-7950
 Suite 3K

Boca Raton, FL 33487
RM ELECTRONICS (407) 767-8005
 581 East St. Rte. 434 FAX: (407) 767-8165
 Longwood, FL 32750

ILLINOIS

I.E.C. (708) 843-2040
 2200 N. Stronington Ave., FAX: (708) 843-2320
 Suite 210

Hoffman Estates, IL 60195
QPS (708) 884-6620
 101 E. Commerce Dr. FAX: (708) 884-7573
 Schaumburg, IL 60173

INDIANA

RM ELECTRONICS (317) 580-9999
 1329 W. 96th Street FAX: (317) 580-9615
 Suite 10
 Indianapolis, IN 46260

MARYLAND

ALL AMERICAN (301) 251-1205
 14636 Rothgeb Dr. FAX: (301) 251-8574
 Rockville, MD 20850

JACO (410) 995-6620
 Rivers Center FAX: (410) 995-6032
 10270 Old Columbia Road
 Columbia, MD 21046

MASSACHUSETTS

ALL AMERICAN (617) 246-2300
 107 Audubon Road FAX: (617) 246-2305
 Suite 104
 Wakefield, MA 01880

JACO (508) 640-0010
 1053 East Street. FAX: (508) 640-0755
 Tewksbury, MA 01876

MICHIGAN

RM ELECTRONICS (616) 531-9300
 4310 Roger B. Chaffee Drive FAX: (616) 531-2990
 Grand Rapids, MI 49508

MINNESOTA

ALL AMERICAN (612) 944-2151
 11409 Valley View Road FAX: (612) 944-9803
 Eden Prairie, MN 55344

NEW YORK

ALL AMERICAN (516) 981-3935
 711-2 Koehier Ave. FAX: (516) 981-3947
 Ronkonkoma, NY 11779

CAM/RPC (716) 436-5070
 200 Buell Rd. FAX: (716) 436-5093
 Rochester, NY 14624

JACO (516)-273-5500
 145 Oser Avenue FAX: (516) 273-5506
 Hauppauge, NY 11788

NORTH CAROLINA

JACO (919) 876-7767
 5206 Greens Dairy Road FAX: (919) 876-6964
 Raleigh, NC 27604

OHIO

CAM/RPC (216) 461-4700
 749 Miner Road FAX: (216) 461-4329
 Cleveland, OH 44143

CAM/RPC (614) 888-7777
 733 H. Lakeview Plaza Rd. FAX: (614) 888-9779
 Worthington, OH 43085

OREGON

I.E.C. (503) 641-1690
 6850 S.W. 105th Ave. FAX: (503) 646-3737
 Suite B
 Beaverton, Oregon 97005

PENNSYLVANIA

CAM/RPC (412) 782-3770
 620 Alpha Drive FAX: (412) 963-6210
 Pittsburgh, PA 15238

TEXAS

ALL AMERICAN (214) 231-5300
 1819 Firman Drive FAX: (214) 437-0353
 Suite 127
 Richardson, TX 75081

JACO (214) 234-5565
 1209 N. Glenville Drive FAX: (214) 238-7066
 Richardson, TX 75081

JACO (713) 240-2255
 10707 Corporate Drive FAX: (713) 240-6988
 Suite 124
 Stafford, TX 77477

JACO (512) 835-0220
 2120-A Braker Lane FAX: (512) 339-9252
 Austin, TX 78758

UTAH

ADDED VALUE (801) 975-9500
 1836 Parkway Blvd. FAX: (801) 977-0245
 West Valley City, UT 84119

ALL AMERICAN (801) 261-4210
 4455 South - 700 East FAX: (801) 261-3885
 Suite 301

I.E.C. (801) 977-9750
 2117 South 3600 West FAX: (802) 975-1207
 W. Valley City, UT 84119

WASHINGTON

I.E.C. (206) 455-2727
 1750 124th Avenue, N.E. FAX: (206) 453-2963
 Bellevue, WA 98005

• • • • •

**HEAD OFFICE**

8/11 FL., SAMSUNG MAIN BLDG.
250, 2-KA, TAEPYUNG-RO,
CHUNG-KU, SEOUL, KOREA
TEL.....2-727-7114
FAX.....2-753-0967

**SEMICONDUCTOR BUSINESS
SALES & MARKETING DIVISION:**

15/16FL., SEVERANCE BLDG.,
84-11, 5-KA, NAMDAEMOON-RO, CHUNG-KU,
SEOUL, KOREA
TEL.....2-259-1114
FAX.....2-259-2468

SAMSUNG SEMICONDUCTOR INC.

3655 NORTH FIRST STREET,
SAN JOSE, CA 95134, U.S.A.
TEL.....408-954-7000
FAX.....408-954-7873

SAMSUNG SEMICONDUCTOR EUROPE GMBH

AM UNISYSPARK 1,
65843 SULZBACH/TS, GERMANY
TEL.....49-6196-582703
FAX.....49-6196-750345

**SAMSUNG EUROPE PLC.
SEMICONDUCTOR DIVISION**

GREAT WEST HOUSE
GREAT WEST ROAD, BRENTFORD
MIDDLESEX TW8 9DQ
TEL.....181-380-7132
FAX.....181-380-7220

SAMSUNG ELECTRONICS JAPAN CO., LTD.

HAMACHO CENTER BLDG.,
31-1, NIHONBASHI-HAMACHO, 2-CHOME,
CHUO-KU, TOKYO 103, JAPAN
TEL.....3-5641-9850
FAX.....3-5641-9851

SAMSUNG ELECTRONICS HONG KONG CO., LTD.

65TH FL., CENTRAL PLAZA,
18 HARBOUR ROAD,
WANCHAI, HONG KONG
TEL.....852-2862-6900
FAX.....852-2866-1343

**SAMSUNG ELECTRONICS CO., LTD.
TAIWAN OFFICE (KOREA)**

25FL., NO. 333 KEELUNG RD.,
SEC 1, TAIPEI, TAIWAN, R.O.C.
TEL.....886-2-757-7292
FAX.....886-2-757-7311

SAMSUNG ASIA PRIVATE LIMITED

80 ROBINSON ROAD, #20-01,
SINGAPORE 068898
TEL.....65-535-2808
FAX.....65-227-2792

**SAMSUNG ELECTRONICS CO., LTD.
SHANGHAI OFFICE**

3F, NEW TOWN MANSION,
55 LOUSHANGUAN RD.,
SHANGHAI, CHINA 200335
TEL.....8621-6270-4168
FAX.....8621-6275-2975

