

# ***Advanced CMOS Logic***

*Data Book*

Data Book

**Advanced CMOS Logic**

1988

1988

---

**General Information**

**1**

**Advanced CMOS Circuits**

**2**

**Mechanical Data**

**3**



# **Advanced CMOS Logic Data Book**



### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Information contained in this handbook supersedes all data for this technology published by TI in the United States of America before May 1988.

Copyright © 1987, Texas Instruments Incorporated

Printed in the U.S.A.  
Revised January 1988  
Revised May 1988

## INTRODUCTION

Benefits of the 1-micron EPIC™ Advanced CMOS Logic (ACL) family (54/74AC/ACT11XXX) from Texas Instruments include:

- Advanced bipolar propagation delays
- Low CMOS power consumption
- 24-mA output drive
- Significant reduction in output voltage noise

Featuring both CMOS- (AC) and TTL- (ACT) compatible functions, the new devices can enhance the performance of high-speed CMOS designs or reduce power requirements in advanced bipolar designs without sacrificing the advantages of either technology.

EPIC™ ACL ensures reliable system operation by reducing simultaneous switching noise, voltage noise generated when multiple outputs are switched. A function of package inductance and the rate of change in current ( $di/dt$ ), switching noise is of greater concern for ACL than for bipolar designs because of the wider swings of CMOS transistors.

Because the "end-pin" location of power and ground maximizes package inductance, conventionally-packaged ACL creates noise spikes that can lead to the loss of stored data, output glitching, and performance degradation. To ensure system reliability, the designer is forced to use noise-control techniques that detract from system performance, such as adding series resistors to device outputs.

In EPIC™ ACL, power and ground pins have been assigned to package-center to reduce overall package inductance. Combined with a new circuit design technique called OEC™ (Output Edge Control), which softens the edges of the output wave without compromising overall speed, center-pin packaging significantly reduces system-level noise.

TI's EPIC™ ACL family provides the following:

- 50% noise level reduction over end-pin ACL; 10% reduction over advanced bipolar devices
- Flow-through architecture that simplifies design
- Lower design cost due to lower parts count (no space sacrificed to passive components)
- A broad range of over 100 planned functions
- Co-development with Philips/Sigmetics.

This data book presents pertinent technical information on available EPIC™ ACL devices. In addition, the General Information section contains a functional index of all EPIC™ ACL devices, available or under development, as well as device pinout information for the entire EPIC™ ACL family.

Further information on TI's EPIC™ ACL and other semiconductor products is available from your nearest TI field sales office, local authorized distributor, or by calling Texas Instruments at 1-800-232-3200.

EPIC and OEC are trademarks of Texas Instruments Incorporated.



## **General Information**

**1**

**Numerical Index**

**Glossary**

**Explanation of Function Tables**

**D Flip-Flop and Latch Signal Conventions**

**Thermal Information**

**Parameter Measurement Information**

**Functional Index**

**Device Pin-Outs**

## **Advanced CMOS Circuits**

**2**

## **Mechanical Data**

**3**

**Ordering Instructions**

**Package Data**





NUMERICAL INDEX

TYPE NUMBERS		DATA SHEET	PIN ASSIGNMENTS
54AC11000	74AC11000	2-3	1-27
54ACT11000	74ACT11000	2-7	1-27
54AC11002	74AC11002	2-11	1-27
54ACT11002	74ACT11002	2-15	1-27
54AC11004	74AC11004	2-19	1-27
54ACT11004	74ACT11004	2-23	1-27
54AC11008	74AC11008	2-27	1-27
54ACT11008	74ACT11008	2-31	1-27
54AC11010	74AC11010	2-35	1-27
54ACT11010	74ACT11010	2-39	1-27
54AC11011	74AC11011	2-43	1-27
54ACT11011	74ACT11011	2-47	1-27
54AC11013	74AC11013	†	1-27
54ACT11013	74ACT11013	†	1-27
54AC11014	74AC11014	†	1-27
54ACT11014	74ACT11014	†	1-27
54AC11020	74AC11020	2-51	1-27
54ACT11020	74ACT11020	2-55	1-27
54AC11021	74AC11021	2-59	1-28
54ACT11021	74ACT11021	2-63	1-28
54AC11027	74AC11027	2-67	1-28
54ACT11027	74ACT11027	2-71	1-28
54AC11030	74AC11030	2-75	1-28
54ACT11030	74ACT11030	2-79	1-28
54AC11032	74AC11032	2-83	1-28
54ACT11032	74ACT11032	2-87	1-28
54AC11034	74AC11034	2-91	1-28
54ACT11034	74ACT11034	2-95	1-28
54AC11074	74AC11074	2-99	1-28
54ACT11074	74ACT11074	2-105	1-28
54AC11109	74AC11109	2-109	1-28
54ACT11109	74ACT11109	2-115	1-28
54AC11112	74AC11112	†	1-28
54ACT11112	74ACT11112	†	1-28
54AC11132	74AC11132	†	1-28
54ACT11132	74ACT11132	†	1-28
54AC11138	74AC11138	†	1-29
54ACT11138	74ACT11138	†	1-29
54AC11139	74AC11139	†	1-29
54ACT11139	74ACT11139	†	1-29
54AC11151	74AC11151	†	1-29
54ACT11151	74ACT11151	†	1-29
54AC11153	74AC11153	†	1-29
54ACT11153	74ACT11153	†	1-29
54AC11157	74AC11157	†	1-29
54ACT11157	74ACT11157	†	1-29
54AC11158	74AC11158	†	1-29
54ACT11158	74ACT11158	†	1-29
54AC11160	74AC11160	†	1-29
54ACT11160	74ACT11160	†	1-29
54AC11161	74AC11161	†	1-29
54ACT11161	74ACT11161	†	1-29
54AC11162	74AC11162	†	1-29
54ACT11162	74ACT11162	†	1-29

†For more information on these devices, contact the factory.

TYPE NUMBERS		DATA SHEET	PIN ASSIGNMENTS
54AC11163	74AC11163	†	1-30
54ACT11163	74ACT11163	†	1-30
54AC11168	74AC11168	†	1-30
54ACT11168	74ACT11168	†	1-30
54AC11169	74AC11169	†	1-30
54ACT11169	74ACT11169	†	1-30
54AC11174	74AC11174	†	1-30
54ACT11174	74ACT11174	†	1-30
54AC11175	74AC11175	†	1-30
54ACT11175	74ACT11175	†	1-30
54AC11181	74AC11181	†	1-30
54ACT11181	74ACT11181	†	1-30
54AC11190	74AC11190	†	1-30
54ACT11190	74ACT11190	†	1-30
54AC11191	74AC11191	†	1-30
54ACT11191	74ACT11191	†	1-30
54AC11192	74AC11192	†	1-30
54ACT11192	74ACT11192	†	1-30
54AC11193	74AC11193	†	1-31
54ACT11193	74ACT11193	†	1-31
54AC11194	74AC11194	†	1-31
54ACT11194	74ACT11194	†	1-31
54AC11238	74AC11238	2-119	1-31
54ACT11238	74ACT11238	†	1-31
54AC11239	74AC11239	†	1-31
54ACT11239	74ACT11239	†	1-31
54AC11240	74AC11240	2-127	1-31
54ACT11240	74ACT11240	2-133	1-31
54AC11241	74AC11241	2-137	1-31
54ACT11241	74ACT11241	2-143	1-31
54AC11244	74AC11244	2-147	1-31
54ACT11244	74ACT11244	2-153	1-31
54AC11245	74AC11245	2-157	1-31
54ACT11245	74ACT11245	2-163	1-31
54AC11251	74AC11251	†	1-31
54ACT11251	74ACT11251	†	1-31
54AC11253	74AC11253	†	1-32
54ACT11253	74ACT11253	†	1-32
54AC11257	74AC11257	†	1-32
54ACT11257	74ACT11257	†	1-32
54AC11258	74AC11258	†	1-32
54ACT11258	74ACT11258	†	1-32
54AC11269	74AC11269	†	1-32
54ACT11269	74ACT11269	†	1-32
54AC11280	74AC11280	†	1-32
54ACT11280	74ACT11280	†	1-32
54AC11286	74AC11286	†	1-32
54ACT11286	74ACT11286	†	1-32
54AC11299	74AC11299	†	1-32
54ACT11299	74ACT11299	†	1-32
54AC11323	74AC11323	†	1-32
54ACT11323	74ACT11323	†	1-32

†For more information on these devices, contact the factory.

TYPE NUMBERS		DATA SHEET	PIN ASSIGNMENTS
54AC11352	74AC11352	†	1-32
54ACT11352	74ACT11352	†	1-32
54AC11353	74AC11353	†	1-33
54ACT11353	74ACT11353	†	1-33
54AC11373	74AC11373	2-167	1-33
54ACT11373	74ACT11373	2-173	1-33
54AC11374	74AC11374	2-179	1-33
54ACT11374	74ACT11374	2-185	1-33
54AC11378	74AC11378	†	1-33
54ACT11378	74ACT11378	†	1-33
54AC11379	74AC11379	†	1-33
54ACT11379	74ACT11379	†	1-33
54AC11520	74AC11520	2-191	1-33
54ACT11520	74ACT11520	2-197	1-33
54AC11521	74AC11521	2-203	1-33
54ACT11521	74ACT11521	2-207	1-33
54AC11533	74AC11533	2-211	1-33
54ACT11533	74ACT11533	2-217	1-33
54AC11534	74AC11534	2-223	1-33
54ACT11534	74ACT11534	2-229	1-33
54AC11568	74AC11568	†	1-34
54ACT11568	74ACT11568	†	1-34
54AC11569	74AC11569	†	1-34
54ACT11569	74ACT11569	†	1-34
54AC11579	74AC11579	†	1-34
54ACT11579	74ACT11579	†	1-34
54AC11620	74AC11620	2-235	1-34
54ACT11620	74ACT11620	2-241	1-34
54AC11623	74AC11623	2-247	1-34
54ACT11623	74ACT11623	2-253	1-34
54AC11640	74AC11640	2-259	1-34
54ACT11640	74ACT11640	2-265	1-34
54AC11643	74AC11643	2-269	1-34
54ACT11643	74ACT11643	2-275	1-34
54AC11646	74AC11646	2-279	1-34
54ACT11646	74ACT11646	2-287	1-34
54AC11648	74AC11648	†	1-34
54ACT11648	74ACT11648	†	1-34
54AC11651	74AC11651	†	1-35
54ACT11651	74ACT11651	†	1-35
54AC11652	74AC11652	†	1-35
54ACT11652	74ACT11652	†	1-35
54AC11657	74AC11657	†	1-35
54ACT11657	74ACT11657	†	1-35
54AC11818	74AC11818	†	1-35
54ACT11818	74ACT11818	†	1-35
54AC11819	74AC11819	†	1-35
54ACT11819	74ACT11819	†	1-35
54AC11821	74AC11821	†	1-35
54ACT11821	74ACT11821	†	1-35
54AC11822	74AC11822	†	1-36
54ACT11822	74ACT11822	†	1-36
54AC11823	74AC11823	†	1-36
54ACT11823	74ACT11823	†	1-36

†For more information on these devices, contact the factory.

TYPE NUMBERS		DATA SHEET	PIN ASSIGNMENTS
54AC11824	74AC11824	†	1-36
54ACT11824	74ACT11824	†	1-36
54AC11825	74AC11825	†	1-36
54ACT11825	74ACT11825	†	1-36
54AC11826	74AC11826	†	1-36
54ACT11826	74ACT11826	†	1-36
54AC11827	74AC11827	†	1-36
54ACT11827	74ACT11827	†	1-36
54AC11828	74AC11828	†	1-37
54ACT11828	74ACT11828	†	1-37
54AC11833	74AC11833	†	1-37
54ACT11833	74ACT11833	†	1-37
54AC11834	74AC11834	†	1-37
54ACT11834	74ACT11834	†	1-37
54AC11841	74AC11841	†	1-37
54ACT11841	74ACT11841	†	1-37
54AC11842	74AC11842	†	1-37
54ACT11842	74ACT11842	†	1-37
54AC11843	74AC11843	†	1-37
54ACT11843	74ACT11843	†	1-37
54AC11844	74AC11844	†	1-38
54ACT11844	74ACT11844	†	1-38
54AC11845	74AC11845	†	1-38
54ACT11845	74ACT11845	†	1-38
54AC11846	74AC11846	†	1-38
54ACT11846	74ACT11846	†	1-38
54AC11853	74AC11853	†	1-38
54ACT11853	74ACT11853	†	1-38
54AC11854	74AC11854	†	1-38
54ACT11854	74ACT11854	†	1-38
54AC11861	74AC11861	†	1-38
54ACT11861	74ACT11861	†	1-38
54AC11862	74AC11862	†	1-39
54ACT11862	74ACT11862	†	1-39
54AC11863	74AC11863	†	1-39
54ACT11863	74ACT11863	†	1-39
54AC11864	74AC11864	†	1-39
54ACT11864	74ACT11864	†	1-39
54AC11873	74AC11873	†	1-39
54ACT11873	74ACT11873	†	1-39
54AC11874	74AC11874	†	1-39
54ACT11874	74ACT11874	†	1-39
54AC11881	74AC11881	†	1-39
54ACT11881	74ACT11881	†	1-39
54AC11882	74AC11882	†	1-40
54ACT11882	74ACT11882	†	1-40

†For more information on these devices, contact the factory.

**INTRODUCTION**

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

**OPERATING CONDITIONS AND CHARACTERISTICS (IN SEQUENCE BY LETTER SYMBOLS)**

- C<sub>i</sub>**      **Input capacitance**  
The internal capacitance at an input of the device.
  
- C<sub>o</sub>**      **Output capacitance**  
The internal capacitance at an output of the device.
  
- C<sub>pd</sub>**      **Power dissipation capacitance**  
Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages):  
 $P_D = C_{pd} V_{CC}^2 f + I_{CC} V_{CC}$ .
  
- f<sub>max</sub>**      **Maximum clock frequency**  
The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.
  
- I<sub>CC</sub>**      **Supply current**  
The current into\* the V<sub>CC</sub> supply terminal of an integrated circuit.
  
- ΔI<sub>CC</sub>**      **Supply current change (ACT devices only)**  
The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.
  
- I<sub>IH</sub>**      **High-level input current**  
The current into\* an input when a high-level voltage is applied to that input.
  
- I<sub>IL</sub>**      **Low-level input current**  
The current into\* an input when a low-level voltage is applied to that input.
  
- I<sub>OH</sub>**      **High-level output current**  
The current into\* an output with input conditions applied that, according to the product specification, will establish a high level at the output.
  
- I<sub>OL</sub>**      **Low-level output current**  
The current into\* an output with input conditions applied that, according to the product specification, will establish a low level at the output.
  
- I<sub>OZ</sub>**      **Off-state (high-impedance-state) output current (of a three-state output)**  
The current flowing into\* an output having three-state capability with input conditions established that, according to the production specification, will establish the high-impedance state at the output.

\*Current out of a terminal is given as a negative value.

# GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

1

General Information

<b><math>t_a</math></b>	<b>Access time</b> The time interval between the application of a specified input pulse and the availability of valid signals at an output.
<b><math>t_{dis}</math></b>	<b>Disable time (of a three-state or open-collector output)</b> The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state. NOTE: For 3-state outputs, $t_{dis} = t_{PHZ}$ or $t_{PLZ}$ . Open-collector outputs will change only if they are low at the time of disabling so $t_{dis} = t_{PLH}$ .
<b><math>t_{en}</math></b>	<b>Enable time (of a three-state or open-collector output)</b> The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or low). NOTE: In the case of memories, this is the access time from an enable input (e.g., $\overline{G}$ ). For 3-state outputs, $t_{en} = t_{PZH}$ or $t_{PZL}$ . Open-collector outputs will change only if they are responding to data that would cause the output to go low so, for them, $t_{en} = t_{PHL}$ .
<b><math>t_h</math></b>	<b>Hold time</b> The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal. NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed. 2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.
<b><math>t_{pd}</math></b>	<b>Propagation delay time</b> The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level. ( $t_{pd} = t_{PHL}$ or $t_{PLH}$ ).
<b><math>t_{PHL}</math></b>	<b>Propagation delay time, high-to-low level output</b> The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.
<b><math>t_{PHZ}</math></b>	<b>Disable time (of a three-state output) from high level</b> The time interval between the specified reference points on the input and the output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.
<b><math>t_{PLH}</math></b>	<b>Propagation delay time, low-to-high-level output</b> The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.
<b><math>t_{PLZ}</math></b>	<b>Disable time (of a three-state output) from low level</b> The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.
<b><math>t_{PZH}</math></b>	<b>Enable time (of a three-state output) to high level</b> The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.





<b>tpZL</b>	<p><b>Enable time (of a three-state output) to low level</b> The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low level.</p>
<b>t<sub>su</sub></b>	<p><b>Setup time</b> The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal. NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed. 2. The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.</p>
<b>t<sub>w</sub></b>	<p><b>Pulse duration (width)</b> The time interval between specified reference points on the leading and trailing edges of the pulse waveform.</p>
<b>V<sub>IH</sub></b>	<p><b>High-level input voltage</b> An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables. NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.</p>
<b>V<sub>IL</sub></b>	<p><b>Low-level input voltage</b> An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables. NOTE: A minimum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.</p>
<b>V<sub>OH</sub></b>	<p><b>High-level output voltage</b> The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output.</p>
<b>V<sub>OL</sub></b>	<p><b>Low-level output voltage</b> The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output.</p>
<b>V<sub>T+</sub></b>	<p><b>Positive-going threshold level</b> The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V<sub>T-</sub>.</p>
<b>V<sub>T-</sub></b>	<p><b>Negative-going threshold level</b> The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V<sub>+</sub>.</p>





# EXPLANATION OF FUNCTION TABLES

The following symbols are used in function tables on TI data sheets:

- H = high level (steady state)
- L = low level (steady state)
- ↑ = transition from low to high level
- ↓ = transition from high to low level
- = value/level or resulting value/level is routed to indicated destination
- ↶ = value/level is re-entered
- X = irrelevant (any input, including transitions)
- Z = off (high-impedance) state of a 3-state-output
- a . . . h = the level of steady-state inputs at inputs A through H respectively
- $Q_0$  = level of Q before the indicated steady-state input conditions were established
- $\bar{Q}_0$  = complement of  $Q_0$  or level of  $\bar{Q}$  before the indicated steady-state input conditions were established
- $Q_n$  = level of Q before the most recent active transition indicated by ↓ or ↑
-  = one high-level pulse
-  = one low-level pulse
- TOGGLE = each output changes to the complement of its previous level on each active transition indicated by ↓ or ↑.

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with ↑ and/or ↓, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L,  $Q_0$ , or  $\bar{Q}_0$ ), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse,  or , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

Among the most complex function tables in this book are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

**FUNCTION TABLE**

CLEAR	MODE		CLOCK	INPUTS				OUTPUTS					
	S1	S0		SERIAL		PARALLEL				QA	QB	QC	QD
				LEFT	RIGHT	A	B	C	D				
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	QA0	QB0	QC0	QD0
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	X	X	X	X	H	QAn	QBn	QCn
H	L	H	↑	X	L	X	X	X	X	L	QAn	QBn	QCn
H	H	L	↑	H	X	X	X	X	X	QBn	QCn	QDn	H
H	H	L	↑	L	X	X	X	X	X	QBn	QCn	QDn	L
H	L	L	X	X	X	X	X	X	X	QA0	QB0	QC0	QD0

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at A will be at output QA, data entered at B will be at QB, and so forth, following a low-to-high clock transition.

The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at QA is now at QB, the previous levels of QB and QC are now at QC and QD respectively, and the data previously at QD is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and S0 is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at QB is now at QA, the previous levels of QC and QD are now at QB and QC, respectively, and the data previously at QA is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs A through D have no effect.

The last line shows that as long as both mode inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.


The function table functional tests do not reflect all possible combinations or sequential modes.

## D flip-flop and latch signal conventions

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called  $\bar{Q}$ . An input that causes a Q output to go high or a  $\bar{Q}$  output to go low is called Preset (PRE). An input that causes a  $\bar{Q}$  output to go high or a Q output to go low is called Clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active-low.

The devices on several data sheets are second-source designs, and the pin-name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits  $\bar{D}$  and Q.

In some applications, it may be advantageous to redesignate the data input from D to  $\bar{D}$  or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown in parentheses.



The figures show that when Q and  $\bar{Q}$  exchange names, the Preset and Clear pins also exchange names. The polarity indicators ( $\bar{\phantom{x}}$ ) on PRE and CLR remain, as these inputs are still active-low, but the presence or absence of the polarity indicator changes at D (or  $\bar{D}$ ), Q, and  $\bar{Q}$ . Pin 5 (Q or  $\bar{Q}$ ) is still in phase with the data input (D or  $\bar{D}$ ); their active levels change together.

In digital system design, consideration must be given to thermal management of components. The small size of the "small outline" package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures for the EPIC™ ACL family. In general, the junction temperature for any device can be calculated using Equation 1.

$$T_J = R_{\theta JA} \times P_T + T_A \quad (1)$$

where

- $T_J$  = virtual junction temperature
- $R_{\theta JA}$  = thermal resistance, junction to free air
- $P_T$  = total power dissipation of the device
- $T_A$  = free-air temperature

The total power consumption can be determined from Equation 2 for an AC device and Equation 3 for an ACT device.

$$P_T = V_{CC} \times I_{CC} + (C_{pd} \times V_{CC}^2 \times f_i) + \Sigma(C_L \times V_{CC}^2 \times f_o) \quad (2)$$

$$P_T = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + (C_{pd} \times V_{CC}^2 \times f_i) + \Sigma(C_L \times V_{CC}^2 \times f_o) \quad (3)$$

where

- $V_{CC}$  = supply voltage (5 V for typical, 5.5 V for maximum) see Note 1
- $I_{CC}$  = quiescent supply current (specified on device data sheet)
- $C_{pd}$  = Power dissipation capacitance (from the device data sheet)
- $f_i$  = input frequency
- $C_L$  = output load capacitance
- $f_o$  = output frequency
- $N$  = number of inputs driven by a TTL device
- $dc$  = duty cycle
- $\Delta I_{CC}$  = increase in supply current (specified on device data sheet)

NOTE 1: In system applications  $I_{CC}$  can be minimized by keeping input voltage levels less than 1 V for  $V_{IL}$  and greater than  $V_{CC} - 1$  V for  $V_{IH}$  and input rise and fall times less than 15 ns.

JUNCTION-TO-AMBIENT THERMAL RESISTANCE vs AIR VELOCITY






FIGURE 1


SERIES 54AC11XXX AND 74AC11XXX DEVICES




LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS



SETUP AND HOLD TIMES




PULSE DURATION



PROPAGATION DELAY TIMES





- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 For testing pulse duration:  $t_r = 1 \text{ to } 3 \text{ ns}$ ,  $t_f = 1 \text{ to } 3 \text{ ns}$ . Pulse polarity can be either a high-to-low-to-high or low-to-high-to-low.  
 C. The outputs are measured one at a time with one input transition per measurement.

SERIES 54AC11XXX AND 74AC11XXX DEVICES




LOAD CIRCUIT FOR THREE-STATE OUTPUTS

TEST	S1
$t_{PLH}/t_{PHL}$	OPEN
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND




- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns. For testing pulse duration:  $t_r = 1$  to 3 ns,  $t_f = 1$  to 3 ns. Pulse polarity can be either a high-to-low-to-high or low-to-high-to-low.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one input transition per measurement.


SERIES 54ACT11XXX AND 74ACT11XXX DEVICES




LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS



PULSE DURATION




SETUP AND HOLD TIMES



PROPAGATION DELAY TIMES





- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 For testing pulse duration:  $t_r = 1 \text{ to } 3 \text{ ns}$ ,  $t_f = 1 \text{ to } 3 \text{ ns}$ . Pulse polarity can be either a high-to-low-to-high or low-to-high-to-low.  
 C. The outputs are measured one at a time with one input transition per measurement.

SERIES 54ACT11XXX AND 74ACT11XXX DEVICES



TEST	S1
$t_{PLH}/t_{PHL}$	OPEN
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

LOAD CIRCUIT FOR THREE-STATE OUTPUTS



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns. For testing pulse duration:  $t_r = 1$  to 3 ns,  $t_f = 1$  to 3 ns. Pulse polarity may be either a high-to-low-to-high or low-to-high-to-low.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one input transition per measurement.





## GATES AND INVERTERS WITH TWO-STATE OUTPUTS

## POSITIVE-NAND GATES AND INVERTERS

DESCRIPTION	TYPE	AVAILABILITY	
		AC	ACT
Hex inverter	004	●	●
Hex noninverter	034	●	●
Triple 3-input gate	010	●	●
Dual 4-input gate	020	●	●
8-input gate	030	●	●

## POSITIVE-AND GATES

DESCRIPTION	TYPE	AVAILABILITY	
		AC	ACT
Quadruple 2-input gate	008	●	●
Triple 3-input gate	011	●	●
Dual 4-input gate	021	●	●

## POSITIVE-NOR GATES

DESCRIPTION	TYPE	AVAILABILITY	
		AC	ACT
Quadruple 2-input gate	002	●	●
Triple 3-input gate	027	●	●

## POSITIVE-OR GATES

DESCRIPTION	TYPE	AVAILABILITY	
		AC	ACT
Quadruple 2-input gate	032	●	●

## SCHMITT-TRIGGER POSITIVE-NAND GATES AND INVERTERS

DESCRIPTION	TYPE	AVAILABILITY	
		AC	ACT
Hex inverter	014	▲	▲
Dual 4-input positive NAND	013	▲	▲
Quadruple 2-input positive NAND	132	▲	▲

● Denotes available product.

▲ Denotes planned new products. For product availability on these devices, contact the factory.

BUFFERS, DRIVERS, AND TRANSCEIVERS WITH THREE-STATE OUTPUTS

BUFFERS, DRIVERS, AND TRANSCEIVERS

DESCRIPTION	# of BITS	TYPE	AVAILABILITY	
			AC	ACT
Noninverting buffer/driver	10	827	▲	▲
	8	241	●	●
	8	244	●	●
Inverting buffer/driver	10	828	▲	▲
	8	240	●	●
Noninverting transceiver	10	861	▲	▲
	9	863	▲	▲
Inverting transceiver	10	862	▲	▲
	9	864	▲	▲

8-BIT BIDIRECTIONAL BUS TRANSCEIVERS

DESCRIPTION	TYPE	AVAILABILITY	
		AC	ACT
Noninverting	245	●	●
	623	▲	▲
	652	▲	▲
Inverting	620	▲	▲
	651	▲	▲
	640	▲	●
Inverting and noninverting	643	▲	▲
Noninverting registered	646	▲	▲
Inverting registered	648	▲	▲
Noninverting with parity	657	▲	▲
Noninverting registered	833	▲	▲
Inverting registered	834	▲	▲
Noninverting latched	853	▲	▲
Inverting latched	854	▲	▲

● Denotes available product.

▲ Denotes planned new products. For product availability on these devices, contact the factory.

FLIP-FLOPS

DUAL AND SINGLE FLIP-FLOPS WITH ASYNC CLEAR AND PRESET

DESCRIPTION	TYPE	CLOCK EDGE	AVAILABILITY	
			AC	ACT
Dual J-K edge triggered	109	POS	●	●
	112	NEG	▲	▲
Dual D-type	074	POS	●	●

QUAD AND HEX FLIP-FLOPS WITH POSITIVE CLOCK EDGE

DESCRIPTION	OUTPUT	# of F:F	CLEAR	TYPE	AVAILABILITY	
					AC	ACT
D-type	Q	6	ASYNC	174	▲	▲
	Q	6	—	378	▲	▲
	Q, $\bar{Q}$	4	ASYNC	175	▲	▲
	Q, $\bar{Q}$	4	—	379	▲	▲

8-, 9-, and 10-BIT D-TYPE FLIP-FLOPS WITH THREE-STATE OUTPUTS

DESCRIPTION	# OF BITS	CLEAR	CLOCK EDGE	TYPE	AVAILABILITY	
					AC	ACT
Noninverting	8	—	POS	374	●	●
Noninverting dual 4-bit	8	ASYNC	POS	874	▲	▲
Inverting	8	—	POS	534	●	●
Noninverting	8	ASYNC	POS	825	▲	▲
Inverting	8	ASYNC	POS	826	▲	▲
Noninverting	9	ASYNC	POS	823	▲	▲
Inverting	9	ASYNC	POS	824	▲	▲
Noninverting	10	—	POS	821	▲	▲
Inverting	10	—	POS	822	▲	▲

● Denotes available product.

▲ Denotes planned new products. For product availability on these devices, contact the factory.

COUNTERS AND LATCHES

SYNCHRONOUS COUNTERS WITH POSITIVE-EDGE CLOCK

DESCRIPTION	# OF BITS	OUTPUT	CLEAR	PARALLEL LOAD	TYPE	AVAILABILITY	
						AC	ACT
Decade	4	TOTEM-POLE	ASYN	SYNC	160	▲	▲
	4	TOTEM-POLE	SYNC	SYNC	162	▲	▲
Decade up/down	4	TOTEM-POLE	—	SYNC	168	▲	▲
	4	TOTEM-POLE	—	ASYN	190	▲	▲
	4	TOTEM-POLE	ASYN	ASYN	192	▲	▲
	4	TOTEM-POLE	BOTH	SYNC	568	▲	▲
Binary	4	TOTEM-POLE	ASYN	SYNC	161	▲	▲
	4	TOTEM-POLE	SYNC	SYNC	163	▲	▲
Binary up/down	4	TOTEM-POLE	—	SYNC	169	▲	▲
	4	TOTEM-POLE	—	ASYN	191	▲	▲
	4	TOTEM-POLE	ASYN	ASYN	193	▲	▲
	4	3-STATE	BOTH	SYNC	569	▲	▲
Bidirectional binary	8	TOTEM-POLE	—	SYNC	269	▲	▲
	8	3-STATE	BOTH	SYNC (I/O)	579	▲	▲

8-, 9-, AND 10-BIT LATCHES WITH THREE-STATE OUTPUTS

DESCRIPTION	# OF BITS	CLEAR	PRESET	TYPE	AVAILABILITY	
					AC	ACT
Transparent	8	—	—	373	●	●
Noninverting dual 4-bit	8	X	—	873	▲	▲
Inverting	8	—	—	533	●	●
Noninverting	8	X	X	845	▲	▲
Inverting	8	X	X	846	▲	▲
Noninverting	9	X	X	843	▲	▲
Inverting	9	X	X	844	▲	▲
Noninverting	10	—	—	841	▲	▲
Inverting	10	—	—	842	▲	▲

● Denotes available product.

▲ Denotes planned new products. For product availability on these devices, contact the factory.

**DATA SELECTORS/MULTIPLEXERS AND DECODERS/DEMULTIPLEXERS**

**DATA SELECTORS/MULTIPLEXERS**

DESCRIPTION	OUTPUT	TYPE	AVAILABILITY	
			AC	ACT
8-to-1	TOTEM-POLE	151	▲	▲
	3-STATE	251	▲	▲
Dual 4-to-1	TOTEM-POLE	153	▲	▲
	3-STATE	253	▲	▲
	TOTEM-POLE	352	▲	▲
	TOTEM-POLE	353	▲	▲
Quad 2-to-1	TOTEM-POLE	157	▲	▲
	TOTEM-POLE	158	▲	▲
	3-STATE	257	▲	▲
	3-STATE	258	▲	▲

**DECODERS/DEMULTIPLEXERS WITH TWO-STATE OUTPUTS**

DESCRIPTION	TYPE	AVAILABILITY	
		AC	ACT
3-to-8	138	▲	▲
Dual 2-to-4	139	▲	▲
3-to-8	238	●	▲
Dual 2-to-4	239	▲	▲

● Denotes available product.

▲ Denotes planned new products. For product availability on these devices, contact the factory.

REGISTERS WITH POSITIVE-CLOCK EDGE

SHIFT REGISTERS

DESCRIPTION	OUTPUT	# OF BITS	MODES					TYPE	AVAILABILITY	
			SR	SL	LOAD	HOLD	CLEAR		AC	ACT
Parallel in	3-STATE	8	X	X	X	X	ASYNC	299	▲	▲
Parallel out	3-STATE	8	X	X	X	X	SYNC	323	▲	▲
Bidirectional	TOTEM-POLE	4	X	X	X	X	ASYNC	194	▲	▲

OTHER REGISTERS

DESCRIPTION	OUTPUT	# OF BITS	MODES					TYPE	AVAILABILITY	
			SR	SL	LOAD	HOLD	CLEAR		AC	ACT
Universal	3-STATE	8	X	X	X	X	ASYNC	299	▲	▲
	3-STATE	8	X	X	X	X	SYNC	323	▲	▲
Diagnostic/pipeline	3-STATE	8	X	—	—	—	—	818	▲	▲
818 w/parity	3-STATE	8	X	—	—	—	—	819	▲	▲

● Denotes available product.

▲ Denotes planned new products. For product availability on these devices, contact the factory.

ARITHMETIC LOGIC UNITS, COMPARATORS, AND PARITY GENERATORS/CHECKERS

ARITHMETIC LOGIC UNITS AND LOOK-AHEAD CARRY GENERATORS

DESCRIPTION	OUTPUT	TYPE	AVAILABILITY	
			AC	ACT
4-bit ALU/function generator	TOTEM-POLE	181	▲	▲
	TOTEM-POLE	881	▲	▲
32-bit look-ahead carry generator	TOTEM-POLE	882	▲	▲

COMPARATORS WITH TWO-STATE OUTPUTS

DESCRIPTION	# BITS	$\overline{P} = \overline{Q}$	P = Q	$\overline{P} > \overline{Q}$	P > Q	P < Q	TYPE	AVAILABILITY	
								AC	ACT
20-kΩ pull-up	8	NO	YES	NO	NO	NO	520	●	●
Standard	8	NO	YES	NO	NO	NO	521	●	●

9-BIT PARITY GENERATORS/CHECKERS  
WITH TWO-STATE OUTPUTS

DESCRIPTION	TYPE	AVAILABILITY	
		AC	ACT
Odd/Even parity	280	▲	▲
Generators/Checkers	286	▲	▲

● Denotes available product.


▲ Denotes planned new products. For product availability on these devices, contact the factory.






EPIC™ ACL PINOUTS


'AC11000, 'ACT11000  
QUADRUPLE 2-INPUT  
POSITIVE-NAND GATES  
(TOP VIEW)




'AC11002, 'ACT11002  
QUADRUPLE 2-INPUT  
POSITIVE-NOR GATES  
(TOP VIEW)




'AC11004, 'ACT11004  
HEX INVERTERS  
(TOP VIEW)




'AC11008, 'ACT11008  
QUADRUPLE 2-INPUT  
POSITIVE-AND GATES  
(TOP VIEW)




'AC11010, 'ACT11010  
TRIPLE 3-INPUT  
POSITIVE-AND GATES  
(TOP VIEW)




'AC11011, 'ACT11011  
TRIPLE 3-INPUT  
POSITIVE-AND GATES  
(TOP VIEW)




'AC11013, 'ACT11013  
DUAL 4-INPUT GATES  
(TOP VIEW)




'AC11014, 'ACT11014  
HEX INVERTERS  
(TOP VIEW)




'AC11020, 'ACT11020  
DUAL 4-INPUT  
POSITIVE-NAND GATES  
(TOP VIEW)




'AC11021, 'ACT11021  
DUAL 4-INPUT  
POSITIVE-AND GATES  
(TOP VIEW)




'AC11027, 'ACT11027  
TRIPLE 3-INPUT  
POSITIVE-NOR GATES  
(TOP VIEW)




'AC11030, 'ACT11030  
8-INPUT POSITIVE-NAND GATES  
(TOP VIEW)




'AC11032, 'ACT11032  
QUADRUPLE 2-INPUT  
POSITIVE-OR GATES  
(TOP VIEW)




'AC11034, 'ACT11034  
HEX NONINVERTERS  
(TOP VIEW)




'AC11074, 'ACT11074  
DUAL D-TYPE POSITIVE-EDGE TRIGGERED  
FLIP-FLOPS WITH CLEAR AND PRESET  
(TOP VIEW)




'AC11109, 'ACT11109  
DUAL J-K  
POSITIVE-EDGE-TRIGGERED  
FLIP-FLOPS WITH CLEAR AND PRESET  
(TOP VIEW)




'AC11112, 'ACT11112  
DUAL J-K NEGATIVE  
EDGE-TRIGGERED FLIP-FLOPS  
WITH CLEAR AND PRESET  
(TOP VIEW)




'AC11132, 'ACT11132  
QUADRUPLE 2-INPUT  
POSITIVE-NAND SCHMITT TRIGGERS  
(TOP VIEW)




'AC11138, 'ACT11138  
3-LINE TO 8-LINE  
DECODERS/DEMULTEPLEXERS  
(TOP VIEW)




'AC11139, 'ACT11139  
DUAL 2-LINE TO 4-LINE  
DECODERS/DEMULTEPLEXERS  
(TOP VIEW)




'AC11151, 'ACT11151  
1 OF 8 DATA  
SELECTORS/MULTEPLEXERS  
(TOP VIEW)




'AC11153, 'ACT11153  
DUAL 4-LINE TO 1-LINE DATA  
SELECTORS/MULTEPLEXERS  
(TOP VIEW)




'AC11157, 'ACT11157  
QUADRUPLE 1 OF 2  
DATA SELECTORS/MULTEPLEXERS  
(TOP VIEW)




'AC11158, 'ACT11158  
QUADRUPLE 1 OF 2 DATA  
SELECTORS/MULTEPLEXERS  
(TOP VIEW)




'AC11160, 'ACT11160  
SYNCHRONOUS 4-BIT  
BINARY COUNTERS  
(TOP VIEW)




'AC11161, 'ACT11161  
SYNCHRONOUS 4-BIT  
DECADE COUNTERS  
(TOP VIEW)




'AC11162, 'ACT11162  
SYNCHRONOUS 4-BIT  
BINARY COUNTERS  
(TOP VIEW)




'AC11163, 'ACT11163  
SYNCHRONOUS 4-BIT  
DECADE COUNTERS




'AC11168, 'ACT11168  
SYNCHRONOUS 4-BIT UP/DOWN  
DECADE COUNTERS




'AC11169, 'ACT11169  
SYNCHRONOUS 4-BIT UP/DOWN  
BINARY COUNTERS




'AC11174, 'ACT11174  
HEX D-TYPE  
FLIP-FLOPS WITH CLEAR




'AC11175, 'ACT11175  
HEX/QUADRUPLE D-TYPE  
FLIP-FLOPS WITH CLEAR




'AC11181, 'ACT11181  
ARITHMETIC LOGIC UNITS/  
FUNCTION GENERATORS




'AC11190, 'ACT11190  
SYNCHRONOUS 4-BIT UP/DOWN  
DECADE COUNTERS




'AC11191, 'ACT11191  
SYNCHRONOUS 4-BIT UP/DOWN  
BINARY COUNTERS




'AC11192, 'ACT11192  
SYNCHRONOUS 4-BIT UP/DOWN DECADE  
COUNTERS (DUAL CLOCK WITH CLEAR)




**'AC11193, 'ACT11193**  
SYNCHRONOUS 4-BIT UP/DOWN BINARY  
COUNTERS (DUAL CLOCK WITH CLEAR)




**'AC11194, 'ACT11194**  
4-BIT BIDIRECTIONAL UNIVERSAL  
SHIFT REGISTERS




**'AC11238, 'ACT11238**  
3-LINE TO 8-LINE  
DECODERS/DEMULPLEXERS




**'AC11239, 'ACT11239**  
DUAL 2-LINE TO 4-LINE  
DECODERS/DEMULPLEXERS




**'AC11240, 'ACT11240**  
OCTAL BUFFERS AND LINE DRIVERS  
WITH 3-STATE OUTPUTS




**'AC11241, 'ACT11241**  
OCTAL BUFFERS AND LINE DRIVERS  
WITH 3-STATE OUTPUTS




**'AC11244, 'ACT11244**  
OCTAL BUFFERS AND LINE DRIVERS  
WITH 3-STATE OUTPUTS




**'AC11245, 'ACT11245**  
OCTAL BUS TRANSCIVERS WITH  
3-STATE OUTPUTS




**'AC11251 'ACT11251**  
1 OF 8 DATA SELECTORS/  
MULTIPLEXERS WITH 3-STATE OUTPUTS




'AC11253, 'ACT11253  
DUAL 4-LINE TO 1-LINE DATA  
SELECTORS/MULTIPLEXERS  
WITH 3-STATE OUTPUTS




'AC11257, 'ACT11257  
QUADRUPLE 1 OF 2 DATA  
SELECTORS/MULTIPLEXERS WITH  
3-STATE OUTPUTS




'AC11258, 'ACT11258  
QUADRUPLE 1 OF 2 DATA  
SELECTORS/MULTIPLEXERS WITH  
3-STATE OUTPUTS




'AC11269, 'ACT11269  
8-BIT BIDIRECTIONAL  
BINARY COUNTER




'AC11280, 'ACT11280  
9-BIT PARITY  
GENERATORS/CHECKERS




'AC11286, 'ACT11286  
9-BIT PARITY GENERATORS/  
CHECKERS WITH BUS DRIVER  
PARITY I/O PORT




'AC11299, 'ACT11299  
8-BIT UNIVERSAL SHIFT/STORAGE  
REGISTERS WITH 3-STATE OUTPUTS




'AC11323, 'ACT11323  
8-BIT UNIVERSAL SHIFT/STORAGE  
REGISTERS WITH 3-STATE OUTPUTS




'AC11352 'ACT11352  
DUAL 4-LINE TO 1-LINE DATA  
SELECTORS/MULTIPLEXERS




'AC11353, 'ACT11353  
DUAL 1 OF 4 DATA SELECTORS/  
MULTIPLEXERS WITH 3-STATE OUTPUTS  
(TOP VIEW)




'AC11373, 'ACT11373  
OCTAL D-TYPE TRANSPARENT LATCHES  
WITH 3-STATE OUTPUTS  
(TOP VIEW)




'AC11374, 'ACT11374  
OCTAL D-TYPE EDGE-TRIGGERED  
FLIP-FLOPS  
(TOP VIEW)




'AC11378, 'ACT11378  
HEX D-TYPE FLIP-FLOPS  
WITH CLOCK ENABLE  
(TOP VIEW)




'AC11379, 'ACT11379  
QUADRUPLE D-TYPE  
FLIP-FLOPS WITH CLEAR  
(TOP VIEW)




'AC11520, 'ACT11520  
8-BIT IDENTITY COMPARATOR  
(TOP VIEW)




'AC11521, 'ACT11521  
8-BIT IDENTITY COMPARATOR  
(TOP VIEW)



'AC11533, 'ACT11533  
OCTAL D-TYPE TRANSPARENT  
LATCHES WITH 3-STATE OUTPUT  
(TOP VIEW)




'AC11534, 'ACT11534  
OCTAL D-TYPE EDGE-TRIGGERED  
FLIP-FLOPS WITH 3-STATE OUTPUT  
(TOP VIEW)







'AC11568, 'ACT11568  
SYNCHRONOUS 4-BIT UP/DOWN  
DECADE COUNTERS WITH  
3-STATE OUTPUTS




'AC11569, 'ACT11569  
SYNCHRONOUS 4-BIT UP/DOWN  
IBINARY COUNTERS WITH  
3-STATE OUTPUTS




'AC11579, 'ACT11579  
8-BIT BIDIRECTIONAL BINARY  
COUNTER WITH 3-STATE OUTPUTS  
(TOP VIEW)




'AC11620, 'ACT11620  
OCTAL BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS




'AC11623, 'ACT11623  
OCTAL BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS




'AC11640, 'ACT11640  
OCTAL BUS TRANSCEIVERS  
(TOP VIEW)




'AC11643, 'ACT11643  
OCTAL BUS TRANSCEIVERS  
(TOP VIEW)




'AC11646, 'ACT11646  
OCTAL BUS TRANSCEIVERS AND  
REGISTERS WITH 3-STATE OUTPUTS  
(TOP VIEW)




'AC11648, 'ACT11648  
OCTAL BUS TRANSCEIVERS AND  
REGISTERS WITH 3-STATE OUTPUTS  
(TOP VIEW)




'AC11651, 'ACT11651  
OCTAL BUS TRANSCEIVERS  
AND REGISTERS




'AC11652, 'ACT11652  
OCTAL BUS TRANSCEIVERS  
AND REGISTERS




'AC11657, 'ACT11657  
OCTAL BIDIRECTIONAL TRANSCEIVERS  
WITH 8-BIT PARITY GENERATOR/CHECKER  
AND 3-STATE OUTPUTS




'AC11818, 'ACT11818  
DIAGNOSTIC/PIPELINE REGISTER




'AC11819, 'ACT11819  
DIAGNOSTIC/PIPELINE REGISTER




'AC11821, 'ACT11821  
10-BIT BUS INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS




'AC11822, 'ACT11822  
10-BIT BUS INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS




'AC11823, 'ACT11823  
9-BIT BUS INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS




'AC11824, 'ACT11824  
9-BIT BUS INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS




'AC11825, 'ACT11825  
8-BIT BUS INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS




'AC11826, 'ACT11826  
8-BIT BUS INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS




'AC11827, 'ACT11827  
10-BIT BUFFERS WITH  
3-STATE OUTPUTS




'AC11828, 'ACT11828  
10-BIT BUFFERS WITH  
3-STATE OUTPUTS




'AC11833, 'ACT11833  
PARITY BUS TRANSCEIVERS  
(TOP VIEW)




'AC11834, 'ACT11834  
PARITY BUS TRANSCEIVERS  
(TOP VIEW)




'AC11841, 'ACT11841  
10-BIT BUS INTERFACE D-TYPE  
LATCHES WITH 3-STATE OUTPUTS




'AC11842, 'ACT11842  
10-BIT BUS INTERFACE D-TYPE  
LATCHES WITH 3-STATE OUTPUTS




'AC11843, 'ACT11843  
9-BIT BUS INTERFACE D-TYPE  
LATCHES WITH 3-STATE OUTPUTS




'AC11844, 'ACT11844  
9-BIT BUS INTERFACE D-TYPE  
LATCHES WITH 3-STATE OUTPUTS




'AC11845, 'ACT11845  
8-BIT BUS INTERFACE D-TYPE  
LATCHES WITH 3-STATE OUTPUTS




'AC11846, 'ACT11846  
8-BIT BUS INTERFACE D-TYPE  
LATCHES WITH 3-STATE OUTPUTS




'AC11853, 'ACT11853  
PARITY BUS TRANSCEIVERS




'AC11854, 'ACT11854  
PARITY BUS TRANSCEIVERS




'AC11861, 'ACT11861  
10-BIT BUS TRANSCEIVERS WITH  
3-STATE OUTPUTS




'AC11862, 'ACT11862  
10-BIT BUS TRANSCEIVERS WITH  
3-STATE OUTPUTS  
(TOP VIEW)




'AC11863, 'ACT11863  
9-BIT BUS TRANSCEIVERS WITH  
3-STATE OUTPUTS  
(TOP VIEW)




'AC11864, 'ACT11864  
9-BIT BUS TRANSCEIVERS WITH  
3-STATE OUTPUTS  
(TOP VIEW)




'AC11873, 'ACT11873  
DUAL 4-BIT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
(TOP VIEW)



'AC11874, 'ACT11874  
DUAL 4-BIT D-TYPE EDGE-TRIGGERED  
FLIP-FLOPS  
(TOP VIEW)




'AC11881, 'ACT11881  
ARITHMETIC LOGIC UNITS/  
FUNCTION GENERATORS  
(TOP VIEW)



'AC11882, 'ACT11882  
 32-BIT LOOK-AHEAD CARRY GENERATORS  
 (TOP VIEW)

General Information



## **General Information**

**1**

**Numerical Index**

**Glossary**

**Explanation of Function Tables**

**D Flip-Flop and Latch Signal Conventions**

**Thermal Information**

**Parameter Measurement Information**

**Functional Index**

**Device Pin-Outs**

## **Advanced CMOS Circuits**

**2**

## **Mechanical Data**

**3**

**Ordering Instructions**

**Package Data**



Faint, illegible text, likely bleed-through from the reverse side of the page.

2

**Advanced CMOS Circuits**


Faint, illegible text, likely bleed-through from the reverse side of the page.

# 54AC11000, 74AC11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES


D2957, APRIL 1987

- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

54AC11000 . . . J PACKAGE  
74AC11000 . . . D OR N PACKAGE  
(TOP VIEW)



54AC11000 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## description


These devices contain four independent 2-input NAND gates. They perform the Boolean functions  $Y = \overline{A \cdot B}$  or  $Y = \overline{A + B}$  in positive logic.

The 54AC11000 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74AC11000 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

## logic symbol†



## logic diagram (positive logic)



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1986, Texas Instruments Incorporated

2

Advanced CMOS Circuits

**54AC11000, 74AC11000**  
**QUADRUPLE 2-INPUT POSITIVE-NAND GATES**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

**2**

**Advanced CMOS Circuits**

		54AC11000			74AC11000			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V		
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V		2.1	2.1		V			
		$V_{CC} = 4.5$ V		3.15	3.15					
		$V_{CC} = 5.5$ V		3.85	3.85					
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V			0.9		V			
		$V_{CC} = 4.5$ V			1.35					
		$V_{CC} = 5.5$ V			1.65					
$I_{OH}$	High-level output current	$V_{CC} = 3$ V			-4		mA			
		$V_{CC} = 4.5$ V			-24					
		$V_{CC} = 5.5$ V			-24					
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V			12		mA			
		$V_{CC} = 4.5$ V			24					
		$V_{CC} = 5.5$ V			24					
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V		
$V_O$	Output voltage	0	$V_{CC}$		0	$V_{CC}$		V		
dt/dv	Input transition rise or fall rate	0	10		0	10		ns/V		
$T_A$	Operating free-air temperature	-55		125		-40		85		°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3$  V. Operation between 2 V and 3 V is not recommended, but within that range, a device output will maintain a previously established logic state.

**54AC11000, 74AC11000**  
**QUADRUPLE 2-INPUT POSITIVE-NAND GATES**

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11000		74AC11000		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1			0.1	V	
		4.5 V			0.1			0.1		
		5.5 V			0.1			0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36			0.44		
		4.5 V			0.36			0.44		
	I <sub>OL</sub> = 24 mA	4.5 V			0.36			0.44		
		5.5 V			0.36			0.44		
I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4		80	40	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			3.5				pF	

<sup>†</sup>Not more than one output should be tested at one time, and the duration of the test should not exceed 10 ms.

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25°C			54AC11000		74AC11000		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	Y	3.3 ± 0.3 V	1.5	7.2	9.8	1.5	11.9	1.5	11.1	ns
			5 ± 0.5 V	1.5	5	6.5	1.5	8.1	1.5	7.4	
t <sub>PHL</sub>			3.3 ± 0.3 V	1.5	5.8	8.6	1.5	10.2	1.5	9.6	
			5 ± 0.5 V	1.5	4.4	6.1	1.5	7.3	1.5	6.8	


**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 1 MHz	33	pF

**2**

**Advanced CMOS Circuits**

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

D2957, JUNE 1987

- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These devices contain four independent 2-input NAND gates. They perform the Boolean functions  $Y = \overline{A \cdot B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

The 54ACT11000 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11000 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H


## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

54ACT11000 . . . J PACKAGE  
74ACT11000 . . . D OR N PACKAGE  
(TOP VIEW)




54ACT11000 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

# 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

	54ACT11000		74ACT11000		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$I_{QH}$ High-level output current		-24		-24	mA
$I_{OL}$ Low-level output current		24		24	mA
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$ Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
dt/dv Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

2

Advanced CMOS Circuits

# 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11000		74ACT11000		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4	4.4	V		
		5.5 V	5.4			5.4	5.4			
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7	3.8			
		5.5 V	4.94			4.7	4.8			
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85				
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1		0.1	0.1	V		
		5.5 V		0.1		0.1	0.1			
	I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.5	0.44			
		5.5 V		0.36		0.5	0.44			
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				1.65				
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65				
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	μA		
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4		80	40	μA	
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1	1	mA	
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5					pF	

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**switching characteristics, V<sub>CC</sub> = 5 V ± 0.5 V (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT11000		74ACT11000		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	Y	1.5	7.2	10.9	1.5	13.3	1.5	12.3	ns
t <sub>PHL</sub>			1.5	5.8	8	1.5	9.5	1.5	8.8	

**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**


PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 1 MHz	23	pF

2

Advanced CMOS Circuits



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.  
B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>o</sub> = 50 Ω, t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns.  
C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54AC11002, 74AC11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

D2957, JUNE 1987—REVISED OCTOBER 1987

- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic “Small Outline” Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These devices contain four independent 2-input NOR gates. They perform the Boolean functions  $Y = A \cdot B$  or  $Y = \overline{A + B}$  in positive logic.

The 54AC11002 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11002 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H


## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

54AC11002 . . . J PACKAGE  
74AC11002 . . . D OR N PACKAGE  
(TOP VIEW)




54AC11002 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1986, Texas Instruments Incorporated

**54AC11002, 74AC11002**  
**QUADRUPLE 2-INPUT POSITIVE-NOR GATES**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

		54AC11002			74AC11002			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V	
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V	2.1		2.1			V	
		$V_{CC} = 4.5$ V	3.15		3.15				
		$V_{CC} = 5.5$ V	3.85		3.85				
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V			0.9		0.9	V	
		$V_{CC} = 4.5$ V			1.35		1.35		
		$V_{CC} = 5.5$ V			1.65		1.65		
$I_{OH}$	High-level output current	$V_{CC} = 3$ V			-4		-4	mA	
		$V_{CC} = 4.5$ V			-24		-24		
		$V_{CC} = 5.5$ V			-24		-24		
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V			12		12	mA	
		$V_{CC} = 4.5$ V			24		24		
		$V_{CC} = 5.5$ V			24		24		
$V_I$	Input voltage	0		$V_{CC}$		0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$		0		$V_{CC}$	V
dt/dv	Input transition rise or fall rate	0		10		0		10	ns/V
$T_A$	Operating free-air temperature	-65		125		-40		85	°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3$  V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

# 54AC11002, 74AC11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11002		74AC11002		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.7		4.8		
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85					
	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5	0.44		
		5.5 V					1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4		80	40	μA	
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			3.5				pF	

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25°C			54AC11002		74AC11002		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	Y	3.3 ± 0.3 V	1.5	7	8.6	1.5	10.7	1.5	9.9	ns
			5 ± 0.5 V	1.5	4.5	6.1	1.5	7.4	1.5	6.9	
t <sub>PHL</sub>			3.3 ± 0.3 V	1.5	6	7.5	1.5	9	1.5	8.4	
			5 ± 0.5 V	1.5	4	5.7	1.5	6.8	1.5	6.4	

operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pD</sub> Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 1 MHz	32	pF

2  
Advanced CMOS Circuits

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
C. The outputs are measured one at a time with one input transition per measurement.


FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54ACT11002, 74ACT11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES


D2957, JUNE 1987

- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

54ACT11002 . . . J PACKAGE  
74ACT11002 . . . D OR N PACKAGE  
(TOP VIEW)



54ACT11002 . . . FK PACKAGE  
(TOP VIEW)




NC—No internal connection

## description

These devices contain four independent 2-input NOR gates. They perform the Boolean functions  $Y = \overline{A+B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

The 54ACT11002 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74ACT11002 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


## logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

## logic diagram (positive logic)



FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2

Advanced CMOS Circuits

# 54ACT11002, 74ACT11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		54ACT11002		74ACT11002		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage	0.8		0.8		V
$I_{OH}$	High-level output current	-24		-24		mA
$I_{OL}$	Low-level output current	24		24		mA
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
dt/dv	Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			54ACT11002		74ACT11002		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4		4.4		4.4		V	
		5.5 V	5.4		5.4		5.4			
	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
	$I_{OH} = -50 \text{ mA}^\ddagger$	5.5 V			3.85					
$I_{OH} = -75 \text{ mA}^\ddagger$	5.5 V					3.85				
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V			0.1		0.1		V	
		5.5 V			0.1		0.1			
	$I_{OL} = 24 \text{ mA}$	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
	$I_{OL} = 50 \text{ mA}^\ddagger$	5.5 V					1.65			
$I_{OL} = 75 \text{ mA}^\ddagger$	5.5 V						1.65			
$I_I$	$V_I = V_{CC}$ or GND	5.5 V			$\pm 0.1$		$\pm 1$		$\mu\text{A}$	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	$\mu\text{A}$
$\Delta I_{CC}^{\S}$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V			0.9		1		1	mA
$C_i$	$V_I = V_{CC}$ or GND	5 V			3.5					pF

<sup>‡</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>§</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

# 54ACT11002, 74ACT11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES


switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11002		74ACT11002		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	Y	1.5	6.1	9.4	1.5	11.3	1.5	10.6	ns
$t_{PHL}$			1.5	5.3	7.8	1.5	9.3	1.5	8.7	

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance per gate	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	29	pF

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_o = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**





# 54AC11004, 74AC11004 HEX INVERTERS

D2957, FEBRUARY 1988

- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These devices contain six independent inverters. They perform the Boolean function  $Y = \bar{A}$ .

The 54AC11004 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11004 is characterized for operation from -40°C to 85°C.

**FUNCTION TABLE**  
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, J, and N packages.


54AC11004 ... J PACKAGE  
74AC11004 ... DW OR N PACKAGE

(TOP VIEW)




54AC11004 ... FK PACKAGE

(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS INSTRUMENTS**  
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2

Advanced CMOS Circuits

# 54AC11004, 74AC11004 HEX INVERTERS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) †

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 150$ mA
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		54AC11004			74AC11004			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V		2.1	2.1		V	
		$V_{CC} = 4.5$ V		3.15	3.15			
		$V_{CC} = 5.5$ V		3.85	3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V			0.9	0.9	V	
		$V_{CC} = 4.5$ V			1.35	1.35		
		$V_{CC} = 5.5$ V			1.65	1.65		
$I_{OH}$	High-level output current	$V_{CC} = 3$ V			-4	-4	mA	
		$V_{CC} = 4.5$ V			-24	-24		
		$V_{CC} = 5.5$ V			-24	-24		
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V			12	12	mA	
		$V_{CC} = 4.5$ V			24	24		
		$V_{CC} = 5.5$ V			24	24		
$V_I$	Input voltage	0		$V_{CC}$	0	$V_{CC}$	V	
$V_O$	Output voltage	0		$V_{CC}$	0	$V_{CC}$	V	
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0	10	ns/V	
$T_A$	Operating free-air temperature	-55		125	-40	85	°C	

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3$  V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

2

Advanced CMOS Circuits

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11004		74AC11004		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	5.5 V	4.94			4.7		4.8			
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85					
	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	5.5 V			0.36		0.5	0.44			
I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				1.65					
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4		80	40	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			3.5				pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

V<sub>CC</sub> = 3.3 V ± 0.3 V

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54AC11004			74AC11004			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>PLH</sub>	A	Y	1.5	6.1	9	1.5	10.4	1.5	10		ns	
t <sub>PHL</sub>			1.5	5.2	7.4	1.5	8.9	1.5	8.2			


V<sub>CC</sub> = 5 V ± 0.5 V

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54AC11004			74AC11004			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>PLH</sub>	A	Y	1.5	4.2	6.3	1.5	7.5	1.5	7.1		ns	
t <sub>PHL</sub>			1.5	3.8	5.5	1.5	6.4	1.5	6			


operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per inverter	C <sub>L</sub> = 50 pF, f = 1 MHz	29	pF

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT



PROPAGATION DELAY TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54ACT11004, 74ACT11004 HEX INVERTERS

D2957, JANUARY 1988

- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These devices contain six independent inverters. They perform the Boolean function  $Y = \bar{A}$ .

The 54ACT11004 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11004 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE  
(each inverter)


INPUT A	OUTPUT Y
H	L
L	H

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, J, and N packages.

54ACT11004 . . . J PACKAGE  
74ACT11004 . . . DW OR N PACKAGE  
(TOP VIEW)




54ACT11004 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1988, Texas Instruments Incorporated

2

Advanced CMOS Circuits

# 54ACT11004, 74ACT11004 HEX INVERTERS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 150$ mA
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		54ACT11004		74ACT11004		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$I_{OH}$	High-level output current		-24		-24	mA
$I_{OL}$	Low-level output current		24		24	mA
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			54ACT11004		74ACT11004		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4			4.4		4.4	V	
		5.5 V	5.4			5.4		5.4		
	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	$I_{OH} = -50 \text{ mA}^\ddagger$	5.5 V				3.85				
$I_{OH} = -75 \text{ mA}^\ddagger$	5.5 V						3.85			
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V			0.1		0.1	0.1	V	
		5.5 V			0.1		0.1	0.1		
	$I_{OL} = 24 \text{ mA}$	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
	$I_{OL} = 50 \text{ mA}^\ddagger$	5.5 V					1.65			
$I_{OL} = 75 \text{ mA}^\ddagger$	5.5 V						1.65			
$I_I$	$V_I = V_{CC}$ or GND	5.5 V			$\pm 0.1$		$\pm 1$	$\pm 1$	$\mu\text{A}$	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80	40	$\mu\text{A}$	
$\Delta I_{CC}^\S$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V			0.9		1	1	mA	
$C_i$	$V_I = V_{CC}$ or GND	5 V			3.5				pF	

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ns.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .


switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11004		74ACT11004		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	Y	1.5	5.3	9	1.5	10.2	1.5	9.7	ns
$t_{PHL}$			1.5	6.4	8.7	1.5	10.3	1.5	9.6	

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance per inverter	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	32	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS





# 54AC11008, 74AC11008 QUADRUPLE 2-INPUT POSITIVE-AND GATES

D2957, AUGUST 1987


- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These devices contain four independent 2-input AND gates. They perform the Boolean functions  $Y = A \cdot B$  or  $Y = \bar{A} + \bar{B}$  in positive logic.


The 54AC11008 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11008 is characterized for operation from -40°C to 85°C.

## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

54AC11008 . . . J PACKAGE  
74AC11008 . . . D OR N PACKAGE  
(TOP VIEW)




54AC11008 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2

Advanced CMOS Circuits

**54AC11008, 74AC11008**  
**QUADRUPLE 2-INPUT POSITIVE-AND GATES**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
 NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

		54AC11008			74AC11008			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V	2.1		2.1			V
		$V_{CC} = 4.5$ V	3.15		3.15			
		$V_{CC} = 5.5$ V	3.85		3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V		0.9		0.9		V
		$V_{CC} = 4.5$ V		1.35		1.35		
		$V_{CC} = 5.5$ V		1.65		1.65		
$I_{OH}$	High-level output current	$V_{CC} = 3$ V		-4		-4		mA
		$V_{CC} = 4.5$ V		-24		-24		
		$V_{CC} = 5.5$ V		-24		-24		
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V		12		12		mA
		$V_{CC} = 4.5$ V		24		24		
		$V_{CC} = 5.5$ V		24		24		
$V_I$	Input voltage	0		$V_{CC}$	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	0		$V_{CC}$	V
dt/dv	Input transition rise or fall rate	0		10	0		10	ns/V
$T_A$	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3$  V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

**54AC11008, 74AC11008**  
**QUADRUPLE 2-INPUT POSITIVE-AND GATES**

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11008		74AC11008		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	5.5 V	4.94			4.7		4.8			
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	5.5 V			0.36		0.5	0.44			
I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				1.65					
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4		80	40	μA	
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			3.5				pF	

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25°C			54AC11008			74AC11008			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>PLH</sub>	A or B	Y	3.3 ± 0.3 V	1.5	6.3	9	1.5		11	1.5		10.2	ns
			5 ± 0.5 V	1.5	4.3	6.2	1.5		7.3	1.5		6.9	
3.3 ± 0.3 V			1.5	5.6	7.8	1.5		9	1.5		8.6		
5 ± 0.5 V			1.5	4	5.9	1.5		6.8	1.5		6.5		
t <sub>PHL</sub>													


**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 1 MHz	29	pF

2

**Advanced CMOS Circuits**

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54ACT11008, 74ACT11008 QUADRUPLE 2-INPUT POSITIVE-AND GATES

D2957, AUGUST 1987


- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu\text{m}$  Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These devices contain four independent 2-input AND gates. They perform the Boolean functions  $Y = A \cdot B$  or  $Y = \overline{A} \cdot \overline{B}$  in positive logic.

The 54ACT11008 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The 74ACT11008 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .


## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

54ACT11008 . . . J PACKAGE  
74ACT11008 . . . D OR N PACKAGE  
(TOP VIEW)




54ACT11008 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS  
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2

Advanced CMOS Circuits

**54ACT11008, 74ACT11008**  
**QUADRUPLE 2-INPUT POSITIVE-AND GATES**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	± 20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	± 50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	± 50 mA
Continuous current through $V_{CC}$ or GND pins .....	± 100 mA
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

	54ACT11008		74ACT11008		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$I_{OH}$ High-level output current		-24		-24	mA
$I_{OL}$ Low-level output current		24		24	mA
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$ Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
dt/dv Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			54ACT11008		74ACT11008		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V		4.4		4.4		4.4	V	
		5.5 V		5.4		5.4		5.4		
	$I_{OH} = -24 \text{ mA}$	4.5 V		3.94		3.7		3.8		
		5.5 V		4.94		4.7		4.8		
		5.5 V				3.85				
$I_{OH} = -75 \text{ mA}^\ddagger$	5.5 V						3.85			
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V			0.1		0.1	0.1	V	
		5.5 V			0.1		0.1	0.1		
	$I_{OL} = 24 \text{ mA}$	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
		5.5 V					1.65			
$I_{OL} = 75 \text{ mA}^\ddagger$	5.5 V						1.65			
$I_I$	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	±1	μA	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80	40	μA	
$\Delta I_{CC}^\S$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V			0.9		1	1	mA	
$C_i$	$V_I = V_{CC}$ or GND	5 V			3.5				pF	

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

2

Advanced CMOS Circuits



# 54ACT11008, 74ACT11008 QUADRUPLE 2-INPUT POSITIVE-AND GATES


switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11008		74ACT11008		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	Y	1.5	5.8	8	1.5	9.4	1.5	9	ns
$t_{PHL}$			1.5	5.2	7.7	1.5	8.6	1.5	8.2	

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance per gate	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	29	pF

## PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_o = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .

C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS





# 54AC11010, 74AC11010 TRIPLE 3-INPUT POSITIVE-NAND GATES

D2957, MAY 1987


- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These devices contain three independent 3-input NAND gates. They perform the Boolean functions  $Y = A \cdot B \cdot C$  or  $Y = \bar{A} + \bar{B} + \bar{C}$  in positive logic.


The 54AC11010 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11010 is characterized for operation from -40°C to 85°C.

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for D, J, and N packages.

54AC11010 . . . J PACKAGE  
74AC11010 . . . D OR N PACKAGE  
(TOP VIEW)



54AC11010 . . . FK PACKAGE  
(TOP VIEW)




NC—No internal connection

FUNCTION TABLE (each gate)

INPUTS			OUTPUT
A	B	C	Y
H	H	H	L
L	X	X	H
X	L	X	H
X	X	L	H

## logic diagram (positive logic)



2

Advanced CMOS Circuits

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2-35

**54AC11010, 74AC11010**  
**TRIPLE 3-INPUT POSITIVE-NAND GATES**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted) †**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

**recommended operating conditions**

		54AC11010			74AC11010			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V		2.1	$V_{CC} = 3$ V		2.1	V
		$V_{CC} = 4.5$ V		3.15	$V_{CC} = 4.5$ V		3.15	
		$V_{CC} = 5.5$ V		3.85	$V_{CC} = 5.5$ V		3.85	
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V			$V_{CC} = 3$ V		0.9	V
		$V_{CC} = 4.5$ V			$V_{CC} = 4.5$ V		1.35	
		$V_{CC} = 5.5$ V			$V_{CC} = 5.5$ V		1.65	
$I_{OH}$	High-level output current	$V_{CC} = 3$ V			$V_{CC} = 3$ V		-4	mA
		$V_{CC} = 4.5$ V			$V_{CC} = 4.5$ V		-24	
		$V_{CC} = 5.5$ V			$V_{CC} = 5.5$ V		-24	
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V			$V_{CC} = 3$ V		12	mA
		$V_{CC} = 4.5$ V			$V_{CC} = 4.5$ V		24	
		$V_{CC} = 5.5$ V			$V_{CC} = 5.5$ V		24	
$V_I$	Input voltage	0		$V_{CC}$	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	0		$V_{CC}$	V
dt/dv	Input transition rise or fall rate	0		10	0		10	ns/V
$T_A$	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC}$  less than 3 volts. Operation between 2 volts and 3 volts is not recommended, but within that range, a device output will maintain a previously established logic state.

**54AC11010, 74AC11010**  
**TRIPLE 3-INPUT POSITIVE-NAND GATES**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11010		74AC11010		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	4.5 V	4.94			4.7		4.8		
		5.5 V				3.85				
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4		80	40	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			3.5				pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics (see Figure 1 for load circuits and waveforms)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25°C			54AC11010		74AC11010		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	ANY	Y	3.3 V ± 0.3 V	1.5	5.9	8.5	1.5	10	1.5	9.3	ns
			5 V ± 0.5 V	1.5	4.4	6.2	1.5	7.1	1.5	6.7	
t <sub>PHL</sub>			3.3 V ± 0.3 V	1.5	5.8	9	1.5	10.4	1.5	9.9	ns
			5 V ± 0.5 V	1.5	4.6	6.4	1.5	7.4	1.5	7	


operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 1 MHz	23	pF

2

Advanced CMOS Circuits

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
C. The outputs are measured one at a time with one input transition per measurement.


FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54ACT11010, 74ACT11010 TRIPLE 3-INPUT POSITIVE-NAND GATES


D2957, JULY 1987

- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

54ACT11010 . . . J PACKAGE  
74ACT11010 . . . D OR N PACKAGE



54ACT11010 . . . FK PACKAGE  
(TOP VIEW)




NC—No internal connection

## description

These devices contain three independent 3-input NAND gates. They perform the Boolean functions  $Y = A \cdot B \cdot C$  or  $Y = \bar{A} + \bar{B} + \bar{C}$  in positive logic.

The 54ACT11010 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74ACT11010 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

FUNCTION TABLE  
(each gate)

INPUTS			OUTPUT
A	B	C	Y
H	H	H	L
L	X	X	H
X	L	X	H
X	X	L	H

## logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2

Advanced CMOS Circuits

# 54ACT11010, 74ACT11010 TRIPLE 3-INPUT POSITIVE-NAND GATES

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ . . . . .	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) . . . . .	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) . . . . .	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) . . . . .	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) . . . . .	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) . . . . .	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins . . . . .	$\pm 100$ mA
Storage temperature range . . . . .	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		54ACT11010		74ACT11010		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$I_{OH}$	High-level output current		-24		-24	mA
$I_{OL}$	Low-level output current		24		24	mA
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
dt/dv	Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			54ACT11010		74ACT11010		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4		4.4	4.4			V	
		5.5 V	5.4		5.4	5.4				
	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7	3.8				
		5.5 V	4.94		4.7	4.8				
	$I_{OH} = -50 \text{ mA}^\ddagger$	5.5 V			3.85					
$I_{OH} = -75 \text{ mA}^\ddagger$	5.5 V				3.85					
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V		0.1	0.1	0.1			V	
		5.5 V		0.1	0.1	0.1				
	$I_{OL} = 24 \text{ mA}$	4.5 V		0.36	0.5	0.44				
		5.5 V		0.36	0.5	0.44				
	$I_{OL} = 50 \text{ mA}^\ddagger$	5.5 V			1.65					
$I_{OL} = 75 \text{ mA}^\ddagger$	5.5 V				1.65					
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$	$\pm 1$	$\pm 1$	$\pm 1$	$\mu\text{A}$		
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		4	80	40	$\mu\text{A}$			
$\Delta I_{CC}^\S$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V		0.9	1	1	mA			
$C_i$	$V_I = V_{CC}$ or GND	5 V		3.5			pF			

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

2

Advanced CMOS Circuits

# 54ACT11010, 74ACT11010 TRIPLE 3-INPUT POSITIVE-NAND GATES


switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11010		74ACT11010		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	Any	Y	1.5	5.8	8.2	1.5	9.3	1.5	8.9	ns
$t_{PHL}$			1.5	5.7	7.4	1.5	8.7	1.5	8.2	

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance per gate	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	27	pF

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



# 2

## Advanced CMOS Circuits

# 54AC11011, 74AC11011 TRIPLE 3-INPUT POSITIVE-AND GATES

D2957, JULY 1987—REVISED NOVEMBER 1987


- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125 °C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These devices contain three independent 3-input AND gates. They perform the Boolean functions  $Y = A \cdot B \cdot C$  or  $Y = \overline{A + B + C}$  in positive logic.

The 54AC11011 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The 74AC11011 is characterized for operation from -40 °C to 85 °C.


## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

54AC11011 . . . J PACKAGE  
74AC11011 . . . D OR N PACKAGE  
(TOP VIEW)




54AC11011 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



FUNCTION TABLE (each gate)

INPUTS			OUTPUT
A	B	C	Y
H	H	H	H
L	X	X	L
X	L	X	L
X	X	L	L

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

**54AC11011, 74AC11011  
TRIPLE 3-INPUT POSITIVE-AND GATES**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65 °C to 150 °C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

**2**

**Advanced CMOS Circuits**

		54AC11011			74AC11011			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V			2.1			V
		$V_{CC} = 4.5$ V			3.15			
		$V_{CC} = 5.5$ V			3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V			0.9			V
		$V_{CC} = 4.5$ V			1.35			
		$V_{CC} = 5.5$ V			1.65			
$I_{OH}$	High-level output current	$V_{CC} = 3$ V			-4			mA
		$V_{CC} = 4.5$ V			-24			
		$V_{CC} = 5.5$ V			-24			
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V			12			mA
		$V_{CC} = 4.5$ V			24			
		$V_{CC} = 5.5$ V			24			
$V_I$	Input voltage	0		$V_{CC}$	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	0		$V_{CC}$	V
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
$T_A$	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3$  V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

**54AC11011, 74AC11011**  
**TRIPLE 3-INPUT POSITIVE-AND GATES**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11011		74AC11011		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
I <sub>OH</sub> = -50 mA <sup>†</sup>	3 V	2.58			2.4		2.48			
	4.5 V	3.94			3.7		3.8			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 24 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
I <sub>OL</sub> = 50 mA <sup>†</sup>	3 V			0.36		0.5	0.44			
	4.5 V			0.36		0.5	0.44			
I <sub>OL</sub> = 75 mA <sup>†</sup>	3 V			0.36		0.5	0.44			
	4.5 V			0.36		0.5	0.44			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4		80	40	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			3.5				pF	

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25°C			54AC11011		74AC11011		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Any	Y	3.3 ± 0.3 V	1.5	6	8.3	1.5	9.7	1.5	9.1	ns
			5 ± 0.5 V	1.5	4	5.9	1.5	6.9	1.5	6.5	
3.3 ± 0.3 V			1.5	6	8.2	1.5	9.6	1.5	9		
5 ± 0.5 V			1.5	4.5	6.4	1.5	7.3	1.5	6.9		
t <sub>PHL</sub>											

operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pD</sub> Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 1 MHz	28	pF

**2**  
**Advanced CMOS Circuits**

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.


FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54ACT11011, 74ACT11011 TRIPLE 3-INPUT POSITIVE-AND GATES


D2957, JULY 1987—REVISED NOVEMBER 1987

- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

54ACT11011 . . . J PACKAGE  
74ACT11011 . . . D OR N PACKAGE  
(TOP VIEW)



54ACT11011 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE (each gate)


INPUTS			OUTPUT
A	B	C	Y
H	H	H	H
L	X	X	L
X	L	X	L
X	X	L	L

## description

These devices contain three independent 3-input AND gates. They perform the Boolean functions  $Y = A \cdot B \cdot C$  or  $Y = \overline{A + B + C}$  in positive logic.


The 54ACT11011 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74ACT11011 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

## logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

## logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2

Advanced CMOS Circuits

# 54ACT11011, 74ACT11011 TRIPLE 3-INPUT POSITIVE-AND GATES

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		54ACT11011		74ACT11011		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$I_{OH}$	High-level output current		-24		-24	mA
$I_{OL}$	Low-level output current		24		24	mA
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			54ACT11011		74ACT11011		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4		4.4		4.4		V	
		5.5 V	5.4		5.4		5.4			
	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
	$I_{OH} = -50 \text{ mA}^\ddagger$	5.5 V			3.85					
$I_{OH} = -75 \text{ mA}^\ddagger$	5.5 V					3.85				
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V		0.1		0.1		0.1	V	
		5.5 V		0.1		0.1		0.1		
	$I_{OL} = 24 \text{ mA}$	4.5 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
	$I_{OL} = 50 \text{ mA}^\ddagger$	5.5 V				1.65				
$I_{OL} = 75 \text{ mA}^\ddagger$	5.5 V					1.65				
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		4		80		40	$\mu\text{A}$	
$\Delta I_{CC}^\S$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V		0.9		1		1	mA	
$C_i$	$V_I = V_{CC}$ or GND	5 V		3.5					pF	

‡Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

§This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

2

Advanced CMOS Circuits

**54ACT11011, 74ACT11011**  
**TRIPLE 3-INPUT POSITIVE-AND GATES**


switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11011		74ACT11011		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A, B, or C	Y	1.5	6.5	8.6	1.5	10.2	1.5	9.6	ns
$t_{PHL}$			1.5	5.5	7.9	1.5	9.2	1.5	8.7	

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance per gate	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	28	pF

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_o = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**

2

Advanced CMOS Circuits



# 2

## Advanced CMOS Circuits

# 54AC11020, 74AC11020 DUAL 4-INPUT POSITIVE-NAND GATES

D2957, MARCH 1987


- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These devices contain two independent 4-input NAND gates. They perform the Boolean functions  $Y = \overline{A \cdot B \cdot C \cdot D}$  or  $Y = \overline{\overline{A} + \overline{B} + \overline{C} + \overline{D}}$  in positive logic.

The 54AC11020 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11020 is characterized for operation from -40°C to 85°C.


## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

54AC11020 . . . J PACKAGE  
74AC11020 . . . D OR N PACKAGE  
(TOP VIEW)




54AC11020 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



FUNCTION TABLE (each gate)

INPUTS				OUTPUT
A	B	C	D	Y
H	H	H	H	L
L	X	X	X	H
X	L	X	X	H
X	X	L	X	H
X	X	X	L	H

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS  
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2

Advanced CMOS Circuits

**54AC11020, 74AC11020**  
**DUAL 4-INPUT POSITIVE-NAND GATES**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
 NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**2**

**Advanced CMOS Circuits**

**recommended operating conditions**

		54AC11020			74AC11020			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V		2.1	$V_{CC} = 3$ V		2.1	V
		$V_{CC} = 4.5$ V		3.15	$V_{CC} = 4.5$ V		3.15	
		$V_{CC} = 5.5$ V		3.85	$V_{CC} = 5.5$ V		3.85	
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V			$V_{CC} = 3$ V		0.9	V
		$V_{CC} = 4.5$ V			$V_{CC} = 4.5$ V		1.35	
		$V_{CC} = 5.5$ V			$V_{CC} = 5.5$ V		1.65	
$I_{OH}$	High-level output current	$V_{CC} = 3$ V			$V_{CC} = 3$ V		-4	mA
		$V_{CC} = 4.5$ V			$V_{CC} = 4.5$ V		-24	
		$V_{CC} = 5.5$ V			$V_{CC} = 5.5$ V		-24	
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V			$V_{CC} = 3$ V		12	mA
		$V_{CC} = 4.5$ V			$V_{CC} = 4.5$ V		24	
		$V_{CC} = 5.5$ V			$V_{CC} = 5.5$ V		24	
$V_I$	Input voltage	0		$V_{CC}$	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	0		$V_{CC}$	V
dt/dv	Input transition rise or fall rate	0		10	0		10	ns/V
$T_A$	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3$  V. Operation between 2 V and 3 V is not recommended, but within that range, a device output will maintain a previously established logic state.

**54AC11020, 74AC11020**  
**DUAL 4-INPUT POSITIVE-NAND GATES**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11020		74AC11020		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.7		4.8		
		5.5 V				3.85				
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1			0.1	V	
		4.5 V			0.1			0.1		
		5.5 V			0.1			0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36			0.44		
		4.5 V			0.36			0.44		
	I <sub>OL</sub> = 24 mA	5.5 V			0.36			0.44		
		5.5 V					1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1			±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4			80	40	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			3.5					pF

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 milliseconds.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25°C			54AC11020		74AC11020		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Any	Y	3.3 ± 0.3 V	1.5	6.4	8.6	1.5	10	1.5	9.4	ns
t <sub>PHL</sub>			5 ± 0.5 V	1.5	4.3	6.3	1.5	7	1.5	6.7	
			3.3 ± 0.3 V	1.5	6.4	9.2	1.5	10.7	1.5	10.1	
			5 ± 0.5 V	1.5	4.4	6.7	1.5	7.7	1.5	7.3	


operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 1 MHz	19	pF

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT



PROPAGATION DELAY TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

D2957, JUNE 1987


- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These devices contain two independent 4-input NAND gates. They perform the Boolean functions  $Y = \overline{A \cdot B \cdot C \cdot D}$  or  $Y = \overline{A + B + C + D}$  in positive logic.


The 54ACT11020 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11020 is characterized for operation from -40°C to 85°C.

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

54ACT11020 . . . J PACKAGE  
74ACT11020 . . . D OR N PACKAGE  
(TOP VIEW)



54ACT11020 . . . FK PACKAGE  
(TOP VIEW)




NC—No internal connection

FUNCTION TABLE (each gate)

INPUTS				OUTPUT
A	B	C	D	Y
H	H	H	H	L
L	X	X	X	H
X	L	X	X	H
X	X	L	X	H
X	X	X	L	H

## logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**  
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

# 54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		54ACT11020		74ACT11020		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$I_{OH}$	High-level output current		-24		-24	mA
$I_{OL}$	Low-level output current		24		24	mA
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
dt/dv	Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			54ACT11020		74ACT11020		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4		4.4		4.4		V	
		5.5 V	5.4		5.4		5.4			
	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
		5.5 V			3.85		3.85			
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V		0.1		0.1		0.1	V	
		5.5 V		0.1		0.1		0.1		
	$I_{OL} = 24 \text{ mA}$	4.5 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
	$I_{OL} = 50 \text{ mA}^\ddagger$	5.5 V				1.65				
		5.5 V						1.65		
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		4		80		40	$\mu\text{A}$	
$\Delta I_{CC}^\S$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V		0.9		1		1	mA	
$C_i$	$V_I = V_{CC}$ or GND	5 V		3.5					pF	

<sup>‡</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>§</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .


switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11020		74ACT11020		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	Any	Y	1.5	5.6	8.5	1.5	9.5	1.5	9.1	ns
$t_{PHL}$			1.5	6.1	8.4	1.5	9.8	1.5	9.2	

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance per gate	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	27	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_o = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



# 2

## Advanced CMOS Circuits

# 54AC11021, 74AC11021 DUAL 4-INPUT POSITIVE-AND GATES

D2957, JULY 1987—REVISED DECEMBER 1987


- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These devices contain two independent 4-input AND gates. They perform the Boolean functions  $Y = A \cdot B \cdot C \cdot D$  or  $Y = \overline{A + B + C + D}$  in positive logic.

The 54AC11021 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11021 is characterized for operation from -40°C to 85°C.


## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

54AC11021 . . . J PACKAGE  
74AC11021 . . . D OR N PACKAGE  
(TOP VIEW)




54AC11021 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



FUNCTION TABLE (each gate)

INPUTS				OUTPUT
A	B	C	D	Y
H	H	H	H	H
L	X	X	X	L
X	L	X	X	L
X	X	L	X	L
X	X	X	L	L

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS  
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2

Advanced CMOS Circuits

# 54AC11021, 74AC11021

## DUAL 4-INPUT POSITIVE-AND GATES

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### recommended operating conditions

		54AC11021			74AC11021			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V	
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V	2.1		2.1			V	
		$V_{CC} = 4.5$ V	3.15		3.15				
		$V_{CC} = 5.5$ V	3.85		3.85				
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V			0.9			V	
		$V_{CC} = 4.5$ V			1.35				
		$V_{CC} = 5.5$ V			1.65				
$I_{OH}$	High-level output current	$V_{CC} = 3$ V			-4			mA	
		$V_{CC} = 4.5$ V			-24				
		$V_{CC} = 5.5$ V			-24				
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V			12			mA	
		$V_{CC} = 4.5$ V			24				
		$V_{CC} = 5.5$ V			24				
$V_I$	Input voltage	0		$V_{CC}$		0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$		0		$V_{CC}$	V
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10		0		10	ns/V
$T_A$	Operating free-air temperature	-55		125		-40		85	°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3$  V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

**54AC11021, 74AC11021**  
**DUAL 4-INPUT POSITIVE-AND GATES**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25 °C			54AC11021		74AC11021		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9			2.9	V
		4.5 V	4.4			4.4			4.4	
		5.5 V	5.4			5.4			5.4	
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4			2.48	
		4.5 V	3.94			3.7			3.8	
	I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.7			4.8	
I <sub>OH</sub> = -50 mA <sup>†</sup>		5.5 V			3.85					
	I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85		
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1			0.1	0.1	V
		4.5 V			0.1			0.1	0.1	
		5.5 V			0.1			0.1	0.1	
	I <sub>OL</sub> = 12 mA	3 V			0.36			0.5	0.44	
		4.5 V			0.36			0.5	0.44	
	I <sub>OL</sub> = 24 mA	5.5 V			0.36			0.5	0.44	
I <sub>OL</sub> = 50 mA <sup>†</sup>		5.5 V					1.65			
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1			±1	±1	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4			80	40	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			3.5					pF

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25 °C			54AC11021		74AC11021		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Any	Y	3.3 ± 0.3 V	1.5	8.2	11.4	1.5	13.9	1.5	13	ns
			5 ± 0.5 V	1.5	5.6	7.8	1.5	9.4	1.5	8.8	
t <sub>PHL</sub>			3.3 ± 0.3 V	1.5	6.4	8.7	1.5	9.9	1.5	9.3	
			5 ± 0.5 V	1.5	4.6	6.5	1.5	7.4	1.5	6.9	


operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 1 MHz	38	pF

2

Advanced CMOS Circuits

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54ACT11021, 74ACT11021 DUAL 4-INPUT POSITIVE-AND GATES

D2957, JULY 1987—REVISED DECEMBER 1987


- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These devices contain two independent 4-input AND gates. They perform the Boolean functions  $Y = A \cdot B \cdot C \cdot D$  or  $Y = \overline{A} + \overline{B} + \overline{C} + \overline{D}$  in positive logic.

The 54ACT11021 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11021 is characterized for operation from -40°C to 85°C.


## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

54ACT11021 . . . J PACKAGE  
74ACT11021 . . . D OR N PACKAGE  
(TOP VIEW)




54ACT11021 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



FUNCTION TABLE (each gate)

INPUTS				OUTPUT
A	B	C	D	Y
H	H	H	H	H
L	X	X	X	L
X	L	X	X	L
X	X	L	X	L
X	X	X	L	L

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

**54ACT11021, 74ACT11021  
DUAL 4-INPUT POSITIVE-AND GATES**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

		54ACT11021		74ACT11021		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$I_{OH}$	High-level output current		-24		-24	mA
$I_{OL}$	Low-level output current		24		24	mA
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			54ACT11021		74ACT11021		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4		4.4		4.4		V	
		5.5 V	5.4		5.4		5.4			
	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
	$I_{OH} = -50 \text{ mA}^\ddagger$	5.5 V			3.85					
$I_{OH} = -75 \text{ mA}^\ddagger$	5.5 V					3.85				
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V			0.1		0.1		V	
		5.5 V			0.1		0.1			
	$I_{OL} = 24 \text{ mA}$	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
	$I_{OL} = 50 \text{ mA}^\ddagger$	5.5 V					1.65			
$I_{OL} = 75 \text{ mA}^\ddagger$	5.5 V						1.65			
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		4		80		40	$\mu\text{A}$	
$\Delta I_{CC}^{\S}$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V		0.9		1		1	mA	
$C_i$	$V_I = V_{CC}$ or GND	5 V		3.5					pF	

‡Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

§This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .


switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11021		74ACT11021		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	Any	Y	1.5	6.7	8.8	1.5	10.4	1.5	9.8	ns
$t_{PHL}$			1.5	5.4	8.3	1.5	9.5	1.5	8.9	

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A \equiv 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance per gate	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	37	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_0 = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS





# 54AC11027, 74AC11027 TRIPLE 3-INPUT POSITIVE-NOR GATES

D2957, JULY 1987


- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These devices contain three independent 3-input NOR gates. They perform the Boolean functions  $Y = A+B+C$  or  $Y = \bar{A}\cdot\bar{B}\cdot\bar{C}$  in positive logic.


The 54AC11027 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11027 is characterized for operation from -40°C to 85°C.

## logic symbol




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

54AC11027 . . . J PACKAGE  
74AC11027 . . . D OR N PACKAGE  
(TOP VIEW)



54AC11027 . . . FK PACKAGE  
(TOP VIEW)




NC—No internal connection

FUNCTION TABLE (each gate)

INPUTS			OUTPUT
A	B	C	Y
H	X	X	L
X	H	X	L
X	X	H	L
L	L	L	H

## logic diagram (positive logic)



2

Advanced CMOS Circuits

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

**54AC11027, 74AC11027**  
**TRIPLE 3-INPUT POSITIVE-NOR GATES**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

**recommended operating conditions**

		54AC11027			74AC11027			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V		2.1	2.1		V	
		$V_{CC} = 4.5$ V		3.15	3.15			
		$V_{CC} = 5.5$ V		3.85	3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V			0.9		V	
		$V_{CC} = 4.5$ V			1.35			
		$V_{CC} = 5.5$ V			1.65			
$I_{OH}$	High-level output current	$V_{CC} = 3$ V			-4		mA	
		$V_{CC} = 4.5$ V			-24			
		$V_{CC} = 5.5$ V			-24			
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V			12		mA	
		$V_{CC} = 4.5$ V			24			
		$V_{CC} = 5.5$ V			24			
$V_I$	Input voltage	0		$V_{CC}$	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	0		$V_{CC}$	V
dt/dv	Input transition rise or fall rate	0		10	0		10	ns/V
$T_A$	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC}$  less than 3 volts. Operation between 2 volts and 3 volts is not recommended, but within that range a device output will maintain a previously established logic state.

2

Advanced CMOS Circuits

**54AC11027, 74AC11027**  
**TRIPLE 3-INPUT POSITIVE-NOR GATES**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25 °C			54AC11027		74AC11027		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.7		4.8		
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85				
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4		80	40	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			3.5				pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

**switching characteristics (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25 °C			54AC11027		74AC11027		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	ANY	Y	3.3 V ± 0.3 V	1.5	6.3	9.8	1.5	11.7	1.5	10.9	ns
			5 V ± 0.5 V	1.5	4.3	6.8	1.5	8.1	1.5	7.7	
t <sub>PHL</sub>			3.3 V ± 0.3 V	1.5	7.6	10.9	1.5	12.9	1.5	12	ns
			5 V ± 0.5 V	1.5	4.5	7.5	1.5	8.9	1.5	8.1	


**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C**

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 1 MHz,	24	pF

**2**

**Advanced CMOS Circuits**

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 For testing,  $t_{max}$  and pulse duration:  $t_r = 1 \text{ to } 3 \text{ ns}$ ,  $t_f = 1 \text{ to } 3 \text{ ns}$ .

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54ACT11027, 74ACT11027 TRIPLE 3-INPUT POSITIVE-NOR GATES

D2957, JULY 1987


- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These devices contain three independent 3-input NOR gates. They perform the Boolean functions  $Y = A + B + C$  or  $Y = \overline{A \cdot B \cdot C}$  in positive logic.


The 54ACT11027 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11027 is characterized for operation from -40°C to 85°C.

## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

54ACT11027 . . . J PACKAGE  
74ACT11027 . . . D OR N PACKAGE  
(TOP VIEW)




54ACT11027 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



FUNCTION TABLE (each gate)

INPUTS			OUTPUT
A	B	C	Y
H	X	X	L
X	H	X	L
X	X	H	L
L	L	L	H

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

# 54ACT11027, 74ACT11027 TRIPLE 3-INPUT POSITIVE-NOR GATES

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		54ACT11027		74ACT11027		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$I_{OH}$	High-level output current		-24		-24	mA
$I_{OL}$	Low-level output current		24		24	mA
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
dt/dv	Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			54ACT11027		74ACT11027		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4		4.4		4.4		V	
		5.5 V	5.4		5.4		5.4			
	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
	$I_{OH} = -50 \text{ mA}^\ddagger$	5.5 V			3.85					
$I_{OH} = -75 \text{ mA}^\ddagger$	5.5 V					3.85				
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V		0.1		0.1		0.1	V	
		5.5 V		0.1		0.1		0.1		
	$I_{OL} = 24 \text{ mA}$	4.5 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
	$I_{OL} = 50 \text{ mA}^\ddagger$	5.5 V				1.65				
$I_{OL} = 75 \text{ mA}^\ddagger$	5.5 V					1.65				
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		4		80		40	$\mu\text{A}$	
$\Delta I_{CC}^\S$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V		0.9		1		1	mA	
$C_i$	$V_I = V_{CC}$ or GND	5 V		3.5					pF	

†Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

§This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

# 54ACT11027, 74ACT11027 TRIPLE 3-INPUT POSITIVE-NOR GATES


switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11027		74ACT11027		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	Any	Y	1.5	5	9.2	1.5	10.6	1.5	10.1	ns
$t_{PHL}$			1.5	6	8.6	1.5	10	1.5	9.4	

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pdd}$ Power dissipation capacitance per gate	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	27	pF

## PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_o = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .

C. The outputs are measured one at a time with one input transition per measurement.

**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**



# 2

## Advanced CMOS Circuits

# 54AC11030, 74AC11030 8-INPUT POSITIVE-NAND GATES

D2957, JUNE 1987

- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These devices contain a single 8-input NAND gate and perform the following Boolean functions in positive logic:

$$Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H} \text{ OR}$$


$$Y = \overline{A + B + C + D + E + F + G + H}$$

The 54AC11030 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11030 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUTS A THRU H	OUTPUT Y
All inputs H	L
One or more inputs L	H

## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, and N packages.

EPIC is a trademark of Texas Instruments Incorporated.

54AC11030 . . . J PACKAGE  
74AC11030 . . . D OR N PACKAGE  
(TOP VIEW)




54AC11030 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



2

Advanced CMOS Circuits

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

**54AC11030, 74AC11030**  
**8-INPUT POSITIVE-NAND GATES**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted) †**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

		54AC11030			74AC11030			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V	2.1		2.1			V
		$V_{CC} = 4.5$ V	3.15		3.15			
		$V_{CC} = 5.5$ V	3.85		3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V		0.9		0.9		V
		$V_{CC} = 4.5$ V		1.35		1.35		
		$V_{CC} = 5.5$ V		1.65		1.65		
$I_{OH}$	High-level output current	$V_{CC} = 3$ V		-4		-4		mA
		$V_{CC} = 4.5$ V		-24		-24		
		$V_{CC} = 5.5$ V		-24		-24		
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V		12		12		mA
		$V_{CC} = 4.5$ V		24		24		
		$V_{CC} = 5.5$ V		24		24		
$V_I$	Input voltage	0		$V_{CC}$	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	0		$V_{CC}$	V
$dt/dv$	Input transition rise or fall rate	0		10	0		10	ns/V
$T_A$	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3$  V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

**2**

**Advanced CMOS Circuits**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25 °C			54AC11030			74AC11030			UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9			2.9			V
		4.5 V	4.4			4.4			4.4			
		5.5 V	5.4			5.4			5.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4			2.48			
		4.5 V	3.94			3.7			3.8			
		5.5 V	4.94			4.7			4.8			
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85							
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V							3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1			0.1			0.1	V
		4.5 V			0.1			0.1			0.1	
		5.5 V			0.1			0.1			0.1	
	I <sub>OL</sub> = 12 mA	3 V			0.36			0.5			0.44	
		4.5 V			0.36			0.5			0.44	
	I <sub>OL</sub> = 24 mA	3 V			0.36			0.5			0.44	
		4.5 V			0.36			0.5			0.44	
I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V						1.65					
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V									1.65		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1			±1			±1	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4			80			40	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			3.5							pF

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25 °C			54AC11030			74AC11030			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
t <sub>PLH</sub>	Any	Y	3.3 ± 0.3 V	1.5	6.9	9.1	1.5	10.6	1.5	1.5	9.9	ns	
			5 ± 0.5 V	1.5	4.8	6.7	1.5	7.7	1.5	7.2			
3.3 ± 0.3 V			1.5	6.4	8.8	1.5	10.6	1.5	9.8				
5 ± 0.5 V			1.5	4.8	6.7	1.5	8	1.5	7.4				

operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pD</sub> Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 1 MHz	42	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54ACT11030, 74ACT11030 8-INPUT POSITIVE-NAND GATES

D2957, MARCH 1987

- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These devices contain a single 8-input NAND gate and perform the following Boolean functions in positive logic:

$$Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H} \text{ OR}$$

$$Y = \overline{A + B + C + D + E + F + G + H}$$


The 54ACT11030 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11030 is characterized for operation from -40°C to 85°C.

## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for D, J, and N packages.

54ACT11030 . . . J PACKAGE  
74ACT11030 . . . D OR N PACKAGE  
(TOP VIEW)



54ACT11030 . . . FK PACKAGE  
(TOP VIEW)




NC—No internal connection

FUNCTION TABLE

INPUTS A THRU H	OUTPUT Y
All inputs H	L
One or more inputs L	H

## logic diagram (positive logic)



2

Advanced CMOS Circuits

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2-79

# 54ACT11030, 74ACT11030

## 8-INPUT POSITIVE-NAND GATES

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### recommended operating conditions

	54ACT11030		74ACT11030		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$I_{OH}$ High-level output current		-24		-24	mA
$I_{OL}$ Low-level output current		24		24	mA
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$ Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
dt/dv Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			54ACT11030		74ACT11030		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4		4.4		4.4		V	
		5.5 V	5.4		5.4		5.4			
	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
	$I_{OH} = -50 \text{ mA}^\ddagger$	5.5 V			3.85					
$I_{OH} = -75 \text{ mA}^\ddagger$	5.5 V					3.85				
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V		0.1		0.1		0.1	V	
		5.5 V		0.1		0.1		0.1		
	$I_{OL} = 24 \text{ mA}$	4.5 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
	$I_{OL} = 50 \text{ mA}^\ddagger$	5.5 V				1.65				
$I_{OL} = 75 \text{ mA}^\ddagger$	5.5 V						1.65			
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		4		80		40	$\mu\text{A}$	
$\Delta I_{CC}$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V		0.9		1		1	mA	
$C_i$	$V_I = V_{CC}$ or GND	5 V		3.5					pF	

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .


switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11030		74ACT11030		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	Any	Y	1.5	5.4	8.1	1.5	8.8	1.5	8.5	ns
$t_{PHL}$			1.5	5.9	7.8	1.5	9.3	1.5	8.7	

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance per gate	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	41	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_0 = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



# 2

## Advanced CMOS Circuits

# 54AC11032, 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATES

D2957, JULY 1987—REVISED OCTOBER 1987

- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125 °C
- Package Options Include Plastic “Small Outline” Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These devices contain four independent 2-input OR gates. They perform the Boolean functions  $Y = A + B$  or  $Y = \overline{A} \cdot \overline{B}$  in positive logic.

The 54AC11032 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The 74AC11032 is characterized for operation from -40 °C to 85 °C.

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L


## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for D, J, and N packages.

EPIC is a trademark of Texas Instruments Incorporated.

54AC11032 . . . J PACKAGE  
74AC11032 . . . D OR N PACKAGE  
(TOP VIEW)




54AC11032 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

# 54AC11032, 74AC11032 QUADRUPLE 2-INPUT POSITIVE-OR GATES

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		54AC11032			74AC11032			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V	2.1		2.1			V
		$V_{CC} = 4.5$ V	3.15		3.15			
		$V_{CC} = 5.5$ V	3.85		3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V		0.9		0.9		V
		$V_{CC} = 4.5$ V		1.35		1.35		
		$V_{CC} = 5.5$ V		1.65		1.65		
$I_{OH}$	High-level output current	$V_{CC} = 3$ V		-4		-4		mA
		$V_{CC} = 4.5$ V		-24		-24		
		$V_{CC} = 5.5$ V		-24		-24		
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V		12		12		mA
		$V_{CC} = 4.5$ V		24		24		
		$V_{CC} = 5.5$ V		24		24		
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
$V_O$	Output voltage	0	$V_{CC}$		0	$V_{CC}$		V
dt/dv	Input transition rise or fall rate	0	10		0	10		ns/V
$T_A$	Operating free-air temperature	-55	125		-40	85		°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3$  V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

**54AC11032, 74AC11032**  
**QUADRUPLE 2-INPUT POSITIVE-OR GATES**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11032		74AC11032		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65				
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4		80	40	μA	
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			3.5				pF	

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25°C			54AC11032		74AC11032		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	Y	3.3 ± 0.3 V	1.5	6.3	8.7	1.5	10.7	1.5	9.7	ns
			5 ± 0.5 V	1	4.3	6.2	1.5	7.3	1.5	6.7	
t <sub>PHL</sub>			3.3 ± 0.3 V	1.5	5.4	7.4	1.5	8.5	1.5	8	
			5 ± 0.5 V	1	3.8	5.5	1.5	6.3	1.5	5.9	

operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 1 MHz	24	pF

**2**  
**Advanced CMOS Circuits**

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz,  $Z_0 = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54ACT11032, 74ACT11032 QUADRUPLE 2-INPUT POSITIVE-OR GATES

D2957, JULY 1987—REVISED OCTOBER 1987


- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These devices contain four independent 2-input OR gates. They perform the Boolean functions  $Y = A + B$  or  $Y = \overline{A} \cdot \overline{B}$  positive logic.

The 54ACT11032 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11032 is characterized for operation from -40°C to 85°C.


## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

54ACT11032 . . . J PACKAGE  
74ACT11032 . . . D OR N PACKAGE  
(TOP VIEW)




54ACT11032 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



FUNCTION TABLE (each gate)

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L

EPIC is a trademark of Texas Instruments Instruments.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2

Advanced CMOS Circuits

**54ACT11032, 74ACT11032**  
**QUADRUPLE 2-INPUT POSITIVE-OR GATES**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

		54ACT11032		74ACT11032		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$I_{OH}$	High-level output current		-24		-24	mA
$I_{OL}$	Low-level output current		24		24	mA
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
dt/dv	Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			54ACT11032		74ACT11032		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4		4.4	4.4			V	
		5.5 V	5.4		5.4	5.4				
	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7	3.8				
		5.5 V	4.94		4.7	4.8				
	$I_{OH} = -50 \text{ mA}^\dagger$	5.5 V			3.85					
$I_{OH} = -75 \text{ mA}^\dagger$	5.5 V					3.85				
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V		0.1		0.1	0.1		V	
		5.5 V		0.1		0.1	0.1			
	$I_{OL} = 24 \text{ mA}$	4.5 V		0.36		0.5	0.44			
		5.5 V		0.36		0.5	0.44			
	$I_{OL} = 50 \text{ mA}^\dagger$	5.5 V				1.65				
$I_{OL} = 75 \text{ mA}^\dagger$	5.5 V					1.65				
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$		$\pm 1$	$\pm 1$	$\mu\text{A}$		
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		4		80	40	$\mu\text{A}$		
$\Delta I_{CC}^\ddagger$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V		0.9		1	1	mA		
$C_I$	$V_I = V_{CC}$ or GND	5 V		3.5				pF		

<sup>‡</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>§</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .


switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11032		74ACT11032		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	Y	1.5	6.2	8.1	1.5	9.6	1.5	9	ns
$t_{PHL}$			1.5	4.9	7.4	1.5	8.4	1.5	8	

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance per gate	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	25	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



# 2

## Advanced CMOS Circuits

# 54AC11034, 74AC11034 HEX NONINVERTERS

D2957, FEBRUARY 1988

- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu\text{m}$  Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These devices contain six independent noninverters. They perform the Boolean function  $Y = A$ .

The 54AC11034 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74AC11034 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE (each buffer)

INPUT A	OUTPUT Y
H	H
L	L


## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, J, and N packages.

54AC11034 . . . J PACKAGE  
74AC11034 . . . DW OR N PACKAGE  
(TOP VIEW)




54AC11034 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1988, Texas Instruments Incorporated

# 54AC11034, 74AC11034 HEX NONINVERTERS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 150$ mA
Storage temperature range .....	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		54AC11034			74AC11034			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V	2.1		2.1		V	
		$V_{CC} = 4.5$ V	3.15		3.15			
		$V_{CC} = 5.5$ V	3.85		3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V	0.9		0.9		V	
		$V_{CC} = 4.5$ V	1.35		1.35			
		$V_{CC} = 5.5$ V	1.65		1.65			
$I_{OH}$	High-level output current	$V_{CC} = 3$ V	-4		-4		mA	
		$V_{CC} = 4.5$ V	-24		-24			
		$V_{CC} = 5.5$ V	-24		-24			
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V	12		12		mA	
		$V_{CC} = 4.5$ V	24		24			
		$V_{CC} = 5.5$ V	24		24			
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$	V	
$V_O$	Output voltage	0	$V_{CC}$		0	$V_{CC}$	V	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10		0	10	ns/V	
$T_A$	Operating free-air temperature	-55	125		-40	85	°C	

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3$  V. Operation between 2 V and 3 V is not recommended, but within that range, a device output will maintain a previously established logic state.

2

Advanced CMOS Circuits

# 54AC11034, 74AC11034 HEX NONINVERTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITION	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11034		74AC11034		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	3 V								
		5.5 V	4.94			4.7		4.8		
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V		0.1		0.1		0.1	V	
		4.5 V		0.1		0.1		0.1		
		5.5 V		0.1		0.1		0.1		
	I <sub>OL</sub> = 12 mA	3 V		0.36		0.5		0.44		
		4.5 V		0.36		0.5		0.44		
	I <sub>OL</sub> = 24 mA	3 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				1.65					
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4		80		40	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5					pF	

<sup>†</sup>Not more than one output should be tested at one time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

V<sub>CC</sub> = 3.3 V ± 0.3 V

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54AC11034		74AC11034		UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	
t <sub>PLH</sub>	A	Y	1.5	5.7	9.1	1.5	10.7	1.5	10.1	ns
t <sub>PHL</sub>			1.5	5.5	8.3	1.5	9.9	1.5	9.2	

V<sub>CC</sub> = 5.5 ± 0.5 V

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54AC11034		74AC11034		UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	
t <sub>PLH</sub>	A	Y	1.5	4	6.3	1.5	7.4	1.5	6.9	ns
t <sub>PHL</sub>			1.5	4	6.2	1.5	7.3	1.5	6.8	



operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 1 MHz	27	pF

2

Advanced CMOS Circuits

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

2

# 54ACT11034, 74ACT11034 HEX NONINVERTERS

D2957, FEBRUARY 1988

- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These devices contain six independent noninverters. They perform the Boolean function  $Y = A$ .

The 54ACT11034 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11034 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each buffer)

INPUTS		OUTPUT	
A	Y	A	Y
H	H	H	H
L	L	L	L

## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, J, and N packages.


54ACT11034 . . . J PACKAGE  
74ACT11034 . . . DW OR N PACKAGE

(TOP VIEW)




54ACT11034 . . . FK PACKAGE

(TOP VIEW)



NC—No internal connection

## logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1988, Texas Instruments Incorporated

2

Advanced CMOS Circuits

2-95

# 54ACT11034, 74ACT11034 HEX NONINVERTERS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 150$ mA
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		54ACT11034		74ACT11034		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$I_{OH}$	High-level output current		-24		-24	mA
$I_{OL}$	Low-level output current		24		24	mA
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			54ACT11034		74ACT11034		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4		4.4		4.4		V	
		5.5 V	5.4		5.4		5.4			
	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
	$I_{OH} = -50 \text{ mA}^\ddagger$	5.5 V			3.85					
$I_{OH} = -75 \text{ mA}^\ddagger$	5.5 V					3.85				
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V			0.1		0.1		V	
		5.5 V			0.1		0.1			
	$I_{OL} = 24 \text{ mA}$	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
	$I_{OL} = 50 \text{ mA}^\ddagger$	5.5 V				1.65				
$I_{OL} = 75 \text{ mA}^\ddagger$	5.5 V					1.65				
$I_I$	$V_I = V_{CC}$ or GND	5.5 V			$\pm 0.1$		$\pm 1$		$\mu\text{A}$	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		$\mu\text{A}$	
$\Delta I_{CC}^\S$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V			0.9		1		mA	
$C_i$	$V_I = V_{CC}$ or GND	5 V			3.5				pF	

‡Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

§This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .


switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11034		74ACT11034		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	Any	Y	1.5	6.1	8.9	1.5	10.5	1.5	9.9	ns
$t_{PHL}$			1.5	5.2	8	1.5	9.6	1.5	8.9	

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance per gate	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	29	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_o = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS





# 54AC11074, 74AC11074 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

D2957, DECEMBER 1986—REVISED MARCH 1987

- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the Preset or Clear input sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the low-to-high transition of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.


The 54AC11074 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11074 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE


INPUTS				OUTPUTS	
PRE	CLR	CLK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H†	H†
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q <sub>0</sub>	$\bar{Q}_0$

† This configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high level).

54AC11074 . . . J PACKAGE  
74AC11074 . . . D OR N PACKAGE  
(TOP VIEW)




54AC11074 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1986, Texas Instruments Incorporated

**54AC11074, 74AC11074**  
**DUAL D-TYPE POSITIVE-EDGE-TRIGGERED**  
**FLIP-FLOPS WITH CLEAR AND PRESET**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted) †**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	± 20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	± 50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	± 50 mA
Continuous current through $V_{CC}$ or GND pins .....	± 100 mA
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

		54AC11074			74AC11074			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V		2.1	2.1		V	
		$V_{CC} = 4.5$ V		3.15	3.15			
		$V_{CC} = 5.5$ V		3.85	3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V			0.9		V	
		$V_{CC} = 4.5$ V			1.35			
		$V_{CC} = 5.5$ V			1.65			
$I_{OH}$	High-level output current	$V_{CC} = 3$ V			-4		mA	
		$V_{CC} = 4.5$ V			-24			
		$V_{CC} = 5.5$ V			-24			
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V			12		mA	
		$V_{CC} = 4.5$ V			24			
		$V_{CC} = 5.5$ V			24			
$V_I$	Input voltage	0		$V_{CC}$		V		
$V_O$	Output voltage	0		$V_{CC}$		V		
dt/dv	Input transition rise or fall rate	0		10		ns/V		
$T_A$	Operating free-air temperature	-55		125		-40 85 °C		

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3$  V. Operation between 2 V and 3 V is not recommended, but within that range, a device output will maintain a previously established logic state.

**54AC11074, 74AC11074**  
**DUAL D-TYPE POSITIVE-EDGE-TRIGGERED**  
**FLIP-FLOPS WITH CLEAR AND PRESET**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11074		74AC11074		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9	MAX	2.9	V	
		4.5 V	4.4			4.4	MAX	4.4		
		5.5 V	5.4			5.4	MAX	5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4	MAX	2.48		
		4.5 V	3.94			3.7	MAX	3.8		
		5.5 V	4.94			4.7	MAX	4.8		
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85	MAX				
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					MAX	3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V		0.1		0.1	MAX	0.1	V	
		4.5 V		0.1		0.1	MAX	0.1		
		5.5 V		0.1		0.1	MAX	0.1		
	I <sub>OL</sub> = 12 mA	3 V		0.36		0.5	MAX	0.44		
		4.5 V		0.36		0.5	MAX	0.44		
		5.5 V		0.36		0.5	MAX	0.44		
I <sub>OL</sub> = 24 mA	4.5 V					MAX				
	5.5 V					MAX				
I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				1.65	MAX				
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					MAX	1.65			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4		80		40	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5					pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements (see Figure 1)

	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25°C		54AC11074		74AC11074		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub> Clock frequency	3.3 ± 0.3 V	0	100	0	100	0	100	MHz
	5 ± 0.5 V	0	125	0	125	0	125	
t <sub>w</sub> Pulse duration	PRE or CLR low	3.3 ± 0.3 V	4		4		4	ns
		5 ± 0.5 V	4		4		4	
	CLK low or CLK high	3.3 ± 0.3 V	5		5		5	
		5 ± 0.5 V	4		4		4	
t <sub>su</sub> Setup time data before CLK <sup>†</sup>	Data high or low	3.3 ± 0.3 V	5		5		5	ns
		5 ± 0.5 V	3.5		3.5		3.5	
	PRE or CLR inactive	3.3 ± 0.3 V	1		1		1	
		5 ± 0.5 V	1		1		1	
t <sub>h</sub> Hold time data after CLK <sup>†</sup>	3.3 ± 0.3 V	0		0		0	ns	
	5 ± 0.5 V	0		0		0		

**54AC11074, 74AC11074**  
**DUAL D-TYPE POSITIVE-EDGE-TRIGGERED**  
**FLIP-FLOPS WITH CLEAR AND PRESET**

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC RANGE	TA = 25°C			54AC11074		74AC11074		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			3.3 ± 0.3 V	100	125		100		100	MHz	
			5 ± 0.5 V	125	150	125		125			
tpLH	PRE or CLR	Q or Q̄	3.3 ± 0.3 V	1.5	5.8	9.3	1.5	10.5	1.5	10	ns
tpHL			5 ± 0.5 V	1.5	4.2	6.6	1.5	7.5	1.5	7.1	
				3.3 ± 0.3 V	1.5	6.5	11.4	1.5	12.9	1.5	
5 ± 0.5 V				1.5	4.7	8.2	1.5	9.6	1.5	9	
tpLH	CLK	Q or Q̄	3.3 ± 0.3 V	1.5	7.7	10.5	1.5	12.1	1.5	11.3	ns
tpHL			5 ± 0.5 V	1.5	5.4	7.5	1.5	8.7	1.5	8.2	
				3.3 ± 0.3 V	1.5	7.3	9.7	1.5	11.3	1.5	
5 ± 0.5 V				1.5	5	6.9	1.5	8	1.5	7.5	

operating characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per flip-flop	C <sub>L</sub> = 50 pF, f = 1 MHz	30	pF


2

Advanced CMOS Circuits



**54AC11074, 74AC11074**  
**DUAL D-TYPE POSITIVE-EDGE-TRIGGERED**  
**FLIP-FLOPS WITH CLEAR AND PRESET**

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
 For testing pulse duration:  $t_r = 1$  to 3 ns,  $t_f = 1$  to 3 ns.  
 C. The outputs are measured one at a time with one input transition per measurement.

**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**



# 54ACT11074, 74ACT11074 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

D2957, DECEMBER 1986—REVISED MARCH 1987

- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the Preset or Clear input sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the low-to-high transition of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.


The 54ACT11074 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11074 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE


INPUTS				OUTPUTS	
PRE	CLR	CLK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H <sup>†</sup>	H <sup>†</sup>
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q <sub>0</sub>	$\bar{Q}_0$

<sup>†</sup> This configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high level).

54ACT11074 . . . J PACKAGE  
74ACT11074 . . . D OR N PACKAGE  
(TOP VIEW)




54ACT11074 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic symbol<sup>‡</sup>



<sup>‡</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

EPIC is a trademark of Texas Instruments Incorporated

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1986, Texas Instruments Incorporated



# 54ACT11074, 74ACT11074 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		54ACT11074		74ACT11074		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$I_{OH}$	High-level output current		-24		-24	mA
$I_{OL}$	Low-level output current		24		24	mA
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
dt/dv	Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			54ACT11074		74ACT11074		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50 \mu\text{A}$	4.5 V	4.4		4.4		4.4		V	
		5.5 V	5.4		5.4		5.4			
	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
	$I_{OH} = -50 \text{ mA}^\ddagger$	5.5 V			3.85					
$I_{OH} = -75 \text{ mA}^\ddagger$	5.5 V					3.85				
$V_{OL}$	$I_{OL} = 50 \mu\text{A}$	4.5 V			0.1		0.1		V	
		5.5 V			0.1		0.1			
	$I_{OL} = 24 \text{ mA}$	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
	$I_{OL} = 50 \text{ mA}^\ddagger$	5.5 V					1.65			
$I_{OL} = 75 \text{ mA}^\ddagger$	5.5 V						1.65			
$I_I$	$V_I = V_{CC}$ or GND	5.5 V		$\pm 0.1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		4		80		40	$\mu\text{A}$	
$\Delta I_{CC}^\S$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V		0.9		1		1	mA	
$C_i$	$V_I = V_{CC}$ or GND	5 V		3.5					pF	

<sup>‡</sup>Not more than one output should be tested at a time and the duration of the test should not exceed 10 ms.

<sup>§</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or  $V_{CC}$ .

**54ACT11074, 74ACT11074**  
**DUAL D-TYPE POSITIVE-EDGE-TRIGGERED**  
**FLIP-FLOPS WITH CLEAR AND PRESET**

timing requirements,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

			$T_A = 25^\circ\text{C}$		54ACT11074		74ACT11074		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency		0	100	0	100	0	100	MHz
$t_w$	Pulse duration	$\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ low	5		5		5		ns
		CLK low or CLK high	5		5		5		
$t_{\text{su}}$	Setup time data before $\text{CLK}\uparrow$	Data high or low	4.5		4.5		4.5		ns
		$\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ inactive	2		2		2		
$t_h$	Hold time data after $\text{CLK}\uparrow$		0		0		0		ns

switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11074		74ACT11074		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			100	125		100		100	MHz	
$t_{\text{PLH}}$	$\overline{\text{PRE}}$ or $\overline{\text{CLR}}$	Q or $\overline{\text{Q}}$	1.5	5.7	8.9	1.5	10.1	1.5	9.6	ns
$t_{\text{PHL}}$			1.5	6.6	11.3	1.5	13.3	1.5	12.5	
$t_{\text{PLH}}$	CLK	Q or $\overline{\text{Q}}$	1.5	6	8.5	1.5	10	1.5	9.4	ns
$t_{\text{PHL}}$			1.5	5.7	8	1.5	9.4	1.5	8.8	


operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{\text{pd}}$	Power dissipation capacitance per flip-flop $C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	30	pF


**2**  
Advanced CMOS Circuits

**54ACT11074, 74ACT11074**  
**DUAL D-TYPE POSITIVE-EDGE-TRIGGERED**  
**FLIP-FLOPS WITH CLEAR AND PRESET**


**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT**



**SETUP AND HOLD TIMES**



**PULSE DURATION**



**PROPAGATION DELAY TIMES**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 For testing pulse duration:  $t_r = 1 \text{ to } 3 \text{ ns}$ ,  $t_f = 1 \text{ to } 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**

# 54AC11109, 74AC11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

D2957, MARCH 1987


- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These devices contain two independent J- $\bar{K}$  positive-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and  $\bar{K}$  inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and  $\bar{K}$  inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding  $\bar{K}$  and tying J high. They also can perform as D-type flip-flops by tying the J and  $\bar{K}$  inputs together.

The 54AC11109 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11109 is characterized for operation from -40°C to 85°C.

54AC11109 . . . J PACKAGE  
74AC11109 . . . D OR N PACKAGE  
(TOP VIEW)




54AC11109 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2-109

2

Advanced CMOS Circuits

**54AC11109, 74AC11109**  
**DUAL J-K POSITIVE-EDGE-TRIGGERED**  
**FLIP-FLOPS WITH CLEAR AND PRESET**

FUNCTION TABLE (each gate)

INPUTS					OUTPUTS	
PRESET	CLEAR	CLOCK	J	$\bar{K}$	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H <sup>†</sup>	H <sup>†</sup>
H	H	↑	L	L	L	H
H	H	↑	H	L	TOGGLE	
H	H	↑	L	H	Q <sub>0</sub>	$\bar{Q}$ <sub>0</sub>
H	H	↑	H	H	H	L
H	H	L	X	X	Q <sub>0</sub>	$\bar{Q}$ <sub>0</sub>

<sup>†</sup> This configuration is nonstable; that is, it will not persist when either Preset or Clear returns to the inactive (high) level.

2

Advanced CMOS Circuits

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>**

Supply voltage, $V_{CC}$	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	± 20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	± 50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	± 50 mA
Continuous current through $V_{CC}$ or GND pins	± 100 mA
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

		54AC11109			74AC11109			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V	2.1		2.1			V
		$V_{CC} = 4.5$ V	3.15		3.15			
		$V_{CC} = 5.5$ V	3.85		3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V		0.9		0.9		V
		$V_{CC} = 4.5$ V		1.35		1.35		
		$V_{CC} = 5.5$ V		1.65		1.65		
$I_{OH}$	High-level output current	$V_{CC} = 3$ V		-4		-4		mA
		$V_{CC} = 4.5$ V		-24		-24		
		$V_{CC} = 5.5$ V		-24		-24		
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V		12		12		mA
		$V_{CC} = 4.5$ V		24		24		
		$V_{CC} = 5.5$ V		24		24		
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
$V_O$	Output voltage	0	$V_{CC}$		0	$V_{CC}$		V
dt/dv	Input transition rise or fall rate	0	10		0	10		ns/V
$T_A$	Operating free-air temperature	-55	125		-40	85		°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3$  V. Operation between 2 V and 3 V is not recommended, but within that range, a device output will maintain a previously established logic state.

**54AC11109, 74AC11109**  
**DUAL J-K POSITIVE-EDGE-TRIGGERED**  
**FLIP-FLOPS WITH CLEAR AND PRESET**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11109		74AC11109		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.7		4.8		
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85				
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			4		80	40	μA	
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			3.5				pF	

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements (see Figure 1)

PARAMETER		V <sub>CC</sub> RANGE	T <sub>A</sub> = 25°C		54AC11109		74AC11109		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	3.3 ± 0.3 V	0	70	0	70	0	70	MHz
		5 ± 0.5 V	0	100	0	100	0	100	
t <sub>w</sub>	Pulse duration	PRE or CLR low	3.3 ± 0.3 V	5		5		5	ns
			5 ± 0.5 V	4		5		4	
		CLK high or low	3.3 ± 0.3 V	7.2		7.2		7.2	
			5 ± 0.5 V	5		5		5	
t <sub>su</sub>	Setup time before CLK †	Data high or low	3.3 ± 0.3 V	5.5		5.5		5.5	ns
			5 ± 0.5 V	4.5		4.5		4.5	
		PRE or CLR inactive	3.3 ± 0.3 V	2.5		2.5		2.5	
			5 ± 0.5 V	2		2		2	
t <sub>h</sub>	Hold time, data after CLK †	3.3 ± 0.3 V	0		0		0	ns	
		5 ± 0.5 V	0		0		0		

2

Advanced CMOS Circuits

**54AC11109, 74AC11109  
DUAL J-K POSITIVE-EDGE-TRIGGERED  
FLIP-FLOPS WITH CLEAR AND PRESET**

switching characteristics over recommended operating free-air temperature range (see Figure 1)

PARAMETER	FROM	TO	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25°C			54AC11109		74AC11109		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			3.3 ± 0.3 V	70	100		70	70		MHz	
			5 ± 0.5 V	100	125	100	100				
t <sub>PLH</sub>	PRE or CLR	Q or Q̄	3.3 ± 0.3 V	1.5	6.5	9	1.5	10.5	1.5	9.9	ns
			5 ± 0.5 V	1.5	4.5	6.5	1.5	7.6	1.5	7.1	
t <sub>PHL</sub>			3.3 ± 0.3 V	1.5	8	12.6	1.5	14.4	1.5	13.7	ns
			5 ± 0.5 V	1.5	5	8.6	1.5	10.2	1.5	9.6	
t <sub>PLH</sub>	CLK	Q or Q̄	3.3 ± 0.3 V	1.5	8	11.4	1.5	13.5	1.5	12.7	ns
			5 ± 0.5 V	1.5	5.5	7.9	1.5	9.4	1.5	8.8	
t <sub>PHL</sub>			3.3 ± 0.3 V	1.5	7.5	10.5	1.5	12.7	1.5	11.8	ns
			5 ± 0.5 V	1.5	5	7.3	1.5	8.6	1.5	8.1	


operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per flip-flop	C <sub>L</sub> = 50 pF, f = 1 MHz	32	pF


2

Advanced CMOS Circuits


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT



SETUP AND HOLD TIMES



PULSE DURATION



PROPAGATION DELAY TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 For testing pulse duration:  $t_r = 1 \text{ to } 3 \text{ ns}$ ,  $t_f = 1 \text{ to } 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS





**54ACT11109, 74ACT11109**  
**DUAL J-K POSITIVE-EDGE-TRIGGERED**  
**FLIP-FLOPS WITH CLEAR AND PRESET**

D2957, FEBRUARY 1987—REVISED MARCH 1987


- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

**description**


These devices contain two independent J- $\bar{K}$  positive-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and  $\bar{K}$  input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and  $\bar{K}$  inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding  $\bar{K}$  and tying J high. They also can perform as D-type flip-flops if J and  $\bar{K}$  are tied together.

The 54ACT11109 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11109 is characterized for operation from -40°C to 85°C.

54ACT11109 ... J PACKAGE  
 74ACT11109 ... D OR N PACKAGE  
 (TOP VIEW)



54ACT11109 ... FK PACKAGE  
 (TOP VIEW)



NC—No internal connection

**FUNCTION TABLE**

INPUTS					OUTPUTS	
PRESET	CLEAR	CLOCK	J	$\bar{K}$	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H <sup>†</sup>	H <sup>†</sup>
H	H	↑	L	L	L	H
H	H	↑	H	L	TOGGLE	
H	H	↑	L	H	Q <sub>0</sub>	$\bar{Q}_0$
H	H	↑	H	H	H	L
H	H	L	X	X	Q <sub>0</sub>	$\bar{Q}_0$

<sup>†</sup> This configuration is nonstable; that is, it will not persist when either Preset or Clear returns to the inactive (high) level.

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

**54ACT11109, 74ACT11109**  
**DUAL J-K POSITIVE-EDGE-TRIGGERED**  
**FLIP-FLOPS WITH CLEAR AND PRESET**

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

2

Advanced CMOS Circuits

**absolute maximum ratings over operating free-air temperature (unless otherwise noted)‡**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

	54ACT11109			74ACT11109			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$ High-level input voltage	2			2			V
$V_{IL}$ Low-level input voltage			0.8			0.8	V
$I_{OH}$ High-level output current			-24			-24	mA
$I_{OL}$ Low-level output current			24			24	mA
$V_I$ Input voltage	0		$V_{CC}$	0		$V_{CC}$	V
$V_O$ Output voltage	0		$V_{CC}$	0		$V_{CC}$	V
dt/dv Input transition rise or fall rate	0		10	0		10	ns/V
$T_A$ Operating free-air temperature	-55		125	-40		85	°C

**54ACT11109, 74ACT11109**  
**DUAL J-K POSITIVE-EDGE-TRIGGERED**  
**FLIP-FLOPS WITH CLEAR AND PRESET**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11109		74ACT11109		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4	V	
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
		5.5 V				3.85				
I <sub>OH</sub> = -75 mA†	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1		0.1		0.1	V	
		5.5 V		0.1		0.1		0.1		
	I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
	I <sub>OL</sub> = 50 mA†	5.5 V				1.65				
I <sub>OL</sub> = 75 mA†	5.5 V						1.65			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4		80		40	μA	
ΔI <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.9		1		1	mA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5					pF	

†Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

timing requirements, V<sub>CC</sub> = 5 ± 0.5 V (see Figure 1)

		T <sub>A</sub> = 25°C			54ACT11109		74ACT11109		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency	0	100	0	100	0	100	MHz	
t <sub>w</sub>	Pulse duration	PRE or CLR low	5.5		5.5		5.5		ns
		CLK high or low	5		5		5		
t <sub>su</sub>	Setup time before CLK†	Data high or low	5.5		5.5		5.5		ns
		PRE or CLR inactive	2		2		2		
t <sub>h</sub>	Hold time data after CLK†	0		0		0		ns	

switching characteristics V<sub>CC</sub> = 5 ± 0.5 V (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT11109		74ACT11109		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			100	125		100		100	MHz	
t <sub>PLH</sub>	PRE or CLR	Q or $\bar{Q}$	1.5	5.5	8.6	1.5	9.8	1.5	9.2	ns
t <sub>PHL</sub>			1.5	6	10.8	1.5	12.6	1.5	11.8	
t <sub>PLH</sub>	CLK	Q or $\bar{Q}$	1.5	6	8.3	1.5	9.7	1.5	9.1	ns
t <sub>PHL</sub>			1.5	5.5	7.6	1.5	9	1.5	8.3	

operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	C <sub>L</sub> = 50 pF, f = 1 MHz	31	pF

**2**  
Advanced CMOS Circuits




**54ACT11109, 74ACT11109**  
**DUAL J-K POSITIVE-EDGE-TRIGGERED**  
**FLIP-FLOPS WITH CLEAR AND PRESET**


**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT**



**SETUP AND HOLD TIMES**



**PULSE DURATION**



**PROPAGATION DELAY TIMES**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 For testing pulse duration:  $t_r = 1 \text{ to } 3 \text{ ns}$ ,  $t_f = 1 \text{ to } 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**

# 54AC11238, 74AC11238 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

D3103, APRIL 1988

- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Noninverting Version of 'AC11138
- Incorporates 3 Enable Inputs to Simplify Cascading and/or Data Reception
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu\text{m}$  Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


## description

The 'AC11238 circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.


The conditions at the binary select inputs and the three enable inputs select one of eight input lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The 54AC11238 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74AC11238 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

54AC11238 . . . J PACKAGE  
74AC11238 . . . D OR N PACKAGE  
(TOP VIEW)



54AC11238 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

2

Advanced CMOS Circuits

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



TEXAS  
INSTRUMENTS  
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1988, Texas Instruments Incorporated

2-119

**54AC11238, 74AC11238**  
**3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS**

logic symbols (alternatives)†




†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

2

Advanced CMOS Circuits

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.

FUNCTION TABLE

INPUTS			OUTPUTS										
ENABLE		SELECT											
G1	$\overline{G2A}$	$\overline{G2B}$	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	X	L	L	L	L	L	L	L	L
X	X	H	X	X	X	L	L	L	L	L	L	L	L
L	X	X	X	X	X	L	L	L	L	L	L	L	L
H	L	L	L	L	L	H	L	L	L	L	L	L	L
H	L	L	L	L	H	L	H	L	L	L	L	L	L
H	L	L	L	H	L	L	L	H	L	L	L	L	L
H	L	L	H	L	L	L	L	L	L	H	L	L	L
H	L	L	H	L	H	L	L	L	L	L	H	L	L
H	L	L	H	H	L	L	L	L	L	L	L	H	L
H	L	L	H	H	H	L	L	L	L	L	L	L	H

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



**54AC11238, 74AC11238**  
**3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS**

**recommended operating conditions**

		54AC11238			74AC11238			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V <sub>CC</sub>	Supply voltage	3	5	5.5	3	5	5.5	V	
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1			V	
		V <sub>CC</sub> = 4.5 V	3.15		3.15				
		V <sub>CC</sub> = 5.5 V	3.85		3.85				
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V			0.9		0.9	V	
		V <sub>CC</sub> = 4.5 V			1.35		1.35		
		V <sub>CC</sub> = 5.5 V			1.65		1.65		
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V			-4		-4	mA	
		V <sub>CC</sub> = 4.5 V			-24		-24		
		V <sub>CC</sub> = 5.5 V			-24		-24		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V			12		12	mA	
		V <sub>CC</sub> = 4.5 V			24		24		
		V <sub>CC</sub> = 5.5 V			24		24		
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V	
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V	
Δt/Δv	Input transition rise or fall rate	0	10		0	10		ns/V	
T <sub>A</sub>	Operating free-air temperature	-55		125		-40		85	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11238		74AC11238		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.7		4.8		
		5.5 V				3.85				
I <sub>OH</sub> = -75 mA‡	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5	0.44		
		5.5 V					1.65			
I <sub>OL</sub> = 50 mA‡	5.5 V						1.65			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4		80		40	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5					pF	

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

**54AC11238, 74AC11238**  
**3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS**

switching characteristics over recommended operating free-air temperature range,  
**VCC = 3.3 V ± 0.3 V (unless otherwise noted) (See Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TA = 25°C			54AC11238		74AC11238		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A,B,C	Any Y	1.5	8.5	10.6	1.5	12.7	1.5	11.7	ns
tPHL			1.5	9.6	11.9	1.5	14.3	1.5	13.3	
tPLH	G1	Any Y	1.5	8.2	10.3	1.5	12.3	1.5	11.4	ns
tPHL			1.5	9.6	11.7	1.5	14	1.5	13	
tPLH	G2A, G2B	Any Y	1.5	9.1	11.2	1.5	13.4	1.5	12.5	ns
tPHL			1.5	10.7	12.9	1.5	15.6	1.5	14.5	

switching characteristics over recommended operating free-air temperature range,  
**VCC = 5 V ± 0.5 V (unless otherwise noted) (See Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TA = 25°C			54AC11238		74AC11238		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A, B, C	Any Y	1.5	5.4	7.3	1.5	9	1.5	8.5	ns
tPHL			1.5	6.3	8.6	1.5	10.9	1.5	10.2	
tPLH	G1	Any Y	1.5	5.2	6.9	1.5	8.7	1.5	8.1	ns
tPHL			1.5	6.5	8.5	1.5	10.6	1.5	9.9	
tPLH	G2A, G2B	Any Y	1.5	5.6	7.5	1.5	9.6	1.5	8.9	ns
tPHL			1.5	7.2	9.3	1.5	11.8	1.5	11	


operating characteristics, **VCC = 5 V, TA = 25°C**

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF, f = 1 MHz	44	pF

2

Advanced CMOS Circuits


PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

TYPICAL APPLICATION DATA




Pin numbers shown are for D, J, and N packages.

FIGURE 2. 24-BIT DECODING SCHEME

**54AC11238, 74AC11238**  
**3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS**

**TYPICAL APPLICATION DATA**



Pin numbers shown are for D, J, and N packages.

**FIGURE 3. 32-BIT DECODING SCHEME**

# 54AC11240, 74AC11240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

MAY 1987—REVISED JANUARY 1988


- **New Flow-Through Architecture to Optimize PCB Layout**
- **Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise**
- **EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process**
- **500-mA Typical Latch-Up Immunity at 125°C**
- **Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs**

## description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices provide inverting outputs and symmetrical  $\bar{G}$  (active-low output control) inputs. These devices feature high fan-out and improved fan-in.

The 54AC11240 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74AC11240 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

## logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for DW, JT, and NT packages.

EPIC is a trademark of Texas Instruments Incorporated

54AC11240 . . . JT PACKAGE  
74AC11240 . . . DW OR NT PACKAGE  
(TOP VIEW)



54AC11240 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\bar{G}$	A	Y
L	H	L
L	L	H
H	X	Z

2

Advanced CMOS Circuits

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





Copyright © 1987, Texas Instruments Incorporated

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**54AC11240, 74AC11240**  
**OCTAL BUFFERS AND LINE DRIVERS**  
**WITH 3-STATE OUTPUTS**

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

2

Advanced CMOS Circuits

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input diode current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output diode current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**54AC11240, 74AC11240**  
**OCTAL BUFFERS AND LINE DRIVERS**  
**WITH 3-STATE OUTPUTS**

**recommended operating conditions**

		54AC11240			74AC11240			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3\text{ V}$		2.1	2.1		V	
		$V_{CC} = 4.5\text{ V}$		3.15	3.15			
		$V_{CC} = 5.5\text{ V}$		3.85	3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3\text{ V}$			0.9	0.9	V	
		$V_{CC} = 4.5\text{ V}$			1.35	1.35		
		$V_{CC} = 5.5\text{ V}$			1.65	1.65		
$I_{OH}$	High-level output current	$V_{CC} = 3\text{ V}$			-4	-4	mA	
		$V_{CC} = 4.5\text{ V}$			-24	-24		
		$V_{CC} = 5.5\text{ V}$			-24	-24		
$I_{OL}$	Low-level output current	$V_{CC} = 3\text{ V}$			12	12	mA	
		$V_{CC} = 4.5\text{ V}$			24	24		
		$V_{CC} = 5.5\text{ V}$			24	24		
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
$V_O$	Output voltage	0	$V_{CC}$		0	$V_{CC}$		V
dt/dv	Input transition rise or fall rate	$\bar{G}$		0	5	0	5	ns/V
		Data		0	10	0	10	
$T_A$	Operating free-air temperature	-55	125		-40	85		°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3\text{ V}$ . Operation between 2 V and 3 V is not recommended, but within that range, a device output will maintain a previously established logic state.

2

Advanced CMOS Circuits



**54AC11240, 74AC11240  
OCTAL BUFFERS AND LINE DRIVERS  
WITH 3-STATE OUTPUTS**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11240		74AC11240		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 24 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65				
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±10	±5	μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160	80	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4				pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V			10				pF	

<sup>†</sup>Not more than one output should be tested at one time, and the duration of the test should not exceed 10 ms.




**switching characteristics (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25°C			54AC11240		74AC11240		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Y	3.3 ± 0.3 V	1.5	7.6	10.5	1.5	12.8	1.5	11.7	ns
			5 ± 0.5 V	1.5	5.4	7.5	1.5	9	1.5	8.4	
t <sub>PHL</sub>	A	Y	3.3 ± 0.3 V	1.5	6.3	8.6	1.5	10.2	1.5	9.5	ns
			5 ± 0.5 V	1.5	4.6	6.6	1.5	7.8	1.5	7.2	
t <sub>PZH</sub>	G	Y	3.3 ± 0.3 V	1.5	8.2	11.6	1.5	13.4	1.5	12.7	ns
			5 ± 0.5 V	1.5	5.7	8.2	1.5	9.9	1.5	9.2	
t <sub>PZL</sub>	G	Y	3.3 ± 0.3 V	1.5	7.6	10.8	1.5	13	1.5	12	ns
			5 ± 0.5 V	1.5	5.3	7.7	1.5	9.4	1.5	8.7	
t <sub>PHZ</sub>	G	Y	3.3 ± 0.3 V	1.5	5.5	7.5	1.5	8.1	1.5	7.8	ns
			5 ± 0.5 V	1.5	4.7	6.3	1.5	6.9	1.5	6.6	
t <sub>PLZ</sub>	G	Y	3.3 ± 0.3 V	1.5	6.7	9.4	1.5	10	1.5	9.8	ns
			5 ± 0.5 V	1.5	5.2	7.3	1.5	8	1.5	7.7	

**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C**

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per buffer	Outputs enabled	39	pF
	Outputs disabled	12	

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



# 54ACT11240, 74ACT11240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

MAY 1987—REVISED JANUARY 1988


- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices provide inverting outputs and symmetrical  $\bar{G}$  (active-low output control) inputs. These devices feature high fan-out and improved fan-in.

The 54ACT11240 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11240 is characterized for operation from -40°C to 85°C.

54ACT11240 . . . JT PACKAGE  
74ACT11240 . . . DW OR NT PACKAGE  
(TOP VIEW)



54ACT11240 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\bar{G}$	A	Y
L	H	L
L	L	H
H	X	Z

2  
Advanced CMOS Circuits

EPIC is a trademark of Texas Instruments Incorporated

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1987, Texas Instruments Incorporated

# 54ACT11240, 74ACT11240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, JT, and NT packages.

2

Advanced CMOS Circuits

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, $V_{CC}$	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins	$\pm 200$ mA
Storage temperature range	-65°C to 150°C

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### recommended operating conditions

	54ACT11240			74ACT11240			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$ High-level input voltage	2			2			V
$V_{IL}$ Low-level input voltage			0.8			0.8	V
$I_{OH}$ High-level output current			-24			-24	mA
$I_{OL}$ Low-level output current			24			24	mA
$V_I$ Input voltage	0		$V_{CC}$	0		$V_{CC}$	V
$V_O$ Output voltage	0		$V_{CC}$	0		$V_{CC}$	V
$dt/dv$ Input transition rise or fall rate	0		10	0		10	ns/V
$T_A$ Operating free-air temperature	-55		125	-40		85	°C



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**54ACT11240, 74ACT11240**  
**OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11240		74ACT11240		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4		4.4	4.4			V	
		5.5 V	5.4		5.4	5.4				
	I <sub>OH</sub> = -24 mA	4.5 V	3.94		3.7	3.8				
		5.5 V	4.94		4.7	4.8				
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V			3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V				3.85					
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	0.1			V	
		5.5 V		0.1	0.1	0.1				
	I <sub>OL</sub> = 24 mA	4.5 V		0.36	0.5	0.44				
		5.5 V		0.36	0.5	0.44				
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V			1.65					
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V				1.65					
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5	±10	±5		μA		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±1		μA		
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8	160	80		μA		
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.9	1	1		mA		
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4				pF		
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		10				pF		

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**switching characteristics, V<sub>CC</sub> = 5 V ± 0.5 V (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT11240		74ACT11240		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	Y	1.5	6.5	9.9	1.5	11.1	1.5	10.6	ns
t <sub>PHL</sub>			1.5	6	8	1.5	9.2	1.5	8.7	
t <sub>PZH</sub>	̄	Y	1.5	7.5	11.7	1.5	13.1	1.5	12.5	ns
t <sub>PZL</sub>			1.5	7.3	11.5	1.5	12.8	1.5	12.3	
t <sub>PHZ</sub>	̄	Y	1.5	7.3	9.4	1.5	10.3	1.5	10	ns
t <sub>PLZ</sub>			1.5	7.9	10.3	1.5	11.2	1.5	10.8	




**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per buffer	Outputs enabled	47	pF
	Outputs disabled	13	

2

Advanced CMOS Circuits

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_0 = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54AC11241, 74AC11241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D2957, JULY 1987—REVISED NOVEMBER 1987

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


This octal buffer and line driver is designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the AC11240 and AC11244, these devices provide the choice of selected combinations of inverting outputs, symmetrical  $\bar{G}$  (active-low output control) inputs, and complementary G and  $\bar{G}$  inputs. This device features a high fan-out.

The 54AC11241 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11241 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE

OUTPUT CONTROL	DATA INPUT	OUTPUT	OUTPUT CONTROL	DATA INPUT	OUTPUT
$\bar{1G}$	1A	1Y	2G	2A	2Y
H	X	Z	L	X	Z
L	L	L	H	L	L
L	H	H	H	H	H

54AC11241 . . . JT PACKAGE  
74AC11241 . . . DW OR NT PACKAGE  
(TOP VIEW)



54AC11241 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

2  
Advanced CMOS Circuits

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated




# 54AC11241, 74AC11241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers are for DW, JT, and NT packages.

Pin numbers are for DW, JT, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2

Advanced CMOS Circuits

# 54AC11241, 74AC11241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

## recommended operating conditions

		54AC11241			74AC11241			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V		2.1	2.1		V	
		V <sub>CC</sub> = 4.5 V		3.15	3.15			
		V <sub>CC</sub> = 5.5 V		3.85	3.85			
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V			0.9	9.9	V	
		V <sub>CC</sub> = 4.5 V			1.35	1.35		
		V <sub>CC</sub> = 5.5 V			1.65	1.65		
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V			-4	-4	mA	
		V <sub>CC</sub> = 4.5 V			-24	-24		
		V <sub>CC</sub> = 5.5 V			-24	-24		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V			12	12	mA	
		V <sub>CC</sub> = 4.5 V			24	24		
		V <sub>CC</sub> = 5.5 V			24	24		
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	0	V <sub>CC</sub>	V	
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	0	V <sub>CC</sub>	V	
Δt/Δv	Input transition rise or fall rate	Data	0	10	0	10	ns/V	
		$\bar{G}$	0	5	0	5		
T <sub>A</sub>	Operating free-air temperature	-55		125	-40	85	°C	

NOTE 2: No electrical or switching characteristics are specified at V<sub>CC</sub> < 3 V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11241		74AC11241		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9	2.9	V		
		4.5 V	4.4			4.4	4.4			
		5.5 V	5.4			5.4	5.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4	2.48			
		4.5 V	3.94			3.7	3.8			
		5.5 V	4.94			4.7	4.8			
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1	0.1	0.1	V		
		4.5 V			0.1	0.1	0.1			
		5.5 V			0.1	0.1	0.1			
	I <sub>OL</sub> = 12 mA	3 V			0.36	0.5	0.44			
		4.5 V			0.36	0.5	0.44			
		5.5 V			0.36	0.5	0.44			
I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				1.65					
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65				
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5	±10	±5	μA		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1	±1	±1	μA		
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8	160	80	μA		
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4				pF		
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		10				pF		

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

2  
Advanced CMOS Circuits

**54AC11241, 74AC11241  
OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC RANGE	TA = 25°C			54AC11241		74AC11241		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A	Y	3.3 ±0.3 V	1.5	7	10	1.5	12.2	1.5	11.4	ns
			5 ±0.5 V	1.5	4.9	7.1	1.5	8.5	1.5	8	
3.3 ±0.3 V			1.5	6.2	8.4	1.5	10.2	1.5	9.2		
5 ±0.5 V			1.5	4.5	6.3	1.5	7.2	1.5	6.8		
tPZH	G̅ or G	Y	3.3 ±0.3 V	1.5	7.8	11.4	1.5	13.8	1.5	12.9	ns
			5 ±0.5 V	1.5	5.4	8	1.5	9.7	1.5	9	
3.3 ±0.3 V			1.5	7.7	10.6	1.5	12.6	1.5	11.7		
5 ±0.5 V			1.5	5.3	7.6	1.5	9	1.5	8.4		
tPZL	G̅ or G	Y	3.3 ±0.3 V	1.5	5.8	7.6	1.5	8.2	1.5	7.9	ns
			5 ±0.5 V	1.5	4.9	6.6	1.5	7.2	1.5	6.9	
3.3 ±0.3 V			1.5	7.1	9.3	1.5	10.3	1.5	9.9		
5 ±0.5 V			1.5	5.6	7.5	1.5	8.3	1.5	8		




operating characteristics, VCC = 5 V, TA = 25°C

PARAMETER		TEST CONDITIONS		TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per buffer	Outputs enabled	C <sub>L</sub> = 50 pF, f = 1 MHz	26	pF
		Outputs disabled		10	

2

Advanced CMOS Circuits

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_0 = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



# 54ACT11241, 74ACT11241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D2957, JULY 1987—REVISED NOVEMBER 1987


- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the ACT11240 and ACT11244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical  $\bar{G}$  (active-low output control) inputs, and complementary G and  $\bar{G}$  inputs. These devices feature high fan-out.

The 54ACT11241 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11241 is characterized for operation from -40°C to 85°C.

54ACT11241 . . . JT PACKAGE  
74ACT11241 . . . DW OR NT PACKAGE  
(TOP VIEW)



54ACT11241 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

OUTPUT CONTROL	DATA INPUT	OUTPUT	OUTPUT CONTROL	DATA INPUT	OUTPUT
1 $\bar{G}$	1A	1Y	2 $\bar{G}$	2A	2Y
H	X	Z	L	X	Z
L	L	L	H	L	L
L	H	H	H	H	H

EPIC is a trademark of Texas Instruments Incorporated.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1987, Texas Instruments Incorporated

**54ACT11241, 74ACT11241**  
**OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

logic symbol†



logic diagram (positive logic)



Pin numbers are for DW, JT, and NT packages.

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers are for DW, JT, and NT packages.

2

Advanced CMOS Circuits

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 54ACT11241, 74ACT11241 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

## recommended operating conditions

	54ACT11241		74ACT11241		UNIT
	MIN	MAX	MIN	MAX	
V <sub>CC</sub> Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub> High-level input voltage	2		2		V
V <sub>IL</sub> Low-level input voltage		0.8		0.8	V
I <sub>OH</sub> High-level output current		-24		-24	mA
I <sub>OL</sub> Low-level output current		24		24	mA
V <sub>I</sub> Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub> Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
Δt/Δv Input transition rise or fall rate	0	10	0	10	ns/V
T <sub>A</sub> Operating free-air temperature	-55	125	-40	85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11241		74ACT11241		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4		4.4		4.4		V	
		5.5 V	5.4		5.4		5.4			
	I <sub>OH</sub> = -24 mA	4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
		5.5 V			3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		V	
		5.5 V			0.1		0.1			
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5			
		5.5 V			0.36		0.5			
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65			
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65		
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±10		μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1		μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160		80	μA
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1		1	mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4					pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V			10					pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

## switching characteristics, V<sub>CC</sub> = 5 V ± 0.5 V (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT11241		74ACT11241		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Y	1.5	6.6	9	1.5	10.7	1.5	10	ns
t <sub>PHL</sub>			1.5	6.3	8.5	1.5	9.5	1.5	9.1	
t <sub>PZH</sub>	G or $\bar{G}$	Y	1.5	7.5	11.3	1.5	13	1.5	12.3	
t <sub>PZL</sub>			1.5	7.4	10.5	1.5	11.9	1.5	11.3	
t <sub>PHZ</sub>	G or $\bar{G}$	Y	1.5	7.6	10.6	1.5	11.4	1.5	11	
t <sub>PLZ</sub>			1.5	8.2	11.2	1.5	12	1.5	11.7	

2

Advanced CMOS Circuits






**54ACT11241, 74ACT11241**  
**OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance per buffer	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	27	pF
	Outputs enabled		9	
	Outputs disabled			

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_o = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**

# 54AC11244, 74AC11244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

MAY 1987—REVISED JANUARY 1988


- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the AC11240 and AC11241, these devices provide the choice of selected combinations of inverting outputs, symmetrical  $\bar{G}$  (active-low output control) inputs, and complementary G and  $\bar{G}$  inputs.

The 54AC11244 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11244 is characterized for operation from -40°C to 85°C.

54AC11244 . . . JT PACKAGE  
74AC11244 . . . DW OR NT PACKAGE  
(TOP VIEW)



54AC11244 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

OUTPUT CONTROL	DATA INPUT	OUTPUT
$1\bar{G}, 2\bar{G}$	A	Y
H	X	Z
L	L	L
L	H	H

2

Advanced CMOS Circuits

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS  
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1987, Texas Instruments Incorporated

2-147

# 54AC11244, 74AC11244

## OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**54AC11244, 74AC11244**  
**OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

**recommended operating conditions**

			54AC11244			74AC11244			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX		
V <sub>CC</sub>	Supply voltage (see Note 2)		3	5	5.5	3	5	5.5	V	
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1			2.1			V	
		V <sub>CC</sub> = 4.5 V	3.15			3.15				
		V <sub>CC</sub> = 5.5 V	3.85			3.85				
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V				0.9			V	
		V <sub>CC</sub> = 4.5 V				1.35				
		V <sub>CC</sub> = 5.5 V				1.65				
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V				-4			mA	
		V <sub>CC</sub> = 4.5 V				-24				
		V <sub>CC</sub> = 5.5 V				-24				
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V				12			mA	
		V <sub>CC</sub> = 4.5 V				24				
		V <sub>CC</sub> = 5.5 V				24				
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>		0	V <sub>CC</sub>		V	
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>		0	V <sub>CC</sub>		V	
dt/dv	Input transition rise or fall rate	⎯	0		5		0		ns/V	
		Data	0		10		0			
T <sub>A</sub>	Operating free-air temperature		-55		125		-40		85	°C

NOTE 2: No electrical or switching characteristics are specified at V<sub>CC</sub> < 3 V. Operation between 2 V and 3 V is not recommended, but within that range, a device output will maintain a previously established logic state.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11244		74AC11244		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.7		4.8		
		5.5 V				3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5	0.44		
		5.5 V					1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±10	±5	μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160	80	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4				pF	
C <sub>O</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V			10				pF	

<sup>†</sup>Not more than one output should be tested at one time, and the duration of the test should not exceed 10 ms.

**2**  
**Advanced CMOS Circuits**

**54AC11244, 74AC11244**  
**OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC RANGE	TA = 25°C			54AC11244		74AC11244		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A	Y	3.3 ± 0.3 V	1.5	7.1	9.3	1.5	10.8	1.5	10.2	ns
			5 ± 0.5 V	1.5	4.9	6.7	1.5	7.7	1.5	7.3	
3.3 ± 0.3 V			1.5	6.3	8.6	1.5	10.5	1.5	9.5		
5 ± 0.5 V			1.5	4.5	6.4	1.5	7.4	1.5	6.9		
tPZH	0	Y	3.3 ± 0.3 V	1.5	8	10.7	1.5	12.9	1.5	11.8	ns
			5 ± 0.5 V	1.5	5.4	7.7	1.5	9.3	1.5	8.5	
3.3 ± 0.3 V			1.5	7.9	10.6	1.5	12.9	1.5	11.9		
5 ± 0.5 V			1.5	5.4	7.6	1.5	9.1	1.5	8.5		
tPZL	0	Y	3.3 ± 0.3 V	1.5	5.9	7.9	1.5	8.7	1.5	8.3	ns
			5 ± 0.5 V	1.5	5.2	7	1.5	7.6	1.5	7.3	
3.3 ± 0.3 V			1.5	7.2	9.4	1.5	10.4	1.5	9.9		
5 ± 0.5 V			1.5	5.8	7.8	1.5	8.6	1.5	8.2		


operating characteristics, VCC = 5 V, TA = 25°C

PARAMETER		TEST CONDITIONS		TYP	UNIT
Cpd	Power dissipation capacitance per buffer	Outputs enabled	CL = 50 pF, f = 1 MHz	27	pF
		Outputs disabled		9	



2

Advanced CMOS Circuits

PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	OPEN
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 2

## Advanced CMOS Circuits

# 54ACT11244, 74ACT11244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D2957, AUGUST 1987—REVISED JANUARY 1988

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


## description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'ACT11240 and 'ACT11241, these devices provide the choice of selected combinations of inverting outputs, symmetrical  $\bar{G}$  (active-low output control) inputs, and complementary G and  $\bar{G}$  inputs.

The 54ACT11244 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11244 is characterized for operation from -40°C to 85°C.


54ACT11244 . . . JT PACKAGE  
74ACT11244 . . . DW OR NT PACKAGE

(TOP VIEW)



54ACT11244 . . . FK PACKAGE

(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

OUTPUT CONTROL	DATA INPUT	OUTPUT
$\bar{1G}, \bar{2G}$	A	Y
H	X	Z
L	L	L
L	H	H

2

Advanced CMOS Circuits


EPIC is a trademark of Texas Instruments Incorporated.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




# 54ACT11244, 74ACT11244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



2

Advanced CMOS Circuits

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers are for DW, JT, and NT packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, $V_{CC}$	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins	$\pm 200$ mA
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### recommended operating conditions

	54ACT11244		74ACT11244		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$I_{OH}$ High-level output current		-24		-24	mA
$I_{OL}$ Low-level output current		24		24	mA
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$ Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
dt/dv Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

**54ACT11244, 74ACT11244**  
**OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11244		74ACT11244		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4	V	
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85				
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	0.1	V	
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±10	±5	μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160	80	μA	
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1	1	mA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4				pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V			10				pF	

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**switching characteristics, V<sub>CC</sub> = 5 V ±0.5 V (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT11244		74ACT11244		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Y	1.5	6	8.9	1.5	10.6	1.5	9.9	ns
t <sub>PHL</sub>			1.5	5.4	8.6	1.5	9.7	1.5	9.2	
t <sub>PZH</sub>	G	Y	1.5	6.6	11.3	1.5	13.4	1.5	12.5	ns
t <sub>PZL</sub>			1.5	6.7	10.5	1.5	12.2	1.5	11.4	
t <sub>PHZ</sub>	G	Y	1.5	7.4	9.8	1.5	10.8	1.5	10.4	ns
t <sub>PLZ</sub>			1.5	7.8	10.6	1.5	11.6	1.5	11.2	


**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per buffer	Outputs enabled	27	pF
	Outputs disabled	9	


**2**  
**Advanced CMOS Circuits**

**54ACT11244, 74ACT11244**  
**OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS**


**PARAMETER MEASUREMENT INFORMATION**



LOAD CIRCUIT



PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**

# 54AC11245, 74AC11245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D2957, JULY 1987—REVISED MAY 1988

- 3-State Outputs Drive Bus Lines Directly
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


## description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.


The devices allow data transmission from the A bus to the B bus, or from the B bus to the A bus, depending upon the logic level at the direction control (DIR) input. The enable input ( $\bar{G}$ ) can be used to disable the device so that the buses are effectively isolated.

The 54AC11245 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11245 is characterized for operation from -40°C to 85°C.

54AC11245 . . . JT PACKAGE  
74AC11245 . . . DW OR NT PACKAGE  
(TOP VIEW)



54AC11245 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE


ENABLE $\bar{G}$	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EPIC is a trademark of Texas Instruments Incorporated.


**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

# 54AC11245, 74AC11245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, JT, and NT packages.

Pin numbers shown are for DW, JT, and NT packages.

2

Advanced CMOS Circuits

# 54AC11245, 74AC11245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		54AC11245			74AC11245			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V		2.1	2.1		V	
		$V_{CC} = 4.5$ V		3.15	3.15			
		$V_{CC} = 5.5$ V		3.85	3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V			0.9	0.9	V	
		$V_{CC} = 4.5$ V			1.35	1.35		
		$V_{CC} = 5.5$ V			1.65	1.65		
$I_{OH}$	High-level output current	$V_{CC} = 3$ V			-4	-4	mA	
		$V_{CC} = 4.5$ V			-24	-24		
		$V_{CC} = 5.5$ V			-24	-24		
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V			12	12	mA	
		$V_{CC} = 4.5$ V			24	24		
		$V_{CC} = 5.5$ V			24	24		
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V		
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V		
$T_A$	Operating free-air temperature	-55	125	-40	85	°C		

2

Advanced CMOS Circuits

**54AC11245, 74AC11245  
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> ° 25°C			54AC11245		74AC11245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1			0.1	V	
		4.5 V			0.1			0.1		
		5.5 V			0.1			0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36			0.5		
		4.5 V			0.36			0.44		
	I <sub>OL</sub> = 24 mA	4.5 V			0.36			0.5		
		5.5 V			0.36			0.5		
I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>I</sub>	A or B ports <sup>‡</sup>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5	±10	±5	μA	
	$\overline{G}$ or DIR					±0.1	±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8	160	80	μA		
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4			pF		
C <sub>io</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V			12			pF		

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup>For I/O ports, the parameter I<sub>I</sub> includes the off-state output current.

**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER		TEST CONDITIONS		TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per transceiver	Outputs enabled	C <sub>L</sub> = 50 pF, f = 1 MHz	64	pF
	Outputs disabled	16			

2 Advanced CMOS Circuits

**54AC11245, 74AC11245**  
**OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11245		74AC11245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1.5	6.5	11.2	1.5	13.3	1.5	12.5	ns
$t_{PHL}$			1.5	5.7	8.5	1.5	10.3	1.5	9.7	
$t_{PZH}$	$\bar{G}$	B or A	1.5	8.6	14.2	1.5	17.1	1.5	15.9	ns
$t_{PZL}$			1.5	8.2	11.5	1.5	13.7	1.5	12.7	
$t_{PHZ}$	$\bar{G}$	B or A	1.5	7.7	10.5	1.5	11.9	1.5	11.3	ns
$t_{PLZ}$			1.5	8.5	12	1.5	13.8	1.5	13	

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)




PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11245		74AC11245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1.5	4.8	8.5	1.5	10.2	1.5	9.5	ns
$t_{PHL}$			1.5	4.1	6.3	1.5	7.4	1.5	6.9	
$t_{PZH}$	$\bar{G}$	B or A	1.5	6.2	10.2	1.5	12.4	1.5	11.4	ns
$t_{PZL}$			1.5	5.9	8.6	1.5	10.3	1.5	9.5	
$t_{PHZ}$	$\bar{G}$	B or A	1.5	6.4	8.8	1.5	10	1.5	9.5	ns
$t_{PLZ}$			1.5	7	9.6	1.5	11	1.5	10.4	

2

Advanced CMOS Circuits



PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_0 = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54ACT11245, 74ACT11245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D2957, JULY 1987—REVISED AUGUST 1988

- 3-State Outputs Drive Bus Lines Directly
- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


## description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.


The device allows data transmission from the A bus to the B bus, or from the B bus to the A bus, depending upon the logic level at the direction control (DIR) input. The enable input ( $\bar{G}$ ) can be used to disable the device so that the buses are effectively isolated.

The 54ACT11245 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11245 is characterized for operation from -40°C to 85°C.

54ACT11245 . . . JT PACKAGE  
74ACT11245 . . . DW OR NT PACKAGE  
(TOP VIEW)



54ACT11245 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

ENABLE $\bar{G}$	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS  
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1987, Texas Instruments Incorporated

**54ACT11245, 74ACT11245**  
**OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

Pin numbers shown are for DW, JT, and NT packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage, $V_{CC}$ . . . . .	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) . . . . .	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) . . . . .	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) . . . . .	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) . . . . .	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) . . . . .	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins . . . . .	$\pm 200$ mA
Storage temperature range . . . . .	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
 NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 54ACT11245, 74ACT11245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

## recommended operating conditions

	54ACT11245		74ACT11245		UNIT
	MIN	MAX	MIN	MAX	
V <sub>CC</sub> Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub> High-level input voltage	2		2		V
V <sub>IL</sub> Low-level input voltage		0.8		0.8	V
I <sub>OH</sub> High-level output current		-24		-24	mA
I <sub>OL</sub> Low-level output current		24		24	mA
V <sub>I</sub> Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub> Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
Δt/Δv Input transition rise or fall rate	0	10	0	10	ns/V
T <sub>A</sub> Operating free-air temperature	-55	125	-40	85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11245		74ACT11245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4		4.4		4.4		V	
		5.5 V	5.4		5.4		5.4			
	I <sub>OH</sub> = -24 mA	4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V			3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		V	
		5.5 V			0.1		0.1			
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±10		±5	μA
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1		±1	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160		80	μA
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1		1	mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4					pF
C <sub>io</sub>	V <sub>IO</sub> = V <sub>CC</sub> or GND	5 V			12					pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

## switching characteristics, V<sub>CC</sub> = 5 V ± 0.5 V (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT11245		74ACT11245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	1.5	6.2	9.2	1.5	10.6	1.5	10	ns
t <sub>PHL</sub>			1.5	5.4	8.6	1.5	9.6	1.5	9.1	
t <sub>PZH</sub>	G	A or B	1.5	8.1	12	1.5	14.1	1.5	13.2	
t <sub>PZL</sub>			1.5	8.2	11.7	1.5	13.7	1.5	12.9	
t <sub>PHZ</sub>	G	A or B	1.5	9.3	11.8	1.5	13.6	1.5	12.9	
t <sub>PLZ</sub>			1.5	9.8	12.9	1.5	14.6	1.5	13.9	

2




Advanced CMOS Circuits

**54ACT11245, 74ACT11245  
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance per transceiver	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	66	pF
			19	

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_o = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.


**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**

# 54AC11373, 74AC11373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS


D2957, MAY 1987—REVISED JANUARY 1988

- 8 Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125 °C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

54AC11373 . . . JT PACKAGE  
74AC11373 . . . DW OR NT PACKAGE  
(TOP VIEW)



54AC11373 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE (EACH LATCH)

INPUTS			OUTPUT
$\overline{OC}$	ENABLE C	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

## description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'AC11373 are transparent D-type latches. While the enable (C) is high, the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

A buffered output-control input ( $\overline{OC}$ ) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

The output control  $\overline{OC}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The 54AC11373 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74AC11373 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

EPIC is a trademark of Texas Instruments Incorporated

Copyright © 1987, Texas Instruments Incorporated


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


# 54AC11373, 74AC11373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 54AC11373, 74AC11373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

## recommended operating conditions

		54AC11373			74AC11373			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
V <sub>CC</sub>	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1			V		
		V <sub>CC</sub> = 4.5 V	3.15		3.15					
		V <sub>CC</sub> = 5.5 V	3.85		3.85					
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V			0.9			V		
		V <sub>CC</sub> = 4.5 V			1.35					
		V <sub>CC</sub> = 5.5 V			1.65					
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V			-4			mA		
		V <sub>CC</sub> = 4.5 V			-24					
		V <sub>CC</sub> = 5.5 V			-24					
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V			12			mA		
		V <sub>CC</sub> = 4.5 V			24					
		V <sub>CC</sub> = 5.5 V			24					
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V		
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V		
dt/dv	Input transition rise or fall rate	OC	0		5		5		ns/V	
		Data, C	0		10		10			
T <sub>A</sub>	Operating free-air temperature	-55		125		-40		85		°C

NOTE 2: No electrical or switching characteristics are specified at V<sub>CC</sub> < 3 V. Operation between 2 V and 3 V is not recommended, but within that range, a device output will maintain a previously established logic state.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11373		74AC11373		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9		2.9		2.9		V	
		4.5 V	4.4		4.4		4.4			
		5.5 V	5.4		5.4		5.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.4		2.48			
		4.5 V	3.94		3.7		3.8			
	I <sub>OH</sub> = -24 mA	5.5 V	4.94		4.7		4.8			
		I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V			3.85				
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		V	
		4.5 V			0.1		0.1			
		5.5 V			0.1		0.1			
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5			
		4.5 V			0.36		0.5			
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5			
		I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V			1.65				
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65				
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±10		±5	μA
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1		±1	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160		80	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4					pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V			10					pF

<sup>†</sup>Not more than one output should be tested at one time, and the duration of the test should not exceed 10 ms.



**54AC11373, 74AC11373**  
**OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS**

timing requirements (see Figure 1)

	VCC RANGE	TA = 25°C		54AC11373		74AC11373		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub> Pulse duration, enable C high	3.3 ± 0.3 V	5.5		5.5		5.5		ns
	5 ± 0.5 V	4		4		4		
t <sub>su</sub> Setup time, data before enable C↓	3.3 ± 0.3 V	4		4		4		ns
	5 ± 0.5 V	3.5		3.5		3.5		
t <sub>h</sub> Hold time data after enable C↓	3.3 ± 0.3 V	2		2		2		ns
	5 ± 0.5 V	2		2		2		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC RANGE	TA = 25°C			54AC11373		74AC11373		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	D	Q	3.3 ± 0.3 V	1.5	9	13.1	1.5	15.7	1.5	14.8	ns
			5 ± 0.5 V	1.5	6	8.9	1.5	11.1	1.5	10.3	
t <sub>PHL</sub>	D	Q	3.3 ± 0.3 V	1.5	8	10.6	1.5	12.4	1.5	11.7	ns
			5 ± 0.5 V	1.5	5.5	7.6	1.5	9.1	1.5	8.4	
t <sub>PLH</sub>	C	Any Q	3.3 ± 0.3 V	1.5	10	14.5	1.5	17.4	1.5	16.3	ns
			5 ± 0.5 V	1.5	6.5	10	1.5	12.1	1.5	11.3	
t <sub>PHL</sub>	C	Any Q	3.3 ± 0.3 V	1.5	9.5	12.8	1.5	15.2	1.5	14.2	ns
			5 ± 0.5 V	1.5	6.5	9.1	1.5	11	1.5	10.2	
t <sub>PZH</sub>	$\overline{OC}$	Any Q	3.3 ± 0.3 V	1.5	9	13.1	1.5	15.7	1.5	14.7	ns
			5 ± 0.5 V	1.5	6.5	9.5	1.5	11.6	1.5	10.8	
t <sub>PZL</sub>	$\overline{OC}$	Any Q	3.3 ± 0.3 V	1.5	8.5	11.6	1.5	14.1	1.5	13.1	ns
			5 ± 0.5 V	1.5	6	8.6	1.5	10.9	1.5	9.7	
t <sub>PHZ</sub>	$\overline{OC}$	Any Q	3.3 ± 0.3 V	1.5	9.5	12	1.5	13.1	1.5	12.7	ns
			5 ± 0.5 V	1.5	8.5	10.6	1.5	11.5	1.5	11.1	
t <sub>PLZ</sub>	$\overline{OC}$	Any Q	3.3 ± 0.3 V	1.5	7.5	10.2	1.5	11.3	1.5	10.8	ns
			5 ± 0.5 V	1.5	6	8.2	1.5	9.1	1.5	8.7	

operating characteristics, VCC = 5 V, TA = 25°C





PARAMETER		TEST CONDITIONS		TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per latch	Outputs enabled	C <sub>L</sub> = 50 pF, f = 1 MHz	47	pF
		Outputs disabled		36	

# 54AC11373, 74AC11373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

## PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	OPEN
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

# 2

## Advanced CMOS Circuits

# 54ACT11373, 74ACT11373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

D2957, JUNE 1987

- 8 Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'ACT11373 are transparent D-type latches. While the enable (C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

A buffered output-control input ( $\overline{OC}$ ) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control  $\overline{OC}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The 54ACT11373 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11373 is characterized for operation from -40°C to 85°C.

54ACT11373 . . . JT PACKAGE  
74ACT11373 . . . DW OR NT PACKAGE



54ACT11373 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

EPIC is a trademark of Texas Instruments Incorporated.


**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

# 54ACT11373, 74ACT11373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

FUNCTION TABLE (EACH LATCH)


INPUTS			OUTPUT
$\overline{OC}$	ENABLE C	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, JT, and NT packages.

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 54ACT11373, 74ACT11373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

## recommended operating conditions

		54ACT11373		74ACT11373		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
I <sub>OH</sub>	High-level output current		-24		-24	mA
I <sub>OL</sub>	Low-level output current		24		24	mA
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
dt/dv	Input transition rise or fall rate	0	10	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11373		74ACT11373		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4		4.4		4.4		V	
		5.5 V	5.4		5.4		5.4			
	I <sub>OH</sub> = -24 mA	4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V			3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1		0.1		0.1	V	
		5.5 V		0.1		0.1		0.1		
	I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				1.65				
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5		±10		±5	μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8		160		80	μA	
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.9		1		1	mA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4					pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		10					pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

## timing requirements, V<sub>CC</sub> = 5 ± 0.5 V (see Figure 1)

	T <sub>A</sub> = 25°C		54ACT11373		74ACT11373		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, enable C high		5		5		ns
t <sub>su</sub>	Setup time, data before enable C↓		3.5		3.5		ns
t <sub>h</sub>	Hold time data after enable C↓		3.5		3.5		ns

2

Advanced CMOS Circuits

**54ACT11373, 74ACT11373**  
**OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS**

switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11373		74ACT11373		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	D	Q	1.5	7.5	10.3	1.5	12.7	1.5	11.8	ns
$t_{PHL}$			1.5	6.5	9.3	1.5	10.6	1.5	10	
$t_{PLH}$	C	Any Q	1.5	8.5	11.3	1.5	14.1	1.5	13	ns
$t_{PHL}$			1.5	8.5	10.9	1.5	13	1.5	12.2	
$t_{PZH}$	$\overline{OC}$	Any Q	1.5	7	10.7	1.5	13.6	1.5	12.5	ns
$t_{PZL}$			1.5	7.5	10.9	1.5	12.9	1.5	12	
$t_{PHZ}$	$\overline{OC}$	Any Q	1.5	10	12.1	1.5	12.7	1.5	12.5	ns
$t_{PLZ}$			1.5	7.5	9.5	1.5	10.5	1.5	10.1	

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance per latch	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	65	pF
			54	

2

Advanced CMOS Circuits

**54ACT11373, 74ACT11373**  
**OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS**

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one input transition per measurement.

**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**



# 2

## Advanced CMOS Circuits

# 54AC11374, 74AC11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

D2957, JULY 1987—REVISED DECEMBER 1987

- 8 D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic “Small Outline” Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These 8-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the 'AC11374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic levels that were set up at the D inputs.

An output-control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state provides the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control ( $\overline{OC}$ ) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 54AC11374 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74AC11374 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

54AC11374 . . . JT PACKAGE  
74AC11374 . . . DW OR NT PACKAGE  
(TOP VIEW)



54AC11374 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
$\overline{OC}$	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q <sub>0</sub>
L	H	X	Q <sub>0</sub>
L	↓	X	Q <sub>0</sub>
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated


# 54AC11374, 74AC11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, JT, and NT packages.

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**54AC11374, 74AC11374**  
**OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

**recommended operating conditions**

		54AC11374			74AC11374			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
V <sub>CC</sub>	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1			V		
		V <sub>CC</sub> = 4.5 V	3.15		3.15					
		V <sub>CC</sub> = 5.5 V	3.85		3.85					
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V	0.9		0.9			V		
		V <sub>CC</sub> = 4.5 V	1.35		1.35					
		V <sub>CC</sub> = 5.5 V	1.65		1.65					
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V	-4		-4			mA		
		V <sub>CC</sub> = 4.5 V	-24		-24					
		V <sub>CC</sub> = 5.5 V	-24		-24					
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V	12		12			mA		
		V <sub>CC</sub> = 4.5 V	24		24					
		V <sub>CC</sub> = 5.5 V	24		24					
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V		
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V		
Δt/Δv	Input transition rise or fall rate	Data	0		10		10		ns/V	
		OC	0		5		5			
T <sub>A</sub>	Operating free-air temperature	-55		125		-40		85		°C

NOTE 2: No electrical or switching characteristics are specified at V<sub>CC</sub> < 3 V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11374		74AC11374		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9		2.9		2.9		V	
		4.5 V	4.4		4.4		4.4			
		5.5 V	5.4		5.4		5.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.4		2.48			
		4.5 V	3.94		3.7		3.8			
	I <sub>OH</sub> = -24 mA	5.5 V	4.94		4.7		4.8			
		I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V			3.85				
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V	0.1		0.1		0.1		V	
		4.5 V	0.1		0.1		0.1			
		5.5 V	0.1		0.1		0.1			
	I <sub>OL</sub> = 12 mA	3 V	0.36		0.5		0.44			
		4.5 V	0.36		0.5		0.44			
	I <sub>OL</sub> = 24 mA	5.5 V	0.36		0.5		0.44			
		I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V			1.65				
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65				
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V	±0.5		±10		±5		μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V	±0.1		±1		±1		μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V	8		160		80		μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	4						pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V	10						pF	

**2**  
**Advanced CMOS Circuits**

# 54AC11374, 74AC11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

timing requirements (see Figure 1)

			VCC RANGE	TA = 25°C		54AC11374		74AC11374		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		3.3 ± 0.3 V	0	75	0	75	0	75	MHz
			5 ± 0.5 V	0	95	0	95	0	95	
t <sub>w</sub>	Pulse duration	CLK low or CLK high	3.3 ± 0.3 V	6.5		6.5		6.5		ns
			5 ± 0.5 V	5		5		5		
t <sub>su</sub>	Setup time data before CLK↑		3.3 ± 0.3 V	2.5		2.5		2.5		ns
			5 ± 0.5 V	2.5		2.5		2.5		
t <sub>h</sub>	Hold time data after CLK↑		3.3 ± 0.3 V	4.5		4.5		4.5		ns
			5 ± 0.5 V	3.5		3.5		3.5		


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC RANGE	TA = 25°C			54AC11374		74AC11374		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			3.3 ± 0.3 V	75	90		75		75		MHz
			5 ± 0.5 V	95	110		95		95		
t <sub>PLH</sub>	CLK	Any Q	3.3 ± 0.3 V	1.5	9.5	12.5	1.5	15.2	1.5	14.2	ns
t <sub>PHL</sub>			5 ± 0.5 V	1.5	6.5	9	1.5	10.9	1.5	10.2	
t <sub>PHL</sub>			3.3 ± 0.3 V	1.5	9	12.6	1.5	14.9	1.5	14	ns
			5 ± 0.5 V	1.5	5.5	9.1	1.5	10.8	1.5	10.1	
t <sub>PZH</sub>	OC	Any Q	3.3 ± 0.3 V	1.5	8	10.9	1.5	13.3	1.5	12.3	ns
			5 ± 0.5 V	1.5	5.5	8	1.5	9.8	1.5	9.1	
t <sub>PZL</sub>			3.3 ± 0.3 V	1.5	8	11.1	1.5	13.2	1.5	12.3	ns
			5 ± 0.5 V	1.5	5.5	8.4	1.5	10.2	1.5	9.4	
t <sub>PHZ</sub>	OC	Any Q	3.3 ± 0.3 V	1.5	10	12.1	1.5	12.9	1.5	12.5	ns
			5 ± 0.5 V	1.5	9	11	1.5	11.4	1.5	11.2	
t <sub>PLZ</sub>			3.3 ± 0.3 V	1.5	8	10.7	1.5	12.1	1.5	11.6	ns
			5 ± 0.5 V	1.5	6	8.6	1.5	9.6	1.5	9.2	

operating characteristics, VCC = 5 V, TA = 25°C

PARAMETER			TEST CONDITIONS		TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per flip-flop		Outputs enabled		75	pF
			Outputs disabled		66	
			C <sub>L</sub> = 50 pF, f = 1 MHz			

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 For testing  $f_{max}$  and pulse duration:  $t_r = 1$  to  $3 \text{ ns}$ ,  $t_f = 1$  to  $3 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



# 54ACT11374, 74ACT11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

D2957, JULY 1987—REVISED DECEMBER 1987

- 8 D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These 8-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the ACT11374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic levels that were set up at the D inputs.

An output-control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state provides the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control ( $\overline{OC}$ ) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 54ACT11374 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74ACT11374 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

54ACT11374 . . . JT PACKAGE  
74ACT11374 . . . DW OR NT PACKAGE  
(TOP VIEW)



54ACT11374 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
$\overline{OC}$	CLK	D	Q
L	$\uparrow$	H	H
L	$\uparrow$	L	L
L	L	X	$Q_0$
L	H	X	$Q_0$
L	$\downarrow$	X	$Q_0$
H	X	X	Z

EPIC is a trademark of Texas Instruments Incorporated.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated



# 54ACT11374, 74ACT11374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**54ACT11374, 74ACT11374**  
**OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

**recommended operating conditions**

		54ACT11374		74ACT11374		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage			0.8		V
I <sub>OH</sub>	High-level output current			-24		mA
I <sub>OL</sub>	Low-level output current			24		mA
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
Δt/Δv	Input transition rise or fall rate	0	10	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11374		74ACT11374		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85				
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V				0.1		0.1		V
		5.5 V				0.1		0.1		
	I <sub>OL</sub> = 24 mA	4.5 V				0.36		0.5		
		5.5 V				0.36		0.5		
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				1.65				
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V	±0.5			±10		±5		μA
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V	±0.1			±1		±1		μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V	8			160		80		μA
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V	0.9			1		1		mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	4							pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V	10							pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**timing requirements, V<sub>CC</sub> = 5 ± 0.5 V (see Figure 1)**

		T <sub>A</sub> = 25°C			54ACT11374		74ACT11374		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency	0	55	0	55	0	55	MHz	
t <sub>w</sub>	Pulse duration, enable C high	9		9		9		ns	
t <sub>su</sub>	Setup time, data before enable C↓	3		3		3		ns	
t <sub>h</sub>	Hold time data after enable C↓	5.5		5.5		5.5		ns	

**2**  
**Advanced CMOS Circuits**

**54ACT11374, 74ACT11374**  
**OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11374		74ACT11374		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			55	70		55		55		MHz
$t_{\text{PLH}}$	CLK	Any Q	1.5	8.5	10.7	1.5	13.3	1.5	12.4	ns
$t_{\text{PHL}}$			1.5	8.5	11.3	1.5	13.9	1.5	13	
$t_{\text{PZH}}$	$\overline{\text{OC}}$	Any Q	1.5	7.5	11	1.5	13.2	1.5	12.3	ns
$t_{\text{PZL}}$			1.5	7.5	11	1.5	13.2	1.5	12.3	
$t_{\text{PHZ}}$	$\overline{\text{OC}}$	Any Q	1.5	11	12.7	1.5	13.6	1.5	13.2	ns
$t_{\text{PLZ}}$			1.5	8	10	1.5	11.3	1.5	10.8	

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
$C_{\text{pd}}$	Power dissipation capacitance per flip-flop	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	107	pF
			96	

2





Advanced CMOS Circuits

**54ACT11374, 74ACT11374**  
**OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
$t_{PLH}/t_{PHL}$	OPEN
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns. For testing  $f_{max}$  and pulse duration:  $t_r = 1$  to 3 ns,  $t_f = 1$  to 3 ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one input transition per measurement.

**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**

**2**  
**Advanced CMOS Circuits**



# 54AC11520, 74AC11520 8-BIT IDENTITY COMPARATORS

D2957, JULY 1987—REVISED AUGUST 1987

- Compares Two 8-Bit Words
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- The Device has the Equivalent of 20-k $\Omega$  Pull-up Resistor on Q Inputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These identity comparators perform comparisons on two 8-bit binary or BCD words. Features include: 20-k ohm pull-up termination resistors on the Q inputs for analog or switch data, provision for  $\overline{P = Q}$  totem-pole outputs.


The 54AC11520 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11520 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUTS		OUTPUT
DATA P, Q	ENABLE G	$\overline{P = Q}$
$P = Q$	L	L
$P > Q$	L	H
$P < Q$	L	H
X	H	H


54AC11520 . . . . J PACKAGE  
74AC11520 . . . . DW OR N PACKAGE

(TOP VIEW)




54AC11520 . . . . FK PACKAGE

(TOP VIEW)



## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated


2  
Advanced CMOS Circuits

**54AC11520, 74AC11520**  
**8-BIT IDENTITY COMPARATORS**

logic diagram (positive logic)



schematic of Q inputs



# 54AC11520, 74AC11520 8-BIT IDENTITY COMPARATORS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

		54AC11520			74AC11520			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V		2.1	$V_{CC} = 3$ V		2.1	V
		$V_{CC} = 4.5$ V		3.15	$V_{CC} = 4.5$ V		3.15	
		$V_{CC} = 5.5$ V		3.85	$V_{CC} = 5.5$ V		3.85	
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V			$V_{CC} = 3$ V		0.9	V
		$V_{CC} = 4.5$ V			$V_{CC} = 4.5$ V		1.35	
		$V_{CC} = 5.5$ V			$V_{CC} = 5.5$ V		1.65	
$I_{OH}$	High-level output current	$V_{CC} = 3$ V		-4	$V_{CC} = 3$ V		-4	mA
		$V_{CC} = 4.5$ V		-24	$V_{CC} = 4.5$ V		-24	
		$V_{CC} = 5.5$ V		-24	$V_{CC} = 5.5$ V		-24	
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V		12	$V_{CC} = 3$ V		12	mA
		$V_{CC} = 4.5$ V		24	$V_{CC} = 4.5$ V		24	
		$V_{CC} = 5.5$ V		24	$V_{CC} = 5.5$ V		24	
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
$V_O$	Output voltage	0	$V_{CC}$		0	$V_{CC}$		V
$dt/dv$	Input transition rise or fall rate	0	10		0	10		ns/V
$T_A$	Operating free-air temperature	-55	125		-40	85		°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3$  V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

2

Advanced CMOS Circuits



# 54AC11520, 74AC11520 8-BIT IDENTITY COMPARATORS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11520		74AC11520		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9	2.9		2.9		2.9	V	
		4.5 V	4.4		4.4		4.4			
		5.5 V	5.4		5.4		5.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.4		2.48			
		4.5 V	3.94		3.7		3.8			
	I <sub>OH</sub> = -24 mA	5.5 V	4.94		4.7		4.8			
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V			3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1			
		5.5 V			0.1		0.1			
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5	0.44		
		5.5 V					1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65				
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±10	±5	μA	
I <sub>IH</sub>	V <sub>I</sub> = V <sub>CC</sub> , Q inputs only	5.5 V			10		10	10	μA	
I <sub>IL</sub>	V <sub>I</sub> = GND, Q inputs only	5.5 V			-0.3	-0.6	-1	-1	mA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, P and $\bar{Q}$ inputs only	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	Q inputs at GND	5.5 V			2.3	4.8	8	8	mA	
	Other inputs V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V								
	Q inputs open	5.5 V			8		160	80	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			3.5				pF	

<sup>†</sup>Not more than one output or input should be tested at a time and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11520		74AC11520		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	P or Q	$\bar{P} = \bar{Q}$	3.3 ± 0.3 V	1.5	12	16.5	1.5	20.1	1.5	18.6	ns
			5 ± 0.5 V	1.5	8.1	11.1	1.5	13.7	1.5	12.6	
t <sub>PHL</sub>			3.3 ± 0.3 V	1.5	10.4	14.4	1.5	17.8	1.5	16.3	ns
			5 ± 0.5 V	1.5	7.1	10.1	1.5	12.3	1.5	11.3	
t <sub>PLH</sub>	$\bar{Q}$	$\bar{P} = \bar{Q}$	3.3 ± 0.3 V	1.5	6.9	9	1.5	10.8	1.5	10	ns
			5 ± 0.5 V	1.5	4.9	6.6	1.5	8	1.5	7.4	
t <sub>PHL</sub>			3.3 ± 0.3 V	1.5	6.3	8.6	1.5	10.2	1.5	9.5	ns
			5 ± 0.5 V	1.5	4.8	7.1	1.5	8.2	1.5	7.8	


operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 1 MHz	42	pF

2

Advanced CMOS Circuits

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

TYPICAL CHARACTERISTICS

Q INPUT CURRENT  
vs  
INPUT VOLTAGE




FIGURE 2



# 54ACT11520, 74ACT11520 8-BIT IDENTITY COMPARATORS

D2957, JULY 1987—REVISED AUGUST 1987

- Compares Two 8-Bit Words
- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- The Device has the Equivalent of 20 k $\Omega$  Pull-up Resistors on Q Inputs
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These identity comparators perform comparisons on two 8-bit binary or BCD words. Features include: 20-k ohm pull-up termination resistors on the Q inputs for analog or switch data, provision for  $\overline{P=Q}$  totem-pole outputs.

The 54ACT11520 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11520 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE

INPUTS		OUTPUT
DATA P, Q	ENABLE G	$\overline{P=Q}$
$P=Q$	L	L
$P>Q$	L	H
$P<Q$	L	H
X	H	H


54ACT11520 . . . J PACKAGE  
74ACT11520 . . . DW OR N PACKAGE  
(TOP VIEW)



54ACT11520 . . . FK PACKAGE  
(TOP VIEW)



## logic symbol†



EPIC is a trademark of Texas Instruments Incorporated.

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

  
**TEXAS INSTRUMENTS**  
 POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1987, Texas Instruments Incorporated

2


Advanced CMOS Circuits

**54ACT11520, 74ACT11520**  
**8-BIT IDENTITY COMPARATORS**

logic diagram (positive logic)



schematic of Q inputs



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ . . . . .	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) . . . . .	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) . . . . .	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) . . . . .	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) . . . . .	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) . . . . .	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins . . . . .	$\pm 100$ mA
Storage temperature range . . . . .	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

	54ACT11520			74ACT11520			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$ High-level input voltage	2			2			V
$V_{IL}$ Low-level input voltage	0.8			0.8			V
$I_{OH}$ High-level output current	-24			-24			mA
$I_{OL}$ Low-level output current	24			24			mA
$V_I$ Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
$V_O$ Output voltage	0	$V_{CC}$		0	$V_{CC}$		V
dt/dv Input transition rise or fall rate	0	10		0	10		ns/V
$T_A$ Operating free-air temperature	-55		125	-40		85	°C

# 54ACT11520, 74ACT11520 8-BIT IDENTITY COMPARATORS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11520		74ACT11520		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4	V	
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85			3.85		
	5.5 V									
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	0.1	V	
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>IH</sub>	V <sub>I</sub> = V <sub>CC</sub> , Q inputs only	5.5 V			10		10	10	μA	
I <sub>IL</sub>	V <sub>I</sub> = GND, Q inputs only	5.5 V		-0.3	-0.6		-1	-1	mA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, P and $\bar{C}$ inputs only	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	Q inputs at GND Other inputs V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		2.3	4.8		8		8	mA
	Q inputs open Other inputs V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			8		160		80	μA
ΔI <sub>CC</sub> <sup>‡</sup>	Q inputs open One input at 3.4 V and other inputs at V <sub>CC</sub> or GND, P and $\bar{C}$ inputs only	5.5 V			0.9		1		1	mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5						pF

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.


## switching characteristics V<sub>CC</sub> = 5 V ± 0.5 V (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT11520		74ACT11520		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	P or Q	$\bar{P} = \bar{Q}$	1.5	8.6	12.7	1.5	15.4	1.5	14.3	ns
t <sub>PHL</sub>			1.5	8	12.4	1.5	14.8	1.5	13.9	
t <sub>PLH</sub>	$\bar{C}$	$\bar{P} = \bar{Q}$	1.5	6.4	8.5	1.5	10.2	1.5	9.5	ns
t <sub>PHL</sub>			1.5	5.8	9	1.5	10.4	1.5	9.8	

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 1 MHz	40	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

TYPICAL CHARACTERISTICS

Q INPUT CURRENT  
vs  
INPUT VOLTAGE




FIGURE 2



# 2

## Advanced CMOS Circuits

# 54AC11521, 74AC11521 8-BIT IDENTITY COMPARATORS

D2957, JULY 1987—REVISED SEPTEMBER 1987

- Compares Two 8-Bit Words
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125 °C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These identity comparators perform comparisons on two 8-bit binary or BCD words. Also included is a provision for  $\overline{P = Q}$  totem-pole outputs.

The 54AC11521 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The 74AC11521 is characterized for operation from -40 °C to 85 °C.


FUNCTION TABLE

INPUTS		OUTPUT
DATA P, Q	ENABLE G	$\overline{P = Q}$
$P = Q$	L	L
$P > Q$	L	H
$P < Q$	L	H
X	H	H


54AC11521 . . . J PACKAGE  
74AC11521 . . . DW OR N PACKAGE  
(TOP VIEW)



54AC11521 . . . FK PACKAGE  
(TOP VIEW)



## logic symbol†



EPIC is a trademark of Texas Instruments Incorporated.

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Copyright © 1987, Texas Instruments Incorporated

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS INSTRUMENTS**  
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**54AC11521, 74AC11521**  
**8-BIT IDENTITY COMPARATORS**

logic diagram (positive logic)



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ . . . . .	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) . . . . .	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) . . . . .	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) . . . . .	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) . . . . .	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) . . . . .	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins . . . . .	$\pm 100$ mA
Storage temperature range . . . . .	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 54AC11521, 74AC11521 8-BIT IDENTITY COMPARATORS

## recommended operating conditions

		54AC11521			74AC11521			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1			V
		V <sub>CC</sub> = 4.5 V	3.15		3.15			
		V <sub>CC</sub> = 5.5 V	3.85		3.85			
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V			0.9		0.9	V
		V <sub>CC</sub> = 4.5 V			1.35		1.35	
		V <sub>CC</sub> = 5.5 V			1.65		1.65	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V			-4		-4	mA
		V <sub>CC</sub> = 4.5 V			-24		-24	
		V <sub>CC</sub> = 5.5 V			-24		-24	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V			12		12	mA
		V <sub>CC</sub> = 4.5 V			24		24	
		V <sub>CC</sub> = 5.5 V			24		24	
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
dt/dv	Input transition rise or fall rate	0	10		0	10		ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125		-40	85		°C

NOTE 2: No electrical or switching characteristics are specified at V<sub>CC</sub> < 3 V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11521		74AC11521		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			4.7		4.8		
		5.5 V	4.94							
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65				
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160		80	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4						pF

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

2

Advanced CMOS Circuits



# 54AC11521, 74AC11521 8-BIT IDENTITY COMPARATORS


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25 °C			54AC11521		74AC11521		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	P or Q	$\overline{P} = \overline{Q}$	3.3 ± 0.3 V	1.5	12.5	16.6	1.5	20.4	1.5	19	ns
			5 ± 0.5 V	1.5	8.3	11.3	1.5	14	1.5	13	
t <sub>PHL</sub>			3.3 ± 0.3 V	1.5	10.5	14.1	1.5	17.4	1.5	16.1	ns
			5 ± 0.5 V	1.5	7.2	10.1	1.5	12.2	1.5	11.4	
t <sub>PLH</sub>	$\overline{Q}$	$\overline{P} = \overline{Q}$	3.3 ± 0.3 V	1.5	7.1	9.8	1.5	11.4	1.5	10.8	ns
			5 ± 0.5 V	1.5	5.1	7.1	1.5	8.4	1.5	7.9	
t <sub>PHL</sub>			3.3 ± 0.3 V	1.5	6.4	8.8	1.5	10.8	1.5	10.1	ns
			5 ± 0.5 V	1.5	4.8	7.1	1.5	8.6	1.5	8.1	

operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 1 MHz	42	pF

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns.  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54ACT11521, 74ACT11521 8-BIT IDENTITY COMPARATORS

D2957, JULY 1987—REVISED SEPTEMBER 1987

- Compares Two 8-Bit Words
- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise
- EPICTM (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These identity comparators perform comparisons on two 8-bit binary or BCD words. Also included is a provision for  $\overline{P=Q}$  totem-pole outputs.

The 54ACT11521 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11521 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE

INPUTS		OUTPUT
DATA P, Q	ENABLE G	$\overline{P=Q}$
$P=Q$	L	L
$P>Q$	L	H
$P<Q$	L	H
X	H	H


54ACT11521 . . . J PACKAGE  
74ACT11521 . . . DW OR N PACKAGE  
(TOP VIEW)



54ACT11521 . . . FK PACKAGE  
(TOP VIEW)



## logic symbol†



EPICTM is a trademark of Texas Instruments Incorporated.

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated


2-207

2

Advanced CMOS Circuits

**54ACT11521, 74ACT11521  
8-BIT IDENTITY COMPARATORS**

logic diagram (positive logic)



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 54ACT11521, 74ACT11521 8-BIT IDENTITY COMPARATORS

## recommended operating conditions

		54ACT11521			74ACT11521			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
I <sub>OH</sub>	High-level output current			-24			-24	mA
I <sub>OL</sub>	Low-level output current			24			24	mA
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
dt/dv	Input transition rise or fall rate	0		10	0		10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55		125	-40		85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25 °C			54ACT11521		74ACT11521		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4		4.4		4.4		V	
		5.5 V	5.4		5.4		5.4			
	I <sub>OH</sub> = -24 mA	4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V			3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1		0.1		0.1	V	
		5.5 V		0.1		0.1		0.1		
	I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				1.65				
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65				
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8		160		80	μA	
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.9		1		1	mA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4					pF	

2

Advanced CMOS Circuits

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> This is the increase in supply current for each input that is at the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

## switching characteristics V<sub>CC</sub> = 5 V ± 0.5 V (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25 °C			54ACT11521		74ACT11521		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	P or Q	$\overline{P = Q}$	1.5	8.8	13	1.5	15.9	1.5	14.7	ns
t <sub>PHL</sub>			1.5	8.2	12	1.5	14.6	1.5	13.6	
t <sub>PLH</sub>	$\overline{G}$	$\overline{P = Q}$	1.5	6.7	9.3	1.5	11.2	1.5	10.5	ns
t <sub>PHL</sub>			1.5	6.8	8.8	1.5	10.2	1.5	9.7	

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	C <sub>L</sub> = 50 pF, f = 1 MHz	40	pF



PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

D2957, JULY 1987

- 8-Latches in a Single Package
- 3-State Bus-Driving Inverting Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'AC11533 are transparent D-type latches. While the enable (C) is high, the  $\bar{Q}$  outputs will follow the complements of the (D) inputs. When the enable is taken low, the  $\bar{Q}$  outputs will be latched at the inverses of the levels that were set up at the D inputs. The 'AC11533 is functionally equivalent to the 'AC11373 except for having inverted outputs.

A buffered output-control ( $\overline{OC}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The 54AC11533 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11533 is characterized for operation from 40°C to 85°C.

54AC11533 . . . JT PACKAGE  
74AC11533 . . . DW OR NT PACKAGE  
(TOP VIEW)



54AC11533 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

EPIC is a trademark of Texas Instruments Incorporated

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1987, Texas Instruments Incorporated

# 54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers are for DW, JT, and NT packages.

FUNCTION TABLE (EACH LATCH)

INPUTS			OUTPUT
OC	ENABLE C	D	Q
L	H	H	L
L	H	L	H
L	L	X	Q <sub>0</sub>
H	X	X	Z

Pin numbers shown are for DW, JT, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> .....	-0.5 V to 6 V
Input voltage, V <sub>I</sub> (see Note 1) .....	-0.5 V to V <sub>CC</sub> +0.5 V
Output voltage, V <sub>O</sub> (see Note 1) .....	-0.5 V to V <sub>CC</sub> +0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) .....	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) .....	±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) .....	±50 mA
Continuous current through V <sub>CC</sub> or GND pins .....	±200 mA
Storage temperature range .....	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2

Advanced CMOS Circuits

**54AC11533, 74AC11533**  
**OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS**

**recommended operating conditions**

		54AC11533			74AC11533			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
V <sub>CC</sub>	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V		2.1	2.1		V			
		V <sub>CC</sub> = 4.5 V		3.15	3.15					
		V <sub>CC</sub> = 5.5 V		3.85	3.85					
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V			0.9		V			
		V <sub>CC</sub> = 4.5 V			1.35					
		V <sub>CC</sub> = 5.5 V			1.65					
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V			-4		mA			
		V <sub>CC</sub> = 4.5 V			-24					
		V <sub>CC</sub> = 5.5 V			-24					
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V			12		mA			
		V <sub>CC</sub> = 4.5 V			24					
		V <sub>CC</sub> = 5.5 V			24					
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V		
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V		
dt/dv	Input transition rise or fall rate	0	10		0	10		ns/V		
T <sub>A</sub>	Operating free-air temperature	-55		125		-40		85		°C

NOTE 2: No electrical or switching characteristics are specified at V<sub>CC</sub> < 3 V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11533		74AC11533		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			4.7		4.8		
		5.5 V				3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				1.65				
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±10	±5	μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160	80	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4				pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			10				pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

**2**

**Advanced CMOS Circuits**

# 54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

timing requirements (see Figure 1)

	VCC RANGE	TA = 25°C		54AC11533		74AC11533		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tw Pulse duration, enable C high	3.3 ± 0.3 V	5.5		5.5		5.5		ns
	5 ± 0.5 V	4		4		4		
tsu Setup time, data before enable C↓	3.3 ± 0.3 V	4		4		4		ns
	5 ± 0.5 V	3.5		3.5		3.5		
th Hold time, data after enable C↓	3.3 ± 0.3 V	2		2		2		ns
	5 ± 0.5 V	2		2		2		


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC RANGE	TA = 25°C			54AC11533		74AC11533		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	D	Q̄	3.3 ± 0.3 V	1.5	8.5	12.6	1.5	15.2	1.5	14.3	ns
			5 ± 0.5 V	1.5	5.5	8.4	1.5	10.6	1.5	9.8	
3.3 ± 0.3 V			1.5	7.5	10.1	1.5	12	1.5	11.3		
5 ± 0.5 V			1.5	5	7.1	1.5	8.6	1.5	8		
tPHL	C	Any Q̄	3.3 ± 0.3 V	1.5	10	14.5	1.5	17.6	1.5	16.5	ns
			5 ± 0.5 V	1.5	6.5	10	1.5	12.1	1.5	11.3	
3.3 ± 0.3 V			1.5	9.5	12.8	1.5	15.2	1.5	14.3		
5 ± 0.5 V			1.5	6.5	9.1	1.5	11	1.5	10.3		
tPZH	OC	Any Q̄	3.3 ± 0.3 V	1.5	9	13.1	1.5	15.7	1.5	14.7	ns
			5 ± 0.5 V	1.5	6.5	9.5	1.5	11.7	1.5	10.8	
3.3 ± 0.3 V			1.5	8.5	11.6	1.5	14.1	1.5	13.1		
5 ± 0.5 V			1.5	6	8.6	1.5	10.9	1.5	9.7		
tPZL	OC	Any Q̄	3.3 ± 0.3 V	1.5	9.5	12	1.5	13.2	1.5	12.8	ns
			5 ± 0.5 V	1.5	8.5	10.7	1.5	11.7	1.5	11.4	
3.3 ± 0.3 V			1.5	7.5	10.2	1.5	11.4	1.5	11		
5 ± 0.5 V			1.5	6	8.2	1.5	9.3	1.5	8.9		

operating characteristics, VCC = 5 V, TA = 25°C

PARAMETER		TEST CONDITIONS		TYP	UNIT
Cpd	Power dissipation capacitance per latch	Outputs enabled	CL = 50 pF, f = 1 MHz	55	pF
		Outputs disabled		44	

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



# 54ACT11533, 74ACT11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

D2957, JULY 1987

- 8-Latches in a Single Package
- 3-State Bus-Driving Inverting Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'ACT11533 are transparent D-type latches. While the enable (C) is high, the  $\bar{Q}$  outputs will follow the complements of the (D) inputs. When the enable is taken low, the  $\bar{Q}$  outputs will be latched at the inverses of the levels that were set up at the D inputs. The 'ACT11533 is functionally equivalent to the 'ACT11373 except for having inverted outputs.

A buffered output-control ( $\overline{OC}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The 54ACT11533 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74ACT11533 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

54ACT11533 . . . JT PACKAGE  
74ACT11533 . . . DW OR NT PACKAGE  
(TOP VIEW)



54ACT11533 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

2  
Advanced CMOS Circuits

EPIC is a trademark of Texas Instruments Incorporated.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated



**54ACT11533, 74ACT11533**  
**OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS**

logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

FUNCTION TABLE (EACH LATCH)

INPUTS			OUTPUT
$\overline{OC}$	ENABLE C	D	$\overline{Q}$
L	H	H	L
L	H	L	H
L	L	X	$\overline{Q}_0$
H	X	X	Z

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins	$\pm 200$ mA
Storage temperature range	-65°C to 150°C

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**54ACT11533, 74ACT11533**  
**OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS**

**recommended operating conditions**

		54ACT11533		74ACT11533		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage	0.8		0.8		V
I <sub>OH</sub>	High-level output current	-24		-24		mA
I <sub>OL</sub>	Low-level output current	24		24		mA
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
dt/dv	Input transition rise or fall rate	0	10	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11533		74ACT11533		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4		4.4		4.4		V	
		5.5 V	5.4		5.4		5.4			
	I <sub>OH</sub> = -24 mA	4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V			3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		V	
		5.5 V			0.1		0.1			
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±10	±5	μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160	80	μA	
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1	1	mA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4				pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V			10				pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**54ACT11533, 74ACT11533**  
**OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS**

timing requirements,  $V_{CC} = 5 \pm 0.5 \text{ V}$  (see Figure 1)

	$T_A = 25^\circ\text{C}$		54ACT11533		74ACT11533		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_W$ Pulse duration, enable C high	5		5		5		ns
$t_{SU}$ Setup time, data before enable C↓	3.5		3.5		3.5		ns
$t_H$ Hold time data after enable C↓	3.5		3.5		3.5		ns

switching characteristics,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11533		74ACT11533		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	D	$\bar{Q}$	1.5	7	10.1	1.5	11.9	1.5	11.3	ns
$t_{PHL}$			1.5	6.5	8.4	1.5	10.2	1.5	9.5	
$t_{PLH}$	C	Any Q	1.5	8.5	11.3	1.5	14.1	1.5	13	ns
$t_{PHL}$			1.5	8.5	10.7	1.5	13.2	1.5	12.2	
$t_{PZH}$	$\bar{OC}$	Any Q	1.5	7.5	10.7	1.5	13.6	1.5	12.5	ns
$t_{PZL}$			1.5	7.5	10.9	1.5	12.9	1.5	12	
$t_{PHZ}$	$\bar{OC}$	Any Q	1.5	10.5	12.1	1.5	13.1	1.5	12.8	ns
$t_{PLZ}$			1.5	7.5	9.5	1.5	10.7	1.5	10.3	

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$





PARAMETER		TEST CONDITIONS		TYP	UNIT
$C_{pd}$	Power dissipation capacitance per latch	Outputs enabled	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	69	pF
		Outputs disabled		58	

**54ACT11533, 74ACT11533**  
**OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS**

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
$t_{PLH}/t_{PHL}$	OPEN
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**



# 54AC11534, 74AC11534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

D2957, JULY 1987—MARCH 1988

- 8 D-Type Flip-Flops in a Single Package
- 3-State Bus Driving Inverting Outputs
- Full Parallel Access for Loading
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These 8-bit flip-flops feature 3-state outputs designed for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the AC11534 are edge-triggered, D-type flip-flops. On the positive transition of the clock, the  $\bar{Q}$  outputs will be set to the logic levels that were set up at the D inputs. The AC11534 is functionally equivalent to the AC11374 except for having inverted outputs.

An output-control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control ( $\bar{OC}$ ) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 54AC11534 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11534 is characterized for operation from -40°C to 85°C.


EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

54AC11534 . . . JT PACKAGE  
74AC11534 . . . DW OR NT PACKAGE  
(TOP VIEW)



54AC11534 . . . FK PACKAGE  
(TOP VIEW)




NC—No internal connection

FUNCTION TABLE  
(each flip-flop)


INPUTS			OUTPUT
$\bar{OC}$	CLK	D	$\bar{Q}$
L	↑	H	L
L	↑	L	H
L	L	X	$\bar{Q}_0$
H	X	X	Z

**54AC11534, 74AC11534**  
**OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
 Pin numbers shown are for DW, JT, and NT packages.

Pin numbers shown are for DW, JT, and NT packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 54AC11534, 74AC11534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

## recommended operating conditions

		54AC11534			74AC11534			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	3	5	5.5	3	5	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V		2.1	2.1		V	
		V <sub>CC</sub> = 4.5 V		3.15	3.15			
		V <sub>CC</sub> = 5.5 V		3.85	3.85			
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V			0.9		V	
		V <sub>CC</sub> = 4.5 V			1.35			
		V <sub>CC</sub> = 5.5 V			1.65			
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V			-4		mA	
		V <sub>CC</sub> = 4.5 V			-24			
		V <sub>CC</sub> = 5.5 V			-24			
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V			12		mA	
		V <sub>CC</sub> = 4.5 V			24			
		V <sub>CC</sub> = 5.5 V			24			
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	0	V <sub>CC</sub>	V	
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	0	V <sub>CC</sub>	V	
Δt/Δv	Input transition rise or fall rate	$\overline{OC}$		0	5	0	5	ns/V
		D		0	10	0	10	
T <sub>A</sub>	Operating free-air temperature	-55		125	-40	85	°C	

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11534		74AC11534		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9		2.9		2.9		V	
		4.5 V	4.4		4.4		4.4			
		5.5 V	5.4		5.4		5.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.4		2.48			
		4.5 V	3.94		3.7		3.8			
	I <sub>OH</sub> = -24 mA	3 V								
		5.5 V	4.94		4.7		4.8			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		V	
		4.5 V			0.1		0.1			
		5.5 V			0.1		0.1			
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 24 mA	3 V								
		5.5 V			0.36		0.5	0.44		
I <sub>OL</sub> = 50 mA <sup>†</sup>	3 V					1.65				
	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5		±10		±5	μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8		160		80	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4					pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		10					pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

2

Advanced CMOS Circuits



**54AC11534, 74AC11534**  
**OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

timing requirements,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (see Figure 1)

		$T_A = 25^\circ\text{C}$		54AC11534		74AC11534		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency	0	50	0	50	0	50	MHz
$t_w$	Pulse duration, CLK low or CLK high	10		10		10		ns
$t_{\text{su}}$	Setup time, data before CLK†	3.5		3.5		3.5		ns
$t_h$	Hold time, data after CLK†	5.5		5.5		5.5		ns

timing requirements,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (see Figure 1)

		$T_A = 25^\circ\text{C}$		54AC11534		74AC11534		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency	0	75	0	75	0	75	MHz
$t_w$	Pulse duration, CLK low or CLK high	6.5		6.5		6.5		ns
$t_{\text{su}}$	Setup time, data before CLK†	3.5		3.5		3.5		ns
$t_h$	Hold time, data after CLK†	4.5		4.5		4.5		ns

switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (See Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11534		74AC11534		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			50	75		50		50		MHz
$t_{\text{PLH}}$	CLK	$\bar{Q}$	1.5	11	15.3	1.5	19.1	1.5	17.6	ns
$t_{\text{PHL}}$			1.5	11	15.7	1.5	19	1.5	17.7	
$t_{\text{PZH}}$	$\bar{OC}$	$\bar{Q}$	1.5	9	12.8	1.5	15.8	1.5	14.6	ns
$t_{\text{PZL}}$			1.5	9	12.6	1.5	15.6	1.5	14.3	
$t_{\text{PHZ}}$	$\bar{OC}$	$\bar{Q}$	1.5	10	12.6	1.5	13.8	1.5	13.3	ns
$t_{\text{PLZ}}$			1.5	8	13	1.5	14.2	1.5	13.8	

switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (See Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC11534		74AC11534		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			75	100		75		75		MHz
$t_{\text{PLH}}$	CLK	$\bar{Q}$	1.5	7	10.3	1.5	12.7	1.5	11.7	ns
$t_{\text{PHL}}$			1.5	7	10.7	1.5	13.2	1.5	12.1	
$t_{\text{PZH}}$	$\bar{OC}$	$\bar{Q}$	1.5	6	9.2	1.5	11.2	1.5	10.4	ns
$t_{\text{PZL}}$			1.5	6	9.2	1.5	11.3	1.5	10.4	
$t_{\text{PHZ}}$	$\bar{OC}$	$\bar{Q}$	1.5	9	11.1	1.5	11.9	1.5	11.6	ns
$t_{\text{PLZ}}$			1.5	6	8.8	1.5	9.6	1.5	9.2	

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$





PARAMETER		TEST CONDITIONS		TYP	UNIT
$C_{\text{pd}}$	Power dissipation capacitance per flip-flop	Outputs enabled	$C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$	75	pF
		Outputs disabled		65	

# 54AC11534, 74AC11534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

## PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	OPEN
$t_{PLZ}/t_{PZL}$	2 $\times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns. For testing  $t_{max}$  and pulse duration:  $t_r = 1$  to 3 ns,  $t_f = 1$  to 3 ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



# 54ACT11534, 74ACT11534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

D2957, JULY 1987—REVISED MARCH 1988

- 8 D-Type Flip-Flops in a Single Package
- 3-State Bus Driving Inverting Outputs
- Full Parallel Access for Loading
- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These 8-bit flip-flops feature 3-state outputs designed for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the ACT11534 are edge-triggered D-type flip-flops. On the positive transition of the clock, the  $\bar{Q}$  outputs will be set to the logic levels that were set up at the D inputs. The ACT11534 is functionally equivalent to the ACT11374 except for having inverted outputs.

An output-control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output control ( $\bar{OC}$ ) does not affect the internal operation of the flip-flops. Old data can be retained, or new data can be entered while the outputs are in the high-impedance state.


The 54ACT11534 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11534 is characterized for operation from -40°C to 85°C.

EPIC is a trademark of Texas Instruments Incorporated.

54ACT11534 ... JT PACKAGE  
74ACT11534 ... DW OR NT PACKAGE  
(TOP VIEW)



54ACT11534 ... FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
$\bar{OC}$	CLK	D	$\bar{Q}$
L	↑	H	L
L	↑	L	H
L	L	X	$\bar{Q}_0$
H	X	X	Z

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated


2-229

2


Advanced CMOS Circuits

**54ACT11534, 74ACT11534**  
**OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

Pin numbers shown are for DW, JT, and NT packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**54ACT11534, 74ACT11534**  
**OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

**recommended operating conditions**

		54ACT11534		74ACT11534		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage	0.8		0.8		V
I <sub>OH</sub>	High-level output current	-24		-24		mA
I <sub>OL</sub>	Low-level output current	24		24		mA
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
Δt/Δv	Input transition rise or fall rate	0	10	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11534		74ACT11534		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4		4.4		4.4		V	
		5.5 V	5.4		5.4		5.4			
	I <sub>OH</sub> = -24 mA	4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V			3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1		0.1		V	
		5.5 V		0.1	0.1		0.1			
	I <sub>OL</sub> = 24 mA	4.5 V		0.36	0.5		0.44			
		5.5 V		0.36	0.5		0.44			
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V			1.65					
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65				
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5	±10		±5	μA		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1		±1	μA		
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8	160		80	μA		
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.9	1		1	mA		
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4				pF		
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		10				pF		

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**timing requirements, V<sub>CC</sub> = 5 ± 0.5 V (see Figure 1)**

		T <sub>A</sub> = 25°C		54ACT11534		74ACT11534		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	55	0	55	0	55	MHz
t <sub>w</sub>	Pulse duration, CLK low or CLK high	9		9		9		ns
t <sub>su</sub>	Setup time, data before CLK 1	3		3		3		ns
t <sub>h</sub>	Hold time, data after CLK 1	5.5		5.5		5.5		ns

**2**  
**Advanced CMOS Circuits**

**54ACT11534, 74ACT11534**  
**OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11534		74ACT11534		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			55	70		55		55		MHz
$t_{\text{PLH}}$	CLK	Any $\bar{Q}$	1.5	8.5	12.7	1.5	15.7	1.5	14.5	ns
$t_{\text{PHL}}$			1.5	8.5	13.3	1.5	16.3	1.5	15	
$t_{\text{PZH}}$	$\bar{OC}$	Any $\bar{Q}$	1.5	7.5	12	1.5	14.2	1.5	13.3	ns
$t_{\text{PZL}}$			1.5	7.5	12.2	1.5	14.5	1.5	13.5	
$t_{\text{PHZ}}$	$\bar{OC}$	Any $\bar{Q}$	1.5	11	12.9	1.5	13.9	1.5	13.5	ns
$t_{\text{PLZ}}$			1.5	8	11.2	1.5	12.5	1.5	12	

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS		TYP	UNIT
$C_{\text{pd}}$	Power dissipation capacitance per flip-flop	Outputs	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	92	pF
		Outputs disabled		82	

2

Advanced CMOS Circuits

# 54ACT11534, 74ACT11534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

## PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz,  $Z_0 = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns. For testing  $f_{max}$  and pulse duration:  $t_r = 1$  to 3 ns,  $t_f = 1$  to 3 ns.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - D. The outputs are measured one at a time with one input transition per measurement.

**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**



# 2

## Advanced CMOS Circuits

# 54AC11620, 74AC11620 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D2957, JULY 1987

- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.


These devices allow data transmission from the A bus to the B bus, or from the B bus to the A bus, depending upon the logic levels at the enable inputs ( $\overline{G}BA$  and  $GAB$ ).

The enable inputs can be used to disable the device so that the buses are effectively isolated.


The dual-enable configuration gives these devices the capability to store data by simultaneous enabling of  $\overline{G}BA$  and  $GAB$ . Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states. The 8-bit codes appearing on the two sets of buses will be complementary for the AC11620.

The 54AC11620 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74AC11620 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

54AC11620 . . . JT PACKAGE  
74AC11620 . . . DW OR NT PACKAGE  
(TOP VIEW)



54AC11620 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

ENABLE INPUTS		OPERATION
$\overline{G}BA$	$GAB$	
L	L	$\overline{B}$ data to A bus
H	H	$\overline{A}$ data to B bus
H	L	Isolation
L	H	$\overline{B}$ data to A bus, $\overline{A}$ data to B bus

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2-235


2

Advanced CMOS Circuits


PRODUCT PREVIEW

**54AC11620, 74AC11620**  
**OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

logic symbol†



logic diagram (positive logic)



2

Advanced CMOS Circuits

PRODUCT PREVIEW

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 54AC11620, 74AC11620 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

## recommended operating conditions

		54AC11620			74AC11620			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V	
$V_{IH}$	High-level input voltage	$V_{CC} = 3\text{ V}$	2.1		2.1			V	
		$V_{CC} = 4.5\text{ V}$	3.15		3.15				
		$V_{CC} = 5.5\text{ V}$	3.85		3.85				
$V_{IL}$	Low-level input voltage	$V_{CC} = 3\text{ V}$			0.9			V	
		$V_{CC} = 4.5\text{ V}$			1.35				
		$V_{CC} = 5.5\text{ V}$			1.65				
$I_{OH}$	High-level output current	$V_{CC} = 3\text{ V}$			-4			mA	
		$V_{CC} = 4.5\text{ V}$			-24				
		$V_{CC} = 5.5\text{ V}$			-24				
$I_{OL}$	Low-level output current	$V_{CC} = 3\text{ V}$			12			mA	
		$V_{CC} = 4.5\text{ V}$			24				
		$V_{CC} = 5.5\text{ V}$			24				
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V	
$V_O$	Output voltage	0	$V_{CC}$		0	$V_{CC}$		V	
dt/dv	Input transition rise or fall rate	0	10		0	10		ns/V	
$T_A$	Operating free-air temperature	-55		125		-40		85	°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3\text{ V}$ . Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	$T_A = 25^\circ\text{C}$			54AC11620		74AC11620		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	$I_{OH} = -50\ \mu\text{A}$	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	$I_{OH} = -4\text{ mA}$	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
$I_{OH} = -50\text{ mA}^\dagger$	5.5 V				3.85					
$I_{OH} = -75\text{ mA}^\dagger$	5.5 V						3.85			
$V_{OL}$	$I_{OL} = 50\ \mu\text{A}$	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	$I_{OL} = 12\text{ mA}$	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
$I_{OL} = 50\text{ mA}^\dagger$	5.5 V				1.65					
$I_{OL} = 75\text{ mA}^\dagger$	5.5 V						1.65			
$I_{OZ}$	$V_O = V_{CC}$ or GND	5.5 V			$\pm 0.5$		$\pm 10$	$\pm 5$	$\mu\text{A}$	
$I_I$	$V_I = V_{CC}$ or GND	5.5 V			$\pm 0.1$		$\pm 1$	$\pm 1$	$\mu\text{A}$	
$I_{CC}$	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160	80	$\mu\text{A}$	
$C_i$	$V_I = V_{CC}$ or GND	5 V		4					pF	
$C_o$	$V_O = V_{CC}$ or GND	5 V		10					pF	

$^\dagger$ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

2

PRODUCT PREVIEW Advanced CMOS Circuits

**54AC11620, 74AC11620  
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC RANGE	TA = 25°C			54AC11620		74AC11620		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A or B	B or A	3.3 ± 0.3 V							ns	
			5 ± 0.5 V		4.3						
tPHL			3.3 ± 0.3 V								
			5 ± 0.5 V		4.8						
tPZH	G $\bar{B}$ A	A	3.3 ± 0.3 V						ns		
			5 ± 0.5 V		4.5						
tPZL			3.3 ± 0.3 V								
			5 ± 0.5 V		5.1						
tPHZ	G $\bar{B}$ A	A	3.3 ± 0.3 V						ns		
			5 ± 0.5 V		5.6						
tPLZ			3.3 ± 0.3 V								
			5 ± 0.5 V		4.2						
tPZH	GAB	B	3.3 ± 0.3 V						ns		
			5 ± 0.5 V		4.9						
tPZL			3.3 ± 0.3 V								
			5 ± 0.5 V		5.6						
tPHZ	GAB	B	3.3 ± 0.3 V						ns		
			5 ± 0.5 V		5.5						
tPLZ			3.3 ± 0.3 V								
			5 ± 0.5 V		5.6						

operating characteristics, VCC = 5 V, TA = 25°C


PARAMETER		TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per transceiver	Outputs enabled	45	pF
		Outputs disabled	12	

2



Advanced CMOS Circuits

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	OPEN
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_0 = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



# 54ACT11620, 74ACT11620 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D2957, JULY 1987

- Local Bus-Latch Capability
- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.


These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs ( $\bar{G}BA$  and  $GAB$ ).

The enable inputs can be used to disable the device so that the buses are effectively isolated.


The dual-enable configuration gives these devices the capability to store data by simultaneous enabling of  $\bar{G}BA$  and  $GAB$ . Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states. The 8-bit codes appearing on the two sets of buses will be complementary for the ACT11620.

The 54ACT11620 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74ACT11620 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

54ACT11620 . . . JT PACKAGE  
74ACT11620 . . . DW OR NT PACKAGE  
(TOP VIEW)



54ACT11620 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

ENABLE INPUTS		OPERATION
$\bar{G}BA$	$GAB$	
L	L	$\bar{B}$ data to A bus
H	H	$\bar{A}$ data to B bus
H	L	Isolation
L	H	$\bar{B}$ data to A bus, $\bar{A}$ data to B bus

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1987, Texas Instruments Incorporated

2-241




**54ACT11620, 74ACT11620**  
**OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

logic symbol†



logic diagram (positive logic)



2

Advanced CMOS Circuits

PRODUCT PREVIEW

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 54ACT11620, 74ACT11620 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

## recommended operating conditions

		54ACT11620			74ACT11620			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
V <sub>CC</sub>	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V	
		V <sub>CC</sub> = 5.5 V	3.85			3.85				
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V	1.35			1.35			V	
		V <sub>CC</sub> = 5.5 V	1.65			1.65				
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 4.5 V	-24			-24			mA	
		V <sub>CC</sub> = 5.5 V	-24			-24				
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 4.5 V	24			24			mA	
		V <sub>CC</sub> = 5.5 V	24			24				
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>			0	V <sub>CC</sub>			V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>			0	V <sub>CC</sub>			V
dt/dv	Input transition rise or fall rate	0	10			0	10			ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125			-40	85			°C

NOTE 2: No electrical or switching characteristics are specified at V<sub>CC</sub> < 3 V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11620		74ACT11620		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85				
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V	0.1			0.1		0.1		V
		5.5 V	0.1			0.1		0.1		
	I <sub>OL</sub> = 24 mA	4.5 V	0.36			0.5		0.44		
		5.5 V	0.36			0.5		0.44		
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				1.65				
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V	±0.5			±10		±5		μA
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V	±0.1			±1		±1		μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V	4			80		40		μA
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V	0.9			1		1		mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	4							pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V	10							pF

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

2

Advanced CMOS Circuits

PRODUCT PREVIEW

**54ACT11620, 74ACT11620**  
**OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54ACT11620		74ACT11620		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	5.5							ns
$t_{PHL}$			5.7							
$t_{PZH}$	$\bar{G}$ BA	A	6.1							ns
$t_{PZL}$			7.1							
$t_{PHZ}$	$\bar{G}$ BA	A	7.8							ns
$t_{PLZ}$			7.6							
$t_{PZH}$	GAB	B	6.4							ns
$t_{PZL}$			7.8							
$t_{PHZ}$	GAB	B	7.2							ns
$t_{PLZ}$			7.1							

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance per transceiver	Outputs enabled	45	pF
		Outputs disabled	12	




2

Advanced CMOS Circuits

PRODUCT PREVIEW

# 54ACT11620, 74ACT11620 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



# 54AC11623, 74AC11623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D2957, JULY 1987

- Local Bus-Latch Capability
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.


These devices allow data transmission from the A bus to the B bus, or from the B bus to the A bus, depending upon the logic levels at the enable inputs ( $\overline{G}BA$  and  $GAB$ ).

The enable inputs can be used to disable the device so that the buses are effectively isolated.


The dual-enable configuration gives these devices the capability to store data by simultaneous enabling of  $\overline{G}BA$  and  $GAB$ . Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states. The 8-bit codes appearing on the two sets of buses will be identical for the AC11623.

The 54AC11623 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11623 is characterized for operation from -40°C to 85°C.

54AC11623 . . . JT PACKAGE  
74AC11623 . . . DW OR NT PACKAGE  
(TOP VIEW)



54AC11623 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

ENABLE INPUTS		OPERATION
$\overline{G}BA$	$GAB$	
L	L	$\overline{B}$ data to A bus
H	H	$\overline{A}$ data to B bus
H	L	Isolation
L	H	$\overline{B}$ data to A bus, $\overline{A}$ data to B bus

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2-247


2

Advanced CMOS Circuits


PRODUCT PREVIEW

# 54AC11623, 74AC11623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



2

Advanced CMOS Circuits

PRODUCT PREVIEW

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 54AC11623, 74AC11623

## OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

### recommended operating conditions

		54AC11623			74AC11623			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V		2.1	2.1		V	
		V <sub>CC</sub> = 4.5 V		3.15	3.15			
		V <sub>CC</sub> = 5.5 V		3.85	3.85			
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V			0.9		V	
		V <sub>CC</sub> = 4.5 V			1.35			
		V <sub>CC</sub> = 5.5 V			1.65			
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V			-4		mA	
		V <sub>CC</sub> = 4.5 V			-24			
		V <sub>CC</sub> = 5.5 V			-24			
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V			12		mA	
		V <sub>CC</sub> = 4.5 V			24			
		V <sub>CC</sub> = 5.5 V			24			
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
dt/dv	Input transition rise or fall rate	0	10		0	10		ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125		-40	85		°C

NOTE 2: No electrical or switching characteristics are specified at V<sub>CC</sub> < 3 V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11623		74AC11623		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	4.5 V	4.94			4.7		4.8		
		5.5 V				3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V				0.1		0.1	V	
		4.5 V				0.1		0.1		
		5.5 V				0.1		0.1		
	I <sub>OL</sub> = 12 mA	3 V				0.36		0.44		
		4.5 V				0.36		0.44		
	I <sub>OL</sub> = 24 mA	4.5 V				0.36		0.44		
		5.5 V				0.36		0.44		
I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65				
	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V				±0.5		±5	μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V				±0.1		±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V				8		160	80	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4					pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		10					pF	

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

2

PRODUCT PREVIEW Advanced CMOS Circuits



**54AC11623, 74AC11623**  
**OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC RANGE	T <sub>A</sub> = 25°C			54AC11623		74AC11623		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	3.3 ± 0.3 V							ns	
			5 ± 0.5 V	4.1							
t <sub>PHL</sub>	A or B	B or A	3.3 ± 0.3 V							ns	
			5 ± 0.5 V	4.5							
t <sub>PZH</sub>	G <sub>BA</sub>	A	3.3 ± 0.3 V							ns	
			5 ± 0.5 V	4.5							
t <sub>PZL</sub>	G <sub>BA</sub>	A	3.3 ± 0.3 V							ns	
			5 ± 0.5 V	5.1							
t <sub>PHZ</sub>	G <sub>BA</sub>	A	3.3 ± 0.3 V							ns	
			5 ± 0.5 V	5.6							
t <sub>PLZ</sub>	G <sub>BA</sub>	A	3.3 ± 0.3 V							ns	
			5 ± 0.5 V	5.7							
t <sub>PZH</sub>	G <sub>AB</sub>	B	3.3 ± 0.3 V							ns	
			5 ± 0.5 V	4.9							
t <sub>PZL</sub>	G <sub>AB</sub>	B	3.3 ± 0.3 V							ns	
			5 ± 0.5 V	5.6							
t <sub>PHZ</sub>	G <sub>AB</sub>	B	3.3 ± 0.3 V							ns	
			5 ± 0.5 V	5.5							
t <sub>PLZ</sub>	G <sub>AB</sub>	B	3.3 ± 0.3 V							ns	
			5 ± 0.5 V	5.6							

operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS		TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per transceiver	Outputs enabled	C <sub>L</sub> = 50 pF, f = 1 MHz	45	pF
		Outputs disabled		12	

**2** Advanced CMOS Circuits PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS




# 54ACT11623, 74ACT11623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


D2957, JULY 1987

- Local Bus-Latch Capability
- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

54ACT11623 . . . JT PACKAGE  
74ACT11623 . . . DW OR NT PACKAGE  
(TOP VIEW)



54ACT11623 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

ENABLE INPUTS		OPERATION
$\overline{G}BA$	GAB	
L	L	$\overline{B}$ data to A bus
H	H	$\overline{A}$ data to B bus
H	L	Isolation
L	H	$\overline{B}$ data to A bus, $\overline{A}$ data to B bus

## description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs ( $\overline{G}BA$  and GAB).

The enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives these devices the capability to store data by simultaneous enabling of  $\overline{G}BA$  and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states. The 8-bit codes appearing on the two sets of buses will be identical for the ACT11623.

The 54ACT11623 is characterized for operation over the full military temperature range of  $-55^{\circ}C$  to  $125^{\circ}C$ . The 74ACT11623 is characterized for operation from  $-40^{\circ}C$  to  $85^{\circ}C$ .

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1987, Texas Instruments Incorporated

2-253


2  
Advanced CMOS Circuits  
PRODUCT PREVIEW

**54ACT11623, 74ACT11623  
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, JT, and NT packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2

Advanced CMOS Circuits

PRODUCT PREVIEW

# 54ACT11623, 74ACT11623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

## recommended operating conditions

		54ACT11623			74ACT11623			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15		3.15			V
		V <sub>CC</sub> = 5.5 V	3.85		3.85			
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35		1.35	V
		V <sub>CC</sub> = 5.5 V			1.65		1.65	
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 4.5 V			-24		-24	mA
		V <sub>CC</sub> = 5.5 V			-24		-24	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 4.5 V			24		24	mA
		V <sub>CC</sub> = 5.5 V			24		24	
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
dt/dv	Input transition rise or fall rate	0	10		0	10		ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125		-40	85		°C

NOTE 2: No electrical or switching characteristics are specified at V<sub>CC</sub> < 3 V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11623		74ACT11623		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4		4.4	4.4			V	
		5.5 V	5.4		5.4	5.4				
	I <sub>OH</sub> = -24 mA	4.5 V	3.94		3.7	3.8				
		5.5 V	4.94		4.7	4.8				
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V			3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V			0.1	0.1	0.1		V	
		5.5 V			0.1	0.1	0.1			
	I <sub>OL</sub> = 24 mA	4.5 V			0.36	0.5	0.44			
		5.5 V			0.36	0.5	0.44			
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				1.65				
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65				
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5		±10		±5	μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4		80		40	μA	
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.9		1		1	mA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4					pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		10					pF	

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

2

Advanced CMOS Circuits

PRODUCT PREVIEW

**54ACT11623, 74ACT11623**  
**OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

switching characteristics,  $V_{CC} = 5 V \pm 0.5 V$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ C$			54ACT11623		74ACT11623		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	5.2							ns
$t_{PHL}$			5.7							
$t_{PZH}$	$\bar{G}$ BA	A	6						ns	
$t_{PZL}$			7							
$t_{PHZ}$	$\bar{G}$ BA	A	7.8						ns	
$t_{PLZ}$			7.6							
$t_{PZH}$	GAB	B	6.4						ns	
$t_{PZL}$			7.4							
$t_{PHZ}$	GAB	B	7.2						ns	
$t_{PLZ}$			7							

operating characteristics,  $V_{CC} = 5 V$ ,  $T_A = 25^\circ C$




PARAMETER		TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance per transceiver	Outputs enabled	45	pF
		Outputs disabled	12	

2

Advanced CMOS Circuits

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq \text{MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = \text{ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS





# 54AC11640, 74AC11640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D2957, JULY 1987


- Bidirectional Bus Transceivers in High-Density 24-Pin Packages
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input  $\bar{G}$  can be used to disable the device so the buses are effectively isolated.

The 54AC11640 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74AC11640 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

54AC11640 . . . JT PACKAGE  
74AC11640 . . . DW OR NT PACKAGE  
(TOP VIEW)



54AC11640 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

CONTROL INPUTS		OPERATION
$\bar{G}$	DIR	
L	L	$\bar{B}$ data to A bus
L	H	$\bar{A}$ data to B bus
H	X	Isolation

EPIC is a trademark of Texas Instruments Incorporated

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1987, Texas Instruments Incorporated

2-259


2  
Advanced CMOS Circuits  
PRODUCT PREVIEW

# 54AC11640, 74AC11640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



TO SEVEN OTHER TRANSCEIVERS

Pin numbers shown are for DW, JT, and NT packages.

†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input diode current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output diode current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2

Advanced CMOS Circuits

PRODUCT PREVIEW

**54AC11640, 74AC11640  
OCTAL BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS**

**recommended operating conditions**

		54AC11640			74AC11640			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V		2.1	2.1		V	
		V <sub>CC</sub> = 4.5 V		3.15	3.15			
		V <sub>CC</sub> = 5.5 V		3.85	3.85			
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V			0.9	0.9	V	
		V <sub>CC</sub> = 4.5 V			1.35	1.35		
		V <sub>CC</sub> = 5.5 V			1.65	1.65		
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V			-4	-4	mA	
		V <sub>CC</sub> = 4.5 V			-24	-24		
		V <sub>CC</sub> = 5.5 V			-24	-24		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V			12	12	mA	
		V <sub>CC</sub> = 4.5 V			24	24		
		V <sub>CC</sub> = 5.5 V			24	24		
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	0	V <sub>CC</sub>	V	
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	0	V <sub>CC</sub>	V	
dt/dv	Input transition rise or fall rate	$\bar{G}$ or DIR		0	5	0	5	ns/V
		Data		0	10	0	10	
T <sub>A</sub>	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: No electrical or switching characteristics are specified at V<sub>CC</sub> < 3 V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

**2**

**Advanced CMOS Circuits**

**PRODUCT PREVIEW**



**54AC11640, 74AC11640**  
**OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11640		74AC11640		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V		0.1		0.1		0.1	V	
		4.5 V		0.1		0.1		0.1		
		5.5 V		0.1		0.1		0.1		
	I <sub>OL</sub> = 12 mA	3 V		0.36		0.5		0.44		
		4.5 V		0.36		0.5		0.44		
	I <sub>OL</sub> = 24 mA	3 V		0.36		0.5		0.44		
		4.5 V		0.36		0.5		0.44		
I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				1.65					
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5		±10		±5	μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8		160		80	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4					pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		10					pF	

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

**switching characteristics (see Figure 1)**




PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25°C			54AC11640		74AC11640		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	3.3 ± 0.3 V							ns	
			5 ± 0.5 V		5.9						
t <sub>PHL</sub>	A or B	A or B	3.3 ± 0.3 V							ns	
			5 ± 0.5 V		5.8						
t <sub>PZH</sub>	G̅	A or B	3.3 ± 0.3 V							ns	
			5 ± 0.5 V		7.7						
t <sub>PZL</sub>	G̅	A or B	3.3 ± 0.3 V							ns	
			5 ± 0.5 V		7.4						
t <sub>PHZ</sub>	G̅	A or B	3.3 ± 0.3 V							ns	
			5 ± 0.5 V		8.4						
t <sub>PLZ</sub>	G̅	A or B	3.3 ± 0.3 V							ns	
			5 ± 0.5 V		8						

**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	TYP	UNIT
		C <sub>pd</sub> Power dissipation capacitance per transceiver	C <sub>L</sub> = 50 pF, f = 1 MHz
		12	pF

2 Advanced CMOS Circuits PRODUCT PREVIEW

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**



# 54ACT11640, 74ACT11640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D2957, JULY 1987—REVISED SEPTEMBER 1987


- Bidirectional Bus Transceivers in High-Density 24-Pin Packages
- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input  $\bar{G}$  can be used to disable the device so the buses are effectively isolated.

The 54ACT11640 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11640 is characterized for operation from -40°C to 85°C.

54ACT11640 . . . JT PACKAGE  
74ACT11640 . . . DW OR NT PACKAGE  
(TOP VIEW)



54ACT11640 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

CONTROL INPUTS		OPERATION
$\bar{G}$	DIR	
L	L	$\bar{B}$ data to A bus
L	H	$\bar{A}$ data to B bus
H	X	Isolation

2  
Advanced CMOS Circuits

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1987, Texas Instruments Incorporated

2-265




# 54ACT11640, 74ACT11640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

logic symbol†



logic diagram (positive logic)



TO SEVEN OTHER TRANSCEIVERS

Pin numbers shown are for DW, JT, and NT packages.

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, JT, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input diode current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output diode current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2

Advanced CMOS Circuits

# 54ACT11640, 74ACT11640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

## recommended operating conditions

		54ACT11640			74ACT11640			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage				0.8			V
I <sub>OH</sub>	High-level output current				-24			mA
I <sub>OL</sub>	Low-level output current				24			mA
V <sub>I</sub>	Input voltage	0			V <sub>CC</sub>			V
V <sub>O</sub>	Output voltage	0			V <sub>CC</sub>			V
dt/dv	Input transition rise or fall rate	0			10			ns/V
T <sub>A</sub>	Operating free-air temperature	-55			125			°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11640		74ACT11640		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4		4.4	4.4			V	
		5.5 V	5.4		5.4	5.4				
	I <sub>OH</sub> = -24 mA	4.5 V	3.94		3.7	3.8				
		5.5 V	4.94		4.7	4.8				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	0.1			V	
		5.5 V		0.1	0.1	0.1				
	I <sub>OL</sub> = 24 mA	4.5 V		0.36	0.5	0.44				
		5.5 V		0.36	0.5	0.44				
	I <sub>OL</sub> = 50 mA <sup>†</sup>	4.5 V			1.65					
		5.5 V				1.65				
I <sub>OZ</sub>	A or B Ports	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5	±10	±5		μA	
I <sub>I</sub>	$\bar{G}$ or DIR	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±1		μA	
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8	160	80		μA	
ΔI <sub>CC</sub> <sup>‡</sup>		One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.9	1	1		mA	
C <sub>i</sub>	$\bar{G}$ or DIR	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4				pF	
C <sub>io</sub>	A or B Ports	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		12				pF	

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

## switching characteristics V<sub>CC</sub> = 5 V ± 0.5 V, (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			54ACT11640		74ACT11640		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	1.5	6.3	9.6	1.5	11	1.5	10.5	ns
t <sub>PHL</sub>			1.5	5.7	8.6	1.5	10	1.5	9.5	
t <sub>PZH</sub>	$\bar{G}$	A or B	1.5	8.8	12.2	1.5	14.2	1.5	13.4	ns
t <sub>PZL</sub>			1.5	8.4	12.3	1.5	14.5	1.5	13.6	
t <sub>PHZ</sub>	$\bar{G}$	A or B	1.5	9.1	12.9	1.5	14.5	1.5	13.9	ns
t <sub>PLZ</sub>			1.5	9.6	13.1	1.5	15	1.5	14.2	

2




Advanced CMOS Circuits

**54ACT11640, 74ACT11640**  
**OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance per transceiver	$C_L = 50\text{ pF}$ , $f = 1\text{ MHz}$	45	pF
			12	

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_o = 50\ \Omega$ ,  $t_r = 3\text{ ns}$ ,  $t_f = 3\text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.


**FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS**

# 54AC11643, 74AC11643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


D2957, JULY 1987

- Bidirectional Bus Transceivers in High-Density 24-Pin Packages
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

54AC11643 . . . JT PACKAGE  
74AC11643 . . . DW OR NT PACKAGE  
(TOP VIEW)



54AC11643 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

CONTROL INPUTS		OPERATION
G-bar	DIR	
L	L	B data to A bus
L	H	$\bar{A}$ data to B bus
H	X	Isolation

## description

These octal transceivers are designed for asynchronous, two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input ( $\bar{G}$ ) can be used to disable the device so the buses are effectively isolated.

The 54AC11643 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11643 is characterized for operation from -40°C to 85°C.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**TEXAS INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

2-269


2

Advanced CMOS Circuits


PRODUCT PREVIEW

**54AC11643, 74AC11643**  
**OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

logic symbol†



logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
 Pin numbers shown are for DW, JT, and NT packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input diode current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output diode current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

‡Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
 NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 54AC11643, 74AC11643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

## recommended operating conditions

		54AC11643			74AC11643			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
V <sub>CC</sub>	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V		
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1			V		
		V <sub>CC</sub> = 4.5 V	3.15		3.15					
		V <sub>CC</sub> = 5.5 V	3.85		3.85					
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V			0.9		0.9	V		
		V <sub>CC</sub> = 4.5 V			1.35		1.35			
		V <sub>CC</sub> = 5.5 V			1.65		1.65			
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V			-4		-4	mA		
		V <sub>CC</sub> = 4.5 V			-24		-24			
		V <sub>CC</sub> = 5.5 V			-24		-24			
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V			12		12	mA		
		V <sub>CC</sub> = 4.5 V			24		24			
		V <sub>CC</sub> = 5.5 V			24		24			
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V		
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>		0	V <sub>CC</sub>		V	
dt/dv	Input transition rise or fall rate	$\bar{G}$ or DIR	0		5		0	5		ns/V
		Data	0		10		0	10		
T <sub>A</sub>	Operating free-air temperature	-55		125		-40		85		°C

NOTE 2: No electrical or switching characteristics are specified at V<sub>CC</sub> < 3 V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11643		74AC11643		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9		2.9		2.9		V	
		4.5 V	4.4		4.4		4.4			
		5.5 V	5.4		5.4		5.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.4		2.48			
		4.5 V	3.94		3.7		3.8			
		5.5 V	4.94		4.7		4.8			
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V			3.85						
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		V	
		4.5 V			0.1		0.1			
		5.5 V			0.1		0.1			
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5		±10		±5	μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8		160		80	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4					pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		10					pF	

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

**54AC11643, 74AC11643**  
**OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25°C			54AC11643		74AC11643		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	3.3 ± 0.3 V							ns	
			5 ± 0.5 V		4.3						
t <sub>PHL</sub>	A or B	A or B	3.3 ± 0.3 V							ns	
			5 ± 0.5 V		4.8						
t <sub>pZH</sub>	$\bar{G}$	A or B	3.3 ± 0.3 V							ns	
			5 ± 0.5 V		4.7						
t <sub>pZL</sub>	$\bar{G}$	A or B	3.3 ± 0.3 V							ns	
			5 ± 0.5 V		5.4						
t <sub>PHZ</sub>	$\bar{G}$	A or B	3.3 ± 0.3 V							ns	
			5 ± 0.5 V		6.6						
t <sub>PLZ</sub>	$\bar{G}$	A or B	3.3 ± 0.3 V							ns	
			5 ± 0.5 V		6.5						

operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per transceiver	Outputs enabled	45	pF
		Outputs disabled	12	




2

Advanced CMOS Circuits

PRODUCT PREVIEW

# 54AC11643, 74AC11643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS





# 54ACT11643, 74ACT11643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D2957, JULY 1987


- Bidirectional Bus Transceivers in High-Density 24-Pin Packages
- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

## description


These octal bus transceivers are designed for asynchronous, two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input  $\bar{G}$  can be used to disable the device so the buses are effectively isolated.

The 54ACT11643 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11643 is characterized for operation from -40°C to 85°C.

54ACT11643 . . . JT PACKAGE  
74ACT11643 . . . DW OR NT PACKAGE  
(TOP VIEW)



54ACT11643 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

FUNCTION TABLE

CONTROL INPUTS		OPERATION
$\bar{G}$	DIR	
L	L	$\bar{B}$ data to A bus
L	H	$\bar{A}$ data to B bus
H	X	Isolation

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.


TEXAS  
INSTRUMENTS  
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated


2-275

# 54ACT11643, 74ACT11643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

## logic symbol†



## logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for DW, JT, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, $V_{CC}$	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins	$\pm 200$ mA
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.  
NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## recommended operating conditions

	54ACT11643			74ACT11643			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ Supply voltage	4	5	5.5	4.5	5	5.5	V
$V_{IH}$ High-level input voltage	2			2			V
$V_{IL}$ Low-level input voltage			0.8			0.8	V
$I_{OH}$ High-level output current			-24			-24	mA
$I_{OL}$ Low-level output current			24			24	mA
$V_I$ Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
$V_O$ Output voltage	0	$V_{CC}$		0	$V_{CC}$		V
dt/dv Input transition rise or fall rate	0	10		0	10		ns/V
$T_A$ Operating free-air temperature	-55	125		-40	85		°C

# 54ACT11643, 74ACT11643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25 °C			54ACT11643		74ACT11643		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4		4.4	V	
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85				
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1	0.1	V	
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5	0.44		
		5.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65			
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±10	±5	μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160	80	μA	
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V			0.9		1	1	mA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4				pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V			10				pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

### switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25 °C			54ACT11643		74ACT11643		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	5.4							ns
t <sub>PHL</sub>			5.3							
t <sub>PZH</sub>	G	A or B	5.2							ns
t <sub>PZL</sub>			6							
t <sub>PHZ</sub>	G	A or B	6.9							ns
t <sub>PLZ</sub>			6.8							

### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C


PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per transceiver	Outputs enabled	45	pF
	Outputs disabled	12	

2


Advanced CMOS Circuits

PRODUCT PREVIEW


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT



PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.


FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

# 54AC11646, 74AC11646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

D2957, JULY 1987

- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic DIPs

54AC11646 . . . JD PACKAGE  
74AC11646 . . . DW OR NW PACKAGE  
(TOP VIEW)



## description


These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry with 3-state outputs arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Enable ( $\bar{G}$ ) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The circuitry used for select control will eliminate the typical decoding glitch which occurs in a multiplexer during the transition between stored and real-time data. The direction control determines which bus will receive data when enable  $\bar{G}$  is active (low). In the isolation mode (control  $\bar{G}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The 54AC11646 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74AC11646 is characterized for operation from -40°C to 85°C.

54AC11646 . . . FK PACKAGE  
(TOP VIEW)



2

Advanced CMOS Circuits

PRODUCT PREVIEW

EPIC is a trademark of Texas Instruments Incorporated.


**PRODUCT PREVIEW** documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


Copyright © 1987, Texas Instruments Incorporated

54AC11646, 74AC11646  
 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS




(21)	(3)	(1)	(23)	(2)	(22)
G	DIR	CAB	CBA	SAB	SBA
L	L	X	X	X	L

REAL-TIME TRANSFER  
 BUS B TO BUS A




(21)	(3)	(1)	(23)	(2)	(22)
G	DIR	CAB	CBA	SAB	SBA
L	H	X	X	L	X

REAL-TIME TRANSFER  
 BUS A TO BUS B



(21)	(3)	(1)	(23)	(2)	(22)
G	DIR	CAB	CBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

STORAGE FROM  
 A, B, OR A AND B



(21)	(3)	(1)	(23)	(2)	(22)
G	DIR	CAB	CBA	SAB	SBA
L	L	X	HorL	X	H
L	H	HorL	X	H	X

TRANSFER  
 STORED DATA  
 TO A OR B

2

Advanced CMOS Circuits

PRODUCT PREVIEW


# 54AC11646, 74AC11646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

FUNCTION TABLE

INPUTS						DATA I/O		OPERATION OR FUNCTION
G	DIR	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B Data Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus Stored B Data to A Bus
L	L	X	H or L	X	H	Output	Input	Real-Time B Data to A Bus Stored B Data to A Bus
L	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus Stored A Data to B Bus
L	H	H or L	X	H	X	Input	Output	Real-Time A Data to B Bus Stored A Data to B Bus


† The data output functions may be enabled or disabled by various signals at the  $\bar{G}$  and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

functional block diagram (positive logic)



Pin numbers shown are for DW, JD, and NW packages.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JD, and NW packages.

2

Advanced CMOS Circuits

PRODUCT PREVIEW



**54AC11646, 74AC11646**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}+0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

		54AC11646			74AC11646			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 3$ V		2.1	2.1		V	
		$V_{CC} = 4.5$ V		3.15	3.15			
		$V_{CC} = 5.5$ V		3.85	3.85			
$V_{IL}$	Low-level input voltage	$V_{CC} = 3$ V			0.9	0.9	V	
		$V_{CC} = 4.5$ V			1.35	1.35		
		$V_{CC} = 5.5$ V			1.65	1.65		
$I_{OH}$	High-level output current	$V_{CC} = 3$ V			-4	-4	mA	
		$V_{CC} = 4.5$ V			-24	-24		
		$V_{CC} = 5.5$ V			-24	-24		
$I_{OL}$	Low-level output current	$V_{CC} = 3$ V			12	12	mA	
		$V_{CC} = 4.5$ V			24	24		
		$V_{CC} = 5.5$ V			24	24		
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
$V_O$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
dt/dv	Input transition rise or fall rate	Control		0	5	0	5	ns/V
		Data		0	10	0	10	
$T_A$	Operating free-air temperature	-55	125		-40	85		°C

NOTE 2: No electrical or switching characteristics are specified at  $V_{CC} < 3$  V. Operation between 2 V and 3 V is not recommended, but within that range a device output will maintain a previously established logic state.

2

Advanced CMOS Circuits

PRODUCT PREVIEW

# 54AC11646, 74AC11646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54AC11646		74AC11646		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9			2.9		2.9	V	
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
	I <sub>OH</sub> = -24 mA	3 V	2.58			2.4		2.48		
		4.5 V	3.94			3.7		3.8		
I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V				3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V						3.85			
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1	0.1	V	
		4.5 V			0.1		0.1	0.1		
		5.5 V			0.1		0.1	0.1		
	I <sub>OL</sub> = 12 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
	I <sub>OL</sub> = 24 mA	3 V			0.36		0.5	0.44		
		4.5 V			0.36		0.5	0.44		
I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V					1.65				
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V						1.65			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±10	±5	μA	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V			8		160	80	μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V			4				pF	
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V			10				pF	

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

### timing requirements (see Figure 1)

	V <sub>CC</sub> RANGE	T <sub>A</sub> = 25°C		54AC11646		74AC11646		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub> Clock frequency	3.3 ± 0.3 V 5 + 0.5 V							MHz
t <sub>w</sub> Pulse duration, CAB or CBA high or low	3.3 ± 0.3 V 5 ± 0.5 V							ns
t <sub>su</sub> Setup time, A before CAB <sup>†</sup> or B before CBA <sup>†</sup>	3.3 ± 0.3 V 5 ± 0.5 V							ns
t <sub>h</sub> Hold time, A after CAB <sup>†</sup> or B after CBA <sup>†</sup>	3.3 ± 0.3 V 5 ± 0.5 V							ns

2

Advanced CMOS Circuits

PRODUCT PREVIEW

# 54AC11646, 74AC11646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC RANGE	TA = 25°C			54AC11646		74AC11646		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			3.3 ± 0.3 V								MHz
			5 ± 0.5 V								
t <sub>PLH</sub>	A or B	B or A	3.3 ± 0.3 V								ns
			5 ± 0.5 V	4.8							
t <sub>PHL</sub>			3.3 ± 0.3 V								
			5 ± 0.5 V	6							
t <sub>PZH</sub>	$\bar{G}$	A or B	3.3 ± 0.3 V								ns
			5 ± 0.5 V	6.1							
t <sub>PZL</sub>			3.3 ± 0.3 V								
			5 ± 0.5 V	8.5							
t <sub>PHZ</sub>	$\bar{G}$	A or B	3.3 ± 0.3 V								ns
			5 ± 0.5 V	5.4							
t <sub>PLZ</sub>			3.3 ± 0.3 V								
			5 ± 0.5 V	5							
t <sub>PLH</sub>	CBA or CAB	A or B	3.3 ± 0.3 V								ns
			5 ± 0.5 V	7							
t <sub>PHL</sub>			3.3 ± 0.3 V								
			5 ± 0.5 V	8.8							
t <sub>PLH</sub>	SBA or SAB† (A or B high)	A or B	3.3 ± 0.3 V								ns
			5 ± 0.5 V	5.6							
t <sub>PHL</sub>			3.3 ± 0.3 V								
			5 ± 0.5 V	6.9							
t <sub>PLH</sub>	SBA or SAB† (A or B low)	A or B	3.3 ± 0.3 V								ns
			5 ± 0.5 V	5.6							
t <sub>PHL</sub>			3.3 ± 0.3 V								
			5 ± 0.5 V	6.9							
t <sub>PZH</sub>	DIR	A or B	3.3 ± 0.3 V								ns
			5 ± 0.5 V	6.4							
t <sub>PZL</sub>			3.3 ± 0.3 V								
			5 ± 0.5 V	8.4							
t <sub>PHZ</sub>	DIR	A or B	3.3 ± 0.3 V								ns
			5 ± 0.5 V	2.7							
t <sub>PLZ</sub>			3.3 ± 0.3 V								
			5 ± 0.5 V	3.2							

†These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

operating characteristics, VCC = 5 V, TA = 25°C


PARAMETER		TEST CONDITIONS		TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per transceiver	Outputs enabled	C <sub>L</sub> = 50 pF, f = 1 MHz	45	pF
		Outputs disabled		12	

2

Advanced CMOS Circuits

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_o = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

2  
 Advanced CMOS Circuits  
 PRODUCT PREVIEW



# 54ACT11646, 74ACT11646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

D2957, JULY 1987

- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin  $V_{CC}$  and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic DIPs

## description

These devices consist of bus transceiver circuits, 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Data on the A or B bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (CAB or CBA). The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.

Enable ( $\bar{G}$ ) and direction (DIR) pins are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select controls (SAB and SBA) can multiplex stored and real-time (transparent mode) data. The circuitry used for select control will eliminate the typical decoding glitch which occurs in a multiplexer during the transition between stored and real-time data. The direction control determines which bus will receive data when enable  $\bar{G}$  is active (low). In the isolation mode (control  $\bar{G}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The 54ACT11646 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The 74ACT11646 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265


54ACT11646 . . . JD PACKAGE  
74ACT11646 . . . DW OR NT PACKAGE  
(TOP VIEW)



54ACT11646 . . . FK PACKAGE  
(TOP VIEW)




**54ACT11646, 74ACT11646**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS**




(21)	(3)	(1)	(23)	(2)	(22)
G	DIR	CAB	CBA	SAB	SBA
L	L	X	X	X	L

**REAL-TIME TRANSFER**  
**BUS B TO BUS A**




(21)	(3)	(1)	(23)	(2)	(22)
G	DIR	CAB	CBA	SAB	SBA
L	H	X	X	L	X

**REAL-TIME TRANSFER**  
**BUS A TO BUS B**



(21)	(3)	(1)	(23)	(2)	(22)
G	DIR	CAB	CBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

**STORAGE FROM**  
**A, B, OR A AND B**



(21)	(3)	(1)	(23)	(2)	(22)
G	DIR	CAB	CBA	SAB	SBA
L	L	X	HorL	X	H
L	H	HorL	X	H	X

**TRANSFER**  
**STORED DATA**  
**TO A OR B**

2

Advanced CMOS Circuits

PRODUCT PREVIEW


# 54ACT11646, 74ACT11646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

FUNCTION TABLE

INPUTS						DATA I/O		OPERATION OR FUNCTION
G	DIR	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B Data
H	X	H or L	H or L	X	X	Input	Input	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus
L	L	X	H or L	X	H	Output	Input	Stored B Data to A Bus
L	H	X	X	L	X	Output	Input	Real-Time A Data to B Bus
L	H	H or L	X	H	X	Output	Output	Stored A Data to B Bus


† The data output functions may be enabled or disabled by various signals at the  $\bar{G}$  and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

functional block diagram (positive logic)



Pin numbers shown are for DW, JD, and NT packages.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JD, and NT packages.

2

Advanced CMOS Circuits

PRODUCT PREVIEW



**54ACT11646, 74ACT11646**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage, $V_{CC}$ .....	-0.5 V to 6 V
Input voltage, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND pins .....	$\pm 200$ mA
Storage temperature range .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

**recommended operating conditions**

	54ACT11646		74ACT11646		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$I_{OH}$ High-level output current		-24		-24	mA
$I_{OL}$ Low-level output current		24		24	mA
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$ Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
dt/dv Input transition rise or fall rate	0	10	0	10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

2

Advanced CMOS Circuits

PRODUCT PREVIEW

**54ACT11646, 74ACT11646**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			54ACT11646		74ACT11646		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	4.5 V	4.4		4.4	4.4			V	
		5.5 V	5.4		5.4	5.4				
	I <sub>OH</sub> = -24 mA	4.5 V	3.94		3.7	3.8				
		5.5 V	4.94		4.7	4.8				
	I <sub>OH</sub> = -50 mA <sup>†</sup>	5.5 V			3.85					
I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	4.5 V		0.1	0.1	0.1			V	
		5.5 V		0.1	0.1	0.1				
	I <sub>OL</sub> = 24 mA	4.5 V		0.36	0.5	0.44				
		5.5 V		0.36	0.5	0.44				
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V			1.65					
I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65				
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5	±10	±5		μA		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	±1		μA		
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8	160	80		μA		
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.9	1	1		mA		
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4				pF		
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		10				pF		

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

timing requirements, V<sub>CC</sub> = 5 ± 0.5 V (see Figure 1)

		T <sub>A</sub> = 25°C		54ACT11646		74ACT11646		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency							MHz
t <sub>w</sub>	Pulse duration, CAB or CBA high or low							ns
t <sub>su</sub>	Setup time, A before CLK <sup>†</sup> or B before CBA <sup>†</sup>							ns
t <sub>h</sub>	Hold time, A after CAB <sup>†</sup> or B after CBA <sup>†</sup>							ns

2

Advanced CMOS Circuits

PRODUCT PREVIEW

**54ACT11646, 74ACT11646**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS**

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC RANGE	T <sub>A</sub> = 25°C			54ACT11646		74ACT11646		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			5.0 ± 0.5 V								MHz
t <sub>PLH</sub>	A or B	B or A	5.0 ± 0.5 V	5.1							ns
t <sub>PHL</sub>				7.2							
t <sub>PZH</sub>	G	A or B	5.0 ± 0.5 V	6.2						ns	
t <sub>PZL</sub>				7.2							
t <sub>PHZ</sub>	G	A or B	5.0 ± 0.5 V	6.5						ns	
t <sub>PLZ</sub>				7.2							
t <sub>PLH</sub>	CBA or CAB	A or B	5.0 ± 0.5 V	6.4						ns	
t <sub>PHL</sub>				9							
t <sub>PZH</sub>	DIR	A or B	5.0 ± 0.5 V	7						ns	
t <sub>PZL</sub>				8							
t <sub>PHZ</sub>	DIR	A or B	5.0 ± 0.5 V	6.6						ns	
t <sub>PLZ</sub>				7.3							
t <sub>PLH</sub>	SBA OR SAB (A or B high)	A or B	5.0 ± 0.5 V	6.1						ns	
t <sub>PHL</sub>				8.3							
t <sub>PLH</sub>	SBA or SAB (A or B low)	A or B	5.0 ± 0.5 V	6.1						ns	
t <sub>PHL</sub>				8.3							

operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


PARAMETER		TEST CONDITIONS		TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per transceiver	Outputs enabled	C <sub>L</sub> = 50 pF, f = 1 MHz	45	pF
		Outputs disabled		12	

2

Advanced CMOS Circuits

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz,  $Z_o = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



## **General Information**

**1**

**Numerical Index**

**Glossary**

**Explanation of Function Tables**

**D Flip-Flop and Latch Signal Conventions**

**Thermal Information**

**Parameter Measurement Information**

**Functional Index**

**Device Pin-Outs**

## **Advanced CMOS Circuits**

**2**

## **Mechanical Data**

**3**

**Ordering Instructions**


**Package Data**



ORDERING INSTRUCTIONS

Electrical characteristics presented in this data book, unless otherwise noted, apply for circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.


Factory orders for circuits described in this catalog should include a four-part type number as explained in the following example.





**D014 and D016 plastic "small outline" packages**

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.




- NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.  
 B. Body dimensions do not include mold flash or protrusion.  
 C. Mold flash or protrusion shall not exceed 0,15 (0.006).  
 D. Lead tips to be planar within  $\pm 0,051$  (0.002) exclusive of solder.

**3 Mechanical Data**

DW020, DW024, and DW028 plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.





†The 28-pin package drawing is presently classified as Advance Information.

- NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.  
 B. Body dimensions do not include mold flash or protrusion.  
 C. Mold flash or protrusion shall not exceed 0,15 (0.006).  
 D. Lead tips to be planar within ±0,051 (0.002) exclusive of solder.


  
 Mechanical Data

**N014 plastic dual-in-line package**



This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.  
 B. This dimension does not apply for solder-dipped leads.  
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

**N016 plastic dual-in-line package**


This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES:
- A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
  - B. This dimension does not apply for solder-dipped leads.
  - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.


**N020 plastic dual-in-line package**

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0,010) of its true longitudinal position.  
 B. This dimension does not apply for solder-dipped leads.  
 C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0,020) above seating plane.


**3 Mechanical Data**



**NT024 and NT028† plastic dual-in-line packages**

Each of these packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For all except 24-pin and 28-pin packages, the letter N is used by itself since the 24-pin and 28-pin packages may be available in more than one row-spacing. For the 24-pin and 28-pin packages, the 7,62 (0.300) version is designated NT; the 15,24 (0.600) version is designated NW. If no second letter or row-spacing is specified, the package is assumed to have 15,24 (0.600) row-spacing.



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

† The 28-pin package drawing is presently classified as Advance Information.

NOTES: A. Each pin centerline is located within 0.25 mm (0.010 inch) of its true longitudinal position.

B. This dimension does not apply for solder-dipped leads.

C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.


3  
Mechanical Data

# MECHANICAL DATA

## FK020 and FK028 ceramic chip carrier packages

Each of these hermetically sealed chip carrier packages has a three-layer ceramic base with a metal lid and braze seal. The packages are intended for surface mounting on solder lands on 1,27 (0.050-inch) centers. Terminals require no additional cleaning or processing when used in soldered assembly.

FK package terminal assignments conform to JEDEC Standards 1 and 2.





3

Mechanical Data

**J014 ceramic dual-in-line package**

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.





NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.



# MECHANICAL DATA

## J016 ceramic dual-in-line package


This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

**J020 ceramic dual-in-line package**

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.




NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

**3**  
Mechanical Data

# MECHANICAL DATA

## JD ceramic side-braze dual-in-line packages



This is a hermetically sealed ceramic package with a metal cap and side-brazed tin-plated leads.



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

**JT024 ceramic dual-in-line package**


This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the pins are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") pins require no additional cleaning or processing when used in soldered assembly.



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

The following table lists the mechanical properties of the various grades of steel used in the design of the structure. The values are given in both SI and US Customary units.

Grade	Yield Strength (MPa)	Tensile Strength (MPa)	Elongation (%)
A36	250	415	20
A572-50	355	510	20
A572-60	420	580	18
A572-70	490	660	16
A572-80	560	740	14
A572-100	700	900	12



**3** Mechanical Data

## NOTES

## NOTES

# TI Sales Offices

**ALABAMA:** Huntsville (205) 837-7530.  
**ARIZONA:** Phoenix (602) 995-1007; Tucson (602) 624-3276.  
**CALIFORNIA:** Irvine (714) 660-1200; Sacramento (916) 929-0197; San Diego (619) 278-9600; Santa Clara (408) 980-9000; Torrance (213) 217-7000; Woodland Hills (818) 704-7759.  
**COLORADO:** Aurora (303) 368-8000.  
**CONNECTICUT:** Wallingford (203) 269-0074.  
**FLORIDA:** Altamonte Springs (305) 260-2116; Ft. Lauderdale (305) 973-8502; Tampa (813) 286-0420.  
**GEORGIA:** Norcross (404) 662-7900.  
**ILLINOIS:** Arlington Heights (312) 640-3000.  
**INDIANA:** Carmel (317) 573-6400; Ft. Wayne (219) 424-5174.  
**IOWA:** Cedar Rapids (319) 395-9550.  
**KANSAS:** Overland Park (913) 451-4511.  
**MARYLAND:** Baltimore (301) 944-8600.  
**MASSACHUSETTS:** Waltham (617) 895-9100.  
**MICHIGAN:** Farmington Hills (313) 553-1500; Grand Rapids (616) 957-4200.  
**MINNESOTA:** Eden Prairie (612) 828-9300.  
**MISSOURI:** St. Louis (314) 569-7600.  
**NEW JERSEY:** Iselin (201) 750-1050.  
**NEW MEXICO:** Albuquerque (505) 345-2555.  
**NEW YORK:** East Syracuse (315) 483-9231; Melville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsie (914) 473-2900.  
**NORTH CAROLINA:** Charlotte (704) 527-0930; Raleigh (919) 876-2725.  
**OHIO:** Beachwood (216) 464-6100; Dayton (513) 258-3877.  
**OREGON:** Beaverton (503) 643-6758.  
**PENNSYLVANIA:** Blue Bell (215) 825-9500.  
**PUERTO RICO:** Hato Rey (809) 753-8700.  
**TENNESSEE:** Johnson City (615) 461-2192.  
**TEXAS:** Austin (512) 250-6769; Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.  
**UTAH:** Murray (801) 266-8972.  
**VIRGINIA:** Fairfax (703) 849-1400.  
**WASHINGTON:** Redmond (206) 881-3080.  
**WISCONSIN:** Brookfield (414) 782-2899.  
**CANADA:** Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 356-1860.

# TI Regional Technology Centers

**CALIFORNIA:** Irvine (714) 660-8140; Santa Clara (408) 748-2220; Torrance (213) 217-7019.  
**COLORADO:** Aurora (303) 368-8000.  
**GEORGIA:** Norcross (404) 662-7945.  
**ILLINOIS:** Arlington Heights (313) 640-2909.  
**MASSACHUSETTS:** Waltham (617) 895-9196.  
**TEXAS:** Richardson (214) 680-5066.  
**CANADA:** Nepean, Ontario (613) 726-1970.

# TI Distributors

**TI AUTHORIZED DISTRIBUTORS**  
**Arrow/Kieruff Electronics Group**  
**Arrow Canada (Canada)**  
**Future Electronics (Canada)**  
**GRS Electronics Co., Inc.**  
**Hall-Mark Electronics**  
**Marshall Industries**  
**Newark Electronics**  
**Schweber Electronics**  
**Time Electronics**  
**Wyle Laboratories**  
**Zeus Components**  
  
**— OBSOLETE PRODUCT ONLY —**  
**Rochester Electronics, Inc.**  
**Newburyport, Massachusetts**  
**(617) 462-9332**

**ALABAMA:** Arrow/Kieruff (205) 837-6955; Hall-Mark (205) 837-8700; Marshall (205) 881-9235; Schweber (205) 895-0480.  
**ARIZONA:** Arrow/Kieruff (602) 437-0750; Hall-Mark (602) 437-1200; Marshall (602) 496-0290; Schweber (602) 997-4874; Wyle (602) 866-2888.  
**CALIFORNIA:** Los Angeles/Orange County: Arrow/Kieruff (818) 701-7500, (714) 238-5422; Hall-Mark (818) 716-7300, (714) 669-4100, (213) 217-8400; Marshall (818) 407-0101, (818) 459-5500, (714) 456-5395; Schweber (818) 999-4702; (714) 863-0200, (213) 320-8090; Wyle (213) 322-9953, (818) 880-9000, (714) 863-9953; Zeus (714) 921-9000; Sacramento: Hall-Mark (916) 722-8600; Marshall (916) 635-9700; Schweber (916) 929-9732; Wyle (916) 636-5292; San Diego: Arrow/Kieruff (619) 565-4800; Hall-Mark (619) 268-1201; Marshall (619) 578-9600; Schweber (619) 450-0454; Wyle (619) 565-9171; San Francisco Bay Area: Arrow/Kieruff (408) 745-6600; Hall-Mark (408) 432-0900; Marshall (408) 942-4600; Schweber (408) 432-7171; Wyle (408) 727-2500; Zeus (408) 998-5121.  
**COLORADO:** Arrow/Kieruff (303) 790-4444; Hall-Mark (303) 790-1662; Marshall (303) 451-8383; Schweber (303) 799-0258; Wyle (303) 457-9953.  
**CONNECTICUT:** Arrow/Kieruff (203) 265-7741; Hall-Mark (203) 269-0100; Marshall (203) 265-3822; Schweber (203) 748-7050.  
**FLORIDA:** Ft. Lauderdale: Arrow/Kieruff (305) 429-8200; Hall-Mark (305) 971-9280; Marshall (305) 977-4880; Schweber (305) 977-7511; Orlando: Arrow/Kieruff (305) 725-1480, (305) 682-6923; Hall-Mark (305) 855-4020; Marshall (305) 767-6585; Schweber (305) 331-7555; Zeus (305) 985-3000; Tampa: Hall-Mark (813) 530-4543; Marshall (813) 576-1399.  
**GEORGIA:** Arrow/Kieruff (404) 449-8252; Hall-Mark (404) 447-8000; Marshall (404) 923-5750; Schweber (404) 449-9170.  
**ILLINOIS:** Arrow/Kieruff (312) 250-0500; Hall-Mark (312) 853-3600; Marshall (312) 490-0155; Newark (312) 784-5100; Schweber (312) 364-3750.  
**INDIANA:** Indianapolis: Arrow/Kieruff (317) 243-9353; Hall-Mark (317) 872-8875; Marshall (317) 297-0483.  
**IOWA:** Arrow/Kieruff (319) 395-7230; Schweber (319) 373-1417.  
**KANSAS:** Kansas City: Arrow/Kieruff (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121; Schweber (913) 492-2922.  
**MARYLAND:** Arrow/Kieruff (301) 995-6002; Hall-Mark (301) 988-9800; Marshall (301) 840-9450; Schweber (301) 840-5900; Zeus (301) 997-1118.

**MASSACHUSETTS:** Arrow/Kieruff (617) 935-5134; Hall-Mark (617) 667-0902; Marshall (617) 658-0810; Schweber (617) 275-5100, (617) 657-0760; Time (617) 532-6200; Zeus (617) 863-8800.  
**MICHIGAN:** Detroit: Arrow/Kieruff (313) 971-8220; Marshall (313) 525-5850; Newark (313) 967-0600; Schweber (313) 525-8100; Grand Rapids: Arrow/Kieruff (616) 243-0912.  
**MINNESOTA:** Arrow/Kieruff (612) 839-1800; Hall-Mark (612) 941-2600; Marshall (612) 559-2211; Schweber (612) 941-5260.  
**MISSOURI:** St. Louis: Arrow/Kieruff (314) 567-6889; Hall-Mark (314) 291-5350; Marshall (314) 291-4650; Schweber (314) 739-0526.  
**NEW HAMPSHIRE:** Arrow/Kieruff (603) 668-8698; Schweber (603) 625-2250.  
**NEW JERSEY:** Arrow/Kieruff (201) 538-0900, (609) 596-8000; GRS Electronics (609) 964-8560; Hall-Mark (201) 575-4415, (609) 235-1900; Marshall (201) 892-0320, (609) 234-9100; Schweber (201) 227-7880.  
**NEW MEXICO:** Arrow/Kieruff (505) 243-4566.  
**NEW YORK: Long Island:** Arrow/Kieruff (516) 231-1000; Hall-Mark (516) 737-0600; Marshall (516) 273-2424; Schweber (516) 334-7555; Zeus (914) 937-7400; Rochester: Arrow/Kieruff (716) 427-0300; Hall-Mark (716) 244-9290; Marshall (716) 235-7620; Schweber (716) 424-2222; Syracuse: Marshall (607) 798-1611.  
**NORTH CAROLINA:** Arrow/Kieruff (919) 876-3132, (919) 725-8711; Hall-Mark (919) 872-0712; Marshall (919) 878-9862; Schweber (919) 876-0000.  
**OHIO:** Cleveland: Arrow/Kieruff (216) 248-3990; Hall-Mark (216) 349-4632; Marshall (216) 248-1788; Schweber (216) 464-2370; Columbus: Arrow/Kieruff (614) 436-0928; Hall-Mark (614) 888-3313; Dayton: Arrow/Kieruff (613) 435-5563; Marshall (613) 898-4480; Schweber (613) 439-1800.  
**OKLAHOMA:** Arrow/Kieruff (918) 252-7537; Schweber (918) 622-9003.  
**OREGON:** Arrow/Kieruff (503) 645-6456; Marshall (503) 644-5050; Wyle (503) 640-9000.  
**PENNSYLVANIA:** Arrow/Kieruff (412) 856-7600, (215) 928-1800; GRS Electronics (215) 922-7037; Schweber (215) 441-0600, (412) 963-6804.  
**TEXAS:** Austin: Arrow/Kieruff (512) 835-4180; Hall-Mark (512) 258-8848; Marshall (512) 837-1991; Schweber (512) 339-0088; Wyle (512) 834-9957; Dallas: Arrow/Kieruff (214) 380-8464; Hall-Mark (214) 553-4300; Marshall (214) 233-5200; Schweber (214) 661-5010; Wyle (214) 235-9953; Zeus (214) 783-7010; Houston: Arrow/Kieruff (713) 530-4700; Hall-Mark (713) 781-6100; Marshall (713) 895-9200; Schweber (713) 784-3600; Wyle (713) 879-9953.  
**UTAH:** Arrow/Kieruff (801) 973-6913; Hall-Mark (801) 972-1008; Marshall (801) 485-1551; Wyle (801) 974-9953.  
**WASHINGTON:** Arrow/Kieruff (206) 575-4420; Marshall (206) 747-9100; Wyle (206) 453-8300.  
**WISCONSIN:** Arrow/Kieruff (414) 792-0150; Hall-Mark (414) 797-7844; Marshall (414) 797-8400; Schweber (414) 784-9020.  
**CANADA:** Calgary: Future (403) 235-5325; Edmonton: Future (403) 438-2658; Montreal: Arrow Canada (514) 735-5511; Future (514) 694-7710; Ottawa: Arrow Canada (613) 226-6903; Future (613) 820-8313; Quebec City: Arrow Canada (418) 687-4231; Toronto: Arrow Canada (416) 672-7769; Future (416) 638-4771; Vancouver: Future (604) 294-1166; Winnipeg: Future (204) 333-0554.

# Customer Response Center

TOLL FREE: (800) 232-3200  
OUTSIDE USA: (214) 995-6611  
(8:00 a.m. — 5:00 p.m. CST)





# TI Worldwide Sales Offices

**ALABAMA:** Huntsville: 500 Wynn Drive, Suite 514, Huntsville, AL 35805, (205) 837-7530.

**ARIZONA:** Phoenix: 8825 N. 23rd Ave., Phoenix, AZ 85021, (602) 995-1007.

**CALIFORNIA:** Irvine: 17891 Cartwright Rd., Irvine, CA 92714, (714) 860-8187; Sacramento: 1900 Point West Way, Suite 171, Sacramento, CA 95815, (916) 928-1521; San Diego: 4333 View Ridge Ave., Suite B, San Diego, CA 92123, (619) 278-9601; Santa Clara: 5353 Betsy Ross Dr., Santa Clara, CA 95054, (408) 980-9000; Torrance: 690 Knox St., Torrance, CA 90502, (213) 217-7010; Woodland Hills: 21220 Erwin St., Woodland Hills, CA 91367, (818) 704-7759.

**COLORADO:** Aurora: 1400 S. Potomac Ave., Suite 101, Aurora, CO 80012, (303) 368-8000.

**CONNECTICUT:** Wallingford: 9 Barnes Industrial Park Rd., Barnes Industrial Park, Wallingford, CT 06492, (203) 269-0074.

**FLORIDA:** Ft. Lauderdale: 2765 N.W. 62nd St., Ft. Lauderdale, FL 33309, (305) 973-8502; Maitland: 2801 Maitland Center Parkway, Maitland, FL 32751, (305) 860-4600; Tampa: 5010 W. Kennedy Blvd., Suite 101, Tampa, FL 33609, (813) 870-6420.

**GEORGIA:** Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900.

**ILLINOIS:** Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (312) 640-2925.

**INDIANA:** Ft. Wayne: 2020 Inwood Dr., Ft. Wayne, IN 46815, (219) 424-5174; Indianapolis: 2346 S. Lynhurst, Suite J-400, Indianapolis, IN 46241, (317) 248-8555.

**IOWA:** Cedar Rapids: 373 Collins Rd. NE, Suite 200, Cedar Rapids, IA 52402, (319) 395-9550.

**MARYLAND:** Baltimore: 1 Rutherford Pl., 7133 Rutherford Rd., Baltimore, MD 21207, (301) 944-8600.

**MASSACHUSETTS:** Waltham: 504 Totten Pond Rd., Waltham, MA 02154, (617) 895-9100.

**MICHIGAN:** Farmington Hills: 33737 W. 12 Mile Rd., Farmington Hills, MI 48018, (313) 553-1500.

**MINNESOTA:** Eden Prairie: 11000 W. 78th St., Eden Prairie, MN 55344 (612) 828-9300.

**MISSOURI:** Kansas City: 8080 Ward Pkwy., Kansas City, MO 64114, (816) 523-2500; St. Louis: 11816 Borman Drive, St. Louis, MO 63146, (314) 569-7600.

**NEW JERSEY:** Iselin: 485E U.S. Route 1 South, Parkway Towers, Iselin, NJ 08830 (201) 750-1050.

**NEW MEXICO:** Albuquerque: 2820-D Broadbent Pkwy NE, Albuquerque, NM 87107, (505) 345-2555.

**NEW YORK:** East Syracuse: 6365 Colliamer Dr., East Syracuse, NY 13057, (315) 463-9291; Endicott: 112 Nanticoke Ave., P.O. Box 618, Endicott, NY 13760, (607) 754-3900; Melville: 1 Huntington Quadrangle, Suite 3C10, P.O. Box 2936, Melville, NY 11747, (516) 454-6800; Pittsford: 2851 Clover St., Pittsford, NY 14534, (716) 385-6700; Poughkeepsie: 385 South Rd., Poughkeepsie, NY 12601, (914) 473-2900.

**NORTH CAROLINA:** Charlotte: 8 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0930; Raleigh: 2809 Highwoods Blvd., Suite 100, Raleigh, NC 27625, (919) 876-2725.

**OHIO:** Beachwood: 23408 Commerce Park Rd., Beachwood, OH 44122, (216) 464-6100; Dayton: Kingsley Bldg., 4124 Linden Ave., Dayton, OH 45432, (513) 258-3877.

**OREGON:** Beaverton: 6700 SW 105th St., Suite 110, Beaverton, OR 97005, (503) 643-6758.

**PENNSYLVANIA:** Ft. Washington: 260 New York Dr., Ft. Washington, PA 19034, (215) 643-6450; Coraopolis: 420 Rouser Rd., 3 Airport Office Park, Coraopolis, PA 15108, (412) 771-6550.

**PUERTO RICO:** Hato Rey: Mercantil Plaza Bldg., Suite 505, Hato Rey, PR 00919, (809) 753-8700.

**TEXAS:** Austin: P.O. Box 2908, Austin, TX 78769, (512) 250-7655; Richardson: 1001 E. Campbell Rd., Richardson, TX 75080, (214) 680-5082; Houston: 9100 Southwest Frwy., Suite 237, Houston, TX 77036, (713) 778-6592; San Antonio: 1000 Central Parkway South, San Antonio, TX 78232, (512) 496-1779.

**UTAH:** Murray: 5201 South Green SE, Suite 200, Murray, UT 84107, (801) 266-8972.

**VIRGINIA:** Fairfax: 2750 Prosperity, Fairfax, VA 22031, (703) 849-1400.

**WASHINGTON:** Redmond: 5010 148th NE, Bldg B, Suite 107, Redmond, WA 98052, (206) 881-3080.

**WISCONSIN:** Brookfield: 450 N. Sunny Slope, Suite 150, Brookfield, WI 53005, (414) 785-7140.

**CANADA:** Nepean: 301 Moodle Drive, Mallorn Center, Nepean, Ontario, Canada, K2H9C4, (613) 726-1970. **Richmond Hill:** 280 Centre St. E., Richmond Hill L4C1B1, Ontario, Canada (416) 884-9181; St. Laurent: Vile St. Laurent Quebec, Canada HAS1R7, (514) 335-8392.

**ARGENTINA:** Texas Instruments Argentina S.A.I.C.F.: Esmeralda 130, 15th Floor, 1035 Buenos Aires, Argentina, 1 + 394-3008.

**AUSTRALIA (& NEW ZEALAND):** Texas Instruments Australia Ltd.: 6-10 Talavera Rd., North Ryde (Sydney), New South Wales, Australia 2113, 2 + 867-1122; 8th Floor, 418 St. Kilda Road, Melbourne, Victoria, Australia 3004, 3 + 267-4677; 171 Phillip Highway, Elizabeth, South Australia 5112, 8 + 255-2066.

**AUSTRIA:** Texas Instruments Ges.m.b.H.: Industriefstrabe B/16, A-2345 Brunn/Gebrige, 2236-646210.

**BELGIUM:** Texas Instruments N.V. Belgium S.A.: Mercure Centre, Raketstraat 100, Rue de la Fussee, 1130 Brussels, Belgium, 21720.80.00.

**BRAZIL:** Texas Instruments Electronicos do Brasil Ltda.: Rua Paes Leme, 524-7 Andar Pinheiros, 05424 Sao Paulo, Brazil, 0815-6166.

**DENMARK:** Texas Instruments A/S, Mairlelundvej 46E, DK-2730 Herlev, Denmark, 2 - 91 74 00.

**FINLAND:** Texas Instruments Finland OY: Teollisuuskatu 19D 00511 Helsinki 51, Finland, (90) 701-3133.

**FRANCE:** Texas Instruments France: Headquarters and Prod. Plant, BP 05, 06270 Villeneuve-Loubet, (33) 20-01-01; Paris Office, BP 67 8-10 Avenue Morane-Saulnier, 78141 Velizy-Villacoublay, (33) 946-97-12; Lyon Sales Office, L'Oree D'Ecully, Batiment B, Chemin de la Forestiere, 69130 Ecully, (7) 833-04-00; Strasbourg Sales Office, Le Sebastopol 3, Qual Kleber, 67055 Strasbourg Cedex, (68) 22-12-66; Rennes, 23-25 Rue du Puits Mauger, 35100 Rennes, (69) 31-54-88; Toulouse Sales Office, Le Perlelope-2, Chemin du Pigeonnier de la Capelle, 31100 Toulouse, (61) 44-16-19; Marseille Sales Office, Nolly Paradis-146 Rue Paradis, 13006 Marseille, (91) 37-25-30.

**GERMANY (Fed. Republic of Germany):** Texas Instruments Deutschland GmbH: Haggertystrasse 1, D-8050 Freising, 8161 + 80-4591; Kurfuerstendamm 195/196, D-1000 Berlin 15, 30 + 862-7365; III, Hagen 43/Kibelstrasse, 19 D-4300 Essen, 201-24250; Frankfurter Allee 6-8, D-6236 Eschborn 1, 06196 + 800-1154; Hamburgerstrasse 11, D-2000 Hamburg 76, 040 + 220-1154; Kirchhorsterstrasse 2, D-3000 Hannover 51, 511 + 649221; Maybachstrasse 11, D-7302 Ostfildern 2-Nellingen, 711 + 547001; Mixtkirch 19, D-2000 Hamburg 60, 40 + 637 + 0061; Postfach 1309, Roonstrasse 16, D-5400 Koblenz, 261 + 35044.

**HONG KONG (+ PEOPLES REPUBLIC OF CHINA):** Texas Instruments Asia Ltd., 8th Floor, World Shipping Centre, Harbour City, 7 Canton Rd., Kowloon, Hong Kong, 3 + 722-1223.

**IRELAND:** Texas Instruments (Ireland) Limited: Brewery Rd., Stillorgan, County Dublin, Eire, 1 831311.

**ITALY:** Texas Instruments Semiconduttori Italia Spa: Viale Delle Scienze, 1, 02015 Cittaducale (Rieti), Italy, 746 694.1; Via Salara Km 24 (Palazzo Cosma), Monterotondo Scalo (Rome), Italy, 6 + 9003241; Viale Europa, 38-44, 20093 Cologno Monzese (Milano), 2 2532541; Corso Svizzera, 185, 10100 Torino, Italy, 11 774545; Via J. Barozzi 6, 40100 Bologna, Italy, 51 355851.

**JAPAN:** Texas Instruments Asia Ltd.: 4F Aoyama Fyji Bldg., 6-12, Kita Aoyama 3-Chome, Minato-ku, Tokyo, Japan 107, 3-496-2111; Osaka Branch, 5F, Nishio Iwai Bldg., 30 Imabashi 3-Chome, Higashi-ku, Osaka, Japan 541, 06-204-1861; Nagoya Branch, 7F Daini Toyota West Bldg., 10-27, Meieki 4-Chome, Nakamura-ku Nagoya, Japan 450, 52-583-8691.

**KOREA:** Texas Instruments Supply Co.: 3rd Floor, Samon Bldg., Yulsan-Dong, Gangnam-ku, 135 Seoul, Korea, 2 + 42-8041.

**MEXICO:** Texas Instruments de Mexico S.A.: Mexico City, AV Reforma No. 450 - 10th Floor, Mexico, D.F., 06600, 5 + 514-3003.

**MIDDLE EAST:** Texas Instruments: No. 13, 1st Floor Mannal Bldg., Diplomatic Area, P.O. Box 26335, Manama Bahrain, Arabian Gulf, 973 + 274681.

**NETHERLANDS:** Texas Instruments Holland B.V., P.O. Box 12995, (Bullewijk) 1100 CB Amsterdam, Zuido-Oost, Holland 20 + 5602911.

**NORWAY:** Texas Instruments Norway A/S: PB106, Reitstad 131, Oslo 1, Norway, (2) 155990.

**PHILIPPINES:** Texas Instruments Asia Ltd.: 14th Floor, Bk. Lepanto Bldg., 8747 Paseo de Roxas, Makati, Metro Manila, Philippines, 2 + 8189867.

**PORTUGAL:** Texas Instruments Equipamento Electronico (Portugal), Lda: Rua Eng. Frederico Ulrich, 2650 Moreira Da Maia, 4470 Maia, Portugal, 2-948-1003.

**SINGAPORE (+ INDIA, INDONESIA, MALAYSIA, THAILAND):** Texas Instruments Asia Ltd.: 12 Lorong Bakar Batu, Unit 01-02, Kolan Ayer Industrial Estate, Republic of Singapore, 747-2255.

**SPAIN:** Texas Instruments Espana, S.A.: C/Jose Lazaro Galdiano No. 6, Madrid 16, 14568.14.58.

**SWEDEN:** Texas Instruments International Trade Corporation (Sverigefilialen): Box 39103, 10054 Stockholm, Sweden, 8 - 235480.

**SWITZERLAND:** Texas Instruments, Inc., Reidstrasse 6, CH-8953 Dietikon (Zuerich) Switzerland, 1-740-2220.

**TAIWAN:** Texas Instruments Supply Co.: Room 903, 205 Tun Hwan Rd., 71 Sung-Kiang Road, Taipei, Taiwan, Republic of China, 2 + 521-9321.

**UNITED KINGDOM:** Texas Instruments Limited: Manton Lane, Bedford, MK41 7PA, England, 0234 67466; St. James House, Wellington Road North, Stockport, SK4 2RT, England, 61 + 442-7162.



