

Programmable Logic

Data Book

Programmable Logic

1989

Data Book

1989

General Information

Data Sheets

2

Application Reports

3

Mechanical Data

4



The Programmable Logic Data Book



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1988, Texas Instruments Incorporated

INTRODUCTION

In this volume, Texas Instruments presents technical information on TI's broad line of programmable logic devices (PLDs), including 10-ns, 20-pin PAL® circuits.

Tl's programmable logic products include high-speed leadership circuits, as well as standard 20- and 24-pin PAL devices in a variety of speed/power versions. This data book includes specifications on existing and future products, including:

- High-performance, low-power IMPACT™ and IMPACT-X™ 20- and 24-pin standard PAL circuits
- High-complexity Latched- and Registered-input PAL ICs and Exclusive-OR arrays
- Flexible, '22V10-architecture macrocell PAL ICs, including TI's enhanced, 20-ns version, the TIBPAL22VP10-20
- High-speed 6- and 3-ns, 10KH and 100K ECL IMPACT™ and ExCL™ PAL circuits
- Ultra-low-power UV-erasable and one-time programmable CMOS PAL ICs, including 20-pin, '22V10, and generic architectures
- Fast, 50-MHz programmable state machines, including enhanced versions of '82S105B/167B sequencers and the TIBPSG507 Programmable Sequence Generator

Texas Instruments high-speed programmable bipolar devices utilize TI's advanced IMPACT™ and new IMPACT-X™ technologies. IMPACT-X™ uses trench isolation and polysilicon emitters to increase performance and reduce power dissipation compared to traditional processes. IMPACT-X™ provides 1.5-µm feature sizes and 7-µm pitch.

Based on IMPACT-X™, TI's new ECL process, ExCL™, offers even greater speed and density for high-performance ECL circuits.

This volume contains design and specification data for 78 device types. Package dimensions are given in the Mechanical Data section in metric measurement (and parenthetically in inches).

Four programmable logic application reports have been incorporated into this data book as a reference tool. They are: Designing with Texas Instruments Field Programmable Logic; Hard Array Logic; A Designer's Guide to the PSG507; and Systems Solutions for Static Column Decode.

Complete technical data for any Texas Instruments semiconductor product is available from your nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at 1-800-232-3200.

PAL is a registered trademark of Monolithic Memories Inc. IMPACT and IMPACT-X are trademarks of Texas Instruments Incorporated. EXCL is a trademark of Texas Instruments Incorporated.



General Information

1

Data Sheets

2

Application Reports

3

Mechanical Data

4

Contents

	Page
Alphanumeric Index	1-3
Glossary	1-5
Explanation of Function Tables	1-9
Parameter Measurement Information	1-11
Ordering Information	1-12
Hardware/Software Manufacturers	1-13
TI IMPACT™ Design and Service Centers	1-14

		Page			Page
PAL16L8AC	PAL16L8AM	2-3	TIBPAL20L10-30C		2-127
PAL16L8A-2C	PAL16L8A-2M	2-3	TIBPAL20SP8-20C	TIBPAL20SP8-30M	2-139
PAL16R4AC	PAL16R4AM	2-3	TIBPAL20X4-20C	TIBPAL20X4-25M	2-115
PAL16R4A-2C	PAL16R4A-2M	2-3	TIBPAL20X4-30C		2-127
PAL16R6AC	PAL16R6AM	2-3	TIBPAL20X8-20C	TIBPAL20X8-25M	2-115
PAL16R6A-2C	PAL16R6A-2M	2-3	TIBPAL20X8-30C		2-127
PAL16R8AC	PAL16R8AM	2-3	TIBPAL20X10-20C	TIBPAL20X10-25M	2-115
PAL16R8A-2C	PAL16R8A-2M	2-3	TIBPAL20X10-30C		2-127
PAL20L8AC	PAL20L8AM	2-15	TIBPAL22V10C	TIBPAL22V10M	2-145
PAL20R4AC	PAL20R4AM	2-15	TIBPAL22V10AC	TIBPAL22V10AM	2-145
PAL20R6AC	PAL20R6AM	2-15	TIBPAL22VP10-20C	TIBPAL22VP10-25M	2-157
PAL20R8AC	PAL20R8AM	2-15	TIBPALR19L8C	TIBPALR19L8M	2-169
TIBPAD16N8-7C		2-27	TIBPALR19R4C	TIBPALR19R4M	2-169
TIBPAD18N8-6C		2-35	TIBPALR19R6C	TIBPALR19R6M	2-169
TIBPAL16L8-10C	TIBPAL16L8-12M	2-41	TJBPALR19R8C	TIBPALR19R8M	2-169
TIBPAL16L8-12C	TIBPAL16L8-15M	2-57	TIBPALT19L8C	TIBPALT19L8M	2-181
TIBPAL16L8-15C	TIBPAL16L8-20M	2-67	TIBPALT19R4C	TIBPALT19R4M	2-181
TIBPAL16L8-25C	TIBPAL16L8-30M	2-77	TIBPALT19R6C	TIBPALT19R6M	2-181
TIBPAL16R4-10C	TIBPAL16R4-12M	2-41	TIBPALT19R8C	TIBPALT19R8M	2-181
TIBPAL16R4-12C	TIBPAL16R4-15M	2-57	TIBPLS506C	TIBPLS506M	2-193
TIBPAL16R4-15C	TIBPAL16R4-20M	2-67	TIBPSG507C	TIBPSG507M	2-201
TIBPAL16R4-25C	TIBPAL16R4-30M	2-77	TIB82S105BC	TIB82S105BM	2-209
TIBPAL16R6-10C	TIBPAL16R6-12M	2-41	TIB82S167BC	TIB82S167BM	2-219
TIBPAL16R6-12C	TIBPAL16R6-15M	2-57	TICHAL16L8-35C		2-229
TIBPAL16R6-15C	TIBPAL16R6-20M	2-67	TICHAL16R4-35C		2-229
TIBPAL16R6-25C	TIBPAL16R6-30M	2-77	TICHAL16R6-35C		2-229
TIBPAL16R8-10C	TIBPAL16R8-12M	2-41	TICHAL16R8-35C		2-229
TIBPAL16R8-12C	TIBPAL16R8-15M	2-57	TICPAL16L8-55C		2-243
TIBPAL16R8-15C	TIBPAL16R8-20M	2-67	TICPAL16R4-55C		2-243
TIBPAL16R8-25C	TIBPAL16R8-30M	2-77	TICPAL16R6-55C		2-243
TIBPAL20L8-15C	TIBPAL20L8-20M	2-87	TICPAL16R8-55C		2-243
TIBPAL20L8-25C	TIBPAL20L8-30M	2-101	TICPAL18V8-25C	TICPAL18V8-30M	2-257
TIBPAL20R4-15C	TIBPAL20R4-20M	2-87	TICPAL22V10C	TICPAL22V10M	2-271
TIBPAL20R4-25C	TIBPAL20R4-30M	2-101	TIEPAL10H16P8-3C		2-285
TIBPAL20R6-15C	TIBPAL20R6-20M	2-87	TIEPAL10H16P8-6C		2-291
TIBPAL20R6-25C	TIBPAL20R6-30M	2-101	TIEPAL10016P8-3C		2-297
TIBPAL20R8-15C	TIBPAL20R8-20M	2-87	TIEPAL10016P8-6C		2-303
TIBPAL20R8-25C	TIBPAL20R8-30M	2-101	TIFPLA839C	TIFPLA839M	2-309
TIBPAL20L10-20C	TIBPAL20L10-25M	2-115	TIFPLA840C	TIFPLA840M	2-309

INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

PART 1 — GENERAL CONCEPTS AND CLASSIFICATIONS OF CIRCUIT COMPLEXITY

Chip-Enable Input

A control input that when active permits operation of the integrated circuit for input, internal transfer, manipulation, refreshing, and/or output of data and when inactive causes the integrated circuit to be in reduced-power standby mode.

NOTE: See "chip-select input."

Chip-Select Input

A gating input that when inactive prevents input or output of data to or from an integrated circuit. NOTE: See "chip-enable input."

Field-Programmable Logic Array (FPLA)

A user-programmable integrated circuit whose basic logic structure consists of a programmable AND array and whose outputs feed a programmable OR array.

Gate Equivalent Circuit

A basic unit-of-measure of relative digital-circuit complexity. The number of gate equivalent circuits is that number of individual logic gates that would have to be interconnected to perform the same function.

Large-Scale Integration (LSI)

A concept whereby a complete major subsystem or system function is fabricated as a single microcircuit. In this context a major subsystem or system, whether digital or linear, is considered to be one that contains 100 or more equivalent gates or circuitry of similar complexity.

Mask-Programmed Read-Only Memory

A read-only memory in which the data content of each cell is determined during manufacture by the use of a mask, the data content thereafter being unalterable.

Medium-Scale Integration (MSI)

A concept whereby a complete subsystem or system function is fabricated as a single microcircuit. The subsystem or system is smaller than for LSI, but whether digital or linear, is considered to be one that contains 12 or more equivalent gates or circuitry of similar complexity.

Memory Cell

The smallest subdivision of a memory into which a unit of data has been or can be entered, in which it is or can be stored, and from which it can be retrieved.

Memory Integrated Circuit

An integrated circuit consisting of memory cells and usually including associated circuits such as those for address selection, amplifiers, etc.



Output-Enable Input

A gating input that when active permits the integrated circuit to output data and when inactive causes the integrated circuit output(s) to be at a high impedance (off).

Programmable Array Logic (PAL®)

A user-programmable integrated circuit which utilizes proven fuse link technology to implement logic functions. Implements sum of products logic by using a programmble AND array whose outputs feed a fixed OR array.

Programmable Read-Only Memory (PROM)

A read-only memory that after being manufactured can have the data content of each memory cell altered once only.

Random-Access Memory (RAM)

A memory that permits access to any of its address locations in any desired sequence with similar access time for each location.

NOTE: The term RAM, as commonly used, denotes a read/write memory.

Read/Write Memory

A memory in which each cell may be selected by applying appropriate electronic input signals and the stored data may be either (a) sensed at appropriate output terminals, or (b) changed in response to other similar electronic input signals.

Small-Scale Integration (SSI)

Integrated circuits of less complexity than medium-scale integration (MSI).

Typical (TYP)

A calculated value representative of the specified parameter at nominal operating conditions ($V_{CC}=5~V$, $T_A=25~{}^{\circ}C$), based on the measured value of devices processed, to emulate the process distribution.

Very-Large-Scale Integration (VLSI)

A concept whereby a complete system function is fabricated as a single microcircuit. In this context, a system, whether digital or linear, is considered to be one that contains 3000 or more gates or circuitry of similar complexity.

Volatile Memory

A memory the data content of which is lost when power is removed.

PAL is a registered trademark of Monolithic Memories Inc.



PART 2 — OPERATING CONDITIONS AND CHARACTERISTICS (IN SEQUENCE BY LETTER SYMBOLS)

f_{max} Maximum clock frequency

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.

ICC Supply current

The current into* the VCC supply terminal of an integrated circuit.

ICCH Supply current, outputs high

The current into * the VCC supply terminal of an integrated circuit when all (or a specified number) of the outputs are at the high level.

ICCL Supply current, outputs low

The current into* the VCC supply terminal of an integrated circuit when all (or a specified number) of the outputs are at the low level.

IIH High-level input current

The current into* an input when a high-level voltage is applied to that input.

IIL Low-level input current

The current into* an input when a low-level voltage is applied to that input.

IOH High-level output current

The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output.

IOL Low-level output current

The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output.

IOS (IO) Short-circuit output current

The current into * an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

IOZH Off-state (high-impedance-state) output current (of a three-state output) with high-level voltage applied

The current flowing into* an output having three-state capability with input conditions established that, according to the production specification, will establish the high-impedance state at the output and with a high-level voltage applied to the output.

NOTE: This parameter is measured with other input conditions established that would cause the output to be at a low level if it were enabled.

IOZL Off-state (high-impedance-state) output current (of a three-state output) with low-level voltage applied

The current flowing into * an output having three-state capability with input conditions established that, according to the product specification, will establish the high-impedance state at the output and with a low-level voltage applied to the output.

NOTE: This parameter is measured with other input conditions established that would cause the output to be at a high level if it were enabled.

^{*}Current out of a terminal is given as a negative value.



VIH High-level input voltage

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

VIK Input clamp voltage

An input voltage in a region of relatively low differential resistance that serves to limit the input voltage swing.

VIL Low-level input voltage

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

VOH High-level output voltage

The voltage at an output terminal with input conditions applied that, according to the product specification, will establish a high level at the output.

VOL Low-level output voltage

The voltage at an output terminal with input conditions applied that, according to the product specification, will establish a low level at the output.

ta Access time

The time interval between the application of a specific input pulse and the availability of valid signals at an output.

t_{dis} Disable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state. ($t_{dis} = t_{PHZ}$ or t_{PLZ}).

ten Enable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from a high-impedance (off) state to either of the defined active levels (high or low). ($t_{en} = t_{PZH}$ or t_{PZL}).

th Hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.

2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.

tpd Propagation delay time

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level. ($t_{pd} = t_{PHL}$ or t_{PLH}).



Propagation delay time, high-to-low level output **tPHL**

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

Disable time (of a three-state output) from high level **tPHZ**

The time interval between the specified reference points on the input and the output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.

Propagation delay time, low-to-high-level output **tPLH**

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

tPLZ Disable time (of a three-state output) from low level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.

tPZH Enable time (of a three-state output) to high level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.

Enable time (of a three-state output) to low level **tPZL**

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low level.

Sense recovery time tsr

The time interval needed to switch a memory from a write mode to a read mode and to obtain valid data signals at the output.

Setup time tsu

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

- NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
 - 2. The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

Pulse duration (width) tw

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

TOGGLE =

The following symbols are used in function tables on TI data sheets.


н = high level (steady state) L low level (steady state) 1 transition from low to high level 1 transition from high to low level value/level or resulting value/level is routed to indicated destination value/level is reentered Х irrelevant (any input, including transitions) Z off (high impedance) state of a 3-state output the level of steady-state inputs A through H respectively QO the level of Q before the indicated steady-state input conditions were established complement of Ω_0 or level of $\overline{\Omega}$ before the indicated steady-state input conditions were ŌΩ established Q_n level of Q before the most recent active transition indicated by ↓ or ↑ one high-level pulse one low-level pulse

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.


each output changes to the complement of its previous level on each transition indicated by

If, in the input columns, a row contains H, L, and/or X together with \uparrow and/or \downarrow , this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q₀, or \overline{Q}_0), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse, \bigcirc or \bigcirc , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)





NOTE A: C₁ includes probe and jig capacitance.



NOTES: B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is open.

EXAMPLE:


General Information

PAL® NUMBERING SYSTEM AND ORDERING INSTRUCTIONS

Factory orders for leadership PAL® circuits described in this catalog should include a nine-part type number as explained in the example below. Exclude the prefix when ordering standard PALs.

PAL

TIB



PAL is a registered trademark of Monolithic Memories Inc.

ADDRESSES FOR PAL AND FPLA PROGRAMMING AND SOFTWARE MANUFACTURERS T

HARDWARE MANUFACTURERS

DATA I/O 10525 WILLOWS ROAD REDMOND, WA 98073-9746 (800) 247-5700

DIGITAL MEDIA, INC 11770 WARNER AVE, UNIT 225 FOUNTAIN VALLEY, CA 92708 (714) 751-1373

STAG MICRO SYSTEMS 1600 WYATT DRIVE SANTA CLARA, CA 95054 (800) 227-8836

SOFTWARE MANUFACTURERS

DATA I/O (ABEL) 10525 WILLOWS ROAD REDMOND, WA 98073-9746 (800) 247-5700 PERSONAL CAD SYSTEMS (CUPL) 1290 PARKMOOR AVE SAN JOSE, CA 95126 (408) 971-1300

[†]Texas Instruments does not endorse or warrant the suppliers referenced. Presently, Texas Instruments has certified DATA I/O, Sunrise, Structured Design and Digital Media. Other programmers are now in the certification process. For a current list of certified programmers, please contact your local TI sales representative.

TI IMPACT™ DESIGN AND SERVICE CENTERS

Design and programming assistance is offered by Texas Instruments IMPACT™ Design and Service Centers. The centers are equipped with the latest in software and hardware tools for design, debugging, prototyping, and production on a local basis. Supported by a professional engineering staff, the centers provide complete code development, device programming, symbolization, functional and DC parametric testing.

NORTHERN CALIFORNIA

MARSHALL IMPACT CENTER 336 LOS COCHES STREET MILPITAS, CA 95035 (408) 942-4600

SOUTHERN CALIFORNIA

WYLE IMPACT CENTER 17872 COWAN AVENUE IRVINE, CA 92714 (714) 863-9953

BOSTON

HALL-MARK IMPACT CENTER 6 COOK STREET, PINEHURST PARK BILLERICA, MA 01821 (617) 935-9777



General Information

Data Sheets

Application Reports 3

Mechanical Data 4

PAL16L8A, PAL16L8A-2, PAL16R4A, PAL16R4A-2 PAL16R6A, PAL16R6A-2, PAL16R8A, PAL16R8A-2 STANDARD HIGH-SPEED PAL® CIRCUITS

FEBRUARY 1984-REVISED DECEMBER 1987

- Standard High-Speed (25 ns) PAL Family
- Choice of Operating Speeds
 HIGH SPEED, A Devices . . . 35 MHz
 HALF POWER, A-2 Devices . . . 18 MHz
- Choice of Input/Output Configuration
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs


DEVICE	INPUTS	3-STATE 0 OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state)	4
PAL16R6	8	0	6 (3-state)	2
PAL16R8	8	0	8 (3-state)	0

description


These programmable array logic devices feature high speed and a choice of either standard or half-power devices. They combine Advanced Low-Power Schottky† technology with proven titanium-tungsten fuses. These devices will provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of "custom" functions and typically result in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

The Half-Power versions offer a choice of operating frequency, switching speeds, and power dissipation. In many cases, these Half-Power devices can result in significant power reduction from an overall system level.

The PAL16' M series is characterized for operation over the full military temperature range of -55 °C to 125 °C. The PAL16' C series is characterized for operation from 0 °C to 70 °C.




PAL16L8'
M SUFFIX . . . FH OR FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)





PAL is a registered trademark of Monolithic Memories Inc.





[†]Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.












9 10 11 12 13


PAL16R8'

GND OE O


14 ∏ Q

hв





functional block diagrams (positive logic)




~ denotes fused inputs




functional block diagrams (positive logic)

'PAL16R6A 'PAL16R6A-2




'PAL16R8A 'PAL16R8A-2




~ denotes fused inputs





















PAL16L8A, PAL16L8A-2, PAL16R4A, PAL16R4A-2 PAL16R6A, PAL16R6A-2, PAL16R8A, PAL16R8A-2 STANDARD HIGH-SPEED *PAL*® CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	. 7	٧
Input voltage (see Note 1)	5.5	٧
Voltage applied to a disabled output (see Note 1)	5.5	V
Operating free-air temperature range: M suffix	25°	С
C suffix	70°	С
Storage temperature range65°C to 1	50°	С

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

	DADAMETED	N	1 SUFFIX	<	C	UNIT			
	PARAMETER				MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
	High level innut valence	OE input	2.4		5.5	2		5.5	V
VIH	High-level input voltage	All others	2		5.5	2		5.5	1 °
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				- 2			-3.2	mA
loL	Low-level output current				12			24	mA
TA	Operating free-air temperature		- 55		125	0		70	°C

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.



PAL16L8A, PAL16R4A, PAL16R6A, PAL16R8A STANDARD HIGH-SPEED PAL® CIRCUITS

recommended operating conditions

				M SUFFIX		(
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
fclock	Clock frequency		0		25	0		35	MHz
	Data dissatism and Nation	Clock high	15			12			
t _w	Pulse duration, see Note 2	Clock low	20			16			ns
t _{su}	Setup time, input or feedback before CLK ↑		25			20			ns
th	Hold time, input or feedback after CLK↑		0			0			ns

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f_{clock}. The minimum pulse durations specified are only for clock high or clock low, but not for both simultaneously.

electrical characteristics over recommended operating free-air temperature range

	24245752		T CONDITIONS†		N	SUFFIX	<	С	SUFFIX		
	PARAMETER	TEST CONDITIONS			MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UNIT
V _{IK}		V _{CC} = MIN,	I _I = -18 mA				-1.5			- 1.5	V
VoH		V _{CC} = MIN,	I _{OH} = MAX		2.4	3.2		2.4	3.3		V
VOL		V _{CC} = MIN,	I _{OL} = MAX			0.25	0.4		0.35	0.5	V
lozh	Outputs	V MAN	V- 27V				20			20	
10ZH	I/O ports	V _{CC} = MAX,	$V_0 = 2.7 \text{ V}$				100			100	μΑ
1	Outputs	VCC = MAX,	V _O = 0.4 V				- 20			- 20	μΑ
IOZL	I/O ports	VCC = WAX,	VO = 0.4 V				-250			- 250	μΑ
lj		$V_{CC} = MAX,$	$V_{I} = 5.5 V$				0.2			0.1	mA
Ιн		$V_{CC} = MAX,$	$V_1 = 2.7 V$				25			20	μА
			.,	OE INPUT			-0.25			-0.4	
ηL		V _{CC} = MAX,	$V_{i} = 0.4 V$	All others			-0.2			-0.2	mA
IO§		V _{CC} = MAX,	$V_0 = 2.25 \text{ V}$		- 30		-125	-30		-125	mA
lcc		$V_{CC} = MAX,$ $V_{I} = 0 V$	Outputs Open			140	185		140	180	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

PARAMETER	FROM	то	TEST COMPLETIONS		M SUFF	IX	(SUFFIX	<	UNIT
PANAIVIETEN	FROW	TEST CONDITIONS	TEST CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
f _{max}				25	45		35	45		MHz
^t pd	1, 1/0,	0, 1/0			15	30		15	25	ns
t _{pd}	CLK↑	Q	$R_L = 500 \Omega$,		10	20		10	15	ns
t _{en}	ŌĒ↓	Q	$C_L = 50 pF$,		15	25		15	22	ns
t _{dis}	ŌĒ↑	Q	See Note 3		10	25		10	15	ns
t _{en}	1, 1/0	0, 1/0			14	30		14	25	ns
^t dis	1, 1/0	0, 1/0			13	30		13	25	ns

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§]The output conditions have been chosen to produce a current that closely aproximates one half of the true short-circuit output current, Ins.

PAL16L8A-2, PAL16R4A-2, PAL16R6A-2, PAL16R8A-2 STANDARD HIGH-SPEED PAL® CIRCUITS

recommended operating conditions

				VI SUFF	IX		C SUFFIX		LIBUT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
fclock	Clock frequency		0		16	0		18	MHz
+	Pulse duration, see Note 2	Clock high	28		***************************************	25			
τ _w	Tuise duration, see Note 2	Clock low	28			25			ns
t _{su}	Setup time, input or feedback	before CLK↑	35			28			ns
th	Hold time, input or feedback a	fter CLK↑	0			0			ns

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f_{clock}. The minimum pulse durations specified are only for clock high or clock low, but not for both simultaneously.

electrical characteristics over recommended operating free-air temperature range

	PARAMETER	750	T CONDITIONS†		٨	SUFFI	X	С	SUFFIX	(UNIT
FANAIVIE I EK		168	TEST CONDITIONS.			TYP [‡]	MAX	MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = MIN,	I _I = -18 mA				-1.5			- 1.5	V
Vон		V _{CC} = MIN,	I _{OH} = MAX		2.4	3.2		2.4	3.3		V
VOL		V _{CC} = MIN,	I _{OL} = MAX			0.25	0.4		0.35	0.5	V
lozh	Outputs	V MAY	V _O = 2.7 V				20			20	_
·02n	I/O ports	$V_{CC} = MAX,$	$v_0 = 2.7 \text{ v}$				100			100	μΑ
1	Outputs	VCC = MAX,	Vo = 0.4 V				- 20			- 20	
IOZL	I/O ports	T VCC = MAX,	ν ₀ = 0.4 ν				- 250			- 250	μΑ
l _i		V _{CC} = MAX,	$V_{ } = 5.5 V$				0.2			0.1	mA
JН		$V_{CC} = MAX$,	V _I = 2.7 V				25			20	μΑ
				OE INPUT			-0.2			-0.2	
ΊL		$V_{CC} = MAX,$	$V_1 = 0.4 V$	All others			-0.1			-0.1	mA
IO§		V _{CC} = MAX,	$V_0 = 2.25 \text{ V}$		-30		- 125	- 30		- 125	mA
lcc		$V_{CC} = MAX,$ $V_{I} = 0 V$	Outputs Open			75	95		70	90	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

DARAMETER	50014		TEST CONDITIONS	M SUFFIX			C			
PARAMETER	FROM	то	TEST CONDITIONS		TYP [‡]	MAX	MIN	TYP‡	MAX	UNIT
fmax				16	25		18	25		MHz
t _{pd}	1, 1/0,	0, 1/0			25	40		25	35	ns
t _{pd}	CLK ↑	a	$R_L = 500 \Omega$,		11	35		11	25	ns
t _{en}	ŌĒ↓	Q	$C_L = 50 pF$,		20	35		20	25	ns
^t dis	ŌĒ↑	a	See Note 3		11	30		11	20	ns
t _{en}	1, 1/0	0, 1/0			25	40		25	35	ns
tdis	1, 1/0	0, 1/0			25	35		25	30	ns

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§]The output conditions have been chosen to produce a current that closely aproximates one half of the true short-circuit output current, IOS.

PAL20L8A, PAL20R4A, PAL20R6A, PAL20R8A STANDARD HIGH-SPEED PAL® CIRCUITS

D2706, DECEMBER 1982-REVISED DECEMBER 1987

- Standard High Speed (25 ns) PAL Family
- Choice of Input/Output Configuration
- Preload Capability on Output Registers
- DIP Options Include Both 300-mil Plastic and 600-mil Ceramic


DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
'PAL20L8A	14	2	0	6
'PAL20R4A	12	0	4 (3-state buffers)	4
'PAL20R6A	12	0	6 (3-state buffers)	2
'PAL20R8A	12	0	8 (3-state buffers)	0

description


These programmable array logic devices feature high speed and a choice of either standard or half-power speeds. They combine Advanced Low-Power Schottky[†] technology with proven titanium-tungsten fuses. These devices will provide reliable, high performance substitutes over conventional TTL logic. Their easy programmability allows for quick design of "custom" functions and typically result in a more compact circuit board. In addition, chip carriers are also available for further reduction in board space.

In addition, extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The PAL20' series is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The commercial range is characterized from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.



PAL20L8'
M SUFFIX . . . FH OR FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIFW)





PAL20R4' M SUFFIX . . . JW PACKAGE C SUFFIX . . . JW OR NT PACKAGE (TOP VIEW) OUTCLK 1 24 V_{CC} 21 1/0 1 □4 1 🛮 5 20 Q 19 🖸 Q 18 Q 17 Q 16 1/0 1 10 15 1/0

GND 712

14 📗 📗

13 OE






PAL20R8'

		PAL2	DR4'		
M SUFF	IX	. FH	OR FI	K PAC	KAGE
C St	JFFIX		FN PA	ACKAC	3E
	ť	TOP V	(IEW)		
	•				
		7			
		OUTCLK NC	VCC	0	
		ōž	> _	_ ≥	
	4 3	2 1	28 27	7 26	7
ıhs	, ,	- '	2021	25	d 1/0
. 5					7
1 6				24	9 -
1 4 7				23	Qα
NC []8				22	□ NC
1 🛮 9				21	ďα
1 🛮 10				20	ďα
1 1511				19	_
	12 13	14 15	16 17		٦″~
	عَث		صد	ےما	
		ე ე	등 -	0	
		GND	Ü	_	
		-			


DA 1 00D 4/




PAL20R8'

M SUFFIX . . . FH OR FK PACKAGE


PAL20R6'



functional block diagrams (positive logic)





PAL20R4A PAL20R4A-2






functional block diagrams (positive logic)
























PAL20L8A, PAL20R4A, PAL20R6A, PAL20R8A STANDARD HIGH-SPEED PAL® CIRCUITS

absol	ute max	imum	ratings	over	operating	free-air	temperature	range	(unless	otherw	ise noted)	

Supply voltage, VCC (see Note 1)		. 7	٧
Input voltage (see Note 1)		5.5	٧
Voltage applied to a disabled output (see Note 1)		5.5	٧
Operating free-air temperature range: M SUFFIX 55	°C to	125°	°C
C SUFFIX	0°C to	709	٥С
Storage temperature range65	°C to	150	٥С

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

	PARAMETER			M SUFFIX C SUFFIX					UNIT
				NOM	MAX	MIN	NOM	MAX	UNII
Vcc	V _{CC} Supply voltage			5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage		2		5.5	2		5.5	>
VIL	V _{IL} Low-level input voltage				0.8			0.8	V
IOH High-level output current					- 2			-3.2	mA
IOL Low-level output current				12			24	mA	
fclock	Clock frequency		0		20	0		30	MHz
	Pulse duration, clock	High	20			15			ns
tw	ruise duration, clock	Low	20			15			ns
t _{su}	Setup time, input or feedback before OUTCLK1		30			25			ns
th	th Hold time, input or feedback after OUTCLK1		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.

PAL20L8A, PAL20R4A, PAL20R6A, PAL20R8A STANDARD HIGH-SPEED PAL® CIRCUITS

electrical characteristics over recommended free-air operating temperature range

BA	RAMETER	TEST CONDITIONS†	N	1 SUFFI	Х	C	LINUT		
PAI	NAMETER	TEST CONDITIONS.	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
ViK		V _{CC} = MIN, I _I = -18 mA			- 1.5			- 1.5	V
Voн		V _{CC} = MIN, I _{OH} = MAX	2.4	3.2		2.4	3.3		V
VOL		V _{CC} = MIN, I _{OL} = MAX		0.25	0.4		0.35	0.5	V
lozu	O, Q outputs	V _{CC} = MAX, V _{IH} = 2.7 V			20			20	μА
lozh	I/O ports	VCC = MAX, VIH = 2:7 V			100			100	μΑ
	O, Q outputs	$V_{CC} = MAX, V_{IH} = 0.4 V$	Ĺ		- 20			- 20	
lozL	I/O ports	VCC = WAX, VIH = 0.4 V			- 250			- 250	μΑ
ſ.	OE Input	V MAY V. E.E.V.			0.2			0.2	
11	All others	$V_{CC} = MAX, V_I = 5.5 V$			0.1			0.1	mA
1	OE Input	V MAN V 27V			40			40	
ΉΗ	All others	$V_{CC} = MAX$, $V_I = 2.7 V$			20			20	μΑ
	OE Input	MAN N 0 4 N			-0.4			-0.4	
ηL	All others	$V_{CC} = MAX, V_I = 0.4 V$			-0.2			-0.2	mA
IO§		$V_{CC} = MAX$, $V_{O} = 2.25 V$	- 30		- 125	- 30		- 125	mA
lcc		$V_{CC} = MAX$, $V_I = 0 V$, Outputs open, \overline{OE} at V_{IH}		150	210		150	210	mA

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are V_{CC} = 5 V, T_A = 25 °C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	FDOM	FROM TO TEST CONDITIONS		N	M SUFFIX			C SUFFIX		
PARAMETER	FRUM	10	TEST CONDITIONS		TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
f _{max}				20			30			MHz
t _{pd}	I, I/O	0, 1/0			15	30		15	25	ns
^t pd	OUTCLK↑	Q	$R_L = 500 \Omega$,		10	20		10	15	ns
t _{en}	ŌĒ	Q	C _L = 50 pF		10	25		10	20	ns
t _{dis}	ŌĒ↑	Q	See Note 2		11	25		11	20	ns
t _{en}	I, I/O	0, 1/0			14	30		14	25	ns
^t dis	1, 1/0	0, 1/0			12	30		12	25	ns

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

[§]The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit current, IOS.




FIGURE 1. PRELOAD WAVEFORMS

preload procedure for registered outputs

- Step 1 Pin 13 to VIH, Pin 1 to VIL, and VCC to 5 volts.
- Step 2 Pin 14 to VIHH for 10 to 50 microseconds.
- Step 3 Apply V_{IL} for a low and V_{IH} for a high at the Q outputs.
- Step 4 Pin 14 to VIL.
- Step 5 Remove the voltages applied to the outputs.
- Step 6 Pin 13 to VIL.
- Step 7 Check the output states to verify preload.

D3085, JANUARY 1988


TIBPAD16N8-7C HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER


 Very-High-Speed Address Decoder (Ideal for Use with High Speed Processors)

- I/O Propagation Delay: 7 ns Max
- Field Programmable on Standard PLD Programmers
- Fully TTL Compatible
- Security Fuse Prevents Unauthorized Duplication
- Dependable Texas Instruments Quality and Reliability
- Potential Applications
 Address Decoders
 Code Detectors
 Peripheral Selectors
 Fault Monitors
 Machine State Decoders

description

The TIBPAD16N8 is a very-high-speed Programmable Address Decoder featuring 7 ns maximum propagation delay, the highest speed in the TTL programmable logic family. The TIBPAD16N8 utilizes the IMPACT-X™ process and proven titanium-tungsten fuse technology to provide reliable, high performance substitutes for conventional TTL logic.





EN PACKAGE


The TIBPAD16N8 contains 10 dedicated inputs and 8 outputs. Each output has two product terms, one of which is used to enable the inverting buffer associated with the respective output. Six of the outputs are I/O ports, the remaining two are dedicated outputs. Each of the six I/O ports can be individually programmed as an input or an output; this allows the device to be used for functions requiring up to 16 inputs and 2 outputs or 10 inputs and 8 outputs.

The TIBPAD16N8 is supplied with all six I/O ports in the input configuration (output buffers in the high-impedance state). If an I/O port is selected to be an output, it must be programmed accordingly. It is recommended that all unused outputs on this device remain in the three-state condition for better noise immunity.

The TIBPAD16N8-7C is characterized for operation from 0 °C to 75 °C.

IMPACT-X is a trademark of Texas Instruments Incorporated.

functional block diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to a disabled output (see Note 1)	5.5 V
Operating free-air temperature range	0°C to 75°C
Storage temperature range	65°C to 150°C

NOTE 1: These ratings apply except for programming pins during programming cycle.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	٧
ЮН	High-level output current			-3.2	mA
lor	Low-level output current			24	mA
TA	Operating free-air temperature	0		75	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
VIK	$V_{CC} = 4.75 \text{ V}, I_{I} = -18 \text{ mA}$			-1.5	V
VoH	$V_{CC} = 4.75 \text{ V}, I_{OH} = -3.2 \text{ mA}$	2.4	3		V
V _{OL}	$V_{CC} = 4.75 \text{ V}, I_{OL} = 24 \text{ mA}$		0.3	0.5	٧
l _l	$V_{CC} = 5.25 \text{ V}, V_{I} = 5.5 \text{ V}$			0.2	mA
lozh [‡]	$V_{CC} = 5.25 \text{ V}, V_{O} = 2.7 \text{ V}$			0.1	mA
lozL [‡]	$V_{CC} = 5.25 \text{ V}, V_{O} = 0.4 \text{ V}$			-0.1	mA
ин [‡]	$V_{CC} = 5.25 \text{ V}, V_{I} = 2.7 \text{ V}$			25	μΑ
I _{IL} ‡	$V_{CC} = 5.25 \text{ V}, V_{I} = 0.4 \text{ V}$			-0.25	mA
IO [§]	$V_{CC} = 5 \text{ V}, \qquad V_{O} = 0.5 \text{ V}$	- 30	-70	-130	mA
lcc	$V_{CC} = 5.25 \text{ V}, V_{I} = 0, \text{Outputs open}$		120	180	mA
CL	V _I = 2 V		5		pF
C _o	$V_0 = 2 V$		6		pF

 $^{^{\}dagger}$ All typical values are at VCC = 5 V, TA = 25 °C.

switching characteristics with two outputs switching (typical PAD mode) over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t pd	I, I/O	O, I/O 2 outputs switching	R1 = 200 Ω,	2	5	7	ns
t _{en}	1, 1/0	0, 1/0	$R2 = 390 \Omega$	3	8	10	ns
^t dis	I, I/O	0, 1/0		3	8	10	ns

[†]All typical values are at V_{CC} = 5 V, T_A = 25 °C



[‡]I/O leakage is the worst case of IOZL and IIL or IOZH and IIH.

[§] This parameter approximates I_{OS}. The condition V_O = 0.5 V takes tester noise into account. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

- 3.5 V

-- 0.3 V

≈ 3.3 V

tdis


TIBPAD16N8-7C HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR THREE-STATE OUTPUTS

OUTPUT

CONTROL

(low-level

enabling)



WAVEFORM 1 V_{OL} + 0.5 V 1.5 V S1 CLOSED v_{OL} (See Note B) tdis ۷он WAVEFORM 2 VOH−0.5 V S1 OPEN (See Note B) ≈0 V

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS **ENABLE AND DISABLE TIMES. THREE-STATE OUTPUTS**

- NOTES: A. C_I includes probe and jig capacitance and is 50 pF for t_{pd} and t_{en}, 5 pF for t_{dis}.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%
 - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

FIGURE 1

WORST CASE MULTIPLE OUTPUT SWITCHING CHARACTERISTICS

WORST CASE PROPAGATION DELAY TIME vs

NUMBER OF OUTPUTS SWITCHING




FIGURE 2

TIBPAD16N8-7C HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER

TYPICAL CHARACTERISTICS





FIGURE 3



5.2

5.0

4.8


4.6 4.4


4.2 4.0

4.5

VCC-Supply Voltage-V FIGURE 5

4.75







tPHL

tPLH.

5.25

5.5

TIBPAD18N8-6C HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER/NAND ARRAY


D3086, DECEMBER 1987

- Very High Speed Address Decoder (Ideal for Use with High Speed Processors)
- I/O Propagation Delay: 6 ns Max
- Suitable for High Speed NAND-NAND Logic Implementation
- Field Programmable on Standard PLD **Programmers**
- Fully TTL Compatible
- Security Fuse Prevents Unauthorized Duplication
- Dependable Texas Instruments Quality and Reliability
- Potential Applications Address Decoders Random Logic (NAND-NAND) Code Detectors **Peripheral Selectors Fault Monitors**

Machine State Decoders



FN PACKAGE (TOP VIEW)



description

The TIBPAD18N8-6C is a very-high-speed Programmable Address Decoder featuring 6-ns maximum propagation delay, the highest speed in the TTL programmable logic family. The TIBPAD18N8 uses the IMPACT-X™ process and proven titanium-tungsten fuse technology to provide reliable, high-performance substitutes for conventional TTL logic.

The TIBPAD18N8-6C contains 10 dedicated inputs and 8 product terms, each followed by an inverting buffer leading to an I/O port. Each of the eight I/O ports can be individually programmed as an input or an output, depending on the state of the fuse controlling the output buffer, as indicated by Table 1. This allows the device to be used for functions ranging from 17 inputs and a single output to 10 inputs and 8 outputs.

A high-speed feedback path, which does not go through the output buffer, is provided to offer higher performance operation in designs where feedback is required. The architectural fuse on the I/O multiplexer is used for the selection of this path (see Table 2). This makes the TIBPAD18N8-6C ideal for the implementation of a very fast NAND-NAND logic.

The TIBPAD18N8 is supplied with all eight I/O ports in the input configuration (output buffers in the highimpedance state). If an I/O port is selected to be an output, it must be programmed accordingly. It is recommended that all unused outputs on this device remain in the high-impedance state for better noise immunity.

The TIBPAD18N8-6C is characterized for operation from 0°C to 75°C.

IMPACT-X is a trademark of Texas Instruments Incorporated.



functional block diagram (positive logic)





Table 1. Output Buffer Programming

ARCHITECTURAL FUSE	OPERATION
	Input
Intact	(Output Buffer
	in Hi-Z State)
Blown	Output

Table 2. I/O Multiplexer Programming

ARCHITECTURAL FUSE	OPERATION
Intact	I/O Feedback
Blown	High-Speed
ΠWUI	Feedback







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage (see Note 1) 5	5.5 V
Voltage applied to a disabled output (see Note 1)	5.5 V
Operating free-air temperature range	75°C
Storage temperature range	50°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage (see Note 2)	2			٧
VIL	Low-level input voltage (see Note 2)			0.8	V
Іон	High-level output current			-3.2	mA
lOL	Low-level output current			24	mA
TA	Operating free-air temperature	0		75	°C

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

electrical characteristics over recommended operating free-air temperature range (unless otherwise

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
VIK	$V_{CC} = 4.75 \text{ V}, I_{I} = -18 \text{ mA}$			-1.2	٧
Voн	V _{CC} = 4.75 V, I _{OH} = MAX	2.4	3		٧
VOL	$V_{CC} = 4.75 \text{ V}, I_{OL} = \text{MAX}$		0.37	0.5	٧
lozh	$V_{CC} = 5.25 \text{ V}, V_{O} = 2.7 \text{ V}$			20	μΑ
IOZL	$V_{CC} = 5.25 \text{ V}, V_{O} = 0.4 \text{ V}$			- 20	μΑ
lį	$V_{CC} = 5.25 \text{ V}, V_{I} = 5.5 \text{ V}$			0.2	μΑ
ήн	$V_{CC} = 5.25 \text{ V}, V_{I} = 2.7 \text{ V}$			20	μΑ
կլ	$V_{CC} = 5.25 \text{ V}, V_{I} = 0.4 \text{ V}$			-0.25	mA
los	$V_{CC} = 5.25 \text{ V}, V_{O} = 0 \text{ V}$				mA
Icc	$V_{CC} = 5.25 \text{ V}, V_{I} = 4.5 \text{ V}$		140	180	mA

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
		I/O (no feedback)			4	6	ns
[†] pd	1	I/O (with 1 feedback path — I/O MUX fuse blown)	$R1 = 200 \Omega$,		8	10	ns
	I	I I/O (with 2 feedback paths $R2 = 390 \Omega$, $-$ I/O MUX fuse blown) $C_L = 50 \text{ pF}$			12	14	ns
		I/O (with 3 feedback paths — I/O MUX fuse blown)	-		16	18	ns

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 \, ^{\circ}\text{C}$.





HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER/NAND ARRAY

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR THREE-STATE OUTPUTS





VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance and is 50 pF for t_{pd} and t_{en} , 5 pF for t_{dis} .
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%
 - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

FIGURE 1



TIBPAL16L8-12M, TIBPAL16R4-12M, TIBPAL16R6-12M, TIBPAL16R8-12M TIBPAL16L8-10C, TIBPAL16R4-10C, TIBPAL16R6-10C, TIBPAL16R8-10C HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS

D3023, MAY 1987-JANUARY 1988

High-Performance Operation:

fmax (w/o feedback)

TIBPAL16R'-10C Series . . . 62.5 MHz TIBPAL16R'-12M Series . . . 56 MHz

fmax (with feedback)

TIBPAL16R'-10C Series . . . 55.5 MHz

TIBPAL16R'-12M Series . . . 48 MHz

Propagation Delay

TIBPAL16L-10C . . . 10 ns Max TIBPAL16L-12M . . . 12 ns Max


- Functionally Equivalent, but Faster than Existing 20-Pin PALs
- Preload Capability on Output Registers Simplifies Testing
- Power-Up Clear on Registered Devices (All Register Outputs are Set Low, but Voltage Levels at the Output Pins Remain High)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Security Fuse Prevents Duplication
- Dependable Texas Instruments Quality and Reliability

DEVICE	INPUTS	3-STATE 0 OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state)	4
PAL16R6	8	0	6 (3-state)	2
PAL16R8	8	0	8 (3-state)	0

TIBPAL16L8'
M SUFFIX . . . J PACKAGE
C SUFFIX . . . J OR N PACKAGE
(TOP VIEW)



TIBPAL16L8'
M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)



Pin assignments in operating mode

description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT™ circuits combine the latest Advanced Low-Power Schottky† technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom-functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

All of the register outputs are set to a low level during power-up. Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The TIBPAL16' M series is characterized for operation over the full military temperature range of -55 °C to 125 °C. The TIBPAL16' C series is characterized for operation from 0 °C to 75 °C.

IMPACT™ is a trademark of Texas Instruments Incorporated. PAL® is a registered trademark of Monolithic Memories Inc.


[†]Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.




TIBPAL16R4' M SUFFIX . . . J PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW)



TIBPAL16R6' M SUFFIX . . . J PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW)




TIBPAL16R8' M SUFFIX . . . J PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW)




Pin assignments in operating mode


TIBPAL16R4' M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



TIBPAL16R6' M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




TIBPAL16R8' M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




functional block diagrams (positive logic)

'PAL16L8



'PAL16R4




→ denotes fused inputs




functional block diagrams (positive logic)






'PAL16R8




∼ denotes fused inputs





















TIBPAL16L8-12M, TIBPAL16R4-12M, TIBPAL16R6-12M, TIBPAL16R8-12M TIBPAL16L8-10C, TIBPAL16R4-10C, TIBPAL16R6-10C, TIBPAL16R8-10C HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	. 7	ν
Input voltage (see Note 1)	5.5	V
Voltage applied to a disabled output (see Note 1)	5.5	V
Operating free-air temperature range: M suffix	25	ο,C
C suffix 0 °C to	75°	,C
Storage temperature range -65°C to 1	509	C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

	PARAMETER			-12M			-10C		UNIT
	FARAIVIETER		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	V _{CC} Supply voltage			5	5.5	4.75	5	5.25	V
VIH	V _{IH} High-level input voltage (see Note 2)				5.5	2		5.5	V
VIL	V _{IL} Low-level input voltage (see Note 2)				0.8			0.8	V
ІОН	IOH High-level output current				- 2			- 3.2	mA
loL	I _{OL} Low-level output current				12			24	mA
fclock	clock Clock frequency		0		56	0		62.5	MHz
	Pulse duration, clock (see Note2)	High	9			8			ns
tw	ruise duration, clock (see Note2)	Low	9			8			115
t _{su}	t _{SU} Setup time, input or feedback before CLK↑		11			10			ns
th	th Hold time, input or feedback after CLK↑		0			0			ns
TA	Operating free-air temperature		- 55	25	125	0	25	75	°C

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

electrical characteristics, over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS†		-12M				UNIT		
	TEST CONDITIONS			TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK	V _{CC} = MIN,	I _I = -18 mA		-0.8	- 1.5		-0.8	- 1.5	٧
Voн	V _{CC} = MIN,	IOH = MAX	2.4	3.2		2.4	3.2		٧
VOL	V _{CC} = MIN,	I _{OL} = MAX		0.3	0.5		0.3	0.5	V
^I OZH [§]	$V_{CC} = MAX$,	$V_0 = 2.4 V$			100			100	μΑ
^I OZL [§]	$V_{CC} = MAX$	V _O = 0.4 V			- 100			- 100	μΑ
lį	V _{CC} = MAX,	V _I = 5.5 V			0.2			0.2	mA
l _{IH} §	$V_{CC} = MAX$,	V ₁ = 2.4 V			25			25	μΑ
I _{IL} §	$V_{CC} = MAX$,	V _I = 0.4 V		-0.08	-0.25		-0.08	-0.25	mA
los¶	V _{CC} = 5 V,	V _O = 0	-30	- 70	- 130	- 30	- 70	- 130	mA
1	V _{CC} = MAX,	Outputs Open		140 180			140	180	mA
lcc	$V_{\parallel} = 0 V,$					140 160		IIIA	
C _{in}	f = 1 MHz,	V _I = 2 V		5			5		pF
C _{out}	f = 1 MHz,	V _O = 2 V		6			6		pF
CCLK	f = 1 MHz,	V _{CLK} = 2 V		6			6		pF

[†] For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] I/O leakage is the worst case of IOZL and IIL or IOZH and IIH, respectively.

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

TIBPAL16L8-12M, TIBPAL16R4-12M, TIBPAL16R6-12M, TIBPAL16R8-12M TIBPAL16L8-10C, TIBPAL16R4-10C, TIBPAL16R8-10C HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS

switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

PARAMETER	FROM TO	то	TEST CONDITIONS	-12M				UNIT		
PANAMETER	FROIVI	10	TEST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
f _{max} ‡	With Fe	edback		48	80		55.5	80		MHz
'max '	Without	Feedback		56	85		62.5	85		IVITZ
^t pd	1, 1/0	0, 1/0	1	3	7	12	3	. 7	10	ns
t _{pd}	CLK↑	Q	R1 = 200 Ω, $R_2 = 390 Ω,$	2	5	10	2	5	8	ns
t _{en}	OE↓	Q	_	1	4	10	1	4	10	ns
^t dis	OE↑	Q	See Figure 1	1	4	10	1	4	10	ns
t _{en}	1, 1/0	0, 1/0		3	8	12	3	8	10	ns
^t dis	1, 1/0	0, 1/0]	3	8	12	3	8	10	ns

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.



 $^{^{\}ddagger}f_{\text{max}} \text{ (with feedback) } = \frac{1}{t_{\text{su}} + t_{\text{pd}} \text{ (CLK to } \Omega)}, \ f_{\text{max}} \text{ (without feedback) } = \frac{1}{t_{\text{w}} \text{ high } + t_{\text{w}} \text{ low}}$


TIBPAL16L8-12M, TIBPAL16R4-12M, TIBPAL16R6-12M, TIBPAL16R8-12M TIBPAL16L8-10C, TIBPAL16R4-10C, TIBPAL16R6-10C, TIBPAL16R8-10C HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS

preload procedure for registered outputs (see Note 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With VCC at 5 volts and Pin 1 at VIL, raise Pin 11 to VIHH.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse Pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower Pin 11 to V_{IL}. Preload can be verified by observing the voltage level at the output pin.

preload waveforms (see Note 3)




NOTE 3: $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns.}$ $V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V.}$




TIBPAL16L8-12M, TIBPAL16R4-12M, TIBPAL16R6-12M, TIBPAL16R8-12M TIBPAL16L8-10C, TIBPAL16R4-10C, TIBPAL16R6-10C, TIBPAL16R8-10C HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR THREE-STATE OUTPUTS




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PULSE DURATIONS



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS **ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS**

- NOTES: A. C_L includes probe and jig capacitance and is 50 pF for t_{pd} and t_{en}, 5 pF for t_{dis}.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
 - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

FIGURE 1



metastable characteristics for TIBPAL16R4-10C, TIBPAL16R6-10C, and TIBPAL16R8-10C

At some point in every system designer's career, he or she is faced with the problem of synchronizing two digital signals operating at two different frequencies. This problem is typically overcome by synchronizing one of the signals to the local clock through use of a flip-flop. However, this solution presents an awkward dilemna since the setup and hold time specifications associated with the flip-flop are sure to be violated. The metastable characteristics of the flip-flop can influence overall system reliability.

Whenever the setup and hold times of a flip-flop are violated, its output response becomes uncertain and is said to be in the metastable state if the output hangs up in the region between V_{IL} and V_{IH} . This metastable condition lasts until the flip-flop falls into one of its two stable states, which takes longer than the specified maximum propagation delay time (CLK to Q max).

From a system engineering standpoint, a designer cannot use the specified data sheet maximum for propagation delay time when using the flip-flop as a data synchronizer — how long to wait after the specified data sheet maximum must be known before using the data in order to guarantee reliable system operation.

The circuit shown in Figure 2 can be used to evaluate MTBF (Mean Time Between Failure) and Δt for a selected flip-flop. Whenever the Q output of the DUT is between 0.8 V and 2 V, the comparators are in opposite states. When the Q output of the DUT is higher than 2 V or lower than 0.8 V, the comparators are at the same logic level. The outputs of the two comparators are sampled a selected time (Δt) after SCLK. The exclusive OR gate detects the occurrence of a failure and increments the failure counter.




FIGURE 2. METASTABLE EVALUATION TEST CIRCUIT

In order to maximize the possibility of forcing the DUT into a metastable state, the input data signal is applied so that it always violates the setup and hold time. This condition is illustrated in the timing diagram in Figure 3. Any other relationship of SCLK to data will provide less chance for the device to enter into the metastable state.




FIGURE 3. TIMING DIAGRAM



TIBPAL16R4-10C, TIBPAL16R6-10C, TIBPAL16R8-10C HIGH-PERFORMANCE IMPACT™PAL® CIRCUITS

By using the described test circuit, MTBF can be determined for several different values of Δt (see Figure 2). Plotting this information on semilog paper demonstrates the metastable characteristics of the selected flip-flop. Figure 4 shows the results for the TIBPAL16'-10 operating at 1 MHz.




FIGURE 4. METASTABLE CHARACTERISTICS

From the data taken in the above experiment, an equation can be derived for the metastable characteristics at other clock frequencies.

The metastable equation: $\frac{1}{MTBF} = f_{SCLK} \times f_{data} \times C1 e^{(-C2 \times \Delta t)}$

The constants C1 and C2 describe the metastable characteristics of the device. From the experimental data, these constants can be solved for: $C1 = 9.15 \times 10^{-7}$ and C2 = 0.959

Therefore

$$\frac{1}{\text{MTBF}}$$
 = fSCLK × f_{data} × 9.159 × 10-7 e (-0.959 × Δt)

definition of variables

DUT (Device Under Test): The DUT is a 10-ns registered PAL programmed with the equation Q := D.

MTBF (Mean Time Between Failures): The average time (s) between metastable occurrences that cause a violation of the device specifications.

fSCLK (system clock frequency): Actual clock frequency for the DUT.

fdata (data frequency): Actual data frequency for a specified input to the DUT.

C1: Calculated constant that defines the magnitude of the curve.

C2: Calculated constant that defines the slope of the curve.


 t_{rec} (metastability recovery time): Minimum time required to guarantee recovery from metastability, at a given MTBF failure rate. $t_{\text{rec}} = \Delta t - t_{\text{pd}}$ (CLK to Q, max)


Δt: The time difference (ns) from when the synchronizing flip-flop is clocked to when its output is sampled.

The test described above has shown the metastable characteristics of the TIBPAL16R4/R6/R8-10 series. For additional information on metastable characteristics of Texas Instruments logic circuits, please refer to TI Applications publication #SDAA004, "Metastable Characteristics, Design Considerations for ALS, AS, and LS Circuits."




TYPICAL CHARACTERISTICS






PROPAGATION DELAY TIME






TYPICAL CHARACTERISTICS



SUPPLY CURRENT





TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M TIBPAL16L8-12C, TIBPAL16R4-12C, TIBPAL16R6-12C, TIBPAL16R8-12C HIGH-PERFORMANCE IMPACT™PAL® CIRCUITS

JANUARY 1986-REVISED DECEMBER 1987

- High-Performance Operation Propagation Delay
 M Suffix . . . 12 ns Max
 C Suffix . . . 15 ns Max
- Functionally Equivalent, but Faster than PAL16L8B, PAL16R4B, PAL16R6B, and PAL16R8B
- Power-Up Clear on Registered Devices
 (All Registered Outputs are Set Low)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

DEVICE	INPUTS	3-STATE 0 OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state)	4
PAL16R6	8	0	6 (3-state)	2
PAL16R8	8	0	8 (3-state)	0

description


These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT™ circuits combine the latest Advanced Low-Power Schottky[†] technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of "custom" functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

The TIBPAL16' M series is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The TIBPAL16' C series is characterized for operation from $0\,^{\circ}\text{C}$ to $75\,^{\circ}\text{C}$.

TIBPAL16L8' M SUFFIX . . . J PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW) 720] VCC 19 0 ιП 1 🛮 3 18 1/0 17 □ I/O 1 5 16 1/0 15 I/O 14 1/0 1 T8 13 1/0 1 🛮 9 12 TO

TIBPAL16L8'
M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)

GND T10



Pin assignments in operating mode

IMPACT™ is a trademark of Texas Instruments Incorporated. PAL® is a registered trademark of Monolithic Memories Inc.

† Note of the trademark of the trademark


PRODUCTION DATA documents contain information

standard warranty. Production processing does not


necessarily include testing of all parameters.




TIBPAL16R4' M SUFFIX . . . J PACKAGE C SUFFIX. . . J OR N PACKAGE (TOP VIEW)



TIBPAL16R6' M SUFFIX . . . J PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW)




TIBPAL16R8' M SUFFIX . . . J PACKAGE C SUFFIX . . . J OR N PACKAGE




Pin assignments in operating mode


TIBPAL16R4' M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




TIBPAL16R6' M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




TIBPAL16R8' M SUFFIX . . . FK PACKAGE C SUFFIX. . . FN PACKAGE (TOP VIEW)







'PAL16R4







TIBPAL16R6-15M, TIBPAL16R6-12C, TIBPAL16R8-15M, TIBPAL16R8-12C HIGH-PERFORMANCE *IMPACT* ™*PAL*® CIRCUITS

functional block diagrams (positive logic)


'PAL16R6




'PAL16R8



















TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M TIBPAL16L8-12C, TIBPAL16R4-12C, TIBPAL16R6-12C, TIBPAL16R8-12C HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS

				, .	41 . 4 11
absolute maximum	ratings ove	r onerating tree-all	' temneratiire range	HINDESS	Otherwise noted)
aboolate maximam	ratings ove	i operating nee an	terriperature runge	(unicoo	other wise noted,

Supply voltage, VCC (see Note 1)	V
Input voltage (see Note 1)	V
Voltage applied to a disabled output (see Note 1)	V
Operating free-air temperature range: M suffix	С
C suffix 0°C to 75°C	С
Storage temperature range65°C to 150°C	С

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions (see Note 2)

	PARAMETER			– 15M		– 12C			UNIT	
	FANAIVIETEN			MIN	NOM	MAX	MIN	NOM	MAX	ONII
VCC	Supply voltage			4.5	5	5.5	4.5	5	5.25	V
V_{IH}	High-level input voltage					5.5	2		5.5	V
VIL	Low-level input voltage					0.8			0.8	V
IОН	High-level output current					- 2			-3.2	mA
loL	w-level output current					12			24	mA
fclock	Clock frequency			0		50	0		62	MHz
	Pulse duration, clock (see Note2)	High		9			7			
t _w	ruise duration, clock (see Note2)	Low		10			8			ns
t _{su}	Setup time, input or feedback before CLK↑			15			10			ns
th	Setup time, input or feedback before CLK Hold time, input or feedback after CLK↑			0			0			ns
TA	Operating free-air temperature			- 55		125	0		75	°C

NOTE 2: The total clock period of CLK high and CLK low must not exceed clock frequency, f_{clock}. Minimum pulse durations specified are only for CLK high or CLK low, but not for both simultaneously.

electrical characteristics, over recommended operating free-air temperature range

			TEST CONDITIONS	.+		- 15M			- 12C		UNIT						
PARA	AMETER		TEST CONDITIONS	, '	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNII						
VIK		V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	V						
Voн		V _{CC} = MIN,	I _{OH} = MAX		2.4	3.3		2.4	3.3		V						
VOL		V _{CC} = MIN,	I _{OL} = MAX			0.35	0.5		0.35	0.5	٧						
lozh	Outputs		., 0.7.,				20			20	_						
'UZH	I/O ports	Vcc = MAX. Vc = 2					100			100	μΑ						
1	Outputs VCC = MAX, VO =	\/- 0.4\/	(2 - 0.4.)/			- 20			- 20	μΑ							
lozL	I/O ports	VCC = MAX,	$v_0 = 0.4 \text{ v}$				- 250			- 250] #A						
1.	VCC = MAX,		V F F V	Pin 1, 11			0.2			0.1	mA						
Ŋ		ACC = MAY	V = 5.5 V	VI = 3.5 V	V = 5.5 V	V = 5.5 V	V = 5.5 V	V = 5.5 V	V - 5.5 V	All others			0.1			0.1	lii.A
la		V _{CC} = MAX,	V 27V	Pin 1, 11			50			20	μΑ						
ΙΗ		VCC - WAX,	V - 2.7 V	All others			20			20	μΑ						
IIL		$V_{CC} = MAX$,	$V_I = 0.4 V$				-0.2			-0.2	mA						
lo§		V _{CC} = MAX,	V _O = 2.25 V		-30		- 125	- 30		- 125	mA						
lcc		$V_{CC} = MAX,$ $V_{I} = 0 V,$	Outputs Open			170	220		170	200	mA						

 $^{^\}dagger$ For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

TIBPAL16L8-15M, TIBPAL16R4-15M, TIBPAL16R6-15M, TIBPAL16R8-15M TIBPAL16L8-12C, TIBPAL16R4-12C, TIBPAL16R6-12C, TIBPAL16R8-12C HIGH-PERFORMANCE IMPACT™PAL® CIRCUITS

switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

DADAMETER	FROM TO	T0	TEST CONDITIONS		– 15M			- 12C		
PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
f _{max} ‡				50			62			MHz
t _{pd} ‡	I, I/O	0, 1/0			8	15		8	12	ns
t _{pd}	CLK↑	Q	B E00.0		7	12		7	10	ns
t _{en}	OE↑	Ω	$R_L = 500 \Omega$,		8	12		8	10	ns
t _{dis}	OE†	a	C _L = 50 pF See Note 3		7	12		7	10	ns
t _{en}	1, 1/0	0, 1/0			8	15		8	12	ns
t _{dis}	1, 1/0	0, 1/0			8	15		8	12	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.



^{*} Maximum operating frequency and propagation delay are specified for the basic building block. When using feedback, limits must be calculated accordingly.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

TIBPAL16L8-20M, TIBPAL16R4-20M, TIBPAL16R6-20M, TIBPAL16R8-20M TIBPAL16L8-15C, TIBPAL16R4-15C, TIBPAL16R6-15C, TIBPAL16R8-15C HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

FEBRUARY 1984-REVISED DECEMBER 1987


- High-Performance Operation Propagation Delay
 M Suffix . . . 20 ns Max
 C Suffix . . . 15 ns Max
- Functionally Equivalent, but Faster than PAL16L8A, PAL16R4A, PAL16R6A, and PAL16R8A
- Power-Up Clear on Registered Devices (All Registered Outputs are Set Low)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs

DEVICE	INPUTS	3-STATE 0 OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state)	4
PAL16R6	8	0	6 (3-state)	2
PAL16R8	8	0	8 (3-state)	0

description


These programmable array logic devices feature high speed and a choice of either standard or half-power devices. They combine Advanced Low-Power Schottky[†] technology with proven titanium-tungsten fuses. These devices will provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of "custom" functions and typically result in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

The PAL16' M series is characterized for operation over the full military temperature range of -55°C to 125°C. The PAL16' C series is characterized for operation from 0°C to 70°C.



TIBPAL16L8'
M SUFFIX . . . FH OR FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)

GND 10



PAL is a registered trademark of Monolithic Memories Inc.



[†]Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975. IMPACT is a trademark of Texas Instruments Incorporated.

TIBPAL16R4'

M SUFFIX . . . J PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW)


CLK [ı U	20	Vcc
=	2	19	1/0
143	3	18	I/O
1 🛮 🗸	1	17	Q
- 1∏9	5	16	Q
1 [[€	5	15	Q
ı []₹	7	14	Q
1∐8	3	13	I/O
1 🛮 9	9	12	1/0
GND 🛮 1	0	11	ŌĒ

TIBPAL16R6'
M SUFFIX . . . J PACKAGE
C SUFFIX . . . J OR N PACKAGE
(TOP VIEW)



TIBPAL16R8'


M SUFFIX . . . J PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW)



TIBPAL16R4'


M SUFFIX . . . FH OR FK PACKAGE C SUFFIX . . . FN PACKAGE

(TOP VIEW)



TIBPAL16R4


M SUFFIX . . . FH OR FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




TIBPAL16R8'

M SUFFIX . . . FH OR FK PACKAGE C SUFFIX . . . FN PACKAGE


(TOP VIEW)



'PAL16L8




'PAL16R4







'PAL16R6




'PAL16R8



















TIBPAL16L8-20M, TIBPAL16R4-20M, TIBPAL16R6-20M, TIBPAL16R8-20M TIBPAL16L8-15C, TIBPAL16R4-15C, TIBPAL16R6-15C, TIBPAL16R8-15C HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

			/	-41
absolute maximum rating	s over oberating	tree-air temperature	range (uniess	otnerwise notea)

Supply voltage, VCC (see Note 1)	. 7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to a disabled output (see Note 1)	5.5 V
Operating free-air temperature range: M suffix	125°C
C suffix 0°C to	75°C
Storage temperature range65 °C to	150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

	PARAMETER				20M		15C			UNIT
	PARAMETER		М	IN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4	.5	5	5.5	4.5	5	5.25	V
VIH	V _{IH} High-level input voltage			2		5.5	2		5.5	٧
VIL	V _{IL} Low-level input voltage					0.8			0.8	٧
ЮН						- 2			-3.2	mA
lOL	Low-level output current					12			24	mA
fclock	Clock frequency			0		40	0		50	MHz
	Pulse duration, clock (see Note 2)	High		10			8			ns
tw	ruise duration, clock (see Note 2)	Low		11			9			115
t _{su}	t _{SU} Setup time, input or feedback before CLK↑			20			15			ns
th	th Hold time, input or feedback after CLK↑			0			0			ns
TA	Operating free-air temperature		-!	55		125	0		70	°C

NOTE: 2. The total clock period of CLK high and CLK low must not exceed clock frequency, f_{clock}. Minimum pulse durations specified are only for CLK high or CLK low, but not for both simultaneously.

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 995-5762.



TIBPAL16L8-20M, TIBPAL16R4-20M, TIBPAL16R6-20M, TIBPAL16R8-20M TIBPAL16L8-15C, TIBPAL16R4-15C, TIBPAL16R6-15C, TIBPAL16R8-15C HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

electrical characteristics over recommended operating free-air temperature range

В	ARAMETER		TEST CONDITIONS			20M			15C		UNIT
F.	ANAMETEN	1	TEST CONDITIONS		MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	
VIK		V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	٧
Voн		V _{CC} = MIN,	I _{OH} = MAX		2.4	3.2		2.4	3.3		V
VOL	-	V _{CC} = MIN,	I _{OL} = MAX			0.25	0.4		0.35	0.5	V
1	Outputs	V _{CC} = MAX,	V _O = 2.7 V				20			20	
lozh	I/O ports	VCC = IVIAA,	$v_0 = 2.7 \text{ v}$	= 2.7 V			100			100	μΑ
la-	Outputs	VCC = MAX,	V= - 0.4 V				- 20			- 20	μА
lozL	I/O ports	J ACC = INIAV	v ₀ = 0.4 v				-250	- 250] #^
1.		VCC = MAX,	= =	Pin 1, 11			0.2			0.1	mA
h		ACC = MAY	VI = 5.5 V	All others			0.1			0.1	mA
1		V _{CC} = MAX,	V _I = 2.7 V	Pin 1, 11			50			20	^
ΊΗ		ACC = MAY	V = 2.7 V	All others			20			20	μΑ
IIL		V _{CC} = MAX,	V _I = 0.4 V				-0.2			-0.2	mA
lo§		V _{CC} = MAX,	$V_0 = 2.25 \text{ V}$		-30		- 125	- 30		- 125	mA
lcc		$V_{CC} = MAX,$ $V_{I} = 0 V$	Outputs Open			140	190		140	180	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

PARAMETER	FROM	T0	TEST CONDITIONS		20M			15C		
		то		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
f _{max}				40			50			MHz
t _{pd}	I, I/O	0, 1/0			10	20		10	15	ns
t _{pd}	CLK↑	Q	$R_L = 500 \Omega$,		8	15		8	12	ns
t _{en}	OE↓	Q	$C_L = 50 pF$,		8	15		8	12	ns
t _{dis}	OE↑	Q	See Note 3		7	15		7	10	ns
t _{en}	1, 1/0	0, 1/0			10	20		10	15	ns
t _{dis}	1, 1/0	0, 1/0			10	20		10	15	ns

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A 25 °C.

Note 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, Ios.

TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT™PAL® CIRCUITS

FEBRUARY 1984-REVISED MARCH 1989

- High-Performance Operation
 Propagation Delay
 M Suffix 20 ps May
 - M Suffix . . . 20 ns Max C Suffix . . . 15 ns Max
- Functionally Equivalent, but Faster than PAL16L8A, PAL16R4A, PAL16R6A, and PAL16R8A
- Power-Up Clear on Registered Devices (All Registered Outputs are Set Low)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs


DEVICE	INPUTS		REGISTERED Q OUTPUTS	I/O PORTS
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state)	4
PAL16R6	8	0	6 (3-state)	2
PAL16R8	8	0	8 (3-state)	0

description


These programmable array logic devices feature high speed and a choice of either standard or half-power devices. They combine Advanced Low-Power Schottky[†] technology with proven titanium-tungsten fuses. These devices will provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of "custom" functions and typically result in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

The PAL16' M series is characterized for operation over the full military temperature range of -55°C to 125°C. The PAL16' C series is characterized for operation from 0°C to 70°C.

TIBPAL16L8'
M SUFFIX . . . J PACKAGE
C SUFFIX . . . J OR N PACKAGE
(TOP VIEW)



TIBPAL16L8'
M SUFFIX . . . FH OR FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)




PAL is a registered trademark of Monolithic Memories Inc.




[†]Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975. IMPACT is a trademark of Texas Instruments Incorporated.

TIBPAL16R4' M SUFFIX . . . J PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW)




TIBPAL16R6' M SUFFIX . . . J PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW)




TIBPAL16R8' M SUFFIX . . . J PACKAGE C SUFFIX . . . J OR N PACKAGE (TOP VIEW)




TIBPAL16R4' M SUFFIX . . . FH OR FK PACKAGE C SUFFIX . . . FN PACKAGE




TIBPAL16R4' M SUFFIX . . . FH OR FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




TIBPAL16R8' M SUFFIX . . . FH OR FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




'PAL16L8




'PAL16R4




'PAL16R6




'PAL16R8























TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R6-25C, TIBPAL16R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT™PAL® CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)							
Supply voltage, VCC (see Note 1) 7 V							
Input voltage (see Note 1)							
Voltage applied to a disabled output (see Note 1)							
Operating free-air temperature range: M suffix							
C suffix 0°C to 75°C							

Storage temperature range -65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

	PARAMETER		30M			25C			
i	PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
V _{CC} Supply voltage			4.5	5	5.5	4.75	5	5.25	V
VIH					5.5	2		5.5	V
V _{IL} Low-level input voltage					0.8			0.8	V
IOH High-level output current					-2			-3.2	mA
IOL Low-level output current					12			24	mA
fclock	Clock frequency		0		25	0		30	MHz
	Pulse duration, clock (see Note 3)	High	15			10			ns
tw	ruise duration, clock (see Note 3)	Low	20			15			115
t _{SU} Setup time, input or feedback before CLK↑			25			20			ns
th	th Hold time, input or feedback after CLK↑					0			ns
TA	TA Operating free-air temperature				125	0		70	°C

NOTE 2: The total clock period of CLK high and CLK low must not exceed clock frequency, f_{clock}. Minimum pulse durations specified are only for CLK high or CLK low, but not for both simultaneously.

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 995-5762.



TIBPAL16L8-30M, TIBPAL16R4-30M, TIBPAL16R6-30M, TIBPAL16R8-30M TIBPAL16L8-25C, TIBPAL16R4-25C, TIBPAL16R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS

electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS [†]			-30M		-25C			UNIT
PANAMETER	TEST CONDITIONS.				TYP‡	MAX	MIN	TYP [‡]	MAX	UNIT
VIK	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	V
Voн	V _{CC} = MIN,	IOH = MAX		2.4	3.2		2.4	3.3		^
VOL	V _{CC} = MIN,	IOL = MAX			0.25	0.4		0.35	0.5	٧
Outputs	VCC = MAX,	V _O = 2.7 V				20			20	
IOZH I/O ports	CC = MAX	v ₀ = 2.7 v				100			100	μΑ
Outputs	VCC = MAX,	V 0.4 V				- 20			- 20	μΑ
IOZL I/O ports	VCC = MAX,	VO = 0.4 V				- 250			- 250	μΑ
L	VCC = MAX,	V E E V	Pin 1, 11			0.2			0.1	mA
11	VCC - MAA,	VI - 5.5 V	All others			0.1			0.1	IIIA
la.	V _{CC} = MAX,	V _I = 2.7 V	Pin 1, 11			50			20	
ήн	ACC = INIWY	V = 2.7 V	All others			20			20	μΑ
կլ	V _{CC} = MAX,	$V_1 = 0.4 V$				-0.2			-0.2	mA
IO [§]	V _{CC} = MAX,	$V_0 = 2.25 \text{ V}$		-30		- 125	- 30		- 125	mA
lcc	$V_{CC} = MAX,$ $V_{I} = 0 V$	Outputs Open			75	105		75	100	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

PARAMETER	FROM	то	TEST COMPLETIONS		-30M			-25C		
PARAINETER			TEST CONDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
f _{max}				25			30			MHz
t _{pd}	1, 1/0	0, 1/0			15	30		15	25	ns
t _{pd}	CLK↑	Q	$R_L = 500 \Omega$,		10	20		10	15	ns
t _{en}	OE↑	Q	$C_L = 50 pF$,		15	25		15	20	ns
^t dis	OE†	Q	See Note 3		10	25	i	10	20	ns
t _{en}	1, 1/0	0, 1/0			14	30		14	25	ns
^t dis	1, 1/0	0, 1/0			13	30		13	25	ns

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A 25 °C.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 ^{\circ}\text{C}$.

[§]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IQS.

TIBPAL20L8-20M, TIBPAL20R4-20M, TIBPAL20R6-20M, TIBPAL20R8-20M TIBPAL20L8-15C, TIBPAL20R4-15C, TIBPAL20R6-15C, TIBPAL20R8-15C HIGH PERFORMANCE IMPACT™PAL® CIRCUITS


D2920, JUNE 1986-REVISED DECEMBER 1987

- High Performance: f_{max} (w/o feedback)
 TIBPAL20R' C series . . . 45 MHz
 TIBPAL20R' M series . . . 41.5 MHz
- High Performance . . . 45 MHz Min
- Functionally Equivalent to, but Faster than, PAL20L8, PAL20R4, PAL20R6, PAL20R8
- Preload Capability on Output Registers Simplifies Testing
- Package Options Include Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Reduced ICC of 180 mA Max

DEVICE	I INPUTS	3-STATE	REGISTERED	1/0	
DEVICE	INPUIS	O OUTPUTS	Q OUTPUTS	PORTS	
'PAL20L8	14	2	0	6	
'PAL20R4	12	0	4 (3-state buffers)	4	
'PAL20R6	12	0	6 (3-state buffers)	2	
'PAL20R8	12	0	8 (3-state buffers)	0	


description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT™ circuits combine the latest Advanced Low-Power Schottky[†] technology with proven titanium-tungsten fuses to provide reliable, high performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are also available for further reduction in board





TIBPAL20L8'
M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)



NC-No internal connection

Pin assignments in operating mode

Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The TIBPAL20'M series is characterized for operation over the full military temperature range of $-55\,^{\circ}$ C to 125 °C. The TIBPAL20'C is characterized from 0 °C to 75 °C.

IMPACT is a trademark of Texas Instruments Incorporated PAL is a registered trademark of Monolithic Memories Inc. †Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.



TIBPAL20R4


M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE

> (TOP VIEW) CLK 1 24 V_{CC}
> | 23 | 1
> | 3 22 | 1/0
> | 4 21 | 1/0
> | 5 20 | 0
> | 6 19 | 0 18 D Q 17 T Q 16 1/0 15 1/0

TIBPAL20R4'

M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE

(TOP VIEW)



TIBPAL20R6

GND 12

M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW)

> CLK 1 U24 VCC 23 1 22 1/0 21 0 20 Q 19 Q 18 🛚 Q 17 Q 16 Q I []10 I []11 GND []12 15 1/0 14 | | 13 | | | | |

TIBPAL20R6'


M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)

25 🛮 Q I 🛮 6 24 🛮 Q **D** 7 23 🗖 Q ис 🛭 8 22 NC 9 21 Q 20 [α 19 12 13 14 15 16 17 18 SINC SINC SINC 0

TIBPAL20R8'

M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE


(TOP VIEW)



TIBPAL20R8'

M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE

(TOP VIEW)




NC-No internal connection


Pin assignments in operating mode



TIBPAL20L8




TIBPAL20R4'




 \sim denotes fused inputs

TIBPAL20R6'




TIBPAL20R8'




 \sim denotes fused inputs






Pin numbers shown are for JT and NT packages.










TEXAS INSTRUMENTS





TIBPAL20L8-20M, TIBPAL20R4-20M, TIBPAL20R6-20M, TIBPAL20R8-20M TIBPAL20L8-15C, TIBPAL20R4-15C, TIBPAL20R6-15C, TIBPAL20R8-15C HIGH-PERFORMANCE $\mathit{IMPACT}^{\mathsf{TM}}$ PAL^{\otimes} CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage (see Note 1)	. 5.5 V
Voltage applied to a disabled output (see Note 1)	. 5.5 V
Operating free-air temperature range: M suffix	125°C
C suffix	to 75°C
Storage temperature range -65°C to	150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

	PARAMETER			-20M			-15C		UNIT
	FARANIE I EN		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage			5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2		5.5	2		5.5	V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	OH High-level output current				-2			-3.2	mA
loL	Low-level output current				12			24	mA
fclock	Clock frequency		0		41.5	0		45	MHz
	Pulse duration, clock	High	12			10			ns
tw	Pulse duration, clock	Low	12			12			ns
t _{su}	t _{su} Setup time, input or feedback before CLK↑		20	10		15	10		ns
th	Hold time, input or feedback after CLK↑		0			0			ns
TA	Operating free-air temperature		- 55		125	0		75	°C

 $f_{\mbox{clock}},\,t_{\mbox{w}},\,t_{\mbox{su}},\,\mbox{and}\,\,t_{\mbox{h}}$ do not apply for TIBPAL20L8'.

TIBPAL20L8-15C, TIBPAL20R4-15C, TIBPAL20R6-15C, TIBPAL20R8-15C HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

electrical characteristics over recommended free-air operating temperature range

	PARAMETER	TEST CONDITIONS	- 15C	UNIT
	PARAMETER	TEST CONDITIONS	MIN TYP† MAX	UNII
VIK		$V_{CC} = 4.75 \text{ V}, I_{I} = -18 \text{ mA}$	-0.8 -1.5	٧
VOH		$V_{CC} = 4.75 \text{ V}, I_{OH} = -3.2 \text{ mA}$	2.4	٧
VOL		$V_{CC} = 4.75 \text{ V}, I_{OL} = 24 \text{ mA}$	0.3 0.5	٧
lo-u	O, Q outputs	$V_{CC} = 5.25 \text{ V}, V_{O} = 2.7 \text{ V}$	20	μΑ
lozh	I/O ports	VCC = 5.25 V, VO = 2.7 V	100	μΑ
1	O, Q outputs	$V_{CC} = 5.25 \text{ V}, V_{O} = 0.4 \text{ V}$	- 20	μΑ
lozL	I/O ports	vCC = 5.25 v, v ₀ = 0.4 v	-0.25	mA
Ξ		$V_{CC} = 5.25 \text{ V}, V_{I} = 5.5 \text{ V}$	1	mA
Ή±		$V_{CC} = 5.25 \text{ V}, V_{I} = 2.7 \text{ V}$	25	μΑ
I _{IL} ‡		$V_{CC} = 5.25 \text{ V}, V_{I} = 0.4 \text{ V}$	-0.25	mA
los§		$V_{CC} = 5.25 \text{ V}, V_{O} = 0$	-30 -70 -130	mA
lcc		$V_{CC} = 5.25 \text{ V}, V_I = 0,$ Outputs open, \overline{OE} at V_{IH}	120 180	mA

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

DARAMETER	FROM	то	TEST CONDITIONS	-15C			UNIT
PARAMETER	FRUIVI	10	1EST CONDITIONS	MIN	TYP [†]	MAX	UNIT
f _{max} ¶	with feedback			37	40		MHz
'max "	without feedback			45	50		IVITIZ
t _{pd}	I, I/O	0, 1/0			12	15	ns
t _{pd}	CLK↑	Q	$R_1 = 200 \Omega, R_2 = 390 \Omega,$		8	12	ns
t _{en}	ŌĒ	Q	C _L = 50 pF, See Figure 1		10	15	ns
^t dis	ŌĒ↑	Q			8	12	ns
t _{en}	1, 1/0	0, 1/0			12	18	ns
^t dis	I, I/O	0, 1/0			12	15	ns

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 ^{\circ}\text{C}$.

fmax does not apply for TIBPAL20L8'

 $^{^{\}dagger}$ All typical values are VCC = 5 V, TA = 25 °C. ‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 $[\]P_{\text{fmax}} \text{ (with feedback)} = \frac{1}{t_{\text{SU}} + t_{\text{pd}} \text{ (CLK to Q)}}, \text{ fmax (without feedback)} = \frac{1}{t_{\text{W}} \text{ high } + t_{\text{W}} \text{ low}}$

TIBPAL20L8-20M, TIBPAL20R4-20M, TIBPAL20R6-20M, TIBPAL20R8-20M HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

electrical characteristics over recommended free-air operating temperature range

	PARAMETER	TEST CONDITIONS		-20M			
PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
V_{IK}		$V_{CC} = 4.5 \text{ V}, I_{I} = -18 \text{ mA}$		-0.8	-1.5	V	
Voн		$V_{CC} = 4.5 \text{ V}, I_{OH} = -2 \text{ mA}$	2.4	3.2		V	
VOL		V _{CC} = 4.5 V, I _{OL} = 12 mA		0.25	0.5	V	
lozн	O, Q outputs	$V_{CC} = 5.5 \text{ V}, V_{O} = 2.7 \text{ V}$			20	_	
	I/O ports	VCC = 5.5 V, VO = 2.7 V			100	μA	
	O, Q outputs	V FFV V- 04V			- 20	μΑ	
lozL	I/O ports	$V_{CC} = 5.5 \text{ V}, V_{O} = 0.4 \text{ V}$			-0.25	mA	
lį	VIII VIII VIII VIII VIII VIII VIII VII	$V_{CC} = 5.5 \text{ V}, V_{I} = 5.5 \text{ V}$			1	mA	
l _H ‡		$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 2.7 \text{ V}$			25	μΑ	
կլ‡		$V_{CC} = 5.5 \text{ V}, V_{I} = 0.4 \text{ V}$			-0.25	mA	
los§		$V_{CC} = 5.5 \text{ V}, V_{O} = 0$	- 30	- 70	- 130	mA	
lcc		$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 0,$ Outputs open, \overline{OE} at V_{IH}		120	180	mA	

 $^{^{\}dagger}$ All typical values are V_{CC} = 5 V, T_A = 25 °C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	-20M			UNIT
PARAMETER		10	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
f _{max} ¶	with feedback			28.5	40		MHz
'max '	without feedback			41.5	50		IVITIZ
^t pd	1, 1/0	0, 1/0			12	20	ns
t _{pd}	CLK↑	Q	$R_1 = 390 \Omega, R2 = 750 \Omega,$		8	15	ns
t _{en}	ŌĒ	Q	C _L = 50 pF, See Figure 1		10	20	ns
t _{dis}	ŌĒ↑	Q			8	20	ns
t _{en}	I, I/O	0, 1/0			12	25	ns
t _{dis}	1, 1/0	0, 1/0			12	20	ns

 $^{^{\}dagger}AII$ typical values are at VCC $\,=\,$ 5 V, $T_{\mbox{\scriptsize A}}\,=\,25\,^{\mbox{\scriptsize o}}C.$

For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 $[\]P_{f_{max}} \text{ (with feedback)} = \frac{1}{t_{su} + t_{pd} \text{ (CLK to Q)}} \cdot f_{max} \text{ (without feedback)} = \frac{1}{t_{w} \text{ high } + t_{w} \text{ low}}$

fmax does not apply for TIBPAL20L8'


TIBPAL20L8-20M, TIBPAL20R4-20M, TIBPAL20R6-20M, TIBPAL20R8-20M TIBPAL20L8-15C, TIBPAL20R4-15C, TIBPAL20R6-15C, TIBPAL20R8-15C HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

preload procedure for registered outputs (see Note 2)

The output registers of the TIBPAL20R' can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With VCC at 5 V and pin 1 at VIL, raise pin 13 to VIHH.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to V_{IL}. Preload can be verified by observing the voltage level at the output pin.

preload waveforms (see Notes 2 and 3)



- NOTES: 2. Pin numbers shown are for JT and NT packages only. If chip carrier socket adapter is not used, pin numbers must be changed
 - 3. $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns.}$ VIHH = 10.25 V to 10.75 V.




TIBPAL20L8-20M, TIBPAL20R4-20M, TIBPAL20R6-20M, TIBPAL20R8-20M TIBPAL20L8-15C, TIBPAL20R4-15C, TIBPAL20R6-15C, TIBPAL20R8-15C HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS


programming information


Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.

PARAMETER MEASUREMENT INFORMATION








VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES NOTES: A. C_L includes probe and jig capacitance.

HIGH-LEVEL PULSE 1.5 V 1.5 V 0.3 V tw 3.5 V LOW-LEVEL PULSE VOLTAGE WAVEFORMS PULSE DURATIONS



- ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

FIGURE 1



TIBPAL20L8-30M, TIBPAL20R4-30M, TIBPAL20R6-30M, TIBPAL20R8-30M TIBPAL20L8-25C, TIBPAL20R4-25C, TIBPAL20R6-25C, TIBPAL20R8-25C LOW-POWER HIGH PERFORMANCE IMPACT™ PAL® CIRCUITS

D2920, MAY 1987-REVISED DECEMBER 1987


- Low-Power, High Performance Reduced Icc of 105 mA Max fmax (TIBPAL20R'-25C Series): Without Feedback . . . 33 MHz Min With Feedback . . . 25 MHz Min tpd (TIBPAL20'-25C Series) . . . 25 ns Max
- Direct Replacement for PAL20L8A, PAL20R4A, PAL20R6A, and PAL20R8A with at Least 50% Reduction in Power
- Preload Capability on Output Registers Simplifies Testing
- Power-Up Clear on Registered Devices
- Package Options Include Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic
- Dependable Texas Instruments Quality and Reliability

DEVICE I INPUTS		3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
'PAL20L8	14	2	0	6
'PAL20R4	12	0	4 (3-state buffers)	4
'PAL20R6	12	0	6 (3-state buffers)	2
'PAL20R8	12	0	8 (3-state buffers)	0


description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT™ circuits combine the latest Advanced Low-Power Schottky† technology

TIBPAL20L8' M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW)



TIBPAL20L8' M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



NC-No internal connection

Pin assignments in operating mode

with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are also available for further reduction in board space.

In many cases, these low-power devices are fast enough to be used where the high-speed or "A" devices are used. From an overall system level, this can amount to a significant reduction in power consumption, with no sacrifice in speed.

All of the output registers are set to a low level during power-up, but the voltage levels at the output pins stay high. Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The TIBPAL20'M series is characterized for operation over the full military temperature range of -55°C to 125 °C. The TIBPAL20'C is characterized from 0 °C to 75 °C.

IMPACT is a trademark of Texas Instruments Incorporated

PAL is a registered trademark of Monolithic Memories Inc.


†Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.



TIBPAL20R4' M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW) CLK 1 24 VCC




TIBPAL20R6'
M SUFFIX . . . JT PACKAGE
C SUFFIX . . . JT OR NT PACKAGE




TIBPAL20R8'

M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE




Pin assignments in operating mode

TIBPAL2OR4' M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




TIBPAL20R6'

M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



TIBPAL20R8


M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




NC-No internal connection



TIBPAL20L8




TIBPAL20R4




 \sim denotes fused inputs



TIBPAL20R6'




TIBPAL20R8'



 $[\]sim$ denotes fused inputs




logic diagram (positive logic)




Pin numbers shown are for JT and NT packages.











logic diagram (positive logic) CLK (1) INPUT_LINES 12 16 20 24 28 32 36 (23)ı (2) PRODUCT LINES (22) (21) **≥**cı (20) 201 (19) **₽**¢1 (18) **₽**cı] (17) (16) **2**C1 ↓ (15) OC1 (14)<><u>13</u> OE Pin numbers shown are for JT and NT packages.



TIBPAL20L8-30M, TIBPAL20R4-30M, TIBPAL20R6-30M, TIBPAL20R8-30M TIBPAL20L8-25C, TIBPAL20R4-25C, TIBPAL20R6-25C, TIBPAL20R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		٧
Input voltage (see Note 1)	5.5	٧
Voltage applied to a disabled output	see Note 1)	٧
Operating free-air temperature range	M suffix	٥С
	C suffix 0°C to 75°	٥С
Storage temperature range	65°C to 150°	٥С

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

	PARAMETER			-30M		-25C			UNIT
	FANAIVE I EN				MAX	MIN	NOM	MAX	UNIT
Vcc	CC Supply voltage			5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2		5.5	2		5.5	V
VIL	V _{IL} Low-level input voltage				0.8			0.8	V
Іон	High-level output current				- 2			-3.2	mA
loL	Low-level output current				12			24	mA
fclock	Clock frequency		0		25	0		33	MHz
	Pulse duration, clock	High				15			ns
tw	Pulse duration, clock					15			ns
t _{su}	Setup time, input or feedback before CLK1					25			ns
th	Hold time, input or feedback after CLK1					0			ns
TA			- 55		125	0		75	°C

 $f_{clock},\,t_{w},\,t_{su},$ and t_{h} do not apply for TIBPAL20L8'.

TIBPAL20L8-30M, TIBPAL20R4-30M, TIBPAL20R6-30M, TIBPAL20R8-30M LOW-POWER HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS

electrical characteristics over recommended free-air operating temperature range

	PARAMETER	TEST CONDITIONS		-30M		UNIT
'	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	ONIT
VIK		$V_{CC} = 4.5 \text{ V}, I_{I} = -18 \text{ mA}$		-0.8	-1.5	٧
Voн		$V_{CC} = 4.5 \text{ V}, I_{OH} = -2 \text{ mA}$	2.4	3.3		٧
VOL		$V_{CC} = 4.5 \text{ V}, I_{OL} = 12 \text{ mA}$		0.25	0.5	٧
	O, Q outputs	$V_{CC} = 5.5 \text{ V}, V_{O} = 2.7 \text{ V}$			20	
lozh	I/O ports	VCC = 5.5 V, VO = 2.7 V			100	μΑ
1	O, Q outputs	$V_{CC} = 5.5 \text{ V}, V_{O} = 0.4 \text{ V}$			- 20	μΑ
IOZL	I/O ports	VCC = 5.5 V, VO = 0.4 V			-0.25	mA
lį		$V_{CC} = 5.5 \text{ V}, V_{I} = 5.5 \text{ V}$			0.1	mA
¹ ін‡		$V_{CC} = 5.5 \text{ V}, V_{I} = 2.7 \text{ V}$			20	μΑ
I _{IL} ‡		$V_{CC} = 5.5 \text{ V}, V_{I} = 0.4 \text{ V}$			-0.2	mA
los§		$V_{CC} = 5.5 \text{ V}, V_{O} = 0$	- 30	- 70	- 130	mA
lcc		$V_{CC} = 5.5 \text{ V}, \qquad V_I = 0,$ Outputs open, $\overline{\text{OE}}$ at V_{IH}		75		mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	FDOM		TEST CONDITIONS		LIBUT		
PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
, (with feedback						MHz
f _{max} ¶	without feedback			25			IVITIZ
^t pd	I, I/O	0, 1/0				30	ns
^t pd	CLK↑	Q	$R_1 = 390 \Omega, R_2 = 750 \Omega,$				ns
t _{en}	ŌĒ	Q	C _L = 50 pF, See Figure 1				ns
^t dis	ŌĒ↑	Q					ns
t _{en}	I, I/O	0, 1/025					ns
^t dis	1, 1/0	0, 1/0					ns

[†]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second.

 $[\]P_{\text{fmax}} \text{ (with feedback) } = \frac{1}{t_{\text{su}} + t_{\text{pd}} \text{ (CLK to 0)}} \text{ '} \text{ f}_{\text{max}} \text{ (without feedback) } = \frac{1}{t_{\text{w}} \text{ high } + t_{\text{w}} \text{ low}}$

f_{max} does not apply for TIBPAL20L8'

TIBPAL20L8-25C, TIBPAL20R4-25C, TIBPAL20R6-25C, TIBPAL20R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT ™PAL® CIRCUITS

electrical characteristics over recommended free-air operating temperature range

	PARAMETER	TEST CONDITIONS			UNIT	
	PANAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNII
VIK		$V_{CC} = 4.75 \text{ V}, I_{l} = -18 \text{ mA}$		-0.8	- 1.5	V
Voн		$V_{CC} = 4.75 \text{ V}, I_{OH} = -3.2 \text{ mA}$	2.4	3.3		V
VOL		$V_{CC} = 4.75 \text{ V}, I_{OL} = 24 \text{ mA}$		0.3	0.5	V
lozн	O, Q outputs	$V_{CC} = 5.25 \text{ V}, V_{O} = 2.7 \text{ V}$			20	_
	I/O ports	VCC = 5.25 V, VO = 2.7 V			100	μΑ
	O, Q outputs	V FORV V- OAV			- 20	μΑ
IOZL	I/O ports	$V_{CC} = 5.25 \text{ V}, V_{O} = 0.4 \text{ V}$			-0.25	mA
lj		$V_{CC} = 5.25 \text{ V}, V_{I} = 5.5 \text{ V}$			0.1	mA
lн‡		$V_{CC} = 5.25 \text{ V}, V_{I} = 2.7 \text{ V}$			20	μΑ
կլ‡		$V_{CC} = 5.25 \text{ V}, V_{I} = 0.4 \text{ V}$			-0.2	mA
los§		$V_{CC} = 5.25 \text{ V}, V_{O} = 0$	- 30	- 70	-130	mA
Icc		$V_{CC} = 5.25 \text{ V}, V_I = 0,$ Outputs open, \overline{OE} at V_{IH}		75	105	mA

 $^{^{\}dagger}$ All typical values are at VCC $\,=\,5$ V, TA $\,=\,25\,^{o}C.$

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FDOM	ΤΟ.	TEST COMPLETIONS				
PARAMETER	FROM TO TEST CONDITIONS				TYP [†]	MAX	UNIT
4 •	with feedback			25	40		MHz
f _{max} ¶	without feedback	1		33	50		IVIHZ
^t pd	I, I/O	0, 1/0		3	14	25	ns
^t pd	CLK↑	Q	$R_1 = 200 \Omega, R_2 = 390 \Omega,$	2	10	15	ns
t _{en}	ŌĒ	Q	C _L = 50 pF, See Figure 1	2	8	15	ns
^t dis	ŌĒ↑	Q		2	8	15	ns
t _{en}	I, I/O	0, 1/0		3	15	25	ns
tdis	1, 1/0	0, 1/0		3	15	25	ns

 $^{^{\}dagger}AII$ typical values are at VCC $\,=\,5$ V, $T_{\mbox{\scriptsize A}}\,=\,25\,^{\circ}\mbox{\scriptsize C}.$

For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed 1 second.

 $[\]P_{\text{fmax}} \text{ (with feedback)} = \frac{1}{t_{\text{su}} + t_{\text{pd}} \text{ (CLK to Q)}} \cdot f_{\text{max}} \text{ (without feedback)} = \frac{1}{t_{\text{w}} \text{ high } + t_{\text{w}} \text{ low}}$

fmax does not apply for TIBPAL20L8'


TIBPAL20L8-30M, TIBPAL20R4-30M, TIBPAL20R6-30M, TIBPAL20R8-30M TIBPAL20L8-25C, TIBPAL20R4-25C, TIBPAL20R6-25C, TIBPAL20R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT™ PAL® CIRCUITS

preload procedure for registered outputs (see Note 2)

The output registers of the TIBPAL20R' can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With VCC at 5 V and pin 1 at VII, raise pin 13 to VIHH.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to V_{IL}. Preload can be verified by observing the voltage level at the output pin.

preload waveforms (see Notes 2 and 3)



- NOTES: 2. Pin numbers shown are for JT and NT packages only. If chip carrier socket adapter is not used, pin numbers must be changed accordingly.
 - 3. $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns.}$ $V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V.}$


TIBPAL20L8-30M, TIBPAL20R4-30M, TIBPAL20R6-30M, TIBPAL20R8-30M TIBPAL20L8-25C, TIBPAL20R4-25C, TIBPAL20R6-25C, TIBPAL20R8-25C LOW-POWER HIGH-PERFORMANCE IMPACT™ PAI® CIRCUITS

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

PROPAGATION DELAY TIMES

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

FIGURE 1



TIBPAL20L10-25M, TIBPAL20X4-25M, TIBPAL20X8-25M, TIBPAL20X10-25M TIBPAL20L10-20C, TIBPAL20X4-20C, TIBPAL20X8-20C, TIBPAL20X10-20C HIGH-PERFORMANCE EXCLUSIVE-OR IMPACT™PAL® CIRCUITS

D2920, OCTOBER 1985-REVISED DECEMBER 1987

- High Performance . . . 35 MHz Min
- Preload Capability on Output Registers Simplifies Testing
- Power-Up Clear on Registered Devices
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs


DEVICE	LINPUTS	3-STATE	REGISTERED	I/O PORTS	
DEVICE	INPUIS	о оитритѕ	а оитритѕ		
'PAL20L10	12	2	0	8	
'PAL20X4	10	0	4 (3-state buffers)	6	
'PAL20X8	10	0	8 (3-state buffers)	2	
'PAL20X10	10	О	10 (3-state buffers)	0	

description


These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT™ circuits combine the latest Advanced Low-Power Schottky[†] technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

All of the registered outputs are set to a low level during power-up. In addition, extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

TIBPAL20L10'
M SUFFIX . . . JT PACKAGE
C SUFFIX . . . JT OR NT PACKAGE
(TOP VIEW)



TIBPAL20L10'
M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)



NC-No internal connection


Pin assignments in operating mode

The PAL20' M series is characterized for operation over the full military temperature range of $-55\,^{\circ}$ C to 125 °C. The PAL20' C series is characterized for operation from 0 °C to 75 °C.

IMPACT is a trademark of Texas Instruments Incorporated.
PAL is a registered trademark of Monolithic Memories Inc.
Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.




TIBPAL20X4' M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW) OUTCLK 1 U24 VCC 1 🛮 2 23 1/0 I 🔲 3 22 1/0 21 1/0 20 \ Q 19 Q 18 Q 1 🗗 1 ∐8 17 Q 16 1/0 15 | I/O 14 | I/O 13 | OE




TIBPAL20X4'




OUTCLK I I I I I I	1 2 3 4 5 6 7 8 9	24 23 22 21 20 19 18 17	V _{CC}
I I I GND	8 9 10 11 12	16 15 14	




TIBPAL20X8'
M SUFFIX . . . FK PACKAGE






TIBPAL20X10'
M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)




NC-No internal connection

Pin assignments in operating mode




'PAL20X4



 \sim denotes fused inputs






OUTCLK

∼ denotes fused inputs




logic diagram (positive logic)



Pin numbers shown are for JT and NT packages.





Texas VI

logic diagram (positive logic) INPUT LINES 8 . . . 12 . . . 16 . . . 20 . . . 24 . . . 28 . . . 32 . . . 36 . . 39 OUTCLK (1) PRODUCT (2<u>3)</u> I/O LINES (2<u>2)</u> Q (21) (20) (1<u>9)</u> Q 35 (<u>18)</u> Q 43 (16) 59 (1<u>5)</u> Q (14) I/O (13) OE 8 • • • 12 • • • 16 • • • 20 • • • 24 • • • 28 • • • 32 • • • 36 • • 39 0 • • • 4 • • • Pin numbers shown are for JT and NT packages.



logic diagram (positive logic) INPUT LINES 0 · · · 4 · · · 8 · · · 12 · · · 16 · · · 20 · · · 24 · · · 28 · · · 32 · · · 36 · · 39 OUTCLK (1) PRODUCT (23) Q LINES (21) Q (20) (<u>18)</u> Q (16) Q 59 (<u>15)</u> Q ı (10) (<u>13)</u> ŌE 8 • • • 12 • • • 16 • • • 20 • • • 24 • • • 28 • • • 32 • • • 36 • • 39



Pin numbers shown are for JT and NT packages.

TIBPAL20L10-25M, TIBPAL20X4-25M, TIBPAL20X8-25M, TIBPAL20X10-25M TIBPAL20L10-20C, TIBPAL20X4-20C, TIBPAL20X8-20C, TIBPAL20X10-20C HIGH-PERFORMANCE EXCLUSIVE-OR IMPACT™PAL® CIRCUITS

absolute maximum ratings over operating free-ai	temperature range (unless otherwise noted)
---	--

Supply voltage, VCC (see Note 1) .	
Input voltage (see Note 1)	5.5 V
Voltage applied to a disabled output	(see Note 1)
Operating free-air temperature range	: M suffix
	C suffix 0 °C to 75 °C
Storage temperature range	–65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

PARAMETER			−25M			-20C			
1	PARAMETER			NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2		5.5	2		5.5	V
VIL					0.8			0.8	V
ЮН	High-level output current				- 2			-3.2	mA
lOL	Low-level output current				12			24	mA
fclock	Clock frequency		0		25	0		35	MHz
	Pulse duration, clock, see Note 2	High	15			10			ns
tw	Fulse duration, clock, see Note 2	Low	20			14			ns
t _{su}	Setup time, input or feedback before OUTCLK↑		25			20			ns
th	Hold time, input or feedback after OUTCLK1		0			0			ns
TA	Operating free-air temperature		- 55		125	0		75	°C

NOTE 2: The high and low clock pulse durations cannot both be at the minimum values specified. Their sum must be equal to or greater than the minimum clock period, which is the reciprocal of the maximum recommended clock frequency.

electrical characteristics over recommended free-air operating temperature range

PARAMETER		TEST CONDITIONS†			-25M			-20C		
				MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = MIN,	I _I = -18 mA			-1.2			-1.2	٧
Voн		V _{CC} = MIN,	I _{OH} = MAX	2.4	3.2		2.4	3.3		V
VOL		V _{CC} = MIN,	I _{OL} = MAX		0.25	0.4		0.35	0.5	V
	Outputs	\/ MAY	, V _O = 2.7 V			20			20	
lozh	I/O ports	ACC = INIAX				100			100	μA
	Outputs)/- 0.4.\/			- 20			- 20	_
lozl	I/O ports	VCC = IVIAX,	$S = MAX, V_0 = 0.4 V$			-250			-250	μΑ
11		V _{CC} = MAX,	V _I = 5.5 V			0.1			0.1	mA
ΊΗ		V _{CC} = MAX,	V _I = 2.7 V			20			20	μΑ
ΊL		V _{CC} = MAX,	V _I = 0.4 V			-0.25			-0.25	mA
los§		V _{CC} = 5 V,	V _O = 0	-30		- 130	- 30		- 130	mA
	'20X4, '20X8, '20X10	\/ MAY	\/ _: 0		120	180		120	180	mA
lcc	'20L10	$V_{CC} = MAX$,	ν _I = υ		120	165		120	165	'''A

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are V_{CC} = 5 V, T_A = 25 °C.

[§] Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

TIBPAL20L10-25M, TIBPAL20X4-25M, TIBPAL20X8-25M, TIBPAL20X10-25M TIBPAL20L10-20C, TIBPAL20X4-20C, TIBPAL20X8-20C, TIBPAL20X10-20C HIGH-PERFORMANCE EXCLUSIVE-OR IMPACT™PAL® CIRCUITS

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	EDOM 3	TO TEST CONDITIONS	−25M			-20C			UNIT	
PARAMETER	FROM	10	TEST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
fmax				25			35			MHz
^t pd	I, I/O	0, 1/0			12	25		12	20	ns
t _{pd}	OUTCLK†	Q	R1 = 200 Ω ,		10	20		10	15	ns
t _{en}	ŌĒ	a	$R2 = 390 \Omega,$		7	20		7	15	ns
t _{dis}	ŌĒ↑	a	$C_L = 50 pF$		7	20		7	15	ns
t _{en}	I, I/O	0, 1/0			15	25		15	20	ns
^t dis	I, I/O	0, 1/0			15	25		15	20	ns

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \, ^{\circ}\text{C}$.

programming information


Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 995-5762.





TIBPAL20L10-25M, TIBPAL20X4-25M, TIBPAL20X8-25M, TIBPAL20X10-25M TIBPAL20L10-20C, TIBPAL20X4-20C, TIBPAL20X8-20C, TIBPAL20X10-20C HIGH-PERFORMANCE EXCLUSIVE-OR *IMPACT* ™*PAL*® CIRCUITS

PARAMETER MEASUREMENT INFORMATION





LOAD CIRCUIT FOR THREE-STATE OUTPUTS





VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS


- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
 - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

TIBPAL20L10-25M, TIBPAL20X4-25M, TIBPAL20X8-25M, TIBPAL20X10-25M TIBPAL20L10-20C, TIBPAL20X4-20C, TIBPAL20X8-20C, TIBPAL20X10-20C HIGH-PERFORMANCE EXCLUSIVE-OR IMPACT™PAL® CIRCUITS

preload procedures


preload procedure for registered outputs

- Step 1 With V_{CC} at 5 volts, raise Pin 13 (OE) to V_{IHH} to disable the outputs and clear the registers (output goes low). Since the outputs are low, only high levels need be preloaded.
- Step 2 Raise the selected output to be preloaded high to VIHH.
- Step 3 Lower Pin 13 to VIH.
- Step 4 Remove the voltages applied to the outputs. (At least a 100-ns wait is required between step 3 and step 4)
- Step 5 Lower Pin 13 to VIL to verify preload.



PRELOAD WAVEFORMS

security fuse programming



NOTE: Pin numbers shown apply only for the DIP package. If a chip carrier socket adaptor is not used, pin numbers must be changed accordingly.



TIBPAL20L10-30C, TIBPAL20X4-30C, TIBPAL20X8-30C, TIBPAL20X10-30C HIGH-PERFORMANCE FXCLUSIVE-OR IMPACT™PAL® CIRCUITS

D2920, DECEMBER 1987

- Functionally Equivalent to MMI PAL® Series 24XA
- Preload Capability on Output Registers Simplifies Testing
- Power-Up Clear on Registered Devices
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs

DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
'PAL20L10	12	2	0	8
'PAL20X4	10	0	4 (3-state buffers)	6
'PAL20X8	10	0	8 (3-state buffers)	2
'PAL20X10	10	0	10 (3-state buffers)	0

description


These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT™ circuits combine the latest Advanced Low-Power Schottky¹ technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

All of the registered outputs are set to a low level during power-up. In addition, extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

C SUFFIX J	T OR NT PACKAGE
(ТО	P VIEW)
ı 🗐	U24 VCC
1 □2	23 O
1 □3	22 I/O
1 🛮 4	21 🗍 1/0
1 □5	20 I/O
ı ∐ 6	19 🔲 I/O
I 🗖 7	18 🔲 I/O
1 ∐8	17 🔲 I/O
I 🗖9	16 I/O
I 🔲 10	15 🔲 I/O
I 🛮 11	14 🗋 0
GND []12	13 🔲 l

TIBPAL20L10'

TIBPAL20L10'
C SUFFIX . . . FN PACKAGE
(TOP VIEW)



NC-No internal connection


Pin assignments in operating mode

The TIBPAL20' C suffix devices are characterized for operation from 0°C to 75°C.

IMPACT is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Monolithic Memories Inc.

†Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.







NC-No internal connection

Pin assignments in operating mode

functional block diagrams (positive logic)



TIBPAL20X4




 \sim denotes fused inputs



functional block diagrams (positive logic)

TIBPAL20X8' ŌĒ -EN OUTCLK -- a - o 1 10 20X D 20 - Q - Q - a - a 20 - a - 1/0 - 1/0


TIBPAL20X10'



◆ denotes fused inputs




logic diagram (positive logic)




Pin numbers shown are for JT and NT packages.






Pin numbers shown are for JT and NT packages.



Texas VI



Pin numbers shown are for JT and NT packages.



TIBPAL20L10-30C, TIBPAL20X4-30C, TIBPAL20X8-30C, TIBPAL20X10-30C HIGH-PERFORMANCE EXCLUSIVE-OR IMPACT™PAL® CIRCUITS

absolute maximum rati	ngs over operating	free-air temperature range	(unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
Input voltage (see Note 1)		5.5 V
Voltage applied to a disabled output (see Note 1)		5.5 V
Operating free-air temperature range: C suffix	0°	°C to 75°C
Storage temperature range	– 65°C	C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

	PARAMET	rcp		-30C		UNIT
	PARAINE	icn	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
VIH	High-level input voltage		2		5.5	V
VIL	Low-level input voltage				0.8	V
loн	High-level output current				-3.2	mA
lOL	Low-level output current				24	mA
fclock	Clock frequency		0		22.2	MHz
•	Pulse duration, clock, see Note 2	High	15			
tw	Fulse duration, clock, see Note 2	Low	25			ns
t _{su}	Setup time, input or feedback before OUTO	CLK†	30			ns
th	Hold time, input or feedback after OUTCLK	(†	0			ns
TA	Operating free-air temperature		0		75	°C

NOTE 2: The high and low clock pulse durations cannot both be at the minimum values specified. Their sum must be equal to or greater than the minimum clock period, which is the reciprocal of the maximum recommended clock frequency.

electrical characteristics over recommended free-air operating temperature range

PARAMETER		TEGT CON	TEST CONDITIONS†		-30C			
	PARAMETER	TEST CON	IDITIONS	MIN	TYP [‡]	MAX	UNIT	
V _{IK}		V _{CC} = MIN,	I _I = -18 mA			-1.2	V	
Vон		V _{CC} = MIN,	I _{OH} = MAX	2.4	3.3		V	
VOL		V _{CC} = MIN,	I _{OL} = MAX		0.35	0.5	V	
l = =	Outputs	\/ MAY	V- 27V			20		
lozh	I/O ports	$V_{CC} = MAX,$	$V_0 = 2.7 V$			100	μΑ	
	Outputs		.,			- 20		
lozL	I/O ports	$V_{CC} = MAX,$	$V_0 = 0.4 V$			-250	μΑ	
ΙΙ		V _{CC} = MAX,	V _I = 5.5 V			0.1	mA	
lн		V _{CC} = MAX,	V _I = 2.7 V			20	μΑ	
ΊL		$V_{CC} = MAX$,	V _I = 0.4 V			-0.25	mA	
los§		$V_{CC} = 5 V$,	V _O = 0	-30		-130	mA	
1	'20X4, '20X8, '20X10	V MAY	V- 0		120	180	^	
Icc	'20L10	$V_{CC} = MAX$,	$V_I = 0$		120	165	mA	

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^{\}ddagger}$ All typical values are V_{CC} = 5 V, T_A = 25 °C.

[§] Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

TIBPAL20L10-30C, TIBPAL20X4-30C, TIBPAL20X8-30C, TIBPAL20X10-30C HIGH-PERFORMANCE EXCLUSIVE-OR IMPACT™PAL® CIRCUITS

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	ER FROM TO TEST CONDITIONS			-30C		UNIT	
PARAMETER	FKUW	10	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
f _{max} ‡	With Feedback			22.2			MHz
t _{pd}	I, I/O	0, 1/0	·		23	30	ns
t _{pd}	OUTCLK†	Q	$R1 = 200 \Omega,$		10	15	ns
t _{en}	ŌĒ	Q	$R2 = 390 \Omega,$		11	20	ns
^t dis	ŌĒ↑	Q	C _L = 50 pF		10	20	ns
t _{en}	I, I/O	0, 1/0			19	30	ns
tdis	I, I/O	0, 1/0			15	30	ns

[†]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.




 $^{^{\}ddagger}f_{max} \text{ (with feedback)} = \frac{1}{t_{su} + t_{pd} \text{(CLK to Q)}}, \\ f_{max} \text{ without feedback can be calculated as } \\ f_{max} \text{ (without feedback)} = \frac{1}{t_{w} \text{high } + t_{w} \text{low}}$


TIBPAL20L10-30C, TIBPAL20X4-30C, TIBPAL20X8-30C, TIBPAL20X10-30C HIGH-PERFORMANCE EXCLUSIVE-OR IMPACT PAL® CIRCUITS


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR THREE-STATE OUTPUTS







VOLTAGE WAVEFORMS



ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

PROPAGATION DELAY TIMES NOTES: A. C_I includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR ≤ 1 MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

TIBPAL20L10-30C, TIBPAL20X4-30C, TIBPAL20X8-30C, TIBPAL20X10-30C HIGH-PERFORMANCE EXCLUSIVE-OR *IMPACT™PAL*® CIRCUITS

preload procedures

preload procedure for registered outputs

- Step 1 With V_{CC} at 5 volts, raise Pin 13 ($\overline{\text{OE}}$) to V_{IHH} to disable the outputs and clear the registers (output goes low). Since the outputs are low, only high levels need be preloaded.
- Step 2 Raise the selected output to be preloaded high to VIHH.
- Step 3 Lower Pin 13 to VIH.
- Step 4 Remove the voltages applied to the outputs. (At least a 100-ns wait is required between step 3 and step 4)
- Step 5 Lower Pin 13 to V_{IL} to verify preload.



PRELOAD WAVEFORMS

security fuse programming



NOTE: Pin numbers shown apply only for the DIP package. If a chip carrier socket adaptor is not used, pin numbers must be changed accordingly.

TIBPAL20SP8-30M, TIBPAL20SP8-20C HIGH-PERFORMANCE IMPACT™PAL® CIRCUITS WITH PRODUCT-TERM SHARING

True Product-Term Sharing Option

High-Performance Operation: TIBPAL20SP8-20C tpd . . . 20 ns TIBPAL20SP8-30M tod . . . 30 ns

- **Choice of Output Polarity**
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

DEVICE	I INPUT		REGISTERED Q OUTPUTS	
'PAL20SP8	14	2	0	6

description

These programmable array logic devices feature high-speed product-term sharing. They combine the Advanced Low-Power Schottky technology with proven titanium-tungsten fuses. These devices will provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically result in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.


Product-term sharing allows a choice of one or two outputs for any product term. The 56 product terms are grouped in multiples of 14 per output pair, not counting the 8 enable terms (1 per output). Any number of product terms (from 0 to 16) can be associated with one output. In addition, a product term may be common to two outputs. In addition to the product term sharing, these devices feature a polarity option for each output.

The TIBPAL20SP8-30M is characterized for operation over the full military temperature range of -55°C to 125°C. The TIBPAL20SP8-20C is characterized for operation from 0°C to 75°C.

TIBPAL20SP8 M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW)



TIBPAL20SP8 M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



NC-No internal connection

Pin assignments in operating mode


IMPACT is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Monolithic Memories Inc.







functional block diagram (positive logic)





TIBPAL20SP8-30M, TIBPAL20SP8-20C HIGH-PERFORMANCE IMPACT PAL® CIRCUITS WITH PRODUCT-TERM SHARING

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to a disabled output (see Note 1)	5.5 V
Operating free-air temperature range: -30M suffix	55°C to 125°C
– 20C suffix	. 0°C to 75°C
Storage temperature range	65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating condtions

1		46		-30M			-20C		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	Olvii
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage		7		0.8			0.8	V
lон	High-level output current				- 2			-3.2	mA
lOL	Low-level output current				12			24	mA
TA	Operating free-air temperature		- 55		125	0		75	°C

electrical characteristics over recommended operating free-air temperature range

0404445750	TEST CONDITIONS			-30M			UNIT		
PARAMETER	TEST CONDI	IUNS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNII
V _{IK}	V _{CC} = MIN,	l ₁ = −18 mA		-0.8	- 1.5		-0.8	- 1.5	٧
Voн	V _{CC} = MIN,	IOH = MAX	2.4	3.2		2.4	3.2		٧
V _{OL}	V _{CC} = MIN,	I _{OL} = MAX		0.3	0.5		0.3	0.5	٧
¹ozн⁵	V _{CC} = MAX,	$V_0 = 2.7 V$			100			100	μΑ
IOZL [§]	V _{CC} = MAX,	$V_0 = 0.4 V$			- 100			- 100	μΑ
Ŋ	V _{CC} ₩ MAX,	V _I = 5.5 V			0.2			0.2	mA
ЧН§	V _{CC} = MAX,	V _I = 2.7 V			25			25	μΑ
I _{IL} §	V _{CC} = MAX,	V _I = 0.4 V		-0.08	-0.25		-0.08	-0.25	mA
los¶	V _{CC} = MAX,	V _O = 0	-30	- 70	- 130	- 30	- 70	- 130	mA
Icc	$V_{CC} = MAX,$ $V_{I} = 0$	Outputs open,		140	180		140	180	mA
Ci	f = 1 MHz,	V _I = 2 V		5			5		pF
Co	f = 1 MHz,	V ₀ = 2 V		6			6		pF

[†]For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§]I/O leakage is the worst case of IOZL and I_{IL} or IOZH and I_{IH}, respectively.

Not more than one output should be shorted at at time and duration of the short-circuit should not exceed one second.

TIBPAL20SP8-30M, TIBPAL20SP8-20C HIGH-PERFORMANCE IMPACT™PAL® CIRCUITS WITH PRODUCT-TERM SHARING

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TEST		-30M		-20C			UNIT
PANAIVIETEN	FRUN	10	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
I, O,		15	30		15	20				
^t pd	I/O	I/O	D1 000 0		15	30		15	20	ns
	1,	0,	$R1 = 200 \Omega,$		1.0	20		10	20	
t _{en}	I/O	I/O	$R2 = 390 \Omega,$	1	16	30		16	20	ns
	I,	0,	See Figure 1		16	200	100	10	20	
^t dis	1/0	1/0			In	30	je v	16	20	ns


programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.



PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR THREE-STATE OUTPUTS



- 3.5 V OUTPUT CONTROL 1.5 V (low-level -- 0.3 V enabling) ≈ 3.3 V WAVEFORM 1 V_{OL} + 0.5 V S1 CLOSED VOL (See Note B) ۷он WAVEFORM 2 S1 OPEN OH-0.5 V (See Note B)

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A. C_L includes probe and jig capacitance and is 50 pF for t_{pd} and t_{en}, 5 pF for t_{dis}.

 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
 - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

FIGURE 1

TIBPAL22V10M TIBPAL22V10AM TIBPAL22V10C. TIBPAL22V10AC HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC


D2943, OCTOBER 1986-REVISED DECEMBER 1987

16 1/0/Q

15 I/O/Q

14 T I/O/Q 13 1

- Second Generation PAL Architecture
- Choice of Operating Speeds TIBPAL22V10AC . . . 25 ns Max TIBPAL22V10AM . . . 30 ns Max TIBPAL22V10C . . . 35 ns Max TIBPAL22V10M . . . 40 ns Max
- Increased Logic Power Up to 22 Inputs and 10 Outputs
- Increased Product Terms Average of 12 per Output
- Variable Product Term Distribution Allows More Complex Functions to be Implemented
- Each Output is User Programmable for Registered or Combinatorial Operation, Polarity, and Output Enable Control
- TTL-Level Preload for Improved Testability
- Extra Terms Provide Logical Synchronous Set and Asynchronous Reset Capability
- Fast Programming, High Programming Yield, and Unsurpassed Reliability Ensured Using Ti-W Fuses
- AC and DC Testing Done at the Factory Utilizing Special Designed-In Test Features
- Dependable Texas Instruments Quality and Reliability
- Package Options Include Plastic and Ceramic Dual-In-Line Packages and Chip Carriers
- **Functionally Equivalent to AMD** AMPAL22V10 and AMPAL22V10A




M SUFFIX . . . JT PACKAGE

M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE

1∏11

GND ☐12



NC-No internal connection Pin assignments in operating mode

description

The TIBPAL22V10 and TIPPAL22V10A are programmable array logic devices featuring high speed and functional equivalency when compared to presently available devices. They are implemented with the familiar sum-of-products (AND-OR) logic structure featuring the new concept "Programmable Output Logic Macrocell''. These IMPACT™ circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable high-performance substitutes for conventional TTL logic.

These devices contain up to 22 inputs and 10 outputs. They incorporate the unique capability of defining and programming the architecture of each output on an individual basis. Outputs may be registered or nonregistered and inverting or noninverting as shown in the output logic macrocell diagram. The ten potential outputs are enabled through the use of individual product terms.

IMPACT is a trademark of Texas Instruments Incorporated.



TIBPAL22V10M TIBPAL22V10AM TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC

Further advantages can be seen in the introduction of variable product term distribution. This technique allocates from 8 to 16 logical product terms to each output for an average of 12 product terms per output. This variable allocation of terms allows far more complex functions to be implemented than in previously available devices.

Circuit design is enhanced by the addition of a synchronous set and an asynchronous reset product term. These functions are common to all registers. When the synchronous set product term is a logic 1, the output registers are loaded with a logic 1 on the next low-to-high clock transition. When the asynchronous reset product term is a logic 1, the output registers are loaded with a logic 0. The output logic level after set or reset depends on the polarity selected during programming. Output registers can be preloaded to any desired state during testing. Preloading permits full logical verification during product testing.

With features such as programmable output logic macrocells and variable product term distribution, the TIBPAL22V10 and TIBPAL22V10A offer quick design and development of custom LSI functions with complexities of 500 to 800 equivalent gates. Since each of the ten output pins may be individually configured as inputs on either a temporary or permanent basis, functions requiring up to 21 inputs and a single output or down to 12 inputs and 10 outputs are possible.


A power-up clear function is supplied that forces all registered outputs to a predetermined state after power is applied to the device. Registered outputs selected as active-low power-up with their outputs high. Registered outputs selected as active-high power-up with their outputs low.

A single security fuse is provided on each device to discourage unauthorized copying of fuse patterns. Once blown, the verification circuitry is disabled and all other fuses will appear to be open.

The M suffix devices are characterized for operation over the full military temperature range of $-55\,^{\circ}$ C to $125\,^{\circ}$ C. The C suffix devices are characterized for operation from $0\,^{\circ}$ C to $75\,^{\circ}$ C.




logic diagram (positive logic)





TIBPAL22V10M TIBPAL22V10AM TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC


functional block diagram (positive logic)




 \sim denotes fused inputs

TIBPAL22V10M TIBPAL22V10AM TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE *IMPACT™* PROGRAMMABLE ARRAY LOGIC


output logic macrocell diagram






REGISTER FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT

REGISTER FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT





I/O FEEDBACK, COMBINATIONAL, ACTIVE-LOW OUTPUT

I/O FEEDBACK, COMBINATIONAL, ACTIVE-HIGH OUTPUT

MACROCELL FEEDBACK AND OUTPUT FUNCTION TABLE

FUSE S	SELECT	FEEDBACK AND	OUTDUT COME	ICUDATION
S1	S0	FEEDBACK AND	OUTPUT CONF	IGURATION
0	0	Register feedback	Registered	Active low
0	1	Register feedback	Registered	Active high
1	0	I/O feedback	Combinational	Active low
1	1	I/O feedback	Combinational	Active high

 $^{0 = \}text{unblown fuse}, 1 = \text{blown fuse}$

FIGURE 1. RESULTANT MACROCELL FEEDBACK AND OUTPUT LOGIC AFTER PROGRAMMING

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)			. 7	V
Input voltage (see Note 1)			5.5	٧
Voltage applied to a disabled output (see Note 1)			5.5	٧
Operating free-air temperature range: M suffix	- 55°	C to	125°	,C
C suffix	0	°C to	75°	,C
Storage temperature range	-65°	C to	150°	,C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a pre-load cycle.



Data Sheets

S1 and S0 are select-function fuses as shown in the output logic macrocell diagram.

TIBPAL22V10M, TIBPAL22V10C HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC

recommended operating conditions

			TIB	PAL22V	10M	TIB	TIBPAL22V10C		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2000	2		5.5	2		5.5	V
VIL	Low-level input voltage				0.8			0.8	V
ТОН	High-level output current				- 2			-3.2	mA
loL	Low-level output current				12			16	mA
f _{clock}	Clock frequency [†]				16.5			18	MHz
	Pulse duration	Clock high or low	30			25			
t _w	ruise duration	Asynchronous Reset high or low	40			35			ns
		Input	35			30			
	Cotum time before alcold	Feedback	35			30			
t _{su}	Setup time before clock1	Synchronous Set	35			30			ns
		Asynchronous Reset low (inactive)	40			35			
th	Hold time, input, set, or feedback after clock↑					0			ns
TA	Operating free-air temperat	- 55		125	0		75	°C	

electrical characteristics over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS‡	TIB	PAL22V	10M	TIB	PAL22V	10C	
PARAMETER	TEST CONDITIONS*	MIN	TYP§	MAX	MIN	TYP§	MAX	UNIT
VIK	$V_{CC} = MIN$, $I_I = -18 \text{ mA}$			-1.2			-1.2	V
VoH	V _{CC} = MIN, I _{OH} = MAX	2.4	3.5		2.4	3.5		V
V _{OL}	V _{CC} = MIN, I _{OL} = MAX		0.25	0.5		0.35	0.5	V
lozh	$V_{CC} = MAX$, $V_0 = 2.7 V$			0.1			0.1	mA
Any output	$V_{CC} = MAX$, $V_{O} = 0.4 \text{ V}$			- 100			- 100	
OZL Any I/O	VCC = WAX, VO = 0.4 V			- 250			- 250	μΑ
կ	$V_{CC} = MAX$, $V_I = 5.5 V$			1			1	mA
IIH .	$V_{CC} = MAX$, $V_I = 2.7 V$			25			25	μΑ
l _{IL}	$V_{CC} = MAX$, $V_{I} = 0.4 V$			-0.25			-0.25	mA
los¶	$V_{CC} = MAX$, $V_{O} = 0.5 V$	- 30		- 90	- 30		- 90	mA
Icc	V _{CC} = MAX, V _I = GND, Outputs open		120	180		120	180	mA

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM	то	TEST CONDITIONS	TIB	PAL22V	10M	TIB	PAL22V	10C	UNIT
PARAMETER	FROM	'0	TEST CONDITIONS	MIN	TYP§	MAX	MIN	TYP§	MAX	UNIT
f _{max} †	With feedback		C _L = 50 pF	16.5			18			MHz
^t pd	I, I/O	1/0	R1 = 300 Ω for C suffix,		15	40		15	35	ns
^t pd	I,I/O (reset)	Q	R1 = 390 Ω for M suffix,		15	45		15	40	ns
t _{pd}	Clock	Q	R2 = 390 Ω for C suffix,		10	25		10	25	ns
t _{en}	I, I/O	I/O, Q	R2 = 750 Ω for M suffix,		15	40		15	35	ns
^t dis	I, I/O	1/O, Q	See Figure 2		15	40		15	35	ns

 $^{^{\}dagger}$ f_{max} and f_{clock} (with feedback) = $\frac{1}{t_{\text{su}} + t_{\text{pd}}}$ (CLK to Q), f_{max} and f_{clock} without feedback can be calculated as f_{max} and

Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V_O at 0.5 V to avoid test problems caused by test equipment ground degradation.



 $f_{clock} \text{ (without feedback) } = \frac{1}{t_W \text{ high } + t_W \text{ low}}$

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] All typical values are at V_{CC} = 5 V, T_A = 25 °C.

TIBPAL22V10AM, TIBPAL22V10AC HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC

recommended operating conditions

			TIBP	AL22V1	0AM	TIBP	AL22V1	0AC	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX 5.25 5.5 0.8 -3.2 16 28.5	UNII
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage		2		5.5	2		5.5	V
V _{IL}	Low-level input voltage				0.8			0.8	V
IOH	High-level output current				-2			-3.2	mA
lOL	Low-level output current				12			16	mA
fclock	Clock frequency [†]				22			28.5	MHz
	Pulse duration	Clock high or low	20			15			ns
t _w I	i dise duration	Asynchronous Reset high or low	30			25			113
		Input	25			20			
	Satura tima bafara alaakt	Feedback	25			20			ns
t _{su}	Input 25 20		115						
		Asynchronous Reset low (inactive)	30			25			
th	Hold time, input, set, or feedback after clock↑		0			0			ns
TA	Operating free-air temperat	ure	- 55		125	0		75	°C

electrical characteristics over recommended operating free-air temperature range

PARAMI	ETED		TEST CONDITION	ıct.	TIBP	AL22V1	0AM	TIBE	AL22V1	10AC	UNIT
PARAINI	EIEK		TEST CONDITION	15*	MIN	TYP§	MAX	MIN	TYP§	MAX	UNII
VIK		V _{CC} = MIN,	$I_{I} = -18 \text{ mA}$				-1.2			-1.2	V
Voн		V _{CC} = MIN,	I _{OH} = MAX		2.4	3.5		2.4	3.5		V
VOL		V _{CC} = MIN,	I _{OL} = MAX			0.25	0.5		0.35	0.5	V
lozh		$V_{CC} = MAX$,	$V_0 = 2.7 \text{ V}$				0.1			0.1	mA
Any	y output	VCC = MAX,	Vo = 0.4 V				- 100			- 100	
IOZL Any	y I/O	VCC - MAX,	VO = 0.4 V	V _O = 0.4 V			-250			- 250	μA
11		$V_{CC} = MAX$,	$V_{I} = 5.5 V$				1			1	mA
ΊΗ		$V_{CC} = MAX,$	V _I = 2.7 V				25			25	μA
կլ		$V_{CC} = MAX,$	$V_I = 0.4 V$				-0.25			-0.25	mA
los§		V _{CC} = MAX,	V _O = 0.5 V		- 30		-90	- 30		90	mA
lcc		$V_{CC} = MAX$,	$V_I = GND$,	Outputs open		120	180		120	180	mA

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

DADAMETED	FD011		TEGT CONDITIONS	TIBE	AL22V1	0AM	TIBPAL22V10AC			T	
PARAMETER	FROM	то	TEST CONDITIONS	MIN	TYP§	MAX	MIN	TYP§	MAX	UNIT	
f _{max} †	With feedback		C _L = 50 pF	22			28.5			MHz	
^t pd	I, I/O	I/O	R1 = 300 Ω for C suffix,		15	30		15	25	ns	
t _{pd}	I, I/O (reset)	Q	R1 = 390 Ω for M suffix,		15	35		15	30	ns	
t _{pd}	Clock	Q	R2 = 390 Ω for C suffix,		10	20		10	15	ns	
t _{en}	I, I/O	Q	R2 = 750 Ω for M suffix,		15	30		15	25	ns	
^t dis	I, I/O	Q	See Figure 2		15	30		15	25	ns	

 $^{^{\}dagger}$ f_{max} and f_{clock} (with feedback) = $\frac{1}{t_{su} + t_{pd} (CLK to 0)}$, f_{max} and f_{clock} without feedback can be calculated as f_{max} and

Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V_O at 0.5 V to avoid test problems caused by test equipment ground degradation.



 $f_{clock} \text{ (without feedback) } = \frac{1}{t_W \text{ high } + t_W \text{ low}}$

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.


TIBPAL22V10M TIBPAL22V10AM TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE *IMPACT™* PROGRAMMABLE ARRAY LOGIC

preload procedure for registered outputs (see Note 2)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With VCC at 5 volts and pin 1 at VIL, raise pin 13 to VIHH.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to V_{IL}. Preload can be verified by observing the voltage level at the output pin.

preload waveforms (see Notes 2 and 3)



NOTES: 2. Pin numbers shown are for JT and NT packages only. If chip carrier socket adapter is not used, pin numbers must be changed accordingly.


3. $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns. } V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V.}$

TIBPAL22V10M TIBPAL22V10AM TIBPAL22V10C, TIBPAL22V10AC HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC

power-up reset

Following power-up, all registers are reset to zero. The output level depends on the polarity selected during programming. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the V_CC's rise be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.

power-up reset waveforms



[†]This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.

programming information


Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.





[‡]This is the setup time for input or feedback.


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR THREE-STATE OUTPUTS









VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is open.

FIGURE 2

TIBPAL22VP10-25M TIBPAL22VP10-20C

HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC

 Functionally Equivalent to the TIBPAL22V10/10A, with Additional Feedback Paths in the Output Logic Macrocell


- Choice of Operating Speeds: TIBPAL22VP10-20C . . . 20 ns Max TIBPAL22VP10-25M . . . 25 ns Max
- Variable Product Term Distribution Allows
 More Complex Functions to be Implemented
- Polarity of Each Output is Programmable
- TTL-Level Preload for Improved Testability
- Extra Terms Provide Logical Synchronous Set and Asynchronous Reset Capability
- Fast Programming, High Programming Yield, and Unsurpassed Reliability Ensured Using Ti-W Fuses
- AC and DC Testing Done at the Factory Utilizing Special Designed-In Test Features
- Dependable Texas Instruments Quality and Reliability
- Package Options Include Plastic and Ceramic Dual-In-Line Packages and Chip Carriers

description


The TIBPAL22VP10 is equivalent to the TIBPAL22V10A but offers additional flexibility in the output structure. The improved output macrocell uses the registered outputs as inputs when in a high-impedance condition. This provides two additional output configurations for a total of six possible macrocell configurations all of which are shown in Figure 1.

M SUFFIX . . . JT PACKAGE C SUFFIX . . . NT PACKAGE (TOP VIEW)

D2943, FEBRUARY 1987—REVISED DECEMBER 1987



M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



NC-No internal connection
Pin assignments in operating mode

The device contains up to twenty-two inputs and ten outputs. It defines and programs the architecture of each output on an individual basis. Outputs may be registered or nonregistered and inverting or noninverting. In addition, the data may be fed back into the array from either the register or the I/O port. The ten potential outputs are enabled through the use of individual product terms.

Further advantages can be seen in the introduction of variable product term distribution. This technique allocates from 8 to 16 logical product terms to each output for an average of 12 product terms per output. This variable allocation of terms allows far more complex functions to be implemented than in previously available devices.

IMPACT is a trademark of Texas Instruments Incorporated.



Circuit design is enhanced by the addition of a synchronous set and an asynchronous reset product term. These functions are common to all registers. When the synchronous set product term is a logic 1, the output registers are loaded with a logic 1 on the next low-to-high clock transition. When the asynchronous reset product term is a logic 1, the output registers are loaded with a logic 0. The output logic level after set or reset depends on the polarity selected during programming. Output registers can be preloaded to any desired state during testing. Preloading permits full logical verification during product testing.

With features such as programmable output logic macrocells and variable product terms, the TIBPAL22VP10 offers quick design and development of custom LSI functions with complexities of 500 to 800 equivalent gates. Since each of the ten output pins may be individually configured as inputs on either a temporary or permanent basis, functions requiring up to 21 inputs and a single output or down to 12 inputs and 10 outputs are possible.


A power-up clear function is supplied that forces all registered outputs to a predetermined state after power is applied to the device. Registered outputs selected as active-low power-up with their outputs high. Registered outputs selected as active-high power-up with their outputs low.

A single security fuse is provided on each device to discourage unauthorized copying of fuse patterns. Once blown, the verification circuitry is disabled and all other fuses will appear to be open.

The TIBPAL22VP10-25M is characterized for operation over the full military temperature range of $-55\,^{\circ}$ C to 125 °C. The TIBPAL22VP10-20C is characterized for operation from 0 °C to 75 °C.




functional block diagram (positive logic)




 \sim denotes fused inputs

logic diagram (positive logic)






output logic macrocell diagram



[†] This fuse is unique to the Texas Instruments TIBPAL22VP10. It allows feedback from the I/O port using registered outputs as shown in the macrocell fusing logic function table.



[†] These configurations are unique to the TIBPAL22VP10 and provide added flexibility when comparing it to the TIBPAL22V10 or TIBPAL22V10A.

FIGURE 1. RESULTANT MACROCELL FEEDBACK AND OUTPUT LOGIC AFTER PROGRAMMING

TIBPAL22VP10-25M TIBPAL22VP10-20C HIGH-PERFORMANCE *IMPACT™* PROGRAMMABLE ARRAY LOGIC

MACROCELL FEEDBACK AND OUTPUT FUNCTION TABLE

PROGRA	AM-FUSE	SELECT	FEEDBACK AND OUTPUT CONFIGURATION						
S2	S1	S0	FEEDBACK AND	OUTPUT CONF	IGUKATION				
0	0	0	Register feedback	Registered	Active low				
0	0	1	Register feedback	Registered	Active high				
1	0	0	I/O feedback	Registered	Active low				
1	0	1	I/O feedback	Registered	Active high				
×	1	0	I/O feedback	Combinational	Active low				
x	1	1	I/O feedback	Combinational	Active high				

0= unblown fuse, 1= blown fuse, X= unblown or blown fuse S2, S1, and S0 are select-function fuses as shown in the output logic macrocell diagram.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage (see Note 1)
Voltage applied to a disabled output (see Note 1)
Operating free-air temperature range: TIBPAL22VP10-25M55°C to 125°C
TIBPAL22VP10-20C 0 °C to 75 °C
Storage temperature range — 65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a pre-load cycle.

recommended operating conditions

			TIBPA	L22VP1	0-25M	TIBPA	L22VP1	0-20C	LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage		2		5.5	2		5.5	V
VIL	Low-level input voltage				0.8			0.8	V
loн	High-level output current				- 2			-3.2	mA
loL	Low-level output current				12			16	mA
f _{clock}	Clock frequency †				25			37	MHz
	Pulse duration	Clock high or low	20			10			ns
t _w	ruise duration	Reset high	30			20			
		Input	25			15			
	Catura tima bafana alaalah	Feedback	25			15			
t _{su}	Setup time before clock1	Preset	25			15			ns
		Reset low (inactive)	30			20			1
th	Hold time, input, preset, or feedback after clock↑		0			0			ns
TA	Operating free-air temperatu	re	- 55		125	0		75	°C

 $^{^{\}dagger}f_{clock} \text{ (with feedback)} = \frac{1}{t_{SU} + t_{pd} \text{ (CLK to Q)}} \text{ , } f_{clock} \text{ without feedback can be calculated as}$

$$f_{clock}$$
 (without feedback) = $\frac{1}{t_W \text{ high } + t_W \text{ low}}$.



electrical characteristics over recommended operating free-air temperature range

DADAMETED	TEST CONDITIONS†	TIBPAL22VP10-25M			TIBPA	L22VP1	0-20C	UNIT
PARAMETER	TEST CONDITIONS	MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNIT
V _{IK}	$V_{CC} = MIN$, $I_I = -18 \text{ mA}$			-1.2			-1.2	٧
Voh	V _{CC} = MIN, I _{OH} = MAX	2.4	3.5		2.4	3.5		V
VOL	V _{CC} = MIN, I _{OL} = MAX		0.25	0.5		0.35	0.5	V
IOZH	$V_{CC} = MAX$, $V_{O} = 2.7 V$			0.1			0.1	mA
Any output	$V_{CC} = MAX$, $V_{O} = 0.4 V$			- 100			- 100	μΑ
IOZL Any I/O	VCC = IVIAX, VO = 0.4 V			- 250			- 250	μΑ
II	$V_{CC} = MAX$, $V_{I} = 5.5 V$			1			1	mA
Iн	$V_{CC} = MAX$, $V_{I} = 2.7 V$			25			25	μΑ
1 _{IL}	$V_{CC} = MAX$, $V_{I} = 0.4 V$			-0.25			-0.25	mA
los§	$V_{CC} = MAX$, $V_{O} = 0.5 V$	- 30		-90	- 30		- 90	mA
Icc	$V_{CC} = MAX$, $V_I = GND$, Outputs open		140	220		140	210	mA

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) \P

PARAMETER	FROM	то	TEST CONDITIONS	TIBPAL22VP10-25M			TIBPAL22VP10-20C			UNIT
PARAMETER		10	TEST CONDITIONS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
f _{max} ¶			C _L = 50 pF,	25	50		37	50		MHz
t _{pd}	I, I/O	I/O	R1 = 300 Ω for C suffix,		12	25		12	20	ns
t _{pd}	I, I/O (reset)	Q	R1 = 390 Ω for M suffix,		12	25		12	20	ns
t _{pd}	Clock	Q	R2 = 390 Ω for C suffix,		8	15		8	12	ns
t _{en}	I, I/O	Q	R2 = 750 Ω for M suffix,		12	25		12	20	ns
t _{dis}	I, I/O	Q	See Figure 2		12	25		12	20	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

$$\P_{\text{fmax}}$$
 (with feedback) = $\frac{1}{t_{\text{SU}} + t_{\text{Dd}}}$ (CLK to Q) , f_{max} without feedback can be calculated as

$$f_{\mbox{max}} \mbox{ (without feedback) } = \frac{1}{t_{\mbox{W}} \mbox{ high } + \mbox{ } t_{\mbox{W}} \mbox{ low}}$$

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set Vo at 0.5 V to avoid test problems caused by test equipment ground degradation.


TIBPAL22VP10-25M TIBPAL22VP10-20C HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC

preload procedure for registered outputs (see Note 2)

The output registers of the TIBPAL22VP10 can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With VCC at 5 volts and pin 1 at VIL, raise pin 13 to VIHH.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to VII. Preload can be verified by observing the voltage level at the output pin.

preload waveforms (see Notes 2 and 3)



- NOTES: 2. Pin numbers shown are for JT and NT packages only. If chip carrier socket adapter is not used, pin numbers must be changed accordingly.
 - 3. $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns. } V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V.}$


TIBPAL22VP10-25M TIBPAL22VP10-20C

HIGH-PERFORMANCE IMPACT™ PROGRAMMABLE ARRAY LOGIC

power-up reset

Following power-up, all registers of the TIBPAL22VP10 are reset to zero. The output level depends on the polarity selected during programming. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the VCC's rise be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.

power-up reset waveforms



[†]This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


When the additional fuses are not being used, the TIBPAL22VP10 can be programmed using the TIBPAL22V10/10A programming algorithm. The fuse configuration data can either be from a JEDEC file (format per JEDEC Standard No. 3-A) or a TIBPAL22V10/10A master.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 995-5762.





[‡]This is the setup time for input or feedback.


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR THREE-STATE OUTPUTS









VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

FIGURE 2



TIBPALR19L8M, TIBPALR19R4M, TIBPALR19R6M, TIBPALR19R8M TIBPALR19L8C, TIBPALR19R4C, TIBPALR19R6C, TIBPALR19R8C HIGH-PERFORMANCE LATCHED-INPUT PAL® CIRCUITS

D2709, DECEMBER 1982-REVISED DECEMBER 1987

- High-Performance Operation . . . 30 MHz
- Preload Capability on Output Registers
- DIP Options Include Both 300-mil Plastic and 600-mil Ceramic
- Dependable Texas Instruments Quality and Reliability

DEVICE	I/D INPUTS	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
'PALR19L8	11	2	2	0	6
'PALR19R4	11	0	0	4 (3-state buffers)	4
'PALR19R6	11	0	0	6 (3-state buffers)	2
'PALR19R8	11	0	0	8 (3-state buffers)	0

description

These programmable array logic devices feature high speed and functionality similar to the TIBPAL16L8, 16R4, 16R6, 16R8 series, but with the added advantage of D-type input registers. If any input register is not desired, it can be converted to an input buffer by simply programming the architectural fuse.

Combining Advanced Low-Power Schottky† technology, with proven titanium-tungsten fuses, these devices will provide reliable high performance substitutes over conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically result in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

An M suffix designates full-temperature circuits that are characterized for operation over the full military temperature range of -55 °C to 125 °C. A C suffix designates commercial-temperature circuits that are characterized for operation from 0°C to 70°C.


INPUT REGISTER FUNCTION TABLE

INPL	Т	OUTPUT OF						
INCLK	D	INPUT REGISTER						
1	Н	Н						
1	L	L						
L	X	Qo						


[†] Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.

PAL is a registered trademark of Monolilthic Memories Inc.

TIBPALR19L8' M SUFFIX . . . JW PACKAGE C SUFFIX . . . JW OR NT PACKAGE (TOP VIEW)



TIBPALR19L8' M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




NC-No internal connection


Pin assignments in operating mode

TIBPALR19R4M, TIBPALR19R6M, TIBPALR19R8M TIBPALR19R4C, TIBPALR19R6C, TIBPALR19R8C HIGH-PERFORMANCE REGISTERED-INPUT PAL® CIRCUITS


TIBPALR19R4' M SUFFIX . . . JW PACKAGE C SUFFIX . . . JW OR NT PACKAGE (TOP VIEW)



TIBPALR19R6' M SUFFIX . . . JW PACKAGE C SUFFIX . . . JW OR NT PACKAGE (TOP VIEW)




TIBPALR19R8' M SUFFIX . . . JW PACKAGE C SUFFIX . . . JW OR NT PACKAGE (TOP VIEW)




Pin assignments in operating mode

TIBPALR19R4' M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




TIBPALR19R6'

M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)



TIBPALR19R8'


M SUFFIX . . . FK PACKAGE C SUFFIX . . . FN PACKAGE (TOP VIEW)




NC-No internal connection




functional block diagrams (positive logic)




'PALR19R4




functional block diagrams (positive logic)








logic diagram (positive logic)






TIBPALR19R4M, TIBPALR19R4C HIGH-PERFORMANCE REGISTERED-INPUT PAL® CIRCUITS

logic diagram (positive logic)






logic diagram (positive logic)





TIBPALR19R8M, TIBPALR19R8C HIGH-PERFORMANCE REGISTERED-INPUT PAL® CIRCUITS

logic diagram (positive logic)





TIBPALR19L8M, TIBPALR19R4M, TIBPALR19R6M, TIBPALR19R8M TIBPALR19L8C, TIBPALR19R4C, TIBPALR19R6C, TIBPALR19R8C HIGH-PERFORMANCE REGISTERED INPUT PAL® CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)						7 V
Input voltage (see Note 1)					5.	5 V
Voltage applied to a disabled output (see Note 1)					5.	5 V
Operating free-air temperature range: M suffix	_	- 55	o C	to:	125	5°C
C suffix			0 °	'C to	o 70	Э°С
Storage temperature range	_	- 65	o C	to:	150	O°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during preload cycle.

recommended operating conditions

			I N	(SUFFI)	<	(SUFFI	x	LINUT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage		2		5.5	2		5.5	V	
VIL	Low-level input voltaç	ge			0.8			0.8	V	
Іон	High-level output curr	ent			- 2			-3.2	mA	
lOL	Low-level output curr	ent			12			24	mA	
	Clark for sure and	INCLK	0		20	0		30	MHz	
†clock	Clock frequency	OUTCLK	0		20	0		30	101112	
	Pulse duration, clock	INCLK high	20			15				
		INCLK low	20			15				
tw		OUTCLK high	20			15			ns	
		OUTCLK low	20			15				
		Data before INCLK↑	15			10				
t _{su}	Setup time	Data before OUTCLK↑	30			25			ns	
		INCLK↑ before OUTCLK↑ (See Note 2)	30			25				
	Hold time	Data after INCLK↑				5				
th	Hold tillle	Data after OUTCLK↑				0			ns	
TA	Operating free-air tem	- 55		125	0		70	°C		

NOTE 2: This setup time ensures the output registers will see stable data from the input registers.

TIBPALR19L8M, TIBPALR19R4M, TIBPALR19R6M, TIBPALR19R8M TIBPALR19L8C, TIBPALR19R4C, TIBPALR19R8C HIGH-PERFORMANCE REGISTERED-INPUT PAL® CIRCUITS

electrical characteristics over recommended free-air operating temperature range

PARAMETER		TEAT 001	IDITIONS†		M SUFF	IX		C SUFF	IX	UNIT
PAH	AMETER	TEST CON	IDITIONS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V
Voн		V _{CC} = MIN,	I _{OH} = MAX	2.4	3.2		2.4	3.3		V
VOL		V _{CC} = MIN,	I _{OL} = MAX		0.25	0.4		0.35	0.5	V
Outputs		Vcc = MAX,	V 2.7.V			20			20	^
lozh	I/O ports	VCC = MAX,	VIH = 2.7 V			100			100	μΑ
1	Outputs	V _{CC} = MAX,	V 0.4 V			- 20			- 20	μΑ
lozL	I/O ports	ACC = MAY	VIH = 0.4 V			-250			-250	μΑ
	OE Input					0.2			0.2	
կ	I/D Inputs	$V_{CC} = MAX$,	$V_{ } = 5.5 V$			0.1			0.1	mA
	All others					0.1			0.1	
	OE Input					40			40	
lін	I/D Inputs	$V_{CC} = MAX,$	$V_I = 2.7 V$			20			20	μΑ
	All others					20			20	
	OE Input					-0.4			-0.4	
կլ	I/D Inputs	$V_{CC} = MAX$,	$V_I = 0.4 V$			-0.6			-0.6	mA
	All others					-0.2			-0.2	
IO§		V _{CC} = MAX,	$V_0 = 2.25 \text{ V}$	- 30		- 125	-30		- 125	mA
lcc		V _{CC} = MAX, Outputs open	V _I = 0 V,		150	210		150	210	mA

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	TEST	N	/ SUFFI	x		C SUFFIX	K	UNIT
FARAIVIETER	FROIVI	'0	CONDITIONS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
f _{max}	INCLK↑	I/O, O		20			30			MHz
t _{pd}	I, I/O	I/O, O			15	30		15	25	ns
t _{pd}	I/D¶	I/O, O			20	40		20	35	ns
^t pd	INCLK↑	I/O, O			20	40		20	35	ns
^t pd	OUTCLK†	a	$R_L = 500 \Omega$,		10	25		10	20	ns
t _{en}	ŌĒ↓	a	_		10	25		10	20	ns
t _{en}	I, I/O	I/O, O	C _L = 50 pF, See Note 3		14	30		14	25	ns
t _{en}	I/D¶	I/O, O	See Note 3		27	45		27	40	ns
t _{en}	INCLK†	I/O, O			27	45		27	40	ns
^t dis	ŌĒ↑	a			11	25		11	20	ns
[†] dis	I, I/O	I/O, O	-		12	30		12	25	ns
^t dis	I/D¶	I/O, O			13	30		13	30	ns
^t dis	INCLK↑	I/O, O			13	30		13	25	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $^{^{\}ddagger}$ All typical values are V_{CC} = 5 V, T_A = 25 °C.

[§] The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit current, I_{OS}. ¶ Input configured as an input buffer.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

TIBPALR19L8M, TIBPALR19R4M, TIBPALR19R6M, TIBPALR19R8M TIBPALR19L8C, TIBPALR19R4C, TIBPALR19R6C, TIBPALR19R8C HIGH-PERFORMANCE REGISTERED-INPUT PAL® CIRCUITS

programming information


Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.


preload procedure for registered outputs (see Note 4)

- Pin 13 to VIH, Pin 1 to VIL, and VCC to 5 volts. Step 1
- Step 2 Pin 14 to VIHH
- Step 3 At Q outputs, apply VIL to preload a low and VIH to preload a high.
- Step 4 Pin 14 to VII.
- Step 5 Remove the voltages applied to the outputs.
- Step 6 Pin 13 to VIL
- Step 7 Check the output states to verify preload.

preload waveforms (see Note 4)



security fuse programming (see Note 4)



NOTE 4: Pin numbers shown are for JW and NT packages only. If chip carrier socket adapter is not used, pin numbers must be changed accordingly.



TIBPALT19L8M, TIBPALT19R4M, TIBPALT19R6M, TIBPALT19R8M TIBPALT19L8C, TIBPALT19R4C, TIBPALT19R6C, TIBPALT19R8C HIGH-PERFORMANCE REGISTERED-INPUT *PAL*® CIRCUITS

D2709, DECEMBER 1982-REVISED DECEMBER 1987

- High-Performance Operation . . . 30 MHz
- Preload Capability on Output Registers
- DIP Options Include Both 300-mil Plastic and 600-mil Ceramic
- Dependable Texas Instruments Quality and Reliability

DEVICE	I/D INPUTS	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
'PALT19L8	11	2	2	0	6
'PALT19R4	11	0	0	4 (3-state buffers)	4
'PALT19R6	11	0	0	6 (3-state buffers)	2
'PALT19R8	11	0	0	8 (3-state buffers)	0

description

These programmable array logic devices feature high speed and functionality similar to the TIBPAL16L8, 16R4, 16R6, 16R8 series, but with the added advantage of D-type transparent latches on the inputs. If any input register is not desired, it can be converted to an input buffer by simply programming the architectural fuse.

Combining Advanced Low-Power Schottky† technology, with proven titanium-tungsten fuses, these devices will provide reliable high performance substitutes over conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically result in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

An M suffix designates full-temperature circuits that are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. A C suffix designates commercial-temperature circuits that are characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

INPUT LATCH FUNCTION TABLE

INLE	D	LATCH OUTPUT
L	L	L
L	Н	н
н	Х	Q_0


[†]Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.

PAL is a trademark of Monolithic Memories Inc.

TIBPALT19L8' M SUFFIX . . . JW PACKAGE C SUFFIX . . . JW OR NT PACKAGE (TOP VIEW)




TIBPALT19L8'
M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FN PACKAGE
(TOP VIEW)




NC-No internal connection

Pin assignments in operating mode









Pin assignments in operating mode



NC-No internal connection


functional block diagrams (positive logic)









functional block diagrams (positive logic)






logic diagram (positive logic)






TIBPALT19R4M, TIBPALT19R4C HIGH-PERFORMANCE LATCHED-INPUT PAL® CIRCUITS

logic diagram (positive logic)






logic diagram (positive logic)





logic diagram (positive logic)





TIBPALT19L8M, TIBPALT19R4M, TIBPALT19R6M, TIBPALT19R8M TIBPALT19L8C, TIBPALT19R4C, TIBPALT19R6C, TIBPALT19R8C HIGH-PERFORMANCE LATCHED-INPUT PAL® CIRCUITS

bsolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1)
Input voltage (see Note 1)
Voltage applied to a disabled output (see Note 1)
Operating free-air temperature range: M suffix
C suffix
Storage temperature range65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during preload cycle.

recommended operating conditions

			N	M SUFFIX			C SUFFIX								
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT						
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V							
VIH	High-level input v	oltage	2		5.5	2		5.5	V						
VIL	Low-level input vo	oltage			0.8			0.8	V						
ЮН	High-level output			- 2			-3.2	mA							
loL	Low-level output current				12			24	mA						
f _{clock}	Clock frequency	OUTCLK	0		20	0		30	MHz						
		INLE low	20			15			ns						
t_{W}	Pulse duration	OUTCLK high	20			15			ns						
								OUTCLK low	20			15			115
		Data before INLE ↑	15			10									
t _{su}	t _{SU} Setup time	Data before OUTCLK↑	30			25			ns						
		INLE low before OUTCLK↑ (See Note 2)	35			30									
t _h Hold time	Data after INLE ↑	5			5										
	riola time	Data after OUTCLK↑	0			0			ns						
TA	Operating free-air temperature				125	0		70	°C						

NOTE 2: This setup time ensures the output registers will see stable data from the input latches.

TIBPALT19L8M, TIBPALT19R4M, TIBPALT19R6M, TIBPALT19R8M TIBPALT19L8C, TIBPALT19R4C, TIBPALT19R6C, TIBPALT19R8C HIGH-PERFORMANCE LATCHED-INPUT *PAL*® CIRCUITS

electrical characteristics over recommended free-air operating temperature range

PARAMETER		TEST CONDITIONS†			M SUFFIX			C SUFFIX			
				MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT	
VIK		$V_{CC} = MIN,$	I _I = -18 mA			-1.5			-1.5	V	
Vон		$V_{CC} = MIN,$	I _{OH} = MAX	2.4	3.2		2.4	3.3		V	
VOL		V _{CC} = MIN,	I _{OL} = MAX		0.25	0.4		0.35	0.5	V	
lan.	Outputs	\/ MAY	V _{IH} = 2.7 V			20			20	μА	
lozh	I/O ports	ACC = MAY				100			100		
low	Outputs	\/aa - MAY	V _{IH} = 0.4 V			- 20			- 20		
lozL	I/O ports	VCC = MAX,				- 250			- 250	μΑ	
[.	OE Input	V _{CC} = MAX,	V _I = 5.5 V			0.2			0.2	mA	
l)	All others					0.1			0.1		
	OE Input	V - MAY	V _I = 2.7 V			40			40		
ЧΗ	All others	VCC = MAX,				20			20	μΑ	
	OE Input	\/ MA\/	V _I = 0.4 V			-0.4			-0.4		
ΙL	All others	VCC = MAX,				-0.2			-0.2	mA	
lo§		V _{CC} = MAX,	$V_0 = 2.25 \text{ V}$	-30		-125	-30		- 125	mA	
lcc		V _{CC} = MAX, Outputs open	V _I = 0 V,		150	210		150	210	mA	

switching characteristics over recommended operating free-air temperature range (unless otherwise

DADAMETED	FROM	то	TEST	M SUFFIX			C SUFFIX		
PARAMETER			CONDITIONS	MIN TY	YP [‡] MAX	MIN	TYP‡	MAX	UNIT
f _{max}	OUTCLK†	a		20		30			MHz
^t pd	I, I/O	1/0, 0			15 30		15	25	ns
^t pd	I/D¶	I/O, O			25 45		25	40	ns
^t pd	INLE↓	I/O, O			28 45		28	40	ns
t _{pd}	OUTCLK↑	Q			10 25		10	20	ns
t _{en}	<u>OE</u> ↓	a	$R_L = 500 \Omega$,		10 25		10	20	ns
t _{en}	I, I/O	I/O, O	$C_L = 50 pF$,		14 30		14	25	ns
t _{en}	I/D¶	I/O, O	See Note 3		30 45		30	40	ns
t _{en}	ĪNLE↓	1/0, 0			30 45		30	40	ns
^t dis	ŌĒ↑	a			11 25		11	20	ns
^t dis	I, I/O	I/O, O			12 30		12	25	ns
^t dis	I/D¶	I/O, O			14 30		14	25	ns
^t dis	ĪNLE↓	I/O, O			14 30		14	25	ns

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $^{^{\}ddagger}$ All typical values are V_{CC} = 5 V, T_A = 25 °C.

[§]The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit current, IOS.

Input configured as an input buffer or INLE low.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

TIBPALT19L8M, TIBPALT19R4M, TIBPALT19R6M, TIBPALT19R8M TIBPALT19L8C, TIBPALT19R4C, TIBPALT19R6C, TIBPALT19R8C HIGH-PERFORMANCE LATCHED-INPUT *PAL*® CIRCUITS

programming information


Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.


preload procedure for registered outputs (see Note 4)

- Step 1 Pin 13 to VIH, Pin 1 to VIL, and VCC to 5 volts.
- Step 2 Pin 14 to VIHH
- Step 3 At Q outputs, apply VIL to preload a low and VIH to preload a high.
- Step 4 Pin 14 to VII.
- Step 5 Remove the voltages applied to the outputs.
- Step 6 Pin 13 to VIL
- Step 7 Check the output states to verify preload.

preload waveforms (see Note 4)



secruity fuse programming (see Note 4)



NOTE 4: Pin numbers shown are for JW and NT packages only. If chip carrier socket adapter is not used, pin numbers must be changed accordingly.



TIBPLS506M, TIBPLS506C 13 × 97 × 8 FIELD-PROGRAMMABLE LOGIC SEQUENCER

D3090, DECEMBER 1987

- 50-MHz Clock Rate
- Power-On Reset of All Registers
- 16-Bit Internal State Registers
- 8-Bit Output Registers
- Outputs Programmable for Registered or Combinational Operation
- Ideal for Waveform and State Machine Applications

description

The TIBPLS506 is a TTL field-programmable state machine of the Mealy type. This state machine (logic sequencer) contains 97 product terms (AND terms) and 24 pairs of sum terms (OR terms). The product and sum terms are used to control the 16-bit internal state registers and the 8-bit output registers.


The outputs of the internal state registers (PO-P15) are fed back and combined with the 13 inputs (IO-I12) to form the AND array. In addition, two sum terms are complemented and fed back to the AND array, which allows any product terms to be summed, complemented, and used as inputs to the AND array.

The eight output cells can be individually programmed for registered or combinational operation. Nonregistered operation is selected by blowing the output multiplexer fuse. Each combinational output must also have all fuses blown from the reset term. Registered output operation is selected by leaving the output multiplexer fuse intact.

M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW)

CLK	Ŭ1	U 24] Vcc
10	\square^2	23] 16
11	[]₃	22] 17
12	[]₄	21] 18
13	□ 5	20] 19
14	□ 6	19] 110
15	□7	18] 11
QO	[8	17] 112/ OE
Q1	□ ₉	16] Q7
Q2	□10	15] Q6
Q3	□ 11	14	Q5
GND	Π ₁₂	13	1 Q4

M SUFFIX . . . FK PACKAGE C SUFFIX . . . FK OR FN PACKAGE (TOP VIEW)




NC-No Internal Connection

Pin 17 can be programmed to function as an input and/or an output enable. Blowing the output enable fuse lets pin 17 function as an output enable but does not disconnect pin 17 from the input array. When the output enable fuse is intact, pin 17 functions only as an input with the outputs being permanently enabled.

The state and output registers are synchronously clocked by the fuse programmable clock input. The clock polarity fuse selects either positive- or negative-edge triggering. Negative-edge triggering is selected by blowing the clock polarity fuse. Leaving this fuse intact selects positive-edge triggering. The state and output registers are unconditionally reset low on power-up.

The eight outputs can be individually programmed for combinational operation by blowing the output multiplexer fuse. Each combinational output must also have all fuses blown from its associated reset term. When the output multiplexer fuse is left intact, registered operation is selected.






NOTES: A. All AND gate inputs with a blown link assume the logic-1 state
B. All OR gate inputs with a blown link assume the logic-0 state.



logic diagram (continued)




S-R FUNCTION TABLE (see Note 1)

CLK POLARITY FUSE	CLK	s	R	STATE REGISTER
INTACT	1	L	L	α_0
INTACT	1	L	Н	L
INTACT	1	Н	L	н
INTACT	1	Н	Н	INDETERMINATE
BLOWN	1	L	L	ο ₀
BLOWN	ļ	L	Н	L
BLOWN	Ţ	Н	L	Н
BLOWN	1	Н	Н	INDETERMINATE

NOTE 1: The S-R registers clear at power-up. \mathbf{Q}_{0} is the state of the S-R registers before the active clock edge.

functional block diagram (positive logic)



 \sim denotes fused inputs



TIBPLS506M, TIBPLS506C 13 × 97 × 8 FIELD-PROGRAMMABLE LOGIC SEQUENCER

bsolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 2)
Input voltage (see Note 2)
Voltage applied to disabled output (see Note 2)
Operating free-air temperature range: TIBPLS506M
TIBPLS506C 0 °C to 70 °C
Storage temperature range65 °C to 150 °C

NOTE 2: These ratings apply except when programming pins during a programming cycle.

recommended operating conditions

				BPLS50	6М	TI	BPLS50	6C	UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNII	
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V	
V_{IH}	High-level input voltage				5.5	2		5.5	V	
VIL	Low-level input voltage				0.8			0.8	V	
Іон	High-level output current				- 2			-3.2	mA	
lOL	Low-level output current							24	mA	
	Pulse duration	Clock high								
tw	ruise duration	Clock low							ns	
	Setup time before CLK [†] input or	Without C-array								
tsu	feedback to S-R inputs	With C-array							ns	
	Hold time ofter CLK	Input or feedback								
th	Hold time after CLK	at S-R inputs							ns	
TA	Operating free-air temperature		- 55		125	0		75	°C	

[†]The active edge of CLK is determined by the programmed state of CLK polarity fuse.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [‡]		TI	BPLS50	6M	TI	6C	UNIT	
PARAMETER	I EST CON	TEST CONDITIONS.		TYP§	MAX	MIN	TYP⁵	MAX	UNII
VIK	V _{CC} = MIN,	I _I = -18 mA			-1.2			-1.2	V
Vон	V _{CC} = MIN,	I _{OH} = MAX	2.4	3.2		2.4	3		V
V _{OL}	V _{CC} = MIN,	I _{OL} = MAX		0.25	0.4		0.37	0.5	V
lį	$V_{CC} = MAX,$	$V_{ } = 5.5 V$			25			25	μΑ
¹ H	$V_{CC} = MAX,$	$V_1 = 2.7 V$			20			20	μΑ
JIL	$V_{CC} = MAX,$	$V_I = 0.4 V$			-0.25			-0.25	mA
los	$V_{CC} = MAX,$	$V_0 = 2.25 \text{ V}$	- 15		- 65	– 15		- 65	mA
lozн	$V_{CC} = MAX,$	$V_0 = 2.7 V$			20			20	μΑ
^I OZL	$V_{CC} = MAX,$	$V_0 = 0.4 V$			- 20			- 20	μΑ
lcc	V _{CC} = MAX, Outputs open	V _I = 4.5 V,		140			140		mA

[‡]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $^{^{\}S}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 \,^{\circ}\text{C}$.

TIBPLS506M, TIBPLS506C 13 × 97 × 8 FIELD-PROGRAMMABLE LOGIC SEQUENCER

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), (see Note 3)

DADAMETER	FROM	то	TEST CONDITIONS	TIBPLS506M			Ti	BPLS50	6C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	ONIT
, t	With	out C-array		60		60			MHz	
fmax [‡]	Wit	th C-Array		40			40			
	CLK §	Q (nonregistered)	B 500 0		20			20		
t _{pd}	CLK	Q (registered	$R_L = 500 \Omega,$ $C_L = 50 pF$		9		9			ns
	ı	Q (nonregistered)	CL = 50 pr	15 15]		
t _{en}	ŌĒ↓	Q			6		6		ns	
^t dis	ŌĒ↑	Q		6			6			ns

[†]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

diagnostics


A diagnostic mode is provided with these devices that allows the user to inspect the contents of the state registers. The step-by-step procedures required to use the diagnostics follow.

- 1. Disable all outputs by taking pin 17 (OE) high (see Note 4).
- 2. Take pin 8 (Q0) double high to enable the diagnostics test sequence.
- 3. Apply appropriate levels of voltage to pins 11 (Q3), 13 (Q4), and 14 (Q5) to select the desired state register (see Table 1).

The voltage level monitored on pin 9 will indicate the state of the selected state register.

NOTE 4: If pin 17 is being used as an input to the array, then pin 7 (I5) must be taken double high before pin 17 is taken high.

diagnostics waveforms





[‡]f_{max} is independent of the internal programmed configuration and the number of product terms used.

The active edge of CLK is determined by the programmed state of the CLK polarity fuse.

TABLE 1. ADDRESSING STATE REGISTERS DURING DIAGNOSTICS

REGISTE	R BINARY	ADDRESS	BURIED REGISTER
PIN 11	PIN 13	PIN 14	SELECTED
L	L	L	C1
L	L	Н	P15
L	L	нн	CO
L	Н	L	P14
L	Н	Н	P0
L	Н	НН	P1
L	HH	L	P2
L	НН	Н	P3
L	НН	нн	P4
Н	L	L	P5
Н	L	Н	P6
Н	L	НН	P7
Н	Н	L	P8
Н	Н	Н	P9
Н	Н	нн	P10
Н	НН	L	P11
Н	НН	Н	P12
Н	НН	НН	P13

PROGRAMMING INFORMATION

Texas Instruments programmable logic devices can be programmed using widely available software and reasonably priced device programmers.

Complete programming specifications, algorithms, and the latest information on firmware, software, and hardware updates are available upon request. Information on programmers that are capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI sales office, local authorized Texas Instruments distributor, or by calling Texas Instruments at (214) 997-5762.

TIBPSG507M, TIBPSG507C 13 × 80 × 8 PROGRAMMABLE SEQUENCE GENERATOR

D3029, MAY 1987-REVISED DECEMBER 1987


- 50 MHz Clock Rate
- Ideal for Waveform and State Machine Applications
- 6-Bit Internal Binary Counter
- 8-Bit Internal State Register
- Programmable Clock Polarity
- Outputs Programmable for Registered or Combinatorial Operation
- 6-Bit Counter Simplifies Logic Equation Development in State Machine Designs
- Dependable Texas Instruments Quality and Reliability

description


The TIBPSG507 is a 13 \times 80 \times 8 Programmable Sequence Generator (PSG) that offers the system designer unprecedented flexibility in a high-performance field-programmable logic device. Applications such as waveform generators, state machines, dividers, timers, and simple logic reduction are all possible with a PSG. By utilizing the built-in binary counter, the PSG is capable of generating complex timing controllers. The binary counter also simplifies logic equation development in state machine and waveform generator applications.

The PSG507 contains 80 product (AND) terms, a 6-bit binary counter with control logic, eight S/R state holding registers, and eight outputs. The eight outputs can be individually programmed for either registered or combinatorial operation. The clock input is fuse programmable for either positive- or negative-edge operation.

M SUFFIX JT PACKAGE C SUFFIX JT OR NT PACKAGE (TOP VIEW)



M SUFFIX . . . FK PACKAGE C SUFFIX . . . FK OR FN PACKAGE (TOP VIEW)



NC - No internal connection

The 6-bit binary counter is controlled by a synchronous-clear and a count/hold function. Each control function has a nonregistered and registered option. When either SCLR0 or SCLR1 is taken high, the counter resets to zero on the next active clock edge. When either $\overline{\text{CNT}}/\text{HLD0}$ or $\overline{\text{CNT}}/\text{HLD1}$ is taken high, the counter is held at the present count and is not allowed to advance on the active clock edge. The SCLR function overrides the $\overline{\text{CNT}}/\text{HLD}$ feature when both lines are simultaneously high.

Clock polarity is programmable through the clock polarity fuse. Leaving this fuse intact selects positive-edge triggering. Negative-edge triggering is selected by blowing this fuse. Pin 17 functions as an input and/or an output enable. When the output enable fuse is intact, all outputs are always enabled allowing pin 17 to be used strictly as an input. Blowing the output enable fuse lets pin 17 function as an output enable and an input. In this mode, the outputs are enabled when pin 17 is low and are in a high-impedance state when pin 17 is high.



description (continued)

The eight outputs can be individually programmed for combinational operation by blowing the output multiplexer fuse. Each combinational output must also have all fuses blown from its associated reset term. When the output multiplexer fuse is left intact, registered operation is selected.

The M suffix devices are characterized for operation over the full military temperature range of -55 °C to 125 °C. The C suffix devices are characterized for operation from 0 °C to 75 °C.

6-BIT COUNTER CONTROL FUNCTION TABLE (see Note 1)

CNT/HLD1	CNT/HLD0	SCLR1	SCLR0	OPERATION
L	L	L	L	counter active
X	х	Х	Н	synchronous clear
X	х	Н	Х	synchronous clear
X	Н	L	L	hold counter
Н	X	L	L	hold counter


NOTE 1: The 6-Bit counter and the S/R control registers are clear upon power-up. Devices with the fuses intact will power-up in the counter-active mode. When all fuses are blown on a product line (AND), its output will be high. When all fuses are blown on a sum line (OR), its outputs will be low. All product and sum terms are low on devices with fuses intact.

S/R FUNCTION TABLE (see Note 2)

CLK POLARITY FUSE	CLK	S	R	STATE REGISTER
INTACT	1	L	L	α ₀
INTACT	1	L	н	L
INTACT	1	Н	L	Н
INTACT	1	Н	н	INDET [†]
BLOWN	1	L	L	α_0
BLOWN	T T	L	н	L
BLOWN	l t	Н	L	н
BLOWN	1	Н	Н	INDET [†]

[†]Output state is indeterminate

NOTE 2: S/R registers are clear upon power up. Q₀ is the state of the S/R register before the active clock edge.



~ denotes fused inputs

logic diagram (positive logic)



TIBPSG507M, TIBPSG507C 13 × 80 × 8 PROGRAMMABLE SEQUENCE GENERATOR

absolute maximum ratings

Supply voltage, VCC (see Note 3)	7 V
Input voltage, V _I (see Note 3)	5 V
Voltage applied to a disabled output (see Note 3)	5 V
Operating free-air temperature range: TIBPGS507M	5°C
TIBPGS507C	5°C
Storage temperature range65 °C to 150	O°C

NOTE 3: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

	DADAMETED			M SUFFIX	(UNIT			
	PARAMETER		MIN	NOM	MAX	MIN	NOM	MAX	CINIT	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage		2.		5.5	2		5.5	V	
VIL	Low-level input voltage				0.8			0.8	V	
Іон	High-level output current				- 2			-3.2	mA	
lOL	Low-level output current				12			24	mA	
	Pulse duration	Clock high								
t _w	Pulse duration	Clock low							ns	
	Setup time [†] t _{SU} before CLK	Input or feedback to S/R inputs				15			ns	
t _{su}		Input or feedback to SCLRO				25			ns	
	active transition	Input or feedback to CNT/HOLD0				25			ns	
	Hold time [†]	Input or feedback at S/R inputs				0				
th		Input or feedback at SCL0				o			ns	
		Input or feedback at CNT/HLD0				0				
TA	Operating free-air temperat	ure	- 55		125	0		75	°C	

[†]Internal setup and hold times, t_{su} feedback to SCLR1, feedback to \(\overline{CNT}/HLD1; t_h\) feedback at SCLR1 and feedback at \(\overline{CNT}/HLD1, \) are guaranteed by f_{max} specifications. The active transition of CLK is determined by the programmed state of the CLK polarity fuse.

TIBPSG507M, TIBPSG507C 13 × 80 × 8 PROGRAMMABLE SEQUENCE GENERATOR

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO.	TEST CONDITIONS		M SUFFIX		C SUFFIX			UNIT
PARAMETER	ANAMETER TEST CONDITIONS		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK	V _{CC} = MIN,	I _I = -18 mA			-1.2			-1.2	V
VoH	V _{CC} = MIN,	IOH = MAX	2.4	3.2		2.4	3		٧
VOL	V _{CC} = MIN,	I _{OL} = MAX		0.25	0.4		0.37	0.5	V
lį .	$V_{CC} = MAX,$	$V_{ } = 5.5 V$			25			25	μΑ
lн	$V_{CC} = MAX,$	$V_{I} = 2.7 V$			20			20	μΑ
IIL	$V_{CC} = MAX,$	$V_1 = 0.4 V$			-0.25			-0.25	mA
los	$V_{CC} = MAX,$	$V_0 = 2.25 \text{ V}$	- 15		- 65	- 15		-65	mA
lozh	$V_{CC} = MAX$,	$V_0 = 2.7 V$			20			20	μΑ
IOZL	$V_{CC} = MAX,$	$V_0 = 0.4 V$			- 20			- 20	μΑ
lcc	V _{CC} = MAX	V _I = 4.5 V, Outputs open		140			140		mA

switching characteristics over recommended supply voltage and operating free-air temperature range (unless otherwise noted) (see Note 4)

PARAMETER	FROM TO	TEST	M SUFFIX				K	UNIT		
PANAIVIETEN	FROW	10	CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
	6-Bit counter									
l	6-Bit counter	with SCLR1 or CNT/HLD1					50			
fmax [‡]	6-Bit counter with SCLR0 or CNT/HLD0		$R_L = 500 \Omega$,				35			MHz
	S/R registers						50			
	CLK §	Q (non-registered)	C _L = 50 pF						20	ns
t _{pd}	CLK §	Q (registered)							12	ns
		I Q (non-registered)							18	ns
t _{en}	<u>OE</u> ↓ Ω								12	ns
t _{dis}	ŌĒ↑	Q							12	ns

NOTE 4: Load circuits and voltage waveforms are shown in Section 1 of the TTL Data Book, Volume 4.

PRINCIPLES OF OPERATION

PSG DESIGN THEORY

Most state machine and waveform generator designs can be simplified with the PSG by referencing all or part of each sequence to a binary count. The internal state registers can then be used to keep track of which binary count sequence is in operation, to store input data and keep track of internally generated status bits, or as output registers when connected to a nonregistered output cell. State registers can also be used to expand the binary counter when a larger counter is needed.

Through the use of the binary counter, the number of product lines and state registers required for a design is usually reduced. In addition, the designer does not have to be concerned about generating wait states where the outputs are unaffected because these can be timed from the binary counter. For detailed information and examples using this design concept, see the "DESIGNER'S GUIDE TO THE PSG507" applications report (literature number SPDA003).



[†]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[‡]fmax is independent of the number of product terms used.

[§]The active edge of CLK is determined by the programmed state of the CLK polarity fuse.


 $[\]P_{ extsf{tod}}$ CLK to Q (nonregistered) is the same for data clocked from the counter or state registers.

PRINCIPLES OF OPERATION

PROGRAMMING INFORMATION

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on firmware, software, and hardware updates are available upon request. Information on persons capable of programming Texas Instruments Programmable Logic is also available upon request from the nearest TI sales office or local authorized TI distributor; information may also be obtained by calling or writing Texas Instruments at (214) 997-5762, Texas Instruments, Post Office Box 655803, Dallas, Texas 75265.



For detailed information, please see the "SYSTEMS SOLUTION FOR STATIC COLUME DECODE" Application Report.



TIBPSG507M, TIBPSG507C 13 × 80 × 8 PROGRAMMABLE SEQUENCE GENERATOR

diagnostics

A diagnostics mode is provided with these devices that allows the user to inspect the contents of the state registers. The following are the step-by-step procedures required for the diagnostics.

- 1. Disable all outputs by taking OE (pin 17) high. (Note: If pin 17 is being used as an input to the array, then pin 15 or pin 7 must be taken to double high first before pin 17 is taken high.)
- 2. Take Q0 (pin 8) double high to enable the diagnostics test sequence.
- 3. Apply appropriate levels of voltage to pins 11, 13 and 14 to select the desired state register, (see Table 1)
- 4. The voltage level monitored on pin 9 will indicate the state of the selected state register.

diagnostics waveforms




TABLE 1. ADDRESSING STATE REGISTERS DURING DIAGNOSTICS

	R BINARY A		BURRIED REGISTER SELECTED
PIN 11	PIN 13	PIN 14	
L	L	L	SCLRO
L	L	н	SCLR1
L	L	нн	CNT/HLD0
L	н	L	CNT/HLD1
L	н	н	PO
L	н	нн	P1
L	нн	L	P2 .
L	нн	н	P3
Ł	нн	нн	P4
н	L	L	P5
н	L	н	P6
н	L	нн	P7
н	н	L	со
н	н	н	C1
н	н	нн	C2
н	нн	L	СЗ
н	нн	н	C4
Н	НН	НН	C5



TIB82S105BM, TIB82S105BC 16×48×8 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

D2897, SEPTEMBER 1985-REVISED DECEMBER 1987

- 50-MHz Clock Rate
- Power-On Preset of All Flip-Flops
- 6-Bit Internal State Register with 8-Bit Output Register
- Power Dissipation . . . 600 mW Typical
- Programmable Asynchronous Preset or Output Control
- Functionally Equivalent to, but Faster than 82S105A[†]


description


The TIB82S105B is a TTL field-programmable state machine of the Mealy type. This state machine (logic sequencer) contains 48 product terms (AND terms) and 14 pairs of sum terms (OR terms). The product and sum terms are used to control the 6-bit internal state register and the 8-bit output register.

The outputs of the internal state register (P0—P5) are fed back and combined with the 16 inputs (I0—I15) to form the AND array. In addition a single sum term is complemented and fed back to the AND array, which allows any of the product terms to be summed, complemented, and used as an input to the AND array.


The state and output registers are positive-edgetriggered S/R flip-flops. These registers are unconditionally preset high on power-up. Pin 19 can be used to preset both registers or, by blowing the proper fuse, be converted to an output control function.

The TIB82S105BM is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The TIB82S105BC is characterized for operation from $0\,^{\circ}\text{C}$ to $75\,^{\circ}\text{C}$.





M SUFFIX . . . FK PACKAGE
C SUFFIX . . . FK OR FN PACKAGE
(TOP VIEW)






[†] Power-up preset and asynchronous preset functions are not identical to 82S105A. See Recommended Operating Conditions.


TIB82S105BM, TIB82S105BC $16\times48\times8$ FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

functional block diagram (positive logic)




 \sim denotes fused inputs.

timing diagram







NOTES: 1. All AND gate inputs with a blown link float to a logic 1.

2. All OR gate inputs with a blown link float to a logic 0.

TIB82S105BM, TIB82S105BC 16×48×8 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 3)	. 7 V
Input voltage (see Note 3)	5.5 V
Voltage applied to a disabled output (see Note 3)	5.5 V
Operating free-air temperature range: TIB82S105BM	125°C
TIB82S105BC 0 °C to	75°C
Storage temperature range65 °C to 1	150°C

NOTE 3: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

	PARAMETER		ı	VI SUFFI	x	(SUFFI	x	UNIT
	PARAMETER		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage		2		5.5	2		5.5	V
V_{JL}	Low-level input voltage				0.8			0.8	V
loн	High-level output current				-2			-3.2	mA
lOL	Low-level output current				12			24	mA
		1 thru 48 product terms	0		40	0		50	
fclock	Clock frequency [†]	without C-array [‡]							MHz
CIOCK	,	1 thru 48 product terms	0		25	0		30	
		with C-array							
	Pulse duration	Clock high or low	12			10			ns
t _w	ruise duration	Preset	18			15			IIS
	Setup time before CLK1,	Without C-array	20			15			
t _{su}	1 thru 48 product terms	With C-array	35			30			ns
t _{su}	Setup time, Preset low (inactive)	before CLK↑§	10			8			ns
th	Hold time, input after CLK↑		0			0			ns
TA	Operating free-air temperature		-55		125	0		75	°C

[†] The maximum clock frequency is independent of the internal programmed configuration. If an output is fed back externally to an input, the maximum clock frequency must be calculated.



[‡] The C-array is the single sum term that is complemented and fed back to the AND array.

[§] After Preset goes inactive, normal clocking resumes on the first low-to-high clock transition.

TIB82S105BM, TIB82S105BC 16 × 48 × 8 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITI	onet		M SUFFI	Х		C SUFFI	X	
PARAMETER	TEST CONDITI	ONS.	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK	V _{CC} = MIN,	$I_{\parallel} = -18 \text{ mA}$			-1.2			-1.2	V
Voн	V _{CC} = MIN,	I _{OH} = MAX	2.4	3.2		2.4	3		V
VOL	V _{CC} = MIN,	$I_{OL} = MAX$		0.25	0.4		0.37	0.5	V
lį .	V _{CC} = MAX,	V _I = 5.5 V			25			25	μΑ
lін	V _{CC} = MAX,	$V_1 = 2.7 V$			20			20	μΑ
IIL	$V_{CC} = MAX,$	$V_1 = 0.4 V$			-0.25			-0.25	mA
10 [§]	V _{CC} = MAX,	V _O = 2.25 V	- 30		-112	-30		-112	mA
lozh	V _{CC} = MAX,	$V_0 = 2.7 \text{ V}$			20			20	μΑ
lozL	V _{CC} = MAX,	V _O = 0.4 V			- 20			- 20	μΑ
lcc	V _{CC} = MAX, PRE/OE input at GND,	V _I = 4.5 V, Outputs open		120	180		120	180	mA

switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

	ARAMETER	EDOM.	то	TECT COMPLETIONS	ı	M SUFFI	x	(SUFFIX		LIBUT
"	ARAMETER	FROM	10	TEST CONDITIONS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
. 1	Without C-array				40	70		50	70		MHz
fmax	With C-array				25	45		30	45		IVITZ
tpd		CLK↑	Q	$R_1 = 500 \Omega$		8	20		8	15	ns
^t pd		PRE↑	Q	$C_1 = 500 \text{ m},$		12	25		12	20	ns
tpd		V _{CC} ↑	Q	CL = 50 pr		0	10		0	10	ns
t _{en}		<u>OE</u> ↓	Q			10	25		10	20	ns
^t dis		ŌĒ↑	Q			5	15		5	10	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit current, IOS.


[¶]f_{max} is independent of the internal programmed configuration and the number of product terms used.

TIB82S105BM, TIB82S105BC 16×48×8 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

diagnostics

A diagnostics mode is provided with these devices that allows the user to inspect the contents of the state register. When IO (pin 9) is held at 10 V, the state register bits PO-P5 will appear at the QO-Q5 outputs and QO-Q7 will be high. The contents of the output register will remain unchanged.

diagnostics waveforms



PS = Present state, NS = Next state

TIB82S105BM, TIB82S105BC $16 \times 48 \times 8$ FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET


test array

A test array that consists of product lines 48 and 49 has been added to these devices to allow testing prior to programming. The test array is factory programmed as shown below. Testing is accomplished by connecting QO - Q7 to I8 - I15, PRE/\overline{OE} to GND, and applying the proper input signals as shown in the timing diagram. Product lines 48 and 49 MUST be deleted during user programming to avoid interference with the programmed logic function.

TEST ARRAY PROGRAM

																													OP.	TIO	N F	RE	/OE					Н
												АГ	۷D																		0	R						
PRODUCT LINE	С	Ē	1	1	1	1	1	1	ı	INP (li									PF	RES		TS S)	TA [.]	ΓE	ı	NEX	T : (N	STA S)	ΛTE					(Q				
			5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0
48	Х	_	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Τ	Н	Н	Н	Н	Н	Н	Η	L	L	L	L	L	L	L	L	L	L	L	L	L	L
49		Х	L	L	L	L	L	L	L	L	L	L	L	L	L	L	۲	L	L	L	L	L	L	L	Η	Н	Н	Н	Н	Н	Н	Η	Н	Н	Н	Н	Н	Н

test array waveforms



TEST ARRAY DELETED

																													OP.	TIO	N P	RE	/OE					Н
	AND													_						0	R						4											
PRODUCT		ŀ	ļ							INP	UT								PF	RES	EN'	T S	TA [°]	TE		NE	ΚT	STA	λTE					οι	JT			
LINE	С	Ē	1	1	1	1	1	1	ĺ	(lı	n)										(P	S)					(N	S)						(Q	n)			
			5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0
48	_	_	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Η	Н	Н	Н	Н	Н	Н	Н	-	-	-	_	_	-	-	_	_	-	-	-	-	_
49	_	Х	L	L	L	L	L	L		ш	L	L	L	L	L	L	L	L	L	L	L	L	L	L	_	_	_		Ξ	-	-	_	_	-		_	-	Ξ

X = Fuse intact, - = Fuse blown



TIB82S105BM, TIB82S105BC 16×48×8 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

TIB82S105B, 82S105A COMPARISON

The Texas Instruments TIB82S105B is a 16 × 48 × 8 Field-Programmable Logic Sequencer that is functionally equivalent to the Signetics 82S105A. However, the TIB82S105B is designed for a maximum speed of 50 MHz with the preset function being made conventional. As a result the TIB82S105B differs from the 82S105A in speed and in the preset recovery function.

The TIB82S105B is a high-speed version of the original 82S105A. The TIB82S105B features increased switching speeds with no increase in power. The maximum operating frequency is increased from 20 MHz to 50 MHz and does not decrease as more product terms are connected to each sum (OR) line. For instance, if all 48 product tems were connected to a sum line on the original 82S105A, the fmax would be about 15 MHz. The fmax for the TIB82S105B remains at 50 MHz regardless of the programmed configuration. In addition, the preset recovery sequence was changed to a conventional recovery sequence, providing quicker clock recovery times. This is explained in the following paragraph.

The TIB82S105B and the 82S105A are equipped with power-up preset and asynchronous preset functions. The power-up preset causes the registers to go high during power-up. The asynchronous preset inhibits clocking and causes the registers to go high whenever the preset pin is taken high. After a power-up preset occurs, the minimum setup time from power-up to the first clock pulse must be met in order to assure that clocking is not inhibited. In a similar manner after an asynchronous preset, the preset input must return low (inactive) for a given time, t_{SU}, before clocking.

The Signetics 82S105A was designed in such a way that after both power-up preset and asynchronous preset it requires that a high-to-low clock transition occur before a clocking transition (low-to-high) will be recognized. This is shown in Figure 1. The Texas Instruments TIB82S105B does not require a high-to-low clock transition before clocking can be resumed, it only requires that the preset be inactive 8 ns (preset inactive-state setup time) before the clock rising edge. See Figure 2.

The TIB82S105B, with an f_{max} of 50 MHz, is ideal for systems in which the state machine must run several times faster than the system clock. It is recommended that the TIB82S105B be used in new designs. However, if the TIB82S105B is used to replace the 82S105A, then the customer must understand that clocking will begin with the first clock rising edge after preset.

TABLE 3. SPEED DIFFERENCES

PARAMETER	82S105A SIGNETICS	TIB82S105B TI ONLY
f _{max}	20 MHz	50 MHz
^t pd, CLK to Q	20 ns	15 ns



TIB82S105BM, TIB82S105BC 16 × 48 × 8 FIELD PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET




FIGURE 1. 82S105A PRESET RECOVERY OPERATION




FIGURE 2. TIB82S105B PRESET RECOVERY OPERATION

TIB82S167BM. TIB82S167BC $14 \times 48 \times 6$ FIELD PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

D2896. JANUARY 1985-REVISED DECEMBER 1987

- Programmable Asynchronous Preset or **Output Control**
- Power-On Preset of All Flip-Flops
- 8-Bit Internal State Register with 4-Bit **Output Register**
- Power Dissipation . . . 600 mW Typical
- Functionally Equivalent to. † but Faster than 82S167A

description

The TIB82S167B is a TTL field-programmable state machine of the Mealy type. This state machine (logic sequencer) contains 48 product terms (AND terms) and 12 pairs of sum terms (OR terms). The product and sum terms are used to control the 8-bit internal state register and the 4-bit output register.

The outputs of the internal state register (P0-P7) are fed back and combined with the 14 inputs (IO-I13) to form the AND array. In addition the first two bits of the internal state register (PO-P1) are brought off-chip to allow the output register to be extended to 6 bits if desired. A single sum term is complemented and fed back to the AND array, which allows any of the product terms to be summed, complemented, and used as inputs to the AND array.


The state and output registers are positive-edgetriggered S/R flip-flops. These registers are unconditionally preset high on power-up. PRE/OE can be used as PRE to preset both registers or, by blowing the proper fuse, be converted to an output control function, OE.

The TIB82S167BM is characterized for operation over the full military temperature range of -55°C to 125°C. The TIB82S167BC is characterized for operation from 0°C to 75°C.

M SUFFIX . . . JT PACKAGE C SUFFIX . . . JT OR NT PACKAGE (TOP VIEW)

CLK [īυ	24	Vcc
16	2	23	17
15 🗌	3	22	18
14 [4	21	19
13	5	20	110
12 🗌	6	19	111
I1 [7	18	112
10 🗀	8	17	113
σο[9	16	PRE/OE
Q1 [10	15	P1
Q2 [11	14	PO
GND [12	13	Q3

M SUFFIX . . . FK PACKAGE C SUFFIX . . . FK OR FN PACKAGE (TOP VIEW)




NC-No internal connection




[†]Power up preset and asynchronous preset functions are not identical to 82S167A

functional block diagram (positive logic)




denotes fused inputs

timing diagram







NOTES: 1. All AND gate inputs with a blown link float to the high level.

2. All OR gate inputs with a blown link float to the low level.

TIB82S167BM, TIB82S167BC 14×48×6 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 3)
Input voltage (see Note 3)

 Voltage applied to a disabled output (see Note 3)
 5.5 V

 Operating free-air temperature range: TIB82S167BM
 -55 °C to 125 °C

 TIB82S167BC
 0 °C to 75 °C

 Storage temperature range
 -65 °C to 150 °C

NOTE 3: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

	PARAMET	FD.	T	vi SUFFI	x	-	C SUFFI	x	UNIT
	PARAMET	ER	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2		5.5	2		5.5	V
VIL	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				-2			-3.2	mA
lOL	Low-level output current				12			24	mA
	Clock frequency [†]	1 thru 48 product terms without C-array [‡]	0		40	0		50	NALI-
^f clock	Clock frequency	1 thru 48 product terms with C-array	0		25	0		30	MHz
	Pulse duration	Clock high or low	12			10			
t _w	Pulse duration	Preset	18			15			ns
	Setup time before CLK1,	Without C-array	20			15			
t _{su}	1 thru 48 product terms	With C-array	35			30			ns
t _{su}	Setup time, Preset low (inacti	ve) before CLK↑§	10			8			ns
th	Hold time, input after CLK↑		0			0			ns
TA	Operating free-air temperature		- 55		125	0		75	°C

[†] The maximum clock frequency is independent of the internal programmed configuration. If an output is fed back externally to an input, the maximum clock frequency must be calculated.

[‡]The C-array is the single sum term that is complemented and fed back to the AND array.

[§] After Preset goes inactive, normal clocking resumes on the first low-to-high clock transition.

TIB82S167BM, TIB82S167BC 14×48×6 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITI	onet		VI SUFFI	х	(C SUFFI	х	
PARAMETER	TEST CONDITI	ONS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
V _{IK}	V _{CC} = MIN,	I _I = -18 mA			-1.2			-1.2	V
Voн	V _{CC} = MIN,	I _{OH} = MAX	2.4	3.2		2.4	3		V
V _{OL}	V _{CC} = MIN,	I _{OL} = MAX		0.25	0.4		0.37	0.5	V
11	$V_{CC} = MAX,$	$V_1 = 5.5 \text{ V}$			25			25	μΑ
<u>'</u> н	V _{CC} = MAX,	$V_1 = 2.7 V$			20			20	μΑ
կլ	$V_{CC} = MAX,$	$V_I = 0.4 V$			-0.25			-0.25	mA
I _O §	$V_{CC} = MAX,$	$V_0 = 2.25 \text{ V}$	- 30		-112	- 30		-112	mA
lozh	$V_{CC} = MAX,$	$V_0 = 2.7 V$			20			20	μA
lozL	$V_{CC} = MAX,$	$V_0 = 0.4 \text{ V}$			- 20			-20	μΑ
lcc	$V_{CC} = MAX$, PRE/\overline{OE} input at GND,	V _I = 4.5 V, Outputs open		90	160		90	160	mA

switching characteristics over recommended supply voltage and operating free-air temperature ranges (unless otherwise noted)

D.4	ARAMETER	FROM	то	TEST CONDITIONS		VI SUFFI	X	C			
F F	ANAIVIETEN	FRUIVI	10	TEST CONDITIONS	MIN	TYP [‡]	MAX	MIN TYP‡		MAX	UNIT
٠ ٩	Without C-array				40	70		50	70		MHz
fmax	With C-array				25	45		30	45		IVITIZ
tpd		CLK↑	Q	$R_L = 500 \Omega$,		10	20		10	15	ns
tpd		PRE↑	Q	$C_{l} = 50 \text{ pF}$		8	25		8	20	ns
t _{pd}		V _{CC} ↑	Q	CL - 90 pr		0	10		0	10	ns
t _{en}		ŌĒ↓	Q			10	25		10	20	ns
tdis		ŌĒ↑	Q			5	15		5	10	ns

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 \,^{\circ}\text{C}$.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit current, IOS.

 $[\]P_{\mathsf{f_{max}}}$ is independent of the internal programmed configuration and the number of product terms used.


0 V

TIB82S167BM, TIB82S167BC 14×48×6 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

diagnostics

A diagnostics mode is provided with these devices that allows the user to inspect the contents of the state register. When IO (pin 9) is held at 10 V, the state register bits P2-P7 will appear at the Q0-Q3 and P0-P1 outputs. The contents of the registers, Q0-Q3, and P0-P1 remain unchanged.

diagnostics waveforms



PS = Present State

OPTIONAL

OF

NS = Next State

TIB82S167BM, TIB82S167BC 14×48×6 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET


test array

A test array that consists of product lines 48 and 49 has been added to these devices to allow testing prior to programming. The test array is factory programmed as shown below. Testing is accomplished by connecting Q0-Q3 to I10-I13, PRE/OE to GND, and applying the proper input signals as shown in the timing diagram. Product lines 48 and 49 must be deleted during user programming to avoid interference with the programmed logic function.

test array program

	_																												OP.	TIO	N P	RE.	OE					н
		AND															OR																					
PRODUCT	RODUCT INPUT PRE								RES			TA ⁻	TE		NE>			ΛTΕ		ОИТРИТ																		
LINE	С	Ē	1	1	1	1	1	1		(I	n)										(P	S)					(N	S)						(O	ln)			l
			5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0
48	х	_	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	٦	L	L	٦	L	L	L	L	L	L	L	L	L	L
49	-	Х	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н

test array waveforms



test array deleted

																												-	OP.	ГΙΟ	N F	RE,	ŌE					Н
		AND															OR																					
PRODUCT				INPUT PRESENT STATE													ΓE		VE>			ATE				C		PU	т									
LINE	С	c	1	1	1	1	1	1		(li	n)										(P	S)			(NS)				(Qn)									
			5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0
48	_	_	Н	Н	Ι	Н	Н	Н	Τ	Ι	Н	Н	Н	Н	Н	Η	Ι	Н	Н	Τ	Н	Η	Н	Ι	_	-	1	-	1	-	-	ı	ı	-	1	1	_	ł
49	-	х	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L		-	-		-	-	-		-	-	_	1	-	-

X = Fuse intact, - = Fuse blown



TIB82S167BM, TIB82S167BC 14×48×6 FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

TIB82S167B, 82S167A COMPARISON

The Texas Instruments TIB82S167B is a $14 \times 48 \times 6$ Field-Programmable Logic Sequencer that is functionally equivalent to the Signetics 82S167A. However, the TIB82S167B is designed for a maximum speed of 50 MHz with the preset function being made conventional. As a result the TIB82S167B differs from the 82S167A in speed and in the preset recovery function.

The TIB82S167B is a high-speed version of the original 82S167A. The TIB82S167B features increased switching speeds with no increase in power. The maximum operating frequency is increased from 20 MHz to 50 MHz and does not decrease as more product terms are connected to each sum (OR) line. For instance, if all 48 product terms were connected to a sum line on the original 82S167A, the f_{max} would be about 15 MHz. The f_{max} for the TIB82S167B remains at 50 MHz regardless of the programmed configuration. In addition, the preset recovery sequence was changed to a conventional recovery sequence, providing quicker clock recovery times. This is explained in the following paragraphs.

The TIB82S167B and the 82S167A are equipped with power-up preset and asynchronous preset functions. The power-up preset causes the registers to go high during power-up. The asynchronous preset inhibits clocking and causes the registers to go high whenever the preset pin is taken high. After a power-up preset occurs, the minimum setup time from power-up to the first clock pulse must be met in order to assure that clocking is not inhibited. In a similar manner after an asynchronous preset, the preset input must return low (inactive) for a given time, t_{SU}, before clocking.

The Signetics 82S167A was designed in such a way that after both power-up preset and asynchronous preset it requires that a high-to-low clock transition occur before a clocking transition (low-to-high) will be recognized. This is shown in Figure 1. The Texas Instruments TIB82S167B does not require a high-to-low clock transition before clocking can be resumed, it only requires that the preset be inactive 8 ns (preset inactive-state setup time) before the clock rising edge. See Figure 2.

The TIB82S167B, with an f_{max} of 50 MHz, is ideal for systems in which the state machine must run several times faster than the system clock. It is recommended that the TIB82S167B be used in new designs. *However, if the TIB82S167B is used to replace the 82S167A, then the customer must understand that clocking will begin with the first clock rising edge after preset.*

TABLE 3. SPEED DIFFERENCES

PARAMETER	82S167A SIGNETICS	TIB82S167B TI ONLY
f _{max}	20 MHz	50 MHz
^t pd, CLK to Q	20 ns	15 ns




FIGURE 1. 82S167A PRESET RECOVERY OPERATION




FIGURE 2. TIB82S167B PRESET RECOVERY OPERATION

TICHAL16L8-35C, TICHAL16R4-35C, TICHAL16R6-35C, TICHAL16R8-35C HIGH-SPEED HAL® CIRCUITS


D2972, MARCH 1987-REVISED DECEMBER 1987


- Mask-Programmed Version of 20-Pin PAL® Family
- Virtually Zero Standby Power
- 35-ns Maximum Propagation Delay
- HC, HCT, and TTL Compatible
- Choice of 20-Pin DIP, 20-Pin SO (Small Outline) or 20-Pin PLCC Packages
- Low-Power Replacement for 20-Pin 'A' PAL® Devices
- Dependable Texas Instruments Quality and Reliability

DEVICE	INPUTS	3-STATE Q OUTPUTS	REGISTERED OUTPUTS	I/O PORTS
'HAL16L8	10	2	0	6
'HAL16R4	8	0	4 (3-state)	4
'HAL16R6	8	0	6 (3-state)	2
'HAL16R8	8	0	8 (3-state)	0


description

These high-speed CMOS Hard Array Logic (HAL®) circuits are mask-programmed versions of the 20-pin PAL® devices. They provide reliable, high-speed, low-power substitutes for conventional TTL and HCT logic. They are also compatible with HC logic over VCC range of 4.5 volts to 5.5 volts.





TICHAL16L8 C SUFFIX . . . FN PACKAGE (TOP VIEW)




This family of CMOS HAL® circuits provide the flexibility of using integrated circuits with virtually zero standby power and lower operating power than those currently achieved by bipolar PALs. Prototyping can be done using standard PAL® devices before converting to CMOS HAL® circuits for production.

The TICHAL16' circuits have internal electrostatic discharge (ESD) protection circuits and have been classified with a 2000-volt ESD rating tested under MIL-STD-883B, Method 3015.1. However, care should be exercised in handling these devices as exposure to ESD may result in a degradation of the device parametric performance.


The C suffix designates commercial-temperature circuits that are characterized for operation from 0°C to 75°C.

PAL and HAL are registered trademarks of Monolithic Memories Inc.

TICHAL16R4 C SUFFIX . . . DW OR N PACKAGE (TOP VIEW)




TICHAL16R4 C SUFFIX . . . FN PACKAGE (TOP VIEW)




TICHAL16R6


C SUFFIX . . . DW OR N PACKAGE (TOP VIEW)




TICHAL16R6
C SUFFIX . . . FN PACKAGE
(TOP VIEW)



TICHAL16R8 C SUFFIX . . . DW OR N PACKAGE (TOP VIEW)




TICHAL16R8 C SUFFIX . . . FN PACKAGE (TOP VIEW)




functional block diagrams (positive logic)

TICHAL16L8




TICHAL16R4





functional block diagrams (positive logic)

TICHAL16R6




TICHAL16R8





logic diagram (positive logic) CLK (1) INPUT LINES PRODUCT 0 12 16 20 24 28 31 LINES 8 (<u>19)</u> I∕O I (2) ₩ <u>(18)</u> I/O 1 (3) W 16 17) α 1D **₽**C1 23 1 (4) W 24 (16) a 1D **⊳**c1 k I (5) ₩ 32 (15) Q 1D -**⊵**c1 39 1 (6) 33 W 40 (14) Q 1D **→**C1 1 (7) ₩ 48 (<u>13)</u> I/O 55 I (8) ₩ 56 (12) I/O ı (9) W <<u>√</u>(11) <u>OE</u>







logic diagram (positive logic) CLK (1) INPUT LINES PRODUCT 0 8 12 16 20 24 28 31 LINES (19) Q 1D **∳**C1 1 (2) W (18) a 1 D **≥**C1 I (3) 1 16 (17) Q 1 D C1 23 1 (4) N 24 (16) 10 **≥**C1 ı (5) ₩ 32 (15) a 1D -**>**C1 39 1 (6) 35 W 40 (14) 1 D -**≥**C1 47 ı (7) N 48 (13) a 1D C1 55 I (8) W 56 (12) a 1D **⊳** C1 🖟 63 ı (9) N <<u>(11)</u> 0E



TICHAL16L8-35C, TICHAL16R4-35C, TICHAL16R6-35C, TICHAL16R8-35C HIGH-SPEED CMOS \it{HAL}^{\odot} CIRCUITS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

ly voltage range, VCCC	0.5 V to 7 V
voltage range, V_1	√CC+0.5 V
clamp current, IJK (VI $<$ 0 or VI $>$ VCC)	. $\pm 20 \text{ mA}$
ut clamp current, IOK (VO $<$ 0 or VO $>$ VCC)	. ±20 mA
nuous output current, IO ($VO = 0$ to VCC)	$. \pm 35 \text{ mA}$
nuous current through VCC pin	70 mA
nuous current through GND pin	–200 mA
temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
ating free-air temperature range	°C to 75°C
ge temperature range -65°	C to 150°C

recommended operating conditions

			С	-SUFFIX	LIBUT
			MIN	NOM MAX	UNIT
Vcc	Supply voltage		4.5	5.5	V
VIH	High-level input voltage		2		V
VIL	Low-level input voltage			0.8	V
	Pulse duration	Clock high	20		
t _w	Pulse duration	Clock low	20		ns
t _{su}	Setup time, input or feedback be	fore CLK↑	30		ns
th	Hold time, input or feedback after	r CLK↑	0		ns
TA	Operating free-air temperature rai	nge	0	75	°C

TICHAL16L8-35C, TICHAL16R4-35C, TICHAL16R6-35C, TICHAL16R8-35C HIGH-SPEED CMOS HAL® CIRCUITS

electrical characteristics over recommended operating free-air temperature range (unless otherwise

	PARAMETER	TEAT AGUA	TIONS		C-SUFFI	x	UNIT
Ĺ	PARAMETER	TEST COND	TEST CONDITIONS			MAX	UNII
Voн	High-level output voltage	$V_{CC} = 4.5 V,$	$I_{OH} = -6 \text{ mA}$	3.76			V
VOL	Low-level output voltage	$V_{CC} = 4.5 V$,	I _{OL} = 24 mA			0.4	V
lоzн	Off-state output current with high-level voltage applied	V _{CC} = 5.5 V,	$V_O = V_{CC}$			10	μΑ
lozL	Off-state output current with low-level voltage applied	V _{CC} = 5.5 V,	V _O = 0			- 10	μΑ
ΉΗ	High-level input current	$V_{CC} = 5.5 V,$	V _I = V _{CC}	1		1	μА
li.	Low-level input current	V _{CC} = 5.5 V,	V _I = 0			1	μΑ
lcc	Standby supply current	$V_{CC} = 5.5 \text{ V},$ $I_{O} = 0$	$V_I = 0$ or V_{CC} ,			100	μΑ
lcc	Operating supply current	$V_{CC} = 5.5 \text{ V},$ $f \ge 1 \text{ MHz},$	$V_I = 0$ or V_{CC} , $I_{O} = 0$		2		mA/MHz
ΔI _{CC} ‡	Change in supply current	V _{CC} = 5.5 V, Other inputs at 0 or V _{CC}	$V_1 = 0.5 \text{ V or } 2.4 \text{ V},$		1.4	3	mA
Ci	Input capacitance	$T_A = 25$ °C,	f = 1 MHz			10	pF
Co	Output capacitance	$T_A = 25$ °C,	f = 1 MHz			10	pF

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


DADAMETED	FROM	то	TEGT COMPLETIONS		C-SUFFIX			
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
f _{max} §		with feedback		18			MHz	
¹max ³		without feedback		25			IVIMZ	
t _{pd}	I, I/O, or feedback	O or I/O	B . 200.0		18	35	ns	
^t pd	CLK↑	Q	$R_1 = 200 \Omega,$ $R_2 = 390 \Omega,$		10	25	ns	
t _{en}	. <u>OE</u> ↓	Q	$R_2 = 390 u,$ $C_1 = 50 pF$		12	25	ns	
^t dis	ŌĒ↑	Q	CL = 50 pr		12	25	ns	
t _{en}	l or I/O	O or I/O			14	35	ns	
t _{dis}	I or I/O	O or I/O			16	35	ns	

$$^{\S}f_{\text{max}} \text{ (with feedback) } = \frac{1}{t_{\text{su}} + t_{\text{pd}} \text{ (CLK to Q)}}; \ f_{\text{max}} \text{ (without feedback) } = \frac{1}{t_{\text{w}} (\text{high}) \ + \ t_{\text{w}} (\text{low})}$$

 $^{^{\}dagger}$ All typical values are V_{CC} = 5 V, T_A = 25 °C. ‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 or V_{CC}.

TICHAL16L8-35C, TICHAL16R4-35C, TICHAL16R6-35C, TICHAL16R8-35C HIGH-SPEED CMOS HAL® CIRCUITS


PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L = includes probe and jig capacitance.

B. When measuring propagation times of 3-state outputs, S1 is closed.

FIGURE 1. LOAD CIRCUIT FOR THREE-STATE OUTPUTS




VOLTAGE WAVEFORMS

NOTES: A. When measuring propagation times of 3-state outputs, S1 is closed. B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z₀ = 50 Ω, t_r = 6 ns.

FIGURE 2. PROPAGATION DELAY TIMES, OUTPUT RISE AND FALL TIMES

TICHAL16L8-35C, TICHAL16R4-35C, TICHAL16R6-35C, TICHAL16R8-35C HIGH-SPEED CMOS *HAL*® CIRCUITS


PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

NOTE: Phase relationship between waveforms was chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 = t_r = 6$ ns, $t_f = 6$ ns.

FIGURE 3. SETUP AND HOLD TIMES, AND INPUT RISE AND FALL TIMES




VOLTAGE WAVEFORMS

NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z₀ = 50 Ω, t_f = 6 ns, t_f = 6 ns.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 4. ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

TICHAL16L8-35C, TICHAL16R4-35C, TICHAL16R6-35C, TICHAL16R8-35C HIGH-SPEED CMOS HAL® CIRCUITS

PARAMETER MEASUREMENT INFORMATION



NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z $_0$ = 50 Ω , t $_{\rm f}$ = 6 ns. B. For clock inputs, f_{max} is measured with input duty cycle = 50%.

FIGURE 5. PULSE DURATIONS



TICPAL16L8-55C, TICPAL16R4-55C TICPAL16R6-55C, TICPAL16R8-55C STANDARD CMOS PAL® CIRCUITS

D3062, NOVEMBER, 1987

- Standard 20-Pin PAL Family
- Virtually Zero Standby Power
- Propagation Delay . . . 55 ns Max
- TTL- and HC-Compatible Inputs and Outputs
- Preload Capability to Aid Testing
- Fully Tested for High Programming Yield Before Packaging
- Greater than 2000-V Input Protection for Electrostatic Discharge
- Devices in the 'JL' Package Can Be Erased and Reprogrammed More Than Once

	DEVICE	INPUTS	3-STATE 0 OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
	PAL16L8	10	2	0	6
1	PAL16R4	8	0	4 (3-state)	4
	PAL16R6	8	0	6 (3-state)	2
1	PAL16R8	8	0	8 (3-state)	٥

description

These PAL devices provide reliable, highperformance substitutes for conventional TTL and HCT logic. They are also compatible with HC logic over the VCC range of 4.75 V to 5.25 V. Their easy programmability allows for quick design of "custom" functions and typically result in a more compact circuit board. Static power dissipation for these devices is negligible.

The output registers of these devices are D-type flip-flops that store data on the low-to-high transition of the clock input. The registered outputs may be disabled by taking OE high, whereas the nonregistered outputs may be disabled through the use of individual product terms. Unused inputs must always be connected to an appropriate logic level, preferably either VCC or ground.

TICPAL16L8' C SUFFIX JL OR N PACKAGE (TOP VIEW)
1


TICPAL16R4' C SUFFIX . . . JL OR N PACKAGE (TOP VIEW)

> CLK 1 U20 VCC 1 🛮 2 19[] 1/0 18 71/0 17Fa 1 🛮 4 16 Q 15 T Q 14 🗆 Q 1 🛮 8 13 1/0 15 □ 1/O GND 10

TICPAL16R6' C SUFFIX . . . JL OR N PACKAGE (TOP VIEW)

> U20 VCC 19 1/0 1 🔲 3 18 Q 17 a .16∐ Q 15 🗌 Q 107 14 \ Q 13 🗖 Q 12 1/0 GND 10 11 OE

TICPAL16R8' C SUFFIX . . . JL OR N PACKAGE



The dotted circles represent windows found only on the JL package.

PAL® is a registered trademark of Monolithic Memories Inc.



description (continued)

The programming cell consists of a floating-gate device like those used in EPROMs. All terms are initially connected. The unwanted terms are programmed out to provide the desired function. The output of a given AND gate is low if both the true and complement cells of a term are connected, and high if all related cells are programmed. Programming can be done manually but is usually achieved through the use of commercially available programming equipment.

This TICPAL16' series has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883B, Method 3015.1. However, care should be exercised in handling these devices, as exposure to ESD may result in a degradation of the device parametric performance.

The floating gate programmable cells allow these PALs to be fully programmed and tested before assembly to assure high field programming yield and functionality. They are then erased by ultraviolet light before packaging.

All devices in this series contain a security feature. Once the security cell is programmed, additional programming and verification cannot be performed. This prevents easy duplication of a design.

The TICPAL16'C series is characterized for operation from 0°C to 75°C.


erasure

The TICPAL16' (JL package) series can be erased after programming by exposure to ultraviolet light that has a wavelength of 253.7 nm (2537 Å). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen w*s*cm⁻². The lamp should be located about 2.5 cm (1 inch) above the chip during erasure. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TICPAL16' series (JL package), the window should be covered with an opaque label.




functional block diagrams (positive logic)

TICPAL16L8




TICPAL16R4'





functional block diagrams (positive logic)

TICPAL16R6




TICPAL16R8





















Supply voltage range, VCC ... -0.5 V to 7 V Input voltage range, V $_{\parallel}$... -0.5 V to 7 V Input clamp current, I $_{\parallel}$ (V $_{\parallel}$ < 0 or V $_{\parallel}$ > VCC) ... $\pm 20 \text{ mA}$ Output clamp current, I $_{\parallel}$ (V $_{\parallel}$ < 0 or V $_{\parallel}$ > VCC) ... $\pm 20 \text{ mA}$ Continuous output current, I $_{\parallel}$ (V $_{\parallel}$ < 0 to VCC) ... $\pm 35 \text{ mA}$ Continuous current through VCC pin ... 70 mA

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

recommended operating conditions

			С	-SUFFIX	UNIT
			MIN	NOM MAX	ONIT
Vcc	Supply voltage		4.75	5.25	V
VIH	High-level input voltage		2		V
VIL	Low-level input voltage			0.8	V
	Pulse duration	Clock high	20		
tw	ruise duration	Clock low	20		ns
t _{su}	Setup time, input or feedback before	re CLK1	40		ns
th	Hold time, input or feedback after (CLK1	0		ns
TA	Operating free-air temperature rang	e	0	75	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
Vau	$V_{CC} = 4.75 V,$	$I_{OH} = 3.2 \text{ mA (for TTL)}$		4			V
VOH	$V_{CC} = 4.75 V,$	$I_{OH} = -4 \text{ mA (for CMOS)}$		3.86			V
Va.	$V_{CC} = 4.75 V,$	$I_{OL} = 24 \text{ mA (for TTL)}$		0.5			V
VOL	$V_{CC} = 4.75 V,$	I _{OL} = 4 mA (for CMOS)		0.4			V
lozн	$V_{CC} = 5.25 V,$	$V_0 = 2.4 \text{ V}$				10	μΑ
IOZL	$V_{CC} = 5.25 V,$	$V_0 = 0.4 V$				- 10	μΑ
ΙΗ	$V_{CC} = 5.25 V,$	$V_I = V_{CC}$				10	μΑ
IjL	$V_{CC} = 5.25 V,$	$V_{\parallel} = 0$				- 10	μΑ
ICC(standby)	$V_{CC} = 5.25 V,$	$V_I = 0$ or V_{CC} ,	10 = 0			100	μΑ
ICC(operating)	$V_{CC} = 5.25 V,$	$V_I = 0$ to V_{CC} ,	$I_{O} = 0$,		2		mA
f	f = 1 MHz to 25 MHz	!					MHz
+	V _{CC} 5.25 V,	$V_{\parallel} = 0.5 \text{ V or } 2.4 \text{ V},$				_	
[‡] ∆ICC	Other inputs at 0 V or	V _{CC}			1.4	3	mA
Ci	T _A = 25°C,	f = 1 MHz			6		pf

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) R1 = 200 Ω , R2 = 390 Ω , CL = 50 pf

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN TYP†	MAX	UNIT
£ 8		with feedback	16		MHz
f _{max} §		w/o feedback	25] WITZ
t _{pd}	I, I/O, or feedback	O or I/O	35	55	ns
^t pd	CLK↑	Q	15	22	ns
t _{en}	<u>OE</u> ↓	Q	15	25	ns
^t dis	ŌĒ↑	Q	15	25	ns
^t en	l or I/O	Q or I/O	35	55	ns
^t dis	i or I/O	Q or I/O	35	55	ns

$${}^{\S}f_{max(with\ feedback)} = \frac{1}{t_{su} + t_{pd}\ (CLK\ to\ Q)}$$
; ${}^{f}f_{max(without\ feedback)} = \frac{1}{t_{su}}$


 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. ‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 or V_{CC}.

preload procedure for registered outputs

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. All of the registers may be preloaded simultaneously by following the steps below.

- Step 1. With VCC at 5 V and Pin 11 at VIH, raise Pin 1 to VIHH.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Lower Pin 1 to V_{IL}, then remove the output voltage. Preload can be verified by lowering Pin 11 to V_{II} and observing the voltage level at the output pins.

preload waveforms




preload parameters, TA = 25°C

	PARAMETER [†]	MIN	NOM	MAX	UNIT
VIHH	Preload voltage on pin 1	12.5	13	13.5	V
Iнн	Preload input current at pin 1	3.2	4	4.8	mA
Δv/Δt	Voltage ramping (VIHH)	50			V/μs
t _d	Setup and hold times	2			μS

[†]Other test parameters and conditions are shown in recommended operating conditions and electrical characteristics tables.






NOTES: A. C_L = includes probe and jig capacitance.

B. When measuring propagation times of 3-state outputs, S1 is closed.

FIGURE 1. LOAD CIRCUIT FOR THREE-STATE OUTPUTS




VOLTAGE WAVEFORMS

NOTES: A. When measuring propagation times of 3-state outputs, S1 is closed.


B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_0 = 50 Ω , t_{Γ} = 6 ns.

FIGURE 2. PROPAGATION DELAY TIMES, OUTPUT RISE AND FALL TIMES



NOTE: Phase relationship between waveforms was chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 = t_f = 6$ ns, $t_f = 6$ ns.


FIGURE 3. SETUP AND HOLD TIMES, AND INPUT RISE AND FALL TIMES



VOLTAGE WAVEFORMS

NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 = 50 \Omega$, $t_f = 6 \text{ ns.}$ B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 4. ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS



NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 = 50 \Omega$, $t_r = 6 \text{ ns}$. B. For clock inputs, f_{max} is measured with input duty cycle = 50%.

FIGURE 5. PULSE DURATIONS

TICPAL18V8-30M, TICPAL18V8-25C ADVANCED EPIC™ CMOS GENERIC PAL®

D3087, DECEMBER 1987

- 20-Pin Advanced CMOS Generic PAL
- Virtually Zero Standby Power
- 25-ns Maximum Propagation Delay
- **Eight Output Logic Macrocells**
 - Each OLM Is User-Programmable for Registered or Combinational Operation. Polarity, and Output Enable Control
- **UV-Light-Erasable Cell Technology Allows** for:
 - Reconfigurable Logic
 - Reprogrammable Cells
 - Full Factory Testing for Guaranteed 100% Yields
- Preload Capability on All Registered Outputs Allows for 100% Functional Testing
- Power-Up Clear
- **Programmable Design Security Bit Prevents** Copying of Logic Stored in Device
- The TICPAL18V8 Replaces the PAL Functions in Table 1

JI PACKAGE (TOP VIEW) U20∏ VCC CLK/ITT 19[] I/O/Q $| \prod 2$ 1 🛮 3 18∏ I/O/Q ıГ 4 17 1/0/Q ıПs 16 I/O/Q 15 I/O/Q 14 | I/O/Q ı∏8 13 1/0/Q 9 Πι/ο/α GND 10 11 🛮 🛭

Pin assignments in operating mode

description

This PAL device features advanced CMOS speed and virtually zero standby power. It combines TI's EPIC™ (Enhanced Processed Implanted CMOS) process with ultraviolet-light-erasable EPROM technology. Each output has an Output Logic Macrocell (OLM) configuration allowing for user definition of the output type. This PAL provides reliable, low-power substitutes for numerous high-performance TTL PALs.

TABLE 1. PAL FUNCTIONS

CLK/I —	-	Vcc	vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	vcc
1 —	-	0	1	1	1	Q	1/0	I/O	0	0	1/0
1 –	- 1	0	0	- 1	- 1	α	Q	I/O	I/O	0	I/O
1 —	-	0	0	0	1	a	Q	Q	1/0	0	1/0
1	-	0	0	0	0	α.	Q	Q	I/O	0	1/0
1 -	-	0	0	0	0	a	a	a	I/O	0	1/0
1 –	-	0	0	0	- 1	a	a	Q	I/O	0	I/O
I —	- 1	0	0	- 1	- 1	Q.	Q	I/O	1/0	0	1/0
I —	-	0	ı	- 1	- 1	Q	I/O	I/O	0	0	1/0
GND —		1	1	ı		ŌĒ	ŌĒ	ŌĒ	- 1	- 1	
,		10L8	12L6	14L4	16L2	16R8	16R6	16R4	16L8	16LD8	18P8
		10H8	12H6	14H4	16H2	16RP8	16RP6	16RP4	16H8	16HD8	
		10P8	12P6	14P4	16P2				16P8		

EPIC is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Monolithic Memories Inc.



Copyright © 1987, Texas Instruments Incorporated

description (continued)

architecture

The 'PAL18V8 architecture is a generic version of the 20-pin family of PALs. This generic flexibility is achieved by the implementation of each output function with an Output Logic Macrocell (OLM). The OLM contains architectural options configured through programming. These options include the user selection of combinatorial or registered outputs with a choice of active-high or active-low logic.

The 'PAL18V8 has 74 product terms in the AND array, 64 of which are OR-function product terms, 8 product terms that are used as bidirectional output controls, and 1 product term each as asynchronous reset and synchronous set control, respectively. Each of the 8 outputs has 8 product terms per OR function and a dedicated product term for the bidirectional control of that output. The bidirectional control allows for individual outputs to be forced into the high-impedance state for bidirectional operations or for dedicated input usage.

The circuit design is enhanced by the addition of synchronous set and asynchronous reset product terms. These two functions are common to all the OLMs. When the synchronous set product term is a logic 1, the output registers are loaded with a logic 1 on the next low-to-high clock transition. When the asynchronous reset product term is a logic 1, the output registers are loaded with a logic 0 independently of the clock. The output logic level after set or reset depends on the polarity selected during programming. An asynchronous reset always overrides synchronous set.

A clock function is routed to all the OLMs. It is used with the registered macrocell options. The clock function shares a pin with an array input. The sharing provides an additional input pin when registered options are not exercised.

The registers in the '18V8 have been designed to reset after power-up. During power-up, all registers will reset to the 0-state following a transition of any input or any I/O. The output voltage level for any output will depend on the polarity selected for that output. This feature is especially valuable in simplifying state machine initialization.

All output registers can be preloaded to any desired state during testing. Preloading permits full logical verification during device testing.

The TICPAL18V8 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883B, Method 3015.1. However, care should be exercised in handling these devices, as exposure to ESD may result in a degradation of the device parametric performance.

The floating gate programmable cells allow these PALs to be fully programmed and tested before assembly to assure high field programming yield and functionality. They are then erased by ultraviolet light before packaging.


The M-suffix devices are characterized for operation over the full military temperature range of -55 °C to 125 °C. The C-suffix devices are characterized for operation from 0 °C to 75 °C.

design security


The 'PAL18V8 contains a programmable design security bit. Programming this bit will disable the read verify and programming circuitry, protecting the design from being copied. The security bit is usually programmed after the design is finalized and released to production. A secured device will verify as if every location in the device is programmed. Because programming is accomplished by storing an invisible charge instead of opening a metal link, the '18V8 cannot be copied by visual inspection. Once a secured device is fully erased, it can be reprogrammed to any desired configuration.



functional block diagram (positive logic)



~ denotes fused inputs






output logic macrocell (OLM) description

A great amount of architectural flexibility is provided by the user-configurable macrocell output options. The macrocell consists of a D-type flip-flop and two select multiplexers. The D-type flip-flop operates like a standard TTL D-type flip-flop. The input data is latched on the low-to-high transition of the clock input. The Q and \overline{Q} outputs are made available to the output select multiplexer. The asynchronous reset and synchronous set controls are available in all flip-flops.

The select multiplexers are controlled by programmable bits. The combination of these programmable bits will determine which macrocell functions are implemented. It is this user control of the architectural structure that provides the generic flexibility of this device.

output logic macrocell diagram






output logic macrocell options


MACROCELL FEEDBACK AND OUTPUT FUNCTION TABLE

CELL	SELECT	EEEDBACK AND	OUTDUT COME	ICUDATION				
S1	S0	FEEDBACK AND OUTPUT CONFIGURATIO						
0	0	Register feedback	Registered	Active low				
0	1	Register feedback	Registered	Active high				
1	0	I/O feedback	Combinational	Active low				
1	1	I/O feedback	Combinational	Active high				


- 0 = erased cell, 1 = programmed cell
- S1 and S0 are select-function cells as shown in the output logic macrocell diagram.




REGISTER FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT



REGISTER FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT



I/O FEEDBACK, COMBINATIONAL, ACTIVE-LOW OUTPUT



I/O FEEDBACK, COMBINATIONAL, ACTIVE-HIGH OUTPUT

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Input voltage, V_{\parallel} (see Note 1)
Input diode current, IjK ($V_1 < 0$ or $V_1 > V_{CC}$)
Output diode current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)
Continuous output current, IO (VO = 0 to VCC)
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds
Operating free-air temperature range: M suffix
C suffix 0°C to 75°C
Storage temperature range –65 °C to 150 °C

NOTE 1: These ratings apply except during programming and preload cycles.

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

				-30M			-25C			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧	
VIH	High-level input voltage		2	V	CC+0.5	2	٧	CC + 0.5	٧	
VIL	Low-level input voltage				0.8			0.8	٧	
1	High-level output current	Driving TTL			- 2			-3.2		
ЮН		Driving CMOS			- 2			-4	mA	
1	Low-level output current	Driving TTL			12			24	mA	
lOL		Driving CMOS			2			4		
f _{clk}	Clock frequency							MHz		
	Pulse duration	CLK high	10			8				
t _w		CLK low	11			9			ns	
		Asynchronous reset	30			25			ns	
	Setup time	Input or feedback	25			20				
t _{su}		Reset inactive state	30			25			ns	
th	Hold time	Input or feedback	0			0			ns	
TA	Γ _Δ Operating free-air temperature				125	0		75	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]			-30M			-25C			UNIT	
PARAMETER				MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	ONII	
V	V _{CC} = MIN,	I _{OH} = MAX	TTL	4			4			V	
Voн	V _{CC} = MIN,	I _{OH} = MAX	CMOS	3.86			3.86			V	
Voi	V _{CC} = MIN,	$I_{OL} = MAX$	TTL			0.5			0.5	V	
V _{OL}	V _{CC} = MIN,	$I_{OL} = MAX$	CMOS			0.4			0.4	V	
lozh	V _{CC} ≈ MAX,	$V_0 = 2.7 V$							10	μΑ	
lozL	V _{CC} = MAX,	$V_0 = 0.5 V$							- 10	μΑ	
ЧН	V _{CC} = MAX,	$V_{ } = 5.25 \text{ V}$							10	μΑ	
կլ	V _{CC} = MAX,							- 10	μΑ		
IO [§]	V _{CC} = MAX,	MAX, $V_0 = 0.5 \text{ V}$				-130	-30		-130	mA	
Icc	V _{CC} = MAX, Outputs open¶	= MAX, $V_I = 0$ or V_{CC} ,				100			100	μΑ	
I <u>CC</u> f	$V_{CC} = MAX$, $v_i = 0 \text{ to } 3 \text{ V}$, $f \ge 1 \text{ MHz}$				2			2		mA/MHz	
	V _{CC} = MAX,		Pin 1			4			4	mA/	
ΔI _{CC} #	One input at 0.5 V or 2 Other inputs at 0 V or \	Others			2			2	Input		
	V _I = 2 V,	Pin 2 Clock Pin			15			15			
Ci	$V_1 = 2 V$, f = 1 MHz, $T_{\Delta} = 25 ^{\circ}\text{C}$				12			12			
L C1		All I/O Pins	All I/O Pins		15		15			pF	
	1A - 25 C			10			10				

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM	то	TECT CONDITIONS	-30M			-25C				
PAKAMETEK	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNIT	
£	W/O fe	edback	C suffix:		50			50		MHz	
f _{max}	With feedback		R1 = 200 Ω , R2 = 390 Ω ,		35			35		IVITIZ	
t _{pd}	I, I/O	0, I/O	$C_L = 50 pF$		15	30		15	25	ns	
t _{pd}	CLK↑	Q	M suffix:		12			12		ns	
t _{pd}	Reset	Q	R1 = 390 Ω , R2 = 750 Ω ,		20			10		ns	
t _{en}	I, I/O	1,0, 1/0	C _L = 50 pF		15			15		ns	
^t dis	I, I/O	I,Q, I/O	C _L = 5 pF, See Figure 4		15			15		ns	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

$$\|f_{\text{max}}(\text{with feedback})\| = \frac{1}{t_{\text{SU}} + t_{\text{pd}}(\text{CLK to Q})}; \ f_{\text{max}}(\text{without feedback}) = \frac{1}{t_{\text{W}}(\text{high}) + t_{\text{W}}(\text{low})}$$

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] This parameter approximates Ios. The condition $V_0 = 0.5 \text{ V}$ takes tester noise into account.

¹ Disabled outputs tied to GND or V_{CC}.


#This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than at 0 V or V_{CC}.

preload procedure for registered outputs

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below. The output level depends on the polarity selected during programming.

- Step 1. With VCC at 5 volts and Pin 1 at VIL, raise Pin 11 to VIHH.
- Step 2. Apply either VIL or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse Pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower Pin 11 to V_{IL}. Preload can be verified by observing the voltage level at the output pin.

preload waveforms (see Note 2)




NOTE 2: $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns.}$ $V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V.}$



Following power-up, all registers are reset to zero. The output level depends on the polarity selected during programming. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the VCC's rise be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.

power-up reset waveforms




†This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data. [‡]This is the setup time for input or feedback.

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.


Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Insruments at (214) 997-5762.



NOTES: A. When measuring propagation times of 3-state outputs, S1 is closed.

B. C_L = includes probe and jig capacitance.

FIGURE 1. LOAD CIRCUIT FOR THREE-STATE OUTPUTS



NOTES: A. When measuring propagation times of 3-state outputs. S1 is closed.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 = 50 \, \Omega$, $t_\Gamma = 3 \, \text{ns}$.

FIGURE 2. PROPAGATION DELAY TIMES, OUTPUT RISE AND FALL TIMES

PARAMETER MEASUREMENT INFORMATION




FIGURE 3. SETUP AND HOLD TIMES, AND INPUT RISE AND FALL TIMES




FIGURE 4. ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS




FIGURE 5. PULSE DURATIONS

NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 = 50 \ \Omega$, $t_f = 3 \ ns$.

- B. For clock inputs, f_{max} is measured with input duty cycle = 50%.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.



special design features

True CMOS Outputs: Each '18V8 output is designed with a P-channel pull-up transistor and an N-channel pull-down transistor, a true CMOS output with rail-to-rail output switching. This provides direct interface to CMOS logic, memory, or ASIC devices without the need for a pull-up resistor. The CMOS output has 24-mA drive capability, which makes the '18V8 an ideal substitute for bipolar PALs. The electrical characteristics of this device show the output under both CMOS and TTL conditions.

Simultaneous Switching: High-performance CMOS devices often have output glitches on nonswitched outputs when a large number of outputs are switched simultaneously. This glitch is commonly referred to as "ground bounce" and is most noticeable on outputs held at V_{OL} (low-level output voltage). Ground bounce is caused by the voltage drop across the inductance in the package lead when current is switched (dv \propto I \times di/dt).

One solution is to restrict the number of outputs that can switch simultaneously. Another solution is to change the device pinout such that the ground is located on a low-inductance package pin. TI opted for a third option in order to maintain pinout compatibility and eliminate functional constraints. This option controls the output transistor turn-on characteristics and puts a limit on the instantaneous current available to the load, much like the los resistor in a TTL circuit.

Wake-Up Features: The '18V8 employs input signal transition detection techniques to power-up the device from the standby-power mode. The transition detector monitors all inputs, I/Os, and feedback paths. Whenever a transition is sensed, the detector activates the power-up mode. The device will remain in the power-up mode until the detector senses that the inputs and outputs have been static for about 40 ns; thereafter, the device returns to the standby mode.

Electronic Signature Word: The '18V8 has a 72-bit word available for the user to store device information, such as ID codes, revision numbers, or inventory control. The signature cannot be programmed or altered once the device is secured.

Power Dissipation: Power dissipation of the '18V8 is defined by three contributing factors, and the total power dissipation is the sum of all three.

Standby Power: The product of V_{CC} and the standby I_{CC}. The standby current is the reverse current through the diodes that are reversed biased. This current is very small, and for circuits that remain in static condition for a long time, this low amount of current can become a major performance advantage.

Dynamic Power: The product of V_{CC} and the dynamic current. This current flows through the device only when the transistors are switching from one logic level to the other. The total dynamic current for the '18V8 is dependent upon the users' configuration of the PAL and the operating frequency. Output loading can be a source of additional power dissipation.

Interface Power: The product of ΔI_{CC} (operating) and V_{CC} . The total interface power is dependent on the number of inputs at the TTL V_{OH} level. The interface power can be eliminated by the addition of a pull-up resistor.

Even though power dissipation is a function of the user's device configuration and the operating frequency, the '18V8 is a lower-powered solution than either the quarter-powered or half-powered bipolar devices. The virtually zero standby power feature makes the '18V8 the device of choice for low duty cycle and battery-powered applications.

TICPAL18V8-30M, TICPAL18V8-25C ADVANCED *EPIC*™ CMOS GENERIC *PAL*®

special design features (continued)

Programming and Eraseability: Programming of the '18V8 is achieved through floating-gate avalanche injection techniques. The charge trapped on the floating gate remains after power has been removed, allowing for the nonvolatility of the programmed data. The charge can be removed by exposure to light with wavelengths of less than 400 nm (4000 Å). The recommended erasure wavelength is 253.7 nm (2537 Å), with erasure time of 20 to 30 minutes, using a light source with a power rating of 12000 μ W/cm placed within 2.5 cm (1 inch) from the device.

The '18V8 is designed for programming endurance of 1000 write/erase cycles with a data retention of ten years. A few precautions will guarantee maximum data retention. Continuous exposure to high-intensity UV light can cause permanent damage. The maximum exposure intensity is 7000 W•s/cm (The equivalent of leaving the unit in a UV eraser for a week). The window on the device should be covered by an opaque label, as the fluorescent light in a room can erase a unit in three years or, in the case of a direct sunlight, erasure can be complete in one week.




TICPAL22V10M, TICPAL22V10C EPIC™ CMOS PROGRAMMABLE ARRAY LOGIC

GND ☐12

13 | I

D3089, DECEMBER 1987



- Allow for Improved Device Testing

 Power-Up Clear on Registered Outputs
- UV Light Erasable Cell Technology Allows for:

Reconfigurable Logic Reprogrammable Cells Full Factory Testing for Guaranteed 100% Yields

- Programmable Design Security Bit Prevents Copying of Logic Stored in Device
- Package Options Include Plastic and Ceramic Dual-In-Line Packages and Chip Carriers

description

This PAL device features high-speed performance, increased and variable product terms, flexible outputs, and virtually zero standby power. It combines TI's EPIC ™ (Enhanced Processed Implanted CMOS) process with ultraviolet-light-erasable EPROM technology. Each output has an OLM (Output Logic Macrocell) configuration allowing for user definition of the output type. This PAL provides reliable, low-power substitutes for numerous high-performance TTL PALs with gate complexities between 300 and 800 gates.

The 'PAL22V10 has 12 dedicated inputs and ten user-definable outputs. Individual outputs can be programmed as registered or combinational and inverting or noninverting as shown in the Output Logic Macrocell (OLM) diagram. These ten outputs are enabled through the use of individual product terms.

The variable product-term distribution on this device removes rigid limitation to a maximum of eight product terms per output. This technique allocates from 8 to 16 logical product terms to each output for an average of 12 product terms per output. The variable allocation of product terms allows for far more complex functions to be implemented in this device than in previously available devices.

With features such as the programmable OLMs and the variable product-term distribution, the TICPAL22V10-25 offers quick design and development of custom LSI functions. Since each of the ten output pins may be individually configured as inputs on either a temporary or permanent basis, functions requiring up to 21 inputs and a single output or down to 12 inputs and 10 outputs can be implemented with this device.

EPIC is a trademark of Texas Instruments Incorporated.



TICPAL22V10M, TICPAL22V10C EPIC ™CMOS PROGRAMMABLE ARRAY LOGIC

description (continued)

Design complexity is enhanced by the addition of synchronous set and asynchronous reset product terms. These functions are common to all registers. When the synchronous set product term is a logic 1, the output registers are loaded with a logic 1 on the next low-to-high clock transition. When the asynchronous reset product term is a logic 1, the output registers are loaded with a logic 0 independently of the clock. The output logic level after set or reset will depend on the polarity selected during programming.

Output registers of this device can be preloaded to any desired state during testing, thus allowing for full logical verification during product testing.

The TICPAL22V10 has internal electrostatic discharge (ESD) protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883B, Method 3015.1, However, care should be exercised in handling these devices, as exposure to ESD may result in a degradation of the device parametric performance.

The floating gate programmable cells allow these PALs to be fully programmed and tested before assembly to assure high field programming yield and functionality. They are then erased by ultraviolet light before

The TICPAL22V10-25 has a power-up clear function, which forces all registered outputs to a predetermined state after power is applied to the device. Registered outputs selected as active low will power up with their outputs high while registered outputs selected as active high power up with their outputs low.


The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125 °C. The C-suffix devices are characterized for operation from 0 °C to 75 °C.

design security


The 'PAL22V10 contains a programmable design security bit. Programming this bit will disable the read verify and programming circuitry protecting the design from being copied. The security bit is usually programmed after the design is finalized and released to production. A secured device will verify as if every location in the device is programmed. Because programming is accomplished by storing an invisible charge instead of opening a metal link, the '22V10 cannot be copied by visual inspection. Once a secured device is fully erased, it can be reprogrammed to any desired configuration.



functional block diagram (positive logic)



 \sim denotes fused inputs






output logic macrocell (OLM) description

A great amount of architectural flexibility is provided by the user-configurable macrocell output options. The macrocell consists of a D-type flip-flop and two select multiplexers. The D-type flip-flop operates like a standard TTL D-type flip-flop. The input data is latched on the low-to-high transition of the clock input. The Q and \overline{Q} outputs are made available to the output select multiplexer. The asynchronous reset and synchronous set controls are available in all flip-flops.

The select multiplexers are controlled by programmable bits. The combination of these programmable bits will determine which macrocell functions are implemented. It is this user control of the architectural structure that provides the generic flexibility of this device.

output logic macrocell diagram






output logic macrocell options

MACROCELL FEEDBACK AND OUTPUT FUNCTION TABLE


CE SEL		FEEDBACK AN	D OUTPUT CONFIC	GURATION
S1	S0			
0	0	Register feedback	Registered	Active low
0	1	Register feedback	Registered	Active high
1	0	I/O feedback	Combinational	Active low
1	1	I/O feedback	Combinational	Active high

 $0 = erased cell \quad 1 = programmed cell$


S1 and S0 are select-function cells as shown in the output logic macrocell diagram.




REGISTER FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT



REGISTER FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT



I/O FEEDBACK, COMBINATIONAL, ACTIVE-LOW OUTPUT



I/O FEEDBACK, COMBINATIONAL, ACTIVE-HIGH OUTPUT

absolute maximum ratin	igs over operating free-a	air temperature range (unle	ss otherwise noted)†

Supply voltage range, VCC0.5	to 7 V
Input voltage range, V _I (see Note 1)	0.5 V
Input diode current, I $ K $ (VI < 0 or VI > VCC) ±	20 mA
Output diode current, IOK (VO < 0 or VO > VCC)	20 mA
Continuous output current, IO (VO = 0 to VCC)	40 mA
Lead temperature 1,6 mm (1/16 in) from case for 10 seconds: FN or N package	260°C
Lead temperature 1,6 mm (1/16 in) from case for 10 seconds: FH or J package	300°C
Operating free-air temperature range: M suffix55 °C to	125°C
C suffix 0°C to	75°C
Storage temperature range65 °C to	150°C

Note 1: This rating applies except during programming and preload cycles.

recommended operating conditions

				VI SUFF	IX	C SUFFIX		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2		V _{CC} + 0.5	2		V _{CC} +0.5	V
VIL	Low-level input voltage				0.8			0.8	V
1	High level autout august	Driving TTL			-2			-3.2	mA
ЮН	OH High-level output current	Driving CMOS			-2			-4	
1	OL Low-level output current	Driving TTL			12			16	mA
lOL		Driving CMOS			2			4	
fclock	Clock frequency		0			0			MHz
		CLK high	10			8			ns
tw	Pulse duration	CLK low	11			9			ns
		Asynchronous reset	30			25			ns
	0	Input or feedback	25			20			
t _{su}	Setup time	Reset inactive state	30			25			ns
th	Hold time	Input or feedback	0			0			ns
TA	Operating free-air temperature		- 55		125	0		75	°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TECT	CONDITIONS†			VI SUFFI	x	(SUFFI	x	1.00.00
PARAMETER	IESI (CONDITIONS		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
Vau	V _{CC} = MIN,	IOH = MAX f	or TTL	4			4			V
Voн	V _{CC} = MIN,	V _{CC} = MIN, I _{OH} = MAX for CMOS		3.86			3.86			V
Voi	V _{CC} = MIN,	IOL = MAX fo	or TTL			0.5			0.5	٧
VOL	V _{CC} = MIN,	IOL = MAX fo	or CMOS			0.4			0.4	V
lozh	V _{CC} = MAX,	$V_0 = 2.7 V$							10	μΑ
lozl	$V_{CC} = MAX$,	$V_0 = 0.5 V$							- 10	μΑ
ήн	$V_{CC} = MAX$, $V_I = 5.25 V$							10	μΑ	
ΙL	V _{CC} = MAX,	$V_1 = 0.5 V$							- 10	μΑ
lo§	V _{CC} = MAX,	$V_0 = 0.5 V$		- 30		- 130	- 30		- 130	mA
lcc	V _{CC} = MAX, Outputs open¶	$V_I = 0 \text{ or } V_{C_I}$	C,			100			100	μΑ
I <u>CC</u> f	V _{CC} = MAX, f = 1 MHz	$V_i = 0 \text{ to } 3 \text{ V}$,		2			2		mA/MHz
Δlcc#	V _{CC} = MAX, One input at 0.5 V or 2) 4 V	Pin 1			4			4	mA
	Other inputs at 0 V or V _{CC}		Others			2			2	
	V _I = 2 V,	V _I = 2 V, Clock pin			12			12		
Ci	f = 1 MHz,	All inputs			10			10		pF
	T _A = 25°C	All I/O pins		<u> </u>	15			15		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM TO		TEST CONDITIONS	- 1	M SUFFIX		C SUFFIX			UNIT	
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNII	
4	Without	feedback	C suffix:		45			45		MHz	
f _{max} l	With fe	edback	R1 = 200 Ω , R2 = 390 Ω ,		30		30			IVIHZ	
t _{pd}	1, 1/0	0, I/O	C _L = 50 pF		20			20		ns	
t _{pd}	CLK†	Q	M suffix:		15			15		ns	
t _{pd}	RESET	a	R1 = 390 Ω , R2 = 750 Ω ,		25			25		ns	
t _{en}	1, 1/0	1,0,1/0	C _L = 50 pF		20			20		ns	
t _{dis}	1, 1/0	I,Q, I/O	C _L = 5 pF, See Figure 4		20			20		ns	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

$$|\mathsf{f}_{\text{max}}(\text{with feedback})| = \frac{1}{\mathsf{t}_{\text{SU}} + \mathsf{t}_{\text{pd}}} \text{ (CLK to Q); } \mathsf{f}_{\text{max}}(\text{without feedback})| = \frac{1}{\mathsf{t}_{\text{W}}(\mathsf{hi}) + \mathsf{t}_{\text{W}}(\mathsf{low})}$$

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§]This parameter approximates I_{OS} . The condition $V_{O} = 0.5$ V takes tester noise into account.

[¶]Disabled outputs are tied to GND or V_{CC}.


[#]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than at 0 V or V_{CC}.

preload procedure for registered outputs

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below. The output level depends on the polarity selected during programming.

- Step 1. With VCC at 5 volts and pin 1 at VIL, raise pin 8 to VIHH.
- Step 2. Apply either VII or VIH to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 8 to VII. Preload can be verified by observing the voltage level at the output pin.

preload waveforms (see Note 2)




NOTE 2: $t_d = t_{SU} = t_W = 100 \text{ ns to } 1000 \text{ ns. } V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V}.$

TICPAL22V10M, TICPAL22V10C EPIC ™CMOS PROGRAMMABLE ARRAY LOGIC

power-up reset

Following power-up, all registers are reset to zero. The output level depends on the polarity selected during programming. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the Vcc's rise be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.

power-up reset waveforms



[†]This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.

programming information


Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specification, algorithms, and the lastest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.



[‡]This is the setup time for input or feedback.


PARAMETER MEASUREMENT INFORMATION



NOTES: A. When measuring propagation times of 3-state outputs, S1 is closed.

B. C_L = includes probe and jig capacitance.

FIGURE 1. LOAD CIRCUIT FOR THREE-STATE OUTPUTS




VOLTAGE WAVEFORMS

- NOTES: A. When measuring propagation times of 3-state outputs, S1 is closed.
 - B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 = 50 \, \Omega$, $t_r = 3 \, \text{ns}$.

FIGURE 2. PROPAGATION DELAY TIMES, OUTPUT RISE AND FALL TIMES




PARAMETER MEASUREMENT INFORMATION




VOLTAGE WAVEFORMS

FIGURE 3. SETUP AND HOLD TIMES, AND INPUT RISE AND FALL TIMES



VOLTAGE WAVEFORMS

FIGURE 4. ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS



VOLTAGE WAVEFORMS

FIGURE 5. PULSE DURATIONS

- NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_r = 3 ns.
 - B. For clock inputs, f_{max} is measured with input duty cycle = 50%
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.



special design features

True CMOS Outputs: Each '22V10 output is designed with a P-channel pull-up transistor and an N-channel pull-down transistor, a true CMOS output with rail-to-rail output switching. This provides direct interface to CMOS logic, memory, or ASIC devices without the need for a pull-up resistor. The CMOS output has 16-mA drive capability, which makes the '22V10 an ideal substitute for bipolar PALs. The electrical characteristics of this device show the output under both CMOS and TTL conditions.

Simultaneous Switching: High-performance CMOS devices often have output glitches on nonswitched outputs when a large number of outputs are switched simultaneously. This glitch is commonly referred to as "ground bounce" and is most noticeable on outputs held at V_{OL} (low-level output voltage). Ground bounce is caused by the voltage drop across the inductance in the package lead when current is switched (dv $\propto 1 \times di/dt$).

One solution is to restrict the number of outputs that can switch simultaneously. Another solution is to change the device pinout such that the ground is located on a low-inductance package pin. TI opted for a third option in order to maintain pinout compatibility and eliminate functional constraints. This option controls the output transistor turn-on characteristics and puts a limit on the instantaneous current available to the load, much like the los resistor in a TTL circuit.

Wake-Up Features: The '22V10 employs input signal transition detection techniques to power-up the device from the standby-power mode. The transition detector monitors all inputs, I/Os, and feedback paths. Whenever a transition is sensed, the detector activates the power-up mode. The device will remain in the power-up mode until the detector senses that the inputs and outputs have been static for about 40 ns; thereafter, the device returns to the standby mode.

Power Dissipation: Power dissipation of the '22V10 is defined by three contributing factors, and the total power dissipation is the sum of all three.

Standby Power: The product of V_{CC} and the standby I_{CC}. The standby current is the reverse current through the diodes that are reversed biased. This current is very small, and for circuits that remain in static condition for a long time, this low amount of current can become a major performance advantage.

Dynamic Power: The product of V_{CC} and the dynamic current. This dynamic current flows through the device only when the transistors are switching from one logic level to the other. The total dynamic current for the '22V10 is dependent upon the users' configuration of the PAL and the operating frequency. Output loading can be a source of additional power dissipation.

Interface Power: The product of I $_{CC}$ (operating) and V $_{CC}$. The total interface power is dependent on the number of inputs at the TTL V $_{OH}$ level. The interface power can be eliminated by the addition of a pull-up resistor.

Even though power dissipation is a function of the user's device configuration and the operating frequency, the '22V10 is a lower powered solution than either the quarter-powered or half-powered bipolar devices. The virtually zero standby power feature makes the '22V10 the device of choice for low-duty-cycle and battery-powered applications.

Programming and Eraseability

Programming of the '22V10 is achieved through floating-gate avalanche injection techniques. The charge trapped on the floating gate remains after power has been removed, allowing for the nonvolatility of the programmed data. The charge can be removed by exposure to light with wavelengths of less than 400 nm (4000 Å). The recommended erasure wavelength is 253.7 nm (2537 Å), with erasure time of 20 to 30 minutes, using a light source with a power rating of 12000 μ W/cm placed within 2.5 cm (1 inch) of the device.



Programming and Eraseability (continued)

The '22V10 is designed for programming endurance of 1000 write/erase cycles with a data retention of ten years. A few precautions will guarantee maximum data retention. Continuous exposure to high-intensity UV light can cause permanent damage. The maximum exposure intensity is 7000 W·s/cm (The equivalent of leaving the unit in a UV eraser for a week). The window on the device should be covered by an opaque label, as the flourescent light in a room can erase a unit in three years or, in the case of a direct sunlight, erasure can be complete in one week.

TIEPAL10H16P8-3C HIGH-PERFORMANCE ExCL ™PAL® CIRCUIT

- **ECL 10KH PAL**
- **High-Performance Operation** Propagation Delay . . . 3 ns Max
- Replacement for Conventional ECL Logic
- 24-Pin. 300-Mil Package
- Reliable Titanium-Tungsten Fuses


description

This ECL PAL device combines the ExCL™ (Double Polysilicon Self-Aligned) process with the proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional ECL logic. Its easy programmability allows for quick design of "custom" functions and typically results in a more compact board. In addition, chip carriers are available for further reduction in board space.


The TIEPAL10H16P8-3 is provided with output polarity fuses. Each output remains active-high when the fuse is intact and is active-low when the fuse is blown.

The TIEPAL10H16P8-3 has 12 dedicated inputs. four standard outputs, and four I/O ports. It should be noted that with emitter-coupled outputs, a high level overrides a low level. Therefore, in order to use an I/O port as an input, the related output must be forced to a low level either through satisfying preprogrammed equations or permanently by programming.

The TIEPAL10H16P8-3 is equipped with a security fuse. Once the security fuse is blown, additional programming and verification cannot be performed. This prevents easy duplication of a design.



FK PACKAGE (TOP VIEW)




NC-No internal connection

This device is characterized for operation from 0 °C to 75 °C; this temperature range is designated by a "C" suffix in the part number (TIEPAL10H16P8-3CJT).

ExCL is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Monolithic Memories Inc.






8

8

v.cc

I/O







absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

Storage temperature range -65°C to 150°C

- NOTES: 1. These ratings apply except for programming pins during a programming cycle.
 - 2. All voltage values are with respect to VCC and VCCO, i.e., these pins are all assumed to be at 0 volts.
 - 3. VI should never be more negative than VEE.

recommended operating conditions (see Note 4)

			C-	C-SUFFIX		
			MIN	MIN NOM MAX		
VEE	Supply voltage		-4.94	-5.2 -5.46	V	
VIH High-level input voltage	T _A = 0°C	-1.17	-0.84			
	$T_A = 25$ °C	-1.13	-0.81	V		
		T _A = 75°C	- 1.07	-0.735		
		$T_A = 0$ °C	- 1.95	- 1.48		
VIL	V _{IL} Low-level input voltage	$T_A = 25 ^{\circ}C$	-1.95	- 1.48	V	
		T _A = 75°C	-1.95	- 1.45		
TA	Operating free-air temperate	ıre	0	75	°C	

NOTE 4: The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.

electrical characteristics over recommended supply voltage range at specified free-air temperature (see Notes 4 and 5)

PARAMETER	TEST CONDITIONS			C-SUFFIX			
PARAIVIETER	TEST CONDI		MIN	TYP	MAX	UNIT	
		0°C	-1.02		-0.84		
VOH	VI = VIHmin or VILmax	25 °C	-0.98	-0.895	-0.81	V	
	Ι	75°C	-0.92 -0.735				
		0°C	- 1.95		-1.63		
VOL	V _I = V _{IH} min or V _{IL} max	25 °C	-1.95		-1.63	V	
1		75 °C	- 1.95	-1.79	-1.60		
		0°C			220		
li H	V _I = V _{IH} max	25 °C			220	μΑ	
1	Ι	75°C			220		
		0°C	0.5				
կլ	V _I = V _{IL} min	25°C	0.5			μΑ	
		75°C	0.3				
l _{EE}	All inputs open	0°C to 75°C			- 220	mA	

- NOTES: 4. The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.
 - 5. Each 10KH PAL has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a 50-ohm resistor to -2 V.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

PARAMETER	FROM	то	TEST CONDITIONS	C	UNIT	
PANAIVIETEN	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _{pd}	I, I/O, or feedback	0, 1/0		1	3	ns
t _r			See Figures 1 and 2	0.7	1.5	ns
t _f				0.7	1.5	ns

NOTE 5: Each 10KH PAL has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a 50-ohm resistor to -2 V.

PROGRAMMING INFORMATION

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. VOLTAGE WAVEFORMS

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The offset voltage generator has the following characteristics: Pulse amplitude = 800 mV P-P, PRR ≤ 1 MHz, t_W = 500 ns,
 - B. R_T is a 50- Ω terminator internal to the oscilloscope.
 - C. $C_L \leq 3$ pF, includes fixture and stray capacitance.
 - D. Coax has 50-Ω impedance and the coax to oscilloscope channel A and to channel B must be of equal lengths.
 - E. All unused outputs are loaded with 50- Ω ± 1% resistors to ground.
 - F. All unused inputs should be connected to either high or low levels consistent with the logic function required.
 - G. All fixture wire lengths or unterminated stubs should not exceed 6 mm (1/4 inch).

FIGURE 2. LOAD CIRCUIT

TIEPAL10H16P8-6C HIGH-PERFORMANCE IMPACT™ECL PAL® CIRCUIT

D2916, MAY 1987-REVISED DECEMBER 1987

- ECL 10KH PAL
- High-Performance Operation
 Propagation Delay . . . 6 ns Max
- Replacement for Conventional ECL Logic
- 24-Pin, 300-Mil Package
- Reliable Titanium-Tungsten Fuses


description

This IMPACT™ ECL PAL device uses proven titanium-tungsten fuses to provide reliable, highperformance substitutes for conventional ECL logic. Its easy programmability allows for quick design of "custom" functions and typically results in a more compact board. In addition, chip carriers are available for further reduction in board space.


The TIEPAL10H16P8-6 is provided with output polarity fuses. Each output remains active-high when the fuse is intact and is active-low when the fuse is blown.

The TIEPAL10H16P8-6 has 12 dedicated inputs, four standard outputs, and four I/O ports. It should be noted that with emitter-coupled outputs, a high level overrides a low level. Therefore, in order to use an I/O port as an input, the related output must be forced to a low level either through satisfying preprogrammed equations or permanently by programming.

The TIEPAL10H16P8-6 is equipped with a security fuse. Once the security fuse is blown, additional programming and verification cannot be performed. This prevents easy duplication of a design.



TIEPAL10H16P8-6 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection


This device is characterized for operation from 0° C to 75° C; this temperature range is designated by a "C" suffix in the part number (TIEPAL10H16P8-6CJT).

IMPACT is a trademark of Texas Instruments Incorporated PAL is a registered trademark of Monolithic Memories Inc.



functional block diagram (positive logic)





NOTE: Pin numbers in [] are for the FK package; pin numbers in () are for JT package.



Input voltage, V_I (see Notes 2 and 3)...... 0 V to VFF

Storage temperature range -65°C to 150°C

- NOTES: 1. These ratings apply except for programming pins during a programming cycle.
 - 2. All voltage values are with respect to VCC and VCCO, i.e., these pins are all assumed to be at 0 volts.
 - 3. V_I should never be more negative than V_{FF}.

recommended operating conditions (see Note 4)

			c	-SUFFIX	UNIT
			MIN	MIN NOM MAX	
VEE	Supply voltage		-4.94	-5.2 -5.46	V
V _{IH} High-level input voltage	$T_A = 0$ °C	- 1.170	-0.840		
	$T_A = 25$ °C	- 1.130	-0.810	V	
		$T_A = 75$ °C	- 1.070	070 -0.735	
		T _A = 0°C	- 1.950	- 1.480	
V_{IL}	V _{IL} Low-level input voltage	T _A = 25°C	- 1.950	-1.480	V
		$T_A = 75$ °C	- 1.950	-1.450	
TA	Operating free-air temperat	ure	0	75	°C

NOTE 4: The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.

electrical characteristics over recommended supply voltage range at specified free-air temperature, $V_{CC} = V_{CCO} = 0$ (see Notes 4 and 5)

DADAMETED	TEST CONDITIONS	T .		-SUFFIX		
PARAMETER	TEST CONDITIONS	TA	MIN	TYP MAX	UNIT	
		0°C	-1.020	-0.840		
Voн	V _I = V _{IH} min or V _{IL} max	25 °C	-0.980	-0.810	V	
		75°C	-0.920	-0.735	1	
		0°C	- 1.950	-1.630		
V _{OL}	V _I = V _{IH} min or V _{IL} max	25 °C	-1.950	-1.630	V	
		75°C	-1.950	-1.600	1	
		0°C		220		
lн	V _I = V _{IH} max	25°C		220	μΑ	
		75°C		220	1	
		0°C	0.5			
կլ	V _I = V _I Lmin	25°C	0.5		μΑ	
	· · ·	75°C	0.3]	
lee	All inputs open	0°C to 75°C		- 240	mA	

- NOTES: 4. The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.
 - 5. Each 10KH PAL® has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a 50-ohm resistor to -2 V.



TIEPAL10H16P8-6C HIGH-PERFORMANCE *IMPACT* ™*ECL PAL*® CIRCUIT

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Notes 4 and 5)

PARAMETER	FROM	то	TEST CONDITIONS	C-SUFFIX			UNIT
PANAIVIETEN	(INPUT)	(OUTPUT)		MIN	TYP	MAX	UNII
t _{pd}	I, I/O, or feedback	Q		2	4	6	ns
t _r			See Figures 1 and 2	0.7	1	2.2	ns
tf				0.7	1	2.2	ns

- NOTES: 4. The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.
 - 5. Each 10KH PAL® has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a 50-ohm resistor to -2 V.

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. VOLTAGE WAVEFORMS

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The offset voltage generator has the following characteristics: Pulse amplitude = 800 mV P-P, PRR \leq 1 MHz, $t_W = 500$ ns, $t_f = t_f = 1$ ns.

- B. R_T is a 50- Ω terminator internal to the oscilloscope.
- C. $C_L \leq 3$ pF, includes fixture and stray capacitance.
- D. Coax has 50-Ω impedance and the coax to oscilloscope channel A and to channel B must be of equal lengths.
- E. All unused outputs are loaded with 50- Ω ±1% resistors to ground.
- F. All unused inputs should be connected to either high or low levels consistent with the logic function required.
- G. All fixture wire lengths or unterminated stubs should not exceed 6 mm (1/4 inch).

FIGURE 2. LOAD CIRCUIT

TIEPAL10016P8-3C HIGH-PERFORMANCE ExCL ™PAL® CIRCUIT

D3083, DECEMBER 1987


- ECL 100K PAL
- **High-Performance Operation** Propagation Delay . . . 3 ns Max
- IFF . . . 220 mA Max
- Replacement for 100K ECL Logic
- 24-Pin, 300-Mil Package
- Reliable Titanium-Tungsten Fuses

description


This ECL PAL device combines the ExCL™ (Double Polysilicon Self-Aligned) process with the proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional ECL logic. Its easy programmability allows for quick design of "custom" functions with increased logic density. In addition, chip carriers are available for further reduction in board space.

The TIEPAL10016P8-3 is provided with output polarity fuses. Each output remains active-high when the fuse is intact and is active-low when the fuse is blown.

The TIEPAL10016P8-3 has 12 dedicated inputs. four standard outputs, and four I/O ports. It should be noted that with emitter-coupled outputs, a high level overrides a low level. Therefore, in order to use an I/O port as an input, the related output must be forced to a low level either through satisfying preprogrammed equations or permanently by programming.







NC-No internal connection


The TIEPAL10016P8-3 is equipped with a security fuse. Once the security fuse is blown, additional programming and verification cannot be performed. This prevents easy duplication of a design.

This device is characterized for operation from 0°C to 85°C; this temperature range is designated by a "C" suffix in the part number (TIEPAL10016P8-3CJT).


ExCL is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Monolithic Memories Inc.



functional block diagram (positive logic)









absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

NOTES: 1. These ratings apply except for programming pins during a programming cycle.

- 2. All voltage values are with respect to VCC and VCCO, i.e., these pins are all assumed to be at 0 volts.
- 3. V_I should never be more negative than V_{FF}.

recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
VEE	Supply voltage		-4.2	- 4.5	-4.8	٧
VIH	High-level input voltage	$V_{EE} = -4.2 \text{ V}$	-1.15		-0.88	٧
		$V_{EE} = -4.5 \text{ V}$	- 1.165		-0.88	
		$V_{EE} = -4.8 \text{ V}$	- 1.165		-0.88	
VIL	Low-level input voltage	V _{EE} = -4.2 V	-1.81		-1.475	
		$V_{EE} = -4.5 \text{ V}$	-1.81		-1.475	V
		V _{EE} = -4.8 V	-1.81		-1.49	[
TA	Operating free-air temperature		0		85	°C

electrical characteristics over recommended supply voltage range, $T_A = 0$ °C to 85 °C (unless otherwise noted) (see Notes 4 and 5)

PARAMETER	TEST CON	MIN	TYP [†] MAX	UNIT	
	VI = VIHmin or VILmax	$V_{EE} = -4.2 \text{ V}$	-1.03	-0.87	
v_{OH}		V _{EE} = -4.5 V	-1.035 -0	.955 -0.88	V
		V _{EE} = -4.8 V	- 1.045	-0.88	
	VI = VIHmin or VILmax	$V_{EE} = -4.2 \text{ V}$	-1.81	-1.595	
v_{OL}		V _{EE} = -4.5 V	-1.81 -1	.700 -1.61	7 v
		V _{EE} = -4.8 V	~1.81	-1.61	
ЧΗ	V _I = V _{IH} max			220	μА
IL	V _I = V _{IL} min		0.5		μА
lee .	All inputs open			- 220	mA

 $^{^{\}dagger}$ Typical values are at V_{CC} = 4.5 V, T_A = 25 °C.

NOTES: 4. The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.

5. Each 100KH PAL has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a 50-ohm resistor to -2 V.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
t _{pd}	I, I/O, or feedback	0, 1/0		1	3	ns
t _r			See Figures 1 and 2	0.7	1.5	ns
tf				0.7	1.5	ns

NOTE 5: Each 100KH PAL has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a 50-ohm resistor to -2 V.

PROGRAMMING INFORMATION

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. VOLTAGE WAVEFORMS

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The offset voltage generator has the following characteristics: Pulse amplitude = 800 mV P-P, PRR \leq 1 MHz, t_W = 500 ns, $t_f = t_f = 1$ ns.
 - B. R_T is a 50- Ω terminator internal to the oscilloscope.
 - C. C_L ≤ 3 pF, includes fixture and stray capacitance.
 - D. Coax has 50-Ω impedance and the coax to oscilloscope channel A and to channel B must be of equal lengths.
 - E. All unused outputs are loaded with 50- Ω ± 1% resistors to ground.
 - F. All unused inputs should be connected to either high or low levels consistent with the logic function required.
 - G. All fixture wire lengths or unterminated stubs should not exceed 6 mm (1/4 inch).

FIGURE 2. LOAD CIRCUIT

TIEPAL10016P8-6C HIGH-PERFORMANCE IMPACT™ ECL PAL® CIRCUIT

D3082, DECEMBER 1987

- ECL 100K PAL
- **High-Performance Operation** Propagation Delay . . . 6 ns Max
- IFF . . . 240 mA Max
- Replacement for 100K ECL Logic
- 24-Pin, 300-Mil Package
- Reliable Titanium-Tungsten Fuses

description


This IMPACT™ ECL PAL device uses proven titanium-tungsten fuses to provide reliable, highperformance substitutes for conventional ECL logic. Its easy programmability allows for quick design of "custom" functions and typically results in a more compact board. Additionally, chip carriers are available for further reduction in board space.

The TIEPAL10016P8-6 is provided with output polarity fuses. Each output remains active-high when the fuse is intact and is active-low when the fuse is blown.

The TIEPAL10016P8-6 has 12 dedicated inputs. four standard outputs, and four I/O ports, It should be noted that with emitter-coupled outputs, a high level overrides a low level. Therefore, to use an I/O port as an input, the related output must be forced to a low level either by satisfying preprogrammed equations or by permanent programming.


The TIEPAL10016P8-6 is equipped with a security fuse. Once the security fuse is blown. additional programming and verification cannot be performed. This prevents easy duplication of a design.

This device is characterized for operation from 0°C to 85°C.



JT PACKAGE


FK PACKAGE (TOP VIEW)




NC-No internal connection

IMPACT is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Monolithic Memories Inc.











absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

Output current -- 50 mA Storage temperature range -65°C to 150°C

- NOTES: 1. These ratings apply except for programming pins during a programming cycle.
 - 2. All voltage values are with respect to VCC and VCCO, i.e., these pins are all assumed to be at 0 volts.
 - 3. V_I should never be more negative than V_{FF}.

recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
VEE	Supply voltage		-4.2	-4.5	-4.8	٧
		V _{EE} = -4.2 V	-1.15		-0.88	
VIH	High-level input voltage	$V_{EE} = -4.5 \text{ V}$	- 1.165		-0.88	V
		V _{EE} = -4.8 V	- 1.165		-0.88	
		V _{EE} = -4.2 V	-1.81		- 1.475	
VIL	Low-level input voltage	V _{EE} = -4.5 V	- 1.81		- 1.475	V
	V _{EE} = -4.8 V	-1.81		- 1.49		
TA	Operating free-air temperatu	ire	0		85	°C

electrical characteristics over recommended supply voltage range at 0 °C to 85 °C (see Notes 4 and 5)

PARAMETER	TEST CONDITIONS	VEE	MIN	TYP	MAX	UNIT
		-4.2 V	-1.03		-0.87	
Voн	$V_{J} = V_{JH}min \text{ or } V_{JL}max$	-4.5 V	-1.035	-0.955	-0.88	V
		-4.8 V	-1.045		-0.88	
	V _I = V _{IH} min or V _{IL} max	-4.2 V	-1.81		- 1.595	
VoL		-4.5 V	-1.81	- 1.700	-1.61	V
		-4.8 V	-1.81		-1.61	
liH	VI = VIHmax				220	μΑ
ſιL	V _I = V _{IL} min		0.5			μΑ
IEE	All inputs open				- 240	mA

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t _{pd}	I, I/O, or feedback	0, 1/0		2	4	6	ns
t _r			See Figures 1 and 2	0.7	1	1.5	ns
t _f				0.7	1	1.5	ns

NOTES: 4. The algebraic convention, in which the more negative limit is designated as minimum and the less negative limit is designated as maximum, is used in this data sheet for logic voltage levels only. For other quantities, e.g., supply voltages and currents, the normal magnitude convention is used.

5. Each 100KH PAL has been designed to meet these specifications after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 150 meters (500 feet) per minute is maintained. Outputs are terminated through a 50-ohm resistor to -2 V.



PROGRAMMING INFORMATION

Texas Instruments Programmable Logic Devices can be programmed using widely available software and reasonably priced device programmers.

Complete programming specifications, algorithms and the latest information on firmware, software, and hardware updates are available upon request. Information on programmers that are capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI sales office, local authorized Texas Instruments distributor, or by calling Texas Instruments at (214) 997-5762.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. VOLTAGE WAVEFORMS

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The offset voltage generator has the following characteristics: Pulse amplitude = 800 mV P-P, PRR \leq 1 MHz, $t_W = 500$ ns, $t_T = t_f = 1$ ns.
 - B. R_T is a 50- Ω teminator internal to the oscilloscope.
 - C. C_L ≤ 3 pF, includes fixture and stray capacitancea.
 - D. Coax has 50-Ω impedance and the coax to oscilloscope channel A and to channel B must be of equal lengths.
 - E. All unused outputs are loaded with 50- Ω ± 1% resistors to ground.
 - F. All unused input should be connected to either high or low levels consistent with the logic function required.
 - G. All fixture wire lengths or unterminated stubs should not exceed 6 mm (1/4 inch).

FIGURE 2. LOAD CIRCUIT

TIFPLA839M, TIFPLA839C TIFPLA840M, TIFPLA840C 14 × 32 × 6 FIELD-PROGRAMMABLE LOGIC ARRAYS

JUNE 1984-REVISED DECEMBER 1987

- Input-to-Output Propagation Delay . . .
 10 ns Typical
- 24-Pin, 300-mil Slim Line Packages
- Power Dissipation . . . 650 mW Typical
- Programmable Output Polarity

description

The 'FPLA839 (3-state outputs) and the 'FPLA840 (open-collector outputs) are TTL field-programmable logic arrays containing 32 product terms (AND terms) and six sum terms (OR terms). Each of the sum-of-products output functions can be programmed either high true or low true. The true condition of each output function is activated by the programmed logical minterms of 14 input variables. The outputs are controlled by two chip-enable pins to allow output inhibit and expansion of terms.

These devices provide high-speed data-path logic replacement where several conventional SSI functions can be designed into a single package.

The 'FPLA839M and 'FPLA840M are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $\,^{\circ}\text{C}$. The 'FPLA839C and 'FPLA840C are characterized for operation from 0 $\,^{\circ}\text{C}$ to 70 $\,^{\circ}\text{C}$.


LOGIC FUNCTION

 $f(I) = PO + P1 \dots P31 \text{ for polarity link intact}$ $f(I) = \overline{P0} * \overline{P1} * \dots * \overline{P31} \text{ for polarity link open}$ where P0 through P31 are product terms

TIFPLA839M, TIFPLA840M . . . JT PACKAGE TIFPLA839C, TIFPLA840C . . . JT OR NT PACKAGE




TIFPLA839M, TIFPLA840M . . . FH OR FK PACKAGE
TIFPLA839C, TIFPLA840C . . . FN PACKAGE
(TOP VIEW)



Pin assignments in operating mode (pin 1 is less positive than VIHH)

functional block diagram (positive logic)



~denotes fused inputs.

absolute maximum ratings

Supply voltage, VCC (see Note 1)	. 7 V
Input voltage (see Note 1)	5.5 V
Off-state output voltage (see Note 1)	5.5 V
Operating free-air temperature range: 'FPLA839M, 'FPLA840M	25°C
'FPLA839C, 'FPLA840C 0 °C to	70°C
Storage temperature	50°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

[†]FPLA839 has 3-state (♥) outputs; FPLA840 has open-collector (♦) outputs.

LOGIC DIAGRAM 1 (7) ı (6) (5) 1 (4) 1 (3) 10 1 (2) 12 1 (23) 14 20 21 22 24 25 1 (17) 26 27 (<u>16)</u> o 1088 (15) O 30 (<u>14)</u> o 1090 (<u>11)</u> O (<u>10)</u> O 1092 (<u>9)</u> o 1093 OE1 (1) OE₂ (13)



TIFPLA839M, TIFPLA839C TIFPLA840M, TIFPLA840C

$14 \times 32 \times 6$ FIELD-PROGRAMMABLE LOGIC ARRAYS

recommended operating conditions

			VI SUFFI	x	(SUFFI	x	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level input voltage, VIH		2			2			V
Low-level input voltage, VIL				0.8			0.8	V
High-level output voltage, VOH	'FPLA840			5.5			5.5	V
High-level output current, IOH	'FPLA839			-2			-3.2	mA
Low-level output current, IOL				12			24	mA
Operating free-air temperature, TA		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS†			VI SUFFI	х				
PARAMETER			MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK	$V_{CC} = MIN,$	$I_{\parallel} = -18 \text{ mA}$			-1.5			- 1.5	V
IOH 'FPLA840	V _{CC} = MIN,	V _{OH} = 5.5 V			0.1			0.1	mA
VOH 'FPLA839	V _{CC} = MIN,	IOH = MAX	2.4	3.2		2.4	3		V
VOL	V _{CC} = MIN,	I _{OL} = MAX	l l	0.25	0.5		0.37	0.5	V
I _I	V _{CC} = MAX,	V _I = 5.5 V			0.1			0.1	mA
lН	$V_{CC} = MAX$,	$V_{ } = 2.7 V$			20			20	μΑ
IIL	$V_{CC} = MAX$,	V ₁ = 0.4 V			-0.5			-0.5	mA
IO§	$V_{CC} = MAX$,	$V_0 = 2.25 \text{ V}$	- 30		-112	-30		-112	mA
lozh	V _{CC} = MAX,	$V_0 = 2.7 \text{ V}$			20			20	μΑ
lozL	V _{CC} = MAX,	$V_0 = 0.4 \text{ V}$			- 20			- 20	μΑ
lcc	$V_{CC} = MAX$, \overline{OE} inputs at V_{IH}	V ₁ = 0 V,		130	190		130	180	mA

'FPLA839 switching characteristics

Γ	PARAMETER	FROM TO		TO TEST CONDITIONS	M SUFFIX			C SUFFIX			UNIT
1	PARAMETER	PROM	10	TEST CONDITIONS	MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	ן ייייי ך
Γ	^t pd	Input (Input Output	$R_L = 500 \text{ to GND},$		10	25		10	20	ns
L			Output	$C_L = 50 \text{ pF to GND}$			25			20	lis
Γ	t _{en}	Pin 1		$R_{L1} = 500 \text{ to } 7 \text{ V},$		10	25		10	20	
H		or	Output	$R_L = 500 \text{ to GND},$							ns
	^t dis	Pin 13		C _L = 50 pF to GND		8	20		8	15	

'FPLA840 switching characteristics

PARAMETER	FROM	TO TEST CONDITIONS	1	M SUFFIX		C SUFFIX			UNIT	
PARAMETER	FROM 10	10	TEST CONDITIONS	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UNII
^t pd	Input	Output	$R_L = 500 \text{ to V}_{CC}$, $C_L = 50 \text{ pF to GND}$		10	30		10	25	ns
t _{en}	Pin 1 or	Output	$R_{L1} = 500 \text{ to } 7 \text{ V},$ $R_{L} = 500 \text{ to GND},$		10	25		10	20	ns
tdis	Pin 13	Output	$C_L = 50 \text{ pF to GND}$		8	20		8	15	""

 $^{^\}dagger For$ conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $^{^{\}ddagger}All$ typical values are at VCC = 5 V, TA = 25 °C.

[§]The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit current, IOS.

programming information

Texas Instruments Programmable Logic Devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments Programmable Logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5762.



Genei		

Data Sheets

2

Application Reports

3

Mechanical Data

4

Contents

	Page
Designing with TI Field-Programmable Logic	3-3
Hard Array Logic (HAL®)	3-25
A Designer's Guide to the TIBPSG507	3-31
System Solutions for Static Column Decode	3-81

Designing with Texas Instruments Field-Programmable Logic

Robert K. Breuninger and Loren E. Schiele

Contributors Bob Gruebel, Renee Tanaka, Jim Ptasinski



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products, including SNJ and SMJ devices, to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1984, Texas Instruments Incorporated

Contents

Title	Page
INTRODUCTION	3-7
FIELD-PROGRAMMABLE LOGIC ADVANTAGES	3-7
PAL® AND FPLA SYMBOLOGY	3-7
FAMILY ARCHITECTURES	3-8
PAL OPTIONS Polarity Fuse Input Registers Input Latches	3-9 3-9 3-9 3-9
PROGRAMMING	3-12
DESIGN EXAMPLE	3-12
EXAMPLE REQUIREMENTS	3-13
PAL IMPLEMENTATION	3-13
PAL SELECTION	3-14
CLOCK SELECTOR DETAILS	3-14
4-BIT BINARY COUNTER DETAILS	3-16
BINARY/DECADE COUNT DETAILS	3-16
FUSE MAP DETAILS	3-17
ADVANCED SOFTWARE	3-21
PERFORMANCE	3-21
ADDRESSES FOR PROGRAMMING AND SOFTWARE MANUFACTURERS Hardware Manufacturers Software Manufacturers	6-24 6-24 6-24

PAL is a registered trademark of Monolithic Memories Inc.

List of Illustrations

Figure	Title	Page
1	Basic Symbology	3-7
2	Basic Symbology Example	3-7
3	PROM Architecture	3-8
4	PAL Architecture	3-8
5	FPLA Architecture	3-9
6	TIBPLA16L8 Logic Diagram	3-10
7	TIBPAL16R8 Logic Diagram	3-11
8	Polarity Selection	3-12
9	Input Register Selection	3-12
10	Input Latch Selection	3-13
11	PAL Process Flow Diagram	3-13
12	Counter Implementation with Standard Logic	3-14
13	TIBPAL16R4 Logic Diagram	3-15
14	Karnaugh Map for CLKOUT	3-16
15	Karnaugh Map for CLKOUT	3-16
16	Karnaugh Maps	3-17
17	Programmed TIBPAL16R4	3-18
18	Pin ID and Logic Equations	3-19
19	Fuse Map	3-20
20	Source File for ABEL	3-22
21	ABEL Output Documentation	3-23
	List of Tables	
	List of Tables	
Table	Title	Page
1	Clock Selection	3-13
2	Function Table	3-14
3	Truth Table	3-16
4	mount m til.	2 17

INTRODUCTION

The purpose of this application report is to provide the first time user of field-programmable logic with a basic understanding of this new and powerful technology. The term "Field-Programmable Logic" refers to any device supplied with an uncommitted logic array, which the user programs to his own specific function. The most common, and widely known field-programmable logic family is the PROM, or Programmable Read-Only Memory. Relatively new entries into this expanding family of devices are the PAL® and FPLA. This report will primarily concentrate on the PAL family of programmable logic.

FIELD-PROGRAMMABLE LOGIC ADVANTAGES

Field-programmable logic offers many advantages to the system designer who presently is using several standard catalog SSI and MSI functions. Listed below are just a few of the benefits which are achievable when using programmable logic.

- Package Count Reduction: typically, 3 to 6 MSI/SSI functions can be replaced with one PAL or FPLA.
- PC Board Area Reduced: Fewer devices consume less PC board space. This results in lower PC board cost.
- Circuit Flexibility: Programmability allows for minor circuit changes without changing PC boards.
- Improved Reliability: With fewer PC interconnects, overall system reliability increases.
- Shorter Design Cycle: When compared with standard-cell or gate-array approaches, custom functions can be implemented much more quickly.

The PAL and FPLA, will fill the gap between standard logic and large scale integration. The versatility of these devices provide a very powerful tool for the system designer.

PAL AND FPLA SYMBOLOGY

In order to keep PAL and FPLA logic easy to understand and use, a special convention has been adopted. Figure 1 is the representation for a 3-input AND gate. Note that only one line is shown as the input to the AND gate. This line is commonly referred to as the product line. The inputs are shown as vertical lines, and at the intersection of these lines are the programmable fuses.

An X represents an intact fuse. This makes that input, part of the product term. No X represents a blown fuse. This means that input will not be part of the product term (in Figure 1, input B is not part of the product term). A dot at the intersection of any line represents a hard wire connection.




Figure 1. Basic Symbology

In Figure 2, we will extend the symbology to develop a simple 2-input programmable AND array feeding an OR gate. Notice that buffers have been added to the inputs. which provide both true and complement outputs to the product lines. The intersection of the input terms form a 4×3 programmable AND array. From the above symbology, we can see that the output of the OR gate is programmed to the following equation, $A\overline{B} + \overline{A}B$. Note that the bottom AND gate has an X marked inside the gate symbol. This means that all fuses are left intact, which results in that product line not having any effect on the sum term. In other words, the output of the AND gate will be a logic 0. When all the fuses are blown on a product line, the output of the AND gate will always be a logic 1. This has the effect of locking up the output of the OR gate to a logic level 1.




Figure 2. Basic Symbology Example

[®]PAL is a Registered Trademark of Monolithic Memories Inc.

FAMILY ARCHITECTURES

As stated before, the PROM was the first widely used programmable logic family. Its basic architecture is an input decoder configured from AND gates, combined with a programmable OR matrix on the outputs. As shown in Figure 3, this allows every output to be programmed individually from every possible input combination. In this example, a PROM with 4 inputs has 2^4 , or 16 possible input combinations. With the output word width being 4 bits, each of the 16×4 bit words can be

16 WORDS X 4 BITS

programmed individually. Applications such as data storage tables, character generators, and code converters, are just a few design examples which are ideally suited for the PROM. In general, any application which requires every input combination to be programmable, is a good candidate for a PROM. However, PROMs have difficulty accommodating large numbers of input variables. Eventually, the size of the fuse matrix will become prohibitive because for each input variable added, the size of the fuse matrix doubles. Currently, manufacturers are not producing PROMs with over 13 inputs.




Figure 3. PROM Architecture




Figure 4. PAL Architecture

To overcome the limitation of a restricted number of inputs, the PAL utilizes a slightly different architecture as shown in Figure 4. The same AND-OR implementation is used as with PROMs, but now the input AND array is programmable instead of the output OR array. This has the effect of restricting the output OR array to a fixed number of input AND terms. The trade-off is that now, every output is not programmable from every input combination, but more inputs can be added without doubling the size of the fuse matrix. For example, If we were to expand the inputs on the PAL shown in Figure 4, to 10, and on the PROM in Figure 3, to 10. We would see that the fuse matrix required for the PAL would be 20×16 (320 fuses) vs 4×1024 (4096 fuses for the PROM). It is important to realize that not every application requires every output be programmable from every input combination. This is what makes the PAL a viable product family.

The FPLA goes one step further in offering both a programmable AND array, and a programmable OR array (Figure 5). This feature makes the FPLA the most




Figure 5. FPLA Architecture

versatile device of the three, but usually impractical in most low complexity applications.

All three field-programmable logic approaches discussed have their own unique advantages and limitations. The best choice depends on the complexity of the function being implemented and the current cost of the devices themselves. It is important to realize, that a circuit solution may exist from more than one of these logic families.

PAL OPTIONS

Figure 6 shows the logic diagram of the popular TIBPAL16L8. Its basic architecture is the same as discussed in the previous section, but with the addition of some special circuit features. First notice that the PAL has 10 simple inputs. In addition, 6 of the outputs operate as I/O ports. This allows feedback into the AND array. One AND gate in each product term controls each 3-state output. The architecture used in this PAL makes it very useful in generating all sorts of combinational logic.

Another important feature about the logic diagram, and all other block diagrams supplied from individual datasheets, are that there are no X's marked at every fuse location. From the previous convention, we stated that everywhere there was a intact fuse, there was an X. However, in order to make the logic diagram useful when generating specific functions, it is supplied with no X's. This allows the user to insert the X's wherever an intact fuse is desired.

The basic concept of the TIBPAL16L8 can be expanded further to include D-type flip-flops on the outputs. An example of this is shown in Figure 7 with the TIBPAL16R8. This added feature allows the device to be configured as a counter, simple storage register, or similar clocked function.

Circuit variations which are available on other members of the TI PAL and FPLA family are explained below.

Polarity Fuse

The polarity of the output can be selected via the fuse shown in Figure 8.

Input Registers

On PALs equipped with this special feature, the option of having D-type input registers is fuse programmable. Figure 9 shows an example of this type of input. If the fuse is left intact, data enters on a low-high transition of the clock. If the fuse is blown, the register becomes permanently transparent and is equivalent to a normal input buffer.

Input Latches

On PALs equipped with this special feature, the option of having input latches is fuse programmable.




Figure 6. TIBPAL16L8 Logic Diagram




Figure 7. TIBPAL16R8 Logic Diagram




Figure 8. Polarity Selection

Figure 10 shows an example of this type of input. If the fuse is left intact, data enters while the control input is high. When the control input is low, the data that was present when the control input went low will be saved. If the fuse is blown, the latch becomes permanently transparent, and is equivalent to a normal input buffer.

PROGRAMMING

Notice in Figure 7, that the product and input lines are numbered. This allows any specific fuse to be located anywhere in the fuse matrix. When the device is in the programming mode (as defined in the device data sheet), the individual product and input lines can be selected. The fuse at the intersection of these lines, can then be blown (programmed) with the defined programming pulse. Fortunately, the user seldom has to get involved with these actual details of programming, because there exist several commercially available programmers which handle this

function. Listed below are some of the manufacturers of this programming equipment.*

Citel Storey Systems
DATA I/O Structured Design
Digelec Sunrise Electronics
Kontron Valley Data Science
Wavetec Varix

Stag Micro Systems

At Texas Instruments, we have coordinated with DATA I/O using their Model 19 for device characterization. Currently, DATA I/O, Sunrise, and Structured Design have been certified by Texas Instruments. Other programmers are now in the certification process. For a current list of certified programmers, please contact your local TI sales representative.

It should now be obvious to the reader, that the actual blowing of the fuses is not a problem. Instead, the real question is what fuses need to be blown to generate a particular function. Fortunately, this problem has also been greatly simplified by recent advances in computer software.

DATA I/O has developed a software package called ABELTM. Also available is CUPLTM, from Assisted Technology. Both have been designed to be compatible with several different types of programmers. Both of these software packages greatly extend the capabilities of the original PALASMTM program, and both can be run on most professional computers.

Before proceeding to a design example, it would be instructive to look at the simplified process flow of a PAL (Figure 11). This should help give the reader a better understanding of the basic steps necessary to generate a working device.

DESIGN EXAMPLE

The easiest way to demonstrate the unique capabilities of the PAL is through a design example. It is




Figure 9. Input Register Selection

ABEL™ is a trademark of DATA I/O.

CUPL™ is a trademark of Assisted Technology, Inc.

PALASM™ is a trademark of Monolithic Memories Inc.




Figure 10. Input Latch Selection




Figure 11. PAL Process Flow Diagram

hoped that through this example the reader will gain the basic understanding needed when applying the PAL in his own application. In some cases, this goal may only be to reduce existing logic, but the overall approach will be the same.

EXAMPLE REQUIREMENTS

It is desired to generate a 4-bit binary counter which is fed by one of four clocks. There are two lines available for selecting the clocks, SEL1 and SEL0. Table I shows the required input for the selection of the clocks. In addition, it is desired that the counter be able to switch from binary to decade count. This feature is controlled by an input called BD. When BD is high, the counter should count in binary. When low, the counter should count in decade.

Figure 12 shows how this example could be implemented if standard data book functions were used.

Table 1. Clock Selection

SEL1	SEL0	OUTPUT
0	0	CLKA
0	1	CLKB
1	0	CLKC
1	1	CLKD

As can be seen, three MSI functions are required. The 'LS162 is used to generate the 4-bit counter while the clock selection is handled by the 'LS253. The 'LS688 is an 8-bit comparator which is used for selecting either the binary or decade count. In this example, only five of the eight comparator inputs are used. Four are used for comparing the counter outputs, while the other is used for the BD input. The comparator is hard-wired to go low whenever the BD input is low and the counter output is "9". The $\overline{P}\!=\!\overline{Q}$ output is then fed back to the synchronous clear input on the 'LS162. This will reset the counter to zero whenever this condition occurs.

PAL IMPLEMENTATION

As stated before, the problem in programming a PAL is not in blowing the fuses, but rather what fuses need to be blown to generate a particular function. Fortunately, this problem has been greatly simplified by computer software, but before we examine these techniques, it is beneficial to explore the methods used in generating the logic equations. This will help develop an understanding, and appreciation for these advanced software packages.

From digital logic theory, we know that most any type of logic can be implemented in either AND-OR-INVERT or AND-NOR form. This is the basic concept used in the PAL and FPLA. This allows classical techniques, such as Karnaugh Maps¹ to be used in generating specific logic functions. As with the separate component example above, it is easier to break it into separate functions. The first one that we will look at is the clock selector, but remember that the overall goal will be to reduce this design example into one PAL.




Figure 12. Counter Implementation with Standard Logic

PAL SELECTION

Before proceeding with the design for the clock selector, the first question which needs to be addressed is which PAL to use. As discussed earlier, there are several different types of output architectures. Looking at our example, we can see that four flip-flops with feedback will be required in the 4-bit counter, plus input clock and clear lines. In addition, seven inputs plus two simple outputs will be required in the clock selector and comparator. With this information in hand, we can see that the TIBPAL16R4 (Figure 13) will handle our application.

CLOCK SELECTOR DETAILS

The first step in determining the logic equation for the clock selector is to generate a function table with all the possible input combinations. This is shown in Table 2. From this table, the Karnaugh map can be generated and is shown in Figure 14. The minimized equation for CLKOUT comes directly from this.

Table 2. Function Table

SEL1	SEL0	CLKA	CLKB	CLKC	CLKD	CLKOUT	SEL1	SEL0	CLKA	CLKB	CLKC	CLKD	CLKOUT
0	0	0	0	0	0	0	1	0	0	0	0	0	0
0	0	0	0	0	1	0	1	0	0	0	0	1	0
0	0	0	0	1	0	0	1	0	0	0	1	0	1
0	0	0	0	1	1	0	1	0	0	0	1	1	1
0	0	0	1	0	0	0	1	0	0	1	0	0	0
0	0	0	1	0	1	0	1	0	0	1	0	1	0
0	0	0	1	1	0	0	1	0	0	1	1	0	1
0	0	0	1	1	1	0	1	0	0	1	1	1	1
0	0	1	0	0	0	1	1	0	1	0	0	0	0
0	0	1	0	0	1	1	1	0	1	0	0	1	0
0	0	1	0	1	0	1	1	0	1	0	1	0	1
0	0	1	0	1	1	1	1	0	1	0	1	1	1
0	0	1	1	0	0	1	1	0	1	1	0	0	0
0	0	1	1	0	1	1	1	0	1	1	0	1	0
0	. 0	1	1	1	0	1	1	0	1	1	1	0	1
0	0	1 .	1	1	1	1	1	0	1	1	1	1	1
0	1	0	0	0	0	0	1	1	0	0	0	0	0
0	1	0	0	0	1	0	1	1	0	0	0	1	1
0	1	0	0	1	0	0	1	1	0	0	1	0	0
0	1	0	0	1	1	0	1	1	0	0	1	1	1
0	1	0	1	0	0	1	1	1	0	1	0	0	0
0	1	0	1	0	1	1	1	1	0	1	0	1	1
0	1	0	1	1	0	1	1	1	0	1	1	0	0
0	1	0	1	1	1	1	1	1	0	1	1	1	1
0	1	1	0	0	0	. 0	1	1	1	0	0	0	0
0	1	1	0	0	1	0	1	1	1	0	0	1	1
0	1	1	0	1	0	0	1	1	1	0	1	0	0
0	1	1	0	1	1	0	1	1	1	0	1	1	1
0	1	1	1	0	0	1	1	1	1	1	0	0	0
0	1	1	1	0	1	1	1	1	1	1	0	1	1
0	1	1	1	1	0	1	1	1	1	1	1	0	0
0	1	1	1	1	1	1	1	1	1	1	1	1	1





Figure 13. TIBPAL16R4 Logic Diagram

It is important to notice that the equation derived from the Karnaugh map is stated in AND-OR notation. The PAL that we have selected is implemented in AND-NOR logic. This means we either have to do DeMorgan's theorem on the equation, or solve the inverse of the Karnaugh map. Figure 15 shows the inverse of the Karnaugh map and the resulting equation. This equation can be easily implemented in the TIBPAL16R4.



CLKOUT = \$150AKK\ + \$150\BK\ + \$150K\C\ + \$150AK\C\ + \$150AK\C\ + \$150C + \$150

Figure 14. Karnaugh Map for CLKOUT




Figure 15. Karnaugh Map for CLKOUT

4-BIT BINARY COUNTER DETAILS

The same basic procedure used in determining the equations for the clock selector, is used in determining the equations for the 4-bit counter. The only difference is that now we are dealing with a present state, next state situation. This means a D-type flip-flop will be required in actual circuit implementation. As before, the truth table is generated first, and is shown in Table 3.


Table 3. Truth Table

	PRE	ATE	N	EXT	STA	TE			
CLR	Q3	Q 2	Q1	Q0		Q3	Q2	Q1	Ω0
0	×	Х	Х	X		0	0	0	0
1	0	0	0	0		0	0	0	1
1	0	0	0	1	-	0	0	1	0
1	0	0	1	0	-	0	0	1	1
1	0	0	1	1		0	1	0	0
1	0	1	0	0		0	1	0	1
1	0	1	0	1	i	0	1	1	0
1	0	1	1	0		0	1	1	1
1	0	1	1	1		1	0	0	0
1	1	0	0	0		1	0	0	1
1	1	0	0	1		1	0	1	0
1	1	0	1	0		1	0	1	1
1	1	0	1	1		1	1	0	0
1	1	1	0	0		1	1	0	1
1	1	1	0	1		1	1	1	0
1	1	1	1	0		1	1	1	1
1	1	1	1	1		0	0	0	0

From the truth table, the equations for each output can be derived from the Karnaugh map. This is shown in Figure 16. Note that the inverse of the truth table is being solved so that the equation will come out in AND-NOR logic form.

BINARY/DECADE COUNT DETAILS


Recalling from the example requirements that the counter should count in decade whenever the BD input is low, we can again generate a truth table for this function (Table 4). Since the counter is already designed to count in binary, we can use this feature to simplify our design. What we desire is a circuit whose output goes low, whenever the BD input is equal to a logic level "0", and the counter output is equal to "9". This output can then be fed back to the CLR input of the counter so that it will reset whenever the BD input is low. Whenever the BD input is high, the output of the circuit should be a high since the counter will automatically count in binary. Notice that \overline{O} shown in the truth table is the function we desire.



00 = CLR05020400 + CHR08020400

 $\overline{Q0} = \overline{CLR} + Q0$

(a) KARNAUGH MAP FOR Q0



 $\overline{\mathbf{Q1}} = \overline{\mathbf{CLR}} \mathbf{Q3Q2Q4Q0} + \mathbf{CLRQ3Q2} \overline{\mathbf{Q1}} \overline{\mathbf{Q0}} + \mathbf{CLRQ3Q2Q1Q0}$


 $\overline{Q1} = \overline{CLR} + \overline{Q1Q0} + Q1Q0$

(b) KARNAUGH MAP FOR OI

Q2 = CLRQ8Q8Q4Q6 + CŁRQ8Q2Q1Q0 + CŁRQ8Q2Q4Q0

 $\overline{Q2} = \overline{CLR} + \overline{Q2Q1} + Q2Q1Q0 + \overline{Q2Q0}$

(c) KARNAUGH MAP FOR Q2



03 = CLReseae4ee + CHR0302e4ee + CHR03eae01ee + CHR03eae400 + CHR03020100

 $\overline{Q3} = \overline{CLR} + \overline{Q3}\overline{Q2} + \overline{Q3}\overline{Q1} + \overline{Q3}\overline{Q0} + Q3Q2Q1Q0$

(d) KARNAUGH MAP FOR $\overline{\mathrm{Q3}}$

Figure 16. Karnaugh Maps

In this particular example, a Karnaugh map is not required because the equation cannot be further simplified. The resulting equation is given below.

$\overline{BD} \overline{OUT} = \overline{BD}Q3\overline{Q2}\overline{Q1}Q0$

Table 4. Truth Table

BD	QЗ	Q.2	Q1	QO	Q	ā	BD	ØЗ	Q2	Q1	O0	σ	ā
0	0	0	0	0	0	1	1	0	0	0	0	0	1
0	0	0	0	1	0	1	1	0	0	0	1	0	1
0	0	0	1	0	0	1	1	0	0	1	0	0	1
0	0	0	1	1	0	1	1	0	0	1	1	0	1
0	0	1	0	0	0	1	1	0	1	0	0	0	1
0	0	1	0	1	0	1	1	0	1	0	1	0	1
0	0	1	1	0	0	1	1	0	1	1	0	0	1
0	0	1	1	1	0	1	1	0	1	1	1	0	1
0	1	0	0	0	0	1	1	1	0	0	0	0	1
0	1	0	0	1	1	0	1	1	0	0	1	0	1
0	1	0	1	0	0	1	1	1	0	1	0	0	1
0	1	0	1	1	0	1	1	1	0	1	1	0	1
0	1	1	0	0	0	1	1	1	1	0	0	0	1
0	1	1	0	1	0	1	1	1	1	0	1	0	1
0	1	1	1	0	0	1	1	1	1	1	0	0	1
0	1	1	1	1	0	1	1	1	1	1	1	0	1

FUSE MAP DETAILS

Now that the logic equations have been defined, the next step will be to specify which fuses need to be blown. Before we do this however, we first need to label the input and output pins on the TIBPAL16R4. By using Figure 12 as a guide, we can make the following pin assignments in Figure 17.

PIN	
1 CLK	20 VCC
2 SEL0	19 CLKOUT
3 SEL1	18 NC
4 CLKA	17 Q0
5 CLKB	16 Q1
6 CLKC	15 Q2
7 CLKD	14 Q3
8 CLR	13 NC
9 BD	12 BD OUT
10 GND	11 OE

With this information defined, we now need to insert the logic equations into the logic diagram as shown in Figure 17.

Figure 17. Programmed TIBPAL16R4

<<u>√</u>(11) OE

It is now probably obvious to the reader, that inserting the logic equations into the logic diagram is a tedious operation. Fortunately, a computer program called PALASM will perform this task automatically. All that is required is telling the program which device has been selected, and defining the input and output pins with

DEVICE TYPE 16R4

their appropriate logic equations (Figure 18). The program will then generate a fuse map (Figure 19) for the device selected. Notice that the fuse map looks very similar to the block diagram (Figure 17) which we have just completed by hand. In addition, this information can now be down loaded into the selected device programmer.

```
PIN LIST NAMES =
PIN NUMBER =
                   PIN NAME = CLK
PIN NUMBER =
                   PIN NAME = SELO
PIN NUMBER =
              3
                   PIN NAME = SEL1
PIN NUMBER =
              4
                   PIN NAME = CLKA
PIN NUMBER =
              5
                   PIN NAME = CLKB
PIN NUMBER =
                   PIN NAME = CLKC
PIN NUMBER =
                   PIN NAME
                            = CLKD
PIN NUMBER =
                   PIN NAME = CLR
              Ø
PIN NUMBER =
              9
                   PIN NAME = BD
PIN NUMBER = 10
                   PIN NAME = GND
PIN NUMBER = 11
                   PIN NAME = /OE
PIN NUMBER = 12
                   PIN NAME = BOOUT
PIN NUMBER = 13
                   PIN NAME = NO
PIN NUMBER = 14
                   PIN NAME = 03
PIN NUMBER = 15
                   PIN NAME = 02
PIN NUMBER = 16
                   PIN NAME = 01
                   PIN NAME = QO
PIN NUMBER = 17
PIN NUMBER = 18
                   PIN NAME = NO
PIN NUMBER = 19
                   PIN NAME = CLKOUT
PIN NUMBER = 20
                   PIN NAME = VCC
EXPRESSIONS AND DESCRIPTION =
EXPRESSIONE 11 =
/CLKOUT=/SEL1*/SEL0*/CLKA +/SEL1*SEL0*/CLKB +SEL1*/SEL0*/CLKC +SEL1*SEL0*/CLKD
EXPRESSIONE 21 =
/00=/CLR +00
EXPRESSIONE 31 =
/@1=/CLR +/@1*/@0 +@1*@0
EXPRESSIONE 41 =
/Q2=/CLR +/Q2*/Q1 +Q2*Q1*Q0 +/Q2*/Q0
EXPRESSIONE 51 =
/Q3=/CLR +/Q3*/Q2 +/Q3*/Q1 +/Q3*/Q0 +Q3*Q2*Q1*Q0
EXPRESSIONE 61 =
/BDOUT=/BD*Q3*/Q2*/Q1*Q0
```

Figure 18. Pin ID and Logic Equations

```
0000 0000 0011 1111 1111 2222 2222 2233
0123 4567 8901 2345 6789 0123 4567 8901
ZCLKOUT =
                                0 -
-X-- -X-- -X-- ---- ----
                                1 - /SEL1*/SELO*/CLKA+
x--- -x-- -x-- ---- ----
                                2 - /SEL1#SEL0#/CLKB#
-X-- X--- --- -X-- -X--
                                3 - SEL1*/SEL0*/CLKC+
x--- x--- --- -x-- -x--
                                4 - SEL1*SELO*/CLKD
XXXX XXXX XXXX XXXX XXXX XXXX XXXX
                                5 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 10 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 11 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 12
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 13 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 14 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 15
---- -X-- -16 - /CLR+
---- --- 17 - 90
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 18 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 19 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 20 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 21 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 22 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 23 -
/01
---- ---- 24 - /CLR+
---- 23 - /Q1*/Q0+
---- ---- 26 - 01*00
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 27 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 28 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 29
AXXX XXXX XXXX XXXX XXXX XXXX XXXX 30
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 31 -
102
---- --- 32 - /CLR+
---- ---- 33 - /02*/01+
---- 34 - Q2*Q1*Q0+
---- --- 33 - /02*/Q0
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 36
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 37 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 38 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 39
---- ---- 40 - /CLR+
---- 41 - /03*/Q2+
---- 42 - /03*/Q1+
---- --- 43 - /03*/Q0+
---- ---- 44 - Q3*Q2*Q1*Q0
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 45 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 46 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 47 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 48 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 49 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 50 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 51 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 52 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 53 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 54 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 55 -
/BDOUT
---- ---- --X- ---X ---X --X- ---- -X-- 57 - /BD*Q3*/Q2*/Q1*Q0
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 58 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 59 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 60 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX 61 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 62 -
XXXX XXXX XXXX XXXX XXXX XXXX XXXX 63 -
```

Figure 19. Fuse Map

ADVANCED SOFTWARE

PALASM, while extremely useful in generating the fuse map, does little to help formulate the logic equations. This is what the new software packages such as ABEL and CUPL address. They not only generate the fuse map, but they also help in developing the logic equations. In most cases, they can generate the logic equations from simply providing the program with either a truth table or state diagram. In addition, they can test the logic equations against a set of test vectors. This helps ensure the designer gets the desired function.

These are only a few of the features available on these new advanced software packages. We recommend that the reader contact the specific manufacturers themselves to obtain the latest information available. For your convenience, at the end of this application note we have included the addresses and phone numbers for many of these programming and software companies.

As an example, we will approach our previous design utilizing DATA I/O's ABEL package. The purpose here is not to teach the reader how to use ABEL, but rather to give them a basic overview of this powerful software package. Figure 20 shows the source file required by ABEL. Note that the 4-bit counter has been described with a state diagram table. When the ABEL program is complied, the logic equations will be generated from this. The equations for CLK OUT and BD OUT have been

given in their final form to demonstrate how ABEL would handle these. Also notice that test vectors are included for checking the logic equations. This is especially important when only the logic equations has been given.

Figure 21 shows some of the output documentation generated by the program. Notice that the equations generated for the counter, match the the ones generated by the Karnaugh maps. A pinout for the device has also been generated and displayed. The fuse map for the device has not been shown, but looks very similar to the one in Figure 19. As with the PALASM program, this information can be down loaded into the device programmer.

PERFORMANCE

Up to this point, nothing has been said about the performance of these devices. The Standard High Speed PAL (indicated by an "A" after the device number) offered by TI has a maximum propagation of 25 ns from input to output, and 35 MHz f_{max}. Also available is a new, higher speed family of devices called TIBPALs. These devices are functionally equivalent with the current family and offer a maximum propagation delay of 15 ns from input to output. They are also rated at 50 MHz f_{max}. The higher speeds on these devices make them compatible with most high-speed logic families. This allows them to be designed into more critical speed path applications.

```
module BD_COUNT flag (-r2)
title '4-bit binary/decade counter
      IC1 device 'P16R4':
  pin assignments and constant declarations
      CLK_IN_SEL0_SEL1_CLKA pin 1,2,3,4;
CLKB_CLKC_CLKD pin 5,6,7;
      CLR, BD_IN, OE
                                      8,9,11,
                                pin
      BULOUT, CLKLOUT
                                pin
                                      12, 19;
      03,02,01,00
                                pin 14,15,16,17:
      CK, L, H, X, Z =
OUTPUT =
                                 .с.
                                     , o . 1 , . X. , . Z. .
                                [03,02,01,00];
  counter states
      SO=^60000:
                    S4=^b0100-
                                  S8=^b1000:
                                                 S12=^b1100;
      S1=^b0001-
                    S5=^b0101;
                                  S9=^b1001;
                                                 S13=^b1101;
      S2=^b0010:
                    S6=^b0110;
                                 S10=^b1010;
                                                 S14=^b1110;
      S3=^b0011:
                    S7=^b0111;
                                 S11=^b1011;
                                                 S15=^b1111;
equations
  clock selector
      CLK_OUT = CLKA & 'SELO & 'SEL1 # CLKB & 'SEL1 & SELO
                 # CLKC % SEL1 % !SEL0 # CLKD % SEL1 & SEL0;
   count nine indicator for decade counting
      BD_OUT = !(!BD_IN & 03 & !02 & '01 & 00);
state_diagram [Q3,Q2,Q1,Q0]
                   IF CLR == 0 THEN SO ELSE
      State SO:
                                                S1:
                   IF CLR == 0 THEN SO ELSE
      State
              81:
                                                S2:
                    TE CLR == 0 THEN SO FLSE
      State
              S2:
                                                83.
                   TE CLR == 0 THEN SO FLSE
      State
              93:
                                                84.
                   IF CLR == 0 THEN SO ELSE
      State
              SA:
                                                85.
              55:
                   IF CLR == 0 THEN SO ELSE
      State
                                                SA.
      State
              SA:
                    IF CLR == 0 THEN SO FLSE
                                                S7:
              S7:
                   IF CLR == 0 THEN SO ELSE
      State
                                                58.
                   IF CLR == 0 THEN SO ELSE
      State
              88:
                                                S9:
      State
              99:
                   IF CLR == 0 THEN SO ELSE S10:
                   IF CLR == 0 THEN SO ELSE S11;
      State S10:
                   IF CLR == 0 THEN SO ELSE S12:
      State S11:
      State S12:
                   IF CLR == 0 THEN SO ELSE S13;
                   IF CLR == 0 THEN SO ELSE S14:
      State S13:
                  IF CLR == 0 THEN SO ELSE S15;
JF CLR == 0 THEN SO ELSE S0;
      State S14:
      State S15:
test_vectors
                foliock selectors
     (CCLKA, CLKB, CLKC, CLKD, SEL1, SEL01 -> CLK_OUT)
      r ı
               X
                       Χ,
                             Χ,
                                   L,
                                          L 3 ->
                                                     L;
                             х,
                                          L 3 ->
        Н
                                                     н.
                                    1
      τ
        X
               L
                                          H 3 ->
                                    L.,
                                                     L:
                       x
                             Χ,
                                          H 3 ->
      c x
               н
                                                     н.
                                    L.
                                             3 ->
      £
        X
                             Χ,
                                    H
               X
                       L.
                                          L
                                                     L;
      r x
               x
                       н
                             Χ,
                                    н.
                                          ŧ
                                            3 ->
                                                     н:
      r
        ¥
               x
                       X
                             •
                                    н,
                                          H 3 ->
                                                     L;
                             н,
                                          H 1 ->
      ΓX
                                    н.
                                                     H:
                'counter'
test_vectors
     (CCLK_IN, OE, CLR, BD_IN) -> COUTPUT, BD_OUT))
                              3 -> C
      τ
         CK,
                L.,
                     Ł,
                            X
                                        SO, H J;
         CK,
                t_
                     н,
                            Х
                               3 -> C
                                        S1,
                                             н 3:
         CK,
                     Η,
                              3 −> €
                                        S2,
                                             н 3;
                  ,
      £
         CK,
                L
                     н,
                            Х
                               3 -> E
                                        S3,
                                             н 1;
         CK.
                L,
                     Η,
                               3 ->
                                        S4.
         CK,
                     н,
                               1 ->
                                        S5,
                                             н 1;
                L
      ε
         CK.
                L,
                     н,
                               3 -> E
                                        86.
         ck,
                     H,
                               3 ->
                                    τ
                                        S7,
                L
      t
         CK.
                     н,
                               3 -> E
                                        s8,
                                              н ј
         CK,
                L ,
                     н.
                                1 ->
                                        S9.
      Ľ
         CK.
                L.
                     Η.,
                               J -> [ S10,
                                              н 3;
         CK.
                L.,
                     н.
                                1 -> E
                                       S11.
                               3 ->
                                    [ 512.
         CK.
                L
                                 ->
                                       S13,
         CK.
                L
                     Н,
         CK.
                L
                               3 ->
                                     Ε
                                       S14.
                                              н );
                  ,
         ck,
                     н,
                            н
                                 ->
                                     f S15,
                                             н 1:
                L
                               3
         cĸ,
                     н,
                               3 ->
                                       so,
                                              н 3;
      E
                            X
                                     Ε
                L
                                 -> E
                                        Ζ,
      ſ
          x
                н
end BD_COUNT
```

Figure 20. Source File for ABEL


```
Page 1
ABEL(tm) Version 1.00 - Document Generator
4-bit binary/decade counter
Equations for Module BD_COUNT
Device IC1
    Reduced Equations:
       CLK_OUT = !((SEL1 & SELO & !CLKD
                 # (SEL1 & !SELO & !CLKC
                 # (!SEL1 & SELO & !CLKB
                 # !SEL1 % !SEL0 & !CLKA)));
      BD_OUT = !(Q3 & !Q2 & 'Q1 & Q0 & !BD_IN);
       03 := !((03 & 02 & 01 % 00
             # (!03 & !02
             # (!03 & !01
             # (103 & 100
             # 'CLR))));
      02 := !((02 & 01 & 00 # (!02 & !01 # (!02 & !00 # !CLR))));
       01 := !((Q1 & Q0 # (!Q1 & !Q0 # !CLR)));
      00 := !((00 # !CLR));
```

Page 2

ABEL(tm) Version 1.00 — Document Generator 4-bit binary/decade counter

Chip diagram for Module BD_COUNT

Device IC1



end of module BD_COUNT

Figure 21. ABEL Output Documentation

ADDRESSES FOR PROGRAMMING AND SOFTWARE MANUFACTURERS*

HARDWARE MANUFACTURERS

Citel 3060 Raymond St. Santa Clara, CA 95050 (408) 727-6562

DATA I/O 10525 Willows Rd. Redmond, WA 98052 (206) 881-6444

DIGITAL MEDIA 3178 Gibralter Ave. Costa Mesa, CA 92626 (714) 751-1373

Kontron Electronics 630 Price Avenue Redwood City, CA 94063 (415) 361-1012

Stag Micro Systems 528-5 Weddell Drive Sunnyvale, CA 94086 (408) 745-1991

Storey Systems 3201 N. Hwy 67, Suite H Mesquite, Tx 75150 (214) 270-4135

SOFTWARE MANUFACTURERS

Assisted Technologies (CUPL) 2381 Zanker Road, Suite 150 Santa Clara, CA 95050 (408) 942-8787

DATA I/O (ABEL) 10525 Willows Rd. Redmond, WA 98052 (206) 881-6444

*Texas Instruments does not endorse or warrant the suppliers referenced.

Reference

1. H. Troy Nagle, Jr., B.D. Carroll, and David Irwin, An Introduction to Computer Logic. New Jersey: Prentice-Hall, Inc., 1975.

Structured Design 1700 Wyatt Dr., Suite 7 Santa Clara, CA 95054 (408) 988-0725

Sunrise Electronics 524 S. Vermont Avenue Glendora, CA 91740 (213) 914-1926

Valley Data Sciences 2426 Charleston Rd. Mountain View, CA 94043 (415) 968-2900

Varix 1210 Campbell Rd. Richardson, TX 75081 (214) 437-0777

Wavetec/Digelec 586 Weddel Dr., Suite 1 Sunnyvale, CA 94089 (408) 745-0722

Hard Array Logic (HAL®)



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1985, Texas Instruments Incorporated

INTRODUCTION

The purpose of this document is to provide the design and component engineer with a better understanding of Hard Array Logic (HAL®). [It details both the advantages and disadvantages of HAL and Programmable Array Logic (PAL®) designs as a means of aiding the design and component engineer in deciding whether to go to a HAL device or to remain with the (PAL) product.] More importantly, this document also defines the procedures to be used by the customer when ordering HALs from Texas Instruments.

PRODUCT DESCRIPTION

Programmable Array Logic (PAL) technology constitutes one of the fastest growing areas in the semiconductor industry today. This growth exists because PALs offer circuit flexibility and package count reduction, an advantage which design and component engineers find over standard catalog devices. Another advantage PALs offer is shorter design cycle times when compared to semicustom design approaches. However, once a PAL design has been proven and is to be phased into full production, the flexibility advantage inherently becomes costly since each PAL device must be individually programmed. Therefore, programming cost may be appreciable where a design requirement calls for a high total volume level. This is where a HAL design can become cost effective. HAL circuits are fixed and do not require individual programming.

PALs and HALs are fabricated in the same manner except for their final two metallization layers. In PALs the programmable titanium-tungsten fuse array is provided which gives the PAL its circuit flexibility. However, in a HAL, a custom metallization mask is used, which places solid metal links in the fuse locations to match the unblown fuse locations of the equivalent programmed PAL. The end result is a custom logic device that does not require programming by the customer.

HAL USER BENEFITS

Short Leadtime

HALs offer shorter leadtimes as compared with semicustom devices such as standard cell and gate array devices because the metallization photomasks are

HAL is a registered trademark of Monolithic Memories Inc. PAL is a registered trademark of Monolithic Memories Inc.

automatically generated from the equivalent PAL logic equations. This gives the design engineer an alternative approach through the use of the equivalent programmed PAL.

Lower Device Cost

HAL device cost can typically be 25% to 30% less on high volume levels when compared to an equivalent PAL.

Improved Testability

HALs allow TI to functionally test to a higher level and provide more specific ac testing because the device function is defined. Improved testability, means a HAL can be considered a true Ship-to-Stock component resulting in additional cost savings because incoming test is now optional for the customer.

Less Power Consumption

HALs consume less power than the equivalent PAL device because power consumption of the programming circuitry has been eliminated.

No Programming-Yield Losses

HALs do not have programming-yield losses because there is no individual programming.

HAL CONVERSION CONSIDERATIONS AND REQUIREMENTS

Remembering that a HAL's logic function is permanent and once fabricated cannot be altered, the following questions should be carefully considered by the design engineer before attempting to convert a PAL design into a HAL:

- 1. Is the PAL design code proven and not likely to change?
- 2. What is the total volume requirement?

As a general rule, Texas Instruments will accept orders on HALs if the total volume level for 1 year equals or exceeds 10,000 units per code. In addition, individual shipment quantities must be at least 2,000 units per code. Total volume levels of less than 10,000 units per code usually do not justify the tooling costs involved in generating the final two metallization photomasks. If your total volume level is marginal, please contact your local TI field sales representative for assistance.

INFORMATION REQUIRED BY TI TO START THE HAL DESIGN PROCESS

The information Texas Instruments needs to start a HAL design is fairly minimal and is a direct result of a PAL design. At the end of this document is a copy of the TI HAL Product Specification Form. For the customer's convenience, the HAL Product Specification Form may be removed. Additional copies of the HAL Product Specification Forms can be obtained from the local TI field sales representative. When completed, the form should be turned over to the local TI field sales representative for processing. This form will provide TI with all the information necessary to start the first phase of the HAL design process.

The HAL Product Specification Form is divided into two parts, Part A and Part B. When filled out and completed, Part A will contain general information and Part B will define the actual HAL design. For Part B, printouts of a PAL design generated by ABEL™, CUPL™, or PALASM™, with an equivalent diskette or 800/1600 BPI magnetic tape can be used as a satisfactory replacement for the required information. Additionally, a programmed PAL can also be used as a satisfactory replacement for the information required in Part B.

Once the completed HAL Product Specification Form is recieved, TI will assign a unique "SN" number to the request and then generate a design data base from the information. From this design data base, custom metallization photomasks can be generated. However, before TI actually generates the custom photomasks, an equivalent PAL is programmed from the design data base and returned to the customer for functional verification.

In addition to sending a programmed equivalent PAL, TI will also send a Print Evaluation and Acceptance Form which finalizes product specifications and testing procedures.

Once the signed Print Evaluation and Acceptance Form and the customer's guaranteed purchase order is returned, TI will then generate the custom metallization photomasks.

Texas Instruments will treat all information submitted by the customer as confidential and if required, enter into a Non-Disclosure Agreement.

SWITCHING HAZARD ANALYSIS REPORT

As a service to our customers, TI has a systematic computer simulation program that can analyze any sum-of-product design for potential switching hazards. This program is also capable of generating a hazard-free equivalent circuit if possible. Due to product term limitations, some hazards cannot be eliminated. In these cases, the analysis will identify the hazards and issue a warning:

ABEL is a trademark of Data I/O CUPL Is a trademark of Assisted Technology, Incorporated PALASM is a trademark of Monolithic Memories Incorporated The hazard analysis report is automatically generated from the customer's design data base and a copy is sent to the customer along with the programmed equivalent PAL and Print Evaluation and Acceptance Form.

HAL PRODUCT TESTING

Due to similar architectures, HALs are tested to the same dc and ac test specifications as PALs. However, since the functionality of a HAL is known, a more specific functional and ac test is performed.

Functional test patterns are automatically generated from the customer's design data base. These patterns are then graded for completeness and incorporated in the final test program.

Since HALs are comparable to standard catalog devices, they are tested to the same rigorous process flows. This ensures that when ordering HALs, the customer will recieve the same high quality that they are accustom to when ordering standard catalog devices. Flows typically include 1) 100% functional and parametric dc testing at 25 °C and 80 °C, 2) 100% ac testing at 25 °C guardbanded for 80 °C, and 3) QA sampling for 1) and 2) above. Custom flow or PEP3/PEP4 flows may be accommodated.

TI SUPPORTED HALS

The following list of PALs is presently being supported by HALs. As new PALs are introduced by TI, such as the recently announced 15 ns IMPACTTM PAL, the HAL equivalent devices will be available shortly thereafter.

To obtain the latest list of TI supported HALs, please contact your local TI field sales representative.

SUPPORTED	PAL	HAL
HAL	EQUIVALENT	AVAILABILITY
HAL16L8A	PAL16L8A	NOW
HAL16R4A	PAL16R4A	NOW
HAL16R6A	PAL16R6A	NOW
HAL16R8A	PAL16R8A	NOW
HAL16L8A-2	PAL16L8A-2	NOW
HAL16R4A-2	PAL16R4A-2	NOW
HAL16R6A-2	PAL16R6A-2	NOW
HAL16R8A-2	PAL16R8A-2	NOW
HAL16L8-15	TIBPAL16L8-15	NOW
HAL16R4-15	TIBPAL16R4-15	NOW
HAL16R6-15	TIBPAL16R6-15	NOW
HAL16R8-15	TIBPAL16R8-15	NOW
HAL16L8-25	TIBPAL16L8-25	NOW
HAL16R4-25	TIBPAL16R4-25	NOW
HAL16R6-25	TIBPAL16R6-25	NOW
HAL16R8-25	TIBPAL16R8-25	NOW

IMPACT is a trademark of Texas Instruments Incorporated

HAL PRODUCT SPECIFICATION FORM

Part A — General Information	
Company Name:	
Engineer's Name:	
Title:	
Company Address:	
Phone Number: ()	
Local TI FSE: (or TI sales office)	
HAL Device Type: (HAL16L8, HAL16R8, etc.):	
Volume Level Reqd:	
Package Type:	IP ☐ Plastic Chip Carrier ☐ No
HAL Symbolization Format	
DIP PACKAGE	CHIP CARRIER PACKAGE
x x x x x x x x x x	
——(5)———(2)———(2)———(2)—————————————————	X 0 X
—(1)——(3)——	X X X X X X
(4)	
× × × × × × × × ×	x x x
(1) = TI Logo	(5)——
(2) = Manufacturing Data Code	$\times \times \times \times$
(3) = TI Custom Part Number (SNXXXXX)(4) = Customer Part Number (including any revisions	
Ten Characters maximum for DIP package	'
Eight characters maximum for chip carrier	
(5) = Country of Origin	
Customer Part Number [Refer to item (4) above]	

HAL PRODUCT SPECIFICATION FORM

Part B - HAL Design Requirements

The following information is required by TI to create the HAL design data base. The printouts of a PAL design generated by ABEL, CUPL, or PALASM with an equivalent diskette or 800/1600 BPI magnetic tape is satisfactory replacement for the information required in Part B. A programmed PAL is also a satisfactory replacement for the information required in Part B.

Pin Identification List	
Pin 1:	Pin 15:
Pin 2:	Pin 16:
Pin 3:	Pin 17:
Pin 4:	Pin 18:
Pin 5:	Pin 19:
Pin 6:	Pin 20:
Pin 7:	Pin 21:
Pin 8:	Pin 22:
Pin 9:	Pin 23:
Pin 10:	Pin 24:
Pin 11:	Pin 25:
Pin 12:	Pin 26:
Pin 13:	Pin 27:
Pin 14:	Pin 28:
Programming Equations:	

A Designer's Guide to the TIBPSG507

Robert K. Breuninger and Loren E. Schiele with Contributions by Joshua K. Peprah



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1987, Texas Instruments Incorporated

Contents

Title	Page
INTRODUCTION	3-37
FUNCTIONAL DESCRIPTION	3-37
THEORY OF OPERATION Example 1: Waveform Generator Example 2: Refresh Timer Example 3: Dynamic Memory Timing Controller	3-37 3-39 3-42 3-45
DESIGNER NOTES Obtaining Maximum Counter Performance Expanding the 6-Bit Counter Software Support	3-51 3-51 3-51 3-51
Appendixes	
A ABEL Files	3-57 3-67 3-79

List of Illustrations

Figure	Title	Page
1	PSG Architecture	3-38
2	Clock Generator Timing Requirements	3-39
3	SCLR at COUNT 11	3-40
4	Waveform Generator	3-41
5	Refresh Timer Requirements	3-42
6	Expanding to 7-Bit Binary Counter	3-43
7	Refresh Timer	3-44
8	Memory Timing Controller	3-45
9	Flow Chart: Dynamic Memory Timing Controller	3-46
10	Access Cycle	3-47
11	Refresh/Access Grant Cycle	3-48
12	Counter Control Logic	3-49
13	Memory Timing Controller	3-50
14	Registered SCLR Example	3-52
15	Expanding the 9-Bit Counter	3-53
16	Resetting after COUNT 383	3-54
17	Holding the 9-Bit Counter at COUNT 383	3-55

INTRODUCTION

The term PSG stands for Programmable Sequence Generator. The PSG is the newest member of the programmable logic family. It combines the powerful benefits of programmable array logic (PALs) with the specialized world of Field Programmable Logic Sequencers (FPLSs).

Applications such as waveform generators, state machines, timers, and simple logic reduction are all possible with a PSG. By utilizing the built-in binary counter, the PSG is capable of generating complex timing controllers. In short, the PSG offers the system designer an extremely powerful building block.

The purpose of this application report is to describe the functional operation of the PSG507 and demonstrate how it can be applied in real-world applications. Three design examples that highlight the features and flexibility of the PSG will be discussed.

FUNCTIONAL DESCRIPTION

Figure 1 shows the architecture of the PSG507. Major features include 13 inputs, eight programmable registered or nonregistered outputs, eight S/R state registers, and a 6-bit binary counter with control logic. The clock input is fuse-programmable for selection of positive or negative edge triggering.

The binary counter, state registers, and output cells are synchronously clocked by the fuse-programmable clock input. The clock polarity fuse selects either positive or negative edge triggering. Negative edge triggering is selected by blowing the clock polarity fuse. Leaving this fuse intact selects positive edge triggering.

Each output cell on the PSG can be configured for registered or nonregistered operation through the output multiplexer fuse. Nonregistered operation is selected by blowing the output multiplexer fuse. Leaving this fuse intact selects registered operation.

The PSG507 has 13 inputs, each providing a true and complement input to the AND array. Pin 17 functions as either an input and/or an output enable. Blowing the output enable fuse lets pin 17 function as an output enable but does not disconnect pin 17 from the input array. When the output enable fuse is intact, pin 17 functions only as an input with the outputs being permanently enabled.

The 6-bit binary counter is controlled by a synchronous clear and a count/hold function. Each control function has a nonregistered and registered option. When either SCLR0 or SCLR1 is taken active high, the counter resets to zero

on the next active clock edge. When either $\overline{CNT}/HLD0$ or $\overline{CNT}/HLD1$ is taken active high, the counter is held at the present count and is not allowed to advance on each active clock edge. The SCLR feature overrides the \overline{CNT}/HLD feature when both functions are simultaneously active high. The functional benefit of both these features will be further clarified in the examples shown later in this appliction report.

The eight internal state registers feed back into the AND array. These registers can be used to store input data, to keep track of binary count sequences, or they can be used as output registers when connected to a nonregistered output cell. The state registers differ from the output registers in that they feed back into the input array. They can also be used to override an operating sequence such as demonstrated in the designer notes located at the end of this application report. By using extra state registers, the 6-bit counter can be expanded as shown in the second example. Other uses of the internal state registers will become apparent upon reading the examples shown.

THEORY OF OPERATION

The PSG architecture is capable of operating in many different modes. When comparing the operation of a PSG to a PAL, the outputs in both devices can be configured as an AND/OR function of the inputs. One major difference between a PSG and a PAL is that a programmable OR array is used in the PSG. This allows a selected number of AND terms to be connected to each output as compared to a fixed number of AND terms assigned to each output on a PAL. The programmable OR array is the more efficient in that it lets the user assign the exact number of AND terms to each output as required by the application.

Another major difference between the PAL architecture and that of a PSG is that the output cells on a PSG are not fed back into the input array. Typically, output feedback is used for building a counter or for holding state information. Since the architecture of the PSG already includes state registers and a binary counter, the requirement for output feedback is eliminated in most applications. This is a benefit to the user because valuable output cells and AND terms are not wasted when generating these functions.

When a Field Programmable Logic Sequencer is compared to a PSG, the most obvious difference is the addition of a binary counter. Most state machine designs can be simplified by referencing all or part of each sequence to a binary count. This technique is highlighted in the third example shown in this application note. A comparison will also reveal that the output cells on a PSG can be configured




Figure 1. PSG507 Architecture

for nonregistered operation. This permits the outputs to be directly fed from the counter, AND/OR array, or state registers. Example 1 highlights this feature.

In short, the outputs of a PSG can be controlled by any or all of the following conditions:

- Present state of the inputs
- Present state of the binary counter
- Present state of the state holding registers

The key to understanding state machine design when using a PSG is to realize that different states can be assigned for each sequence. In other words, the assigned state determines which sequence is in operation. The length of each sequence is controlled by the SCLR function. Once the count sequence has been programmed to the desired length, each output can be easily decoded from the present state of the binary counter. The user will soon discover that complex state machines are easily developed when using this technique. This technique is demonstrated in Example 3.

Example 1: Waveform Generator

The first example demonstrates a design for a simple clock generator used for driving a microprocessor operating at 5 MHz (required duty cycle of 33.5% high, 66.5% low). In addition to the 5 MHz system clock (SYS CLK), a reference clock (REF CLK) operating at 15 MHz (50% duty cycle) and a peripheral clock (PCLK) operating at 2.5 MHz (50% duty cycle) are required for other timing controllers and peripherals throughout the system. Both clocks must be in close phase with the SYS CLK to guarantee synchronous operation within the system.

The above example demonstrates one of the many uses of the binary counter in the PSG. State registers are not used in this particular application, only the binary counter and three outputs. A 30 MHz clock, typically generated from a crystal, is used for driving the binary counter of the PSG. The three generated clock signals are decoded from the binary count. The unused inputs and outputs are still available for other sequential or combinational applications.

Figure 2 shows the timing diagram for the above application. For reference, a decimal count has been assigned

to the master clock (PSG CLK) of the PSG. As shown in the timing diagram, at count 11 (1011₂) the sequence is repeated. By using the SCLR0 function, a logic equation can be defined to reset the counter at count 11. This concept is demonstrated in Figure 3.

With the binary counter programmed to clear at 11, it is a simple matter to decode the outputs from the binary count. With the REF CLK equal to the inverse of binary count zero (C0), REF CLK can be directly generated from the binary counter. A product term is required to connect C0 to the output cell. The output register is bypassed by blowing the output multiplexer fuse. Figure 4 shows how C0 can be connected.

SYS CLK and PCLK are decoded from the present state of the binary counter through the S/R outputs. Since the S/R register holds its present state until changed, product terms have to be used only during output transitions. For example, when the binary counter reaches one, a product term is used to reset the SYS CLK on the next clock transition. Below is a summary of the product terms required to control SYS CLK and PCLK. Note that the output transitions are set up in the previous clock cycle. Also note that only one product term is used regardless of how many output terms switch. This is demonstrated at count 5 and count 11. Figure 4 also shows how SYS CLK and PCLK are connected.

CNT 1: Reset SYS CLK

CNT 5: Set SYS CLK, reset PCLK

CNT 7: Reset SYS CLK

CNT 11: Set SYS CLK, set PCLK

This simple application demonstrates the basic concept of building a waveform generator using the PSG. This concept will be expanded further in Example 3 when a memory timing controller is developed. The basic rules for building a waveform generator are summarized below.

- Program the counter to reset to zero after the desired count length is reached.
- Generate the logic equations to control the outputs from the present state of the binary counter.




Figure 2. Clock Generator Timing Requirements (Example 1 — Waveform Generator)




Figure 3. SCLR at COUNT 11 (Example 1 — Waveform Generator)




Figure 4. Waveform Generator (Example 1)

Example 2: Refresh Timer

The second example demonstrates a design for a refresh timer used for signaling to a memory controller that it should execute a refresh cycle. As required by the dynamic memory, every row (256 on TMS4256) must be addressed once every 4 ms. One method used to guarantee that this requirement is met is to refresh one row at least once every 15.6 μ s. With a 5 MHz system clock, the timer should be set for a division rate of approximately 77 clock cycles. This condition will generate a refresh request every 15.4 μ s.

The memory controller executes the refresh request (REFREQ) immediately if it is not involved in an access cycle. If the memory controller is executing an access cycle, then the refresh request will not be honored until the access cycle is completed. A refresh complete input (RFC) is required on the refresh timer to acknowledge when the refresh cycle has been completed by the memory controller. It is important that the timer does not stop, even though a refresh complete signal has not been received. This guarantees the refresh requirement is not violated. This also assumes the memory controller will complete the refresh request sometime in the next 77 clock cycles.

Figure 5 shows the timing diagram for the above application. A decimal count has been assigned to the PSG's master clock (PSG CLK) for reference. The counter is held at zero until the reset input is taken inactive low. Once the counter reaches 76 (equal to 77 clock cycles) the REFREQ output is driven active (low). The REFREQ output returns inactive high on the first positive clock edge after RFC goes

active high. RFC is the signal from the memory controller that tells the refresh timer when the refresh operation has been completed. The REFREQ output remains low until the RFC signal has been received.

In order to generate a refresh request every 77 clock cycles, a 7-bit counter is required. Since the internal counter of the PSG is 6 bits, one of the state holding registers is required to expand the counter to 7 bits. As shown in Figure 6, only two product terms are required to expand to 7 bits; one product term to set the register when the 6-bit counter reaches its full count (63), and one product term to reset the register after count 76. Since both the binary counter and the added register need to be reset after count 76, a single product line can be used for both. (For additional details on expanding the 6-bit counter of the PSG, see the designer notes at the end of this application report.)

Figure 7 shows the fuse map for the entire refresh timer. The refresh timer is initialized by taking the RESET input high. When RESET is taken high, a single product line is activated and all other product lines are disabled. On the next active clock edge, the binary counter and C6 are cleared and the REFREQ output is set high. The refresh timer will begin counting when RESET returns low. When the 7-bit counter reaches 76, a product line goes active (high) and on the next clock edge forces C6 and the 6-bit counter to zero. Note that the output register holding REFREQ is also reset to zero. The RFC input is connected to a product line which in turn is connected to the set input of the REFREQ output register. On the next active clock edge after RFC is taken high the REFREQ output will return high.




Figure 5. Refresh Timer Requirements (Example 2 — Refresh Timer)




Figure 6. Expanding to 7-Bit Binary Counter (Example 2 — Refresh Timer)




Figure 7. Refresh Timer (Example 2)

Example 3: Dynamic Memory Timing Controller

The third and last example will demonstrate a state machine design using the PSG507. Figure 8 shows the circuit requirement for a memory timing controller used for interfacing an Intel 8086 to an 'ALS2967 dynamic memory controller. Note that the clock generator and refresh timer. developed in Examples 1 and 2, can be used in this circuit.

The dynamic memory timing controller generates the control signals (RAS, CAS, MSEL, etc.) needed for

accessing and refreshing the dynamic memory. The memory timing controller must also be capable of arbitrating between refresh and access cycles. In other words, if a refresh request (REFREQ) occurs while the timing controller is performing an access cycle, the controller must finish the access cycle before granting the refresh request. Likewise, if an access cycle is requested during a refresh cycle, the controller must hold the processor while completing the refresh cycle. After the refresh cycle has been completed, the access cycle can be performed.




Figure 8. Memory Timing Controller (Example 3)

Figure 9 shows a detailed flow chart for the intended application. Note that two sequences are executed and three states are used. State 0 (ST0) provides an initalization and holding state, while state 1 (ST1) is assigned to the access sequence. The access sequence consists of 10 clock cycles as shown in Figure 10. State 2 (ST2) is assigned to the

refresh/access grant sequence (Figure 11). This particular sequence takes 20 clock cycles, with a logical decision being made between count 9 and count 10. If at count 9 RDY is low, the counter will continue on and execute the access grant sequence. If RDY is high, the controller will clear the counter and return to state 0.




Figure 9. Flow Chart: Dynamic Memory Timing Controller




Figure 10. Access Cycle

Developing the logic equations for this application becomes a simple matter when referencing the sequences to a decimal count (Figures 10 and 11). It is important to realize that each sequence has been referenced to a state. This allows the same binary counter to be used for each sequence, even though each sequence is of a different length.

The first step in implementing the above application is to define the logic equations which will make the binary counter perform as described in the flow chart of Figure 9. As will become evident, these equations fall directly from the flow chart. After the counter has been made to perform as described, the outputs can be easily decoded from the binary count and the present state of the state holding registers.

Figure 12 shows a fuse map for step 1 as described above. Initalization is performed by taking the reset input high. When this condition occurs, all product lines except the reset product line are forced inactive. When the reset product line is active, the counter and state holding registers (P0 and P1) are reset to zero on the first active clock edge.

The CNT/HLD1 register is set high, which places the counter in the hold mode. The RDY, MC1, RAS, and CAS outputs are driven high on the same active clock edge. Since the RDY output does not feed back to the AND array, a buried state register, BRDY, is used to monitor the RDY output and is also set high. MSEL and RFC are driven low.

Controlling the binary counter is a simple matter and normally takes only a couple of logic equations. For each sequence, a start and stop condition must be defined. In the case of ST1, when the condition RESET = L, ALE = H, M/\overline{IO} = H, \overline{REFREQ} = H, P0 = L, and P1 = L occurs, ST0 (P1 = L, P0 = L) changes to ST1 (P1 = L, P0 = H), and the $\overline{CNT}/HLD1$ register is driven low to let the counter advance on the next active clock edge. When the counter reaches nine, ST1 returns to ST0 and the counter is cleared and put back into the hold condition.

In the case of ST2, when the condition RESET = L, $\overline{REFREQ} =$ L, P0 = L, and P1 = L occurs, ST0 changes to ST2 (P1 = H, P0 = L) and the $\overline{CNT}/HLD1$ register is driven low to let the counter advance on the next active clock

edge. As shown in the flow chart, if M/IO and ALE go high while in state 2, RDY and BRDY will be reset low on the next active clock edge. When the counter reaches nine, if RDY (BRDY) is high the state registers are returned to STO and the counter is cleared and placed back into the hold condition. If RDY (BRDY) is low, the counter advances on until it reaches 19. ST2 then returns to STO with the counter being cleared and placed back into the hold condition.

With the binary counter programmed to execute the flow chart in Figure 9, it is now a simple matter of decoding the outputs to perform as required in Figures 10 and 11. This is the same technique used in Example 1, except now a state has been assigned to each sequence. Below is a summary of the switching requirements for both the access (ST1) and the refresh sequence (ST2).

Access S	Sequence	Refresh S	Sequence
ST1 CNT 0:	Reset RAS	ST2 CNT 0:	Reset MC1
ST1 CNT 1:	Set MSEL	ST2 CNT 1:	Set RFC,
ST1 CNT 2:	Reset CAS		Reset RAS
ST1 CNT 9:	Set \overline{RAS} ,	ST2 CNT 5:	Reset RFC
	Reset		
	MSEL,	ST2 CNT 6:	Set RAS
	Set CAS	ST2 CNT 7:	Set MC1
		ST2 CNT 10:	Reset RAS
		ST2 CNT 11:	Set MSEL
		ST2 CNT 12:	Reset \overline{CAS} ,
			Set RDY,
			Set BRDY
		ST2 CNT 19:	Set \overline{RAS} ,
			Reset MSEL,
			Set CAS

Note that the transition changes are set up in the previous clock cycle, just as in Example 1. Figure 13 shows a complete fuse map for the memory controller.




Figure 11. Refresh/Access Grant Cycle




Figure 12. Counter Control Logic (Example 3 — Dynamic Memory Timing Controller)




Figure 13. Memory Timing Controller (Example 3)

DESIGNER NOTES

Obtaining Maximum Counter Performance

As with any programmable logic device, there are usually several different methods for implementing any one application. In some cases, device performance is affected. On the PSG, maximum counter frequency is affected by how the designer controls the 6-bit counter.

For example, in the waveform generator example shown at the beginning of this application note, the counter was reset to zero after reaching count 11 by using the nonregistered SCLR0 function. By using the registered SCLR1 function, a higher operating frequency is obtainable.

This method requires an additional "AND" term as shown in Figure 14, but does provide maximum performance. Note that during the 10th clock cycle the set input on the SCLR1 register is high. On the next active clock edge, the counter advances to 11 and the SCLR1 register is set high. This causes the counter to be reset on the next active clock edge. At the same time, the SCLR1 register is reset low to allow the counter to advance past zero.

In effect, the setup time requirement for SCLR1 is performed in the previous clock cycle. When using the SCLR0 method, the setup time must be added to the fmax equation. This results in a lower fmax. The same tradeoffs apply with the CNT/HLD function. The PSG507 data sheet specifies f_{max} for both methods.

Expanding the 6-Bit Counter

In Example 2, the six bit counter had to be expanded to 7 bits. This was accomplished by adding one of the state registers to the most significant bit of the counter. It should be noted that the synchronous clear and count hold functions must be controlled through the set and reset inputs of the added bits. The designer must be aware of certain limitations when trying to perform this function. Figure 15 shows three additional bits being added to the 6-bit counter. Note that every bit added requires two additional "AND" terms.

A problem can arise on certain counts when trying to generate a synchronous clear before reaching the full binary count (all outputs high). The designer must ensure that both S and R are not high simultaneously. For example, let's say we want the 9-bit counter to return to zero at count 383 (1011111112). At count 383, the S/R register used for C7 is being told to set. Therefore, any reset command would result in both S and R being high simultaneously.

This problem, only seen on a few data words, can be solved by using another state register to control the counter reset. This method is similar to that used above to obtain maximum operating frequency. Figure 16 shows the 9-bit counter returning to zero after count 383. Notice that at count 382 the extra S/R register is being told to reset on the next active clock edge. At count 383 the six product lines controlling C6, C7, and C8 are disabled by the feedback from the extra register, in particular the S input on C7. At count 383, the 9-bit counter will return to zero and the extra register is set high.

An extra register may also be needed to achieve the count/hold function when using an expanded counter. During certain counts the added bits will change state, even though the 6-bit counter is programmed to hold. For example, let's say we want the 9-bit counter to hold at count 383. Even though the 6-bit counter can be held at 111111, C6 and C7 will advance on the next active clock edge. In order to hold C6 and C7 where they are, an extra register is used to disable the product lines responsible for the transition from count 383 to 384. Since the counter is on hold, the extra hold register can only be reset from an input pin or a state register(s) transition (not on the next count). In this example, an input pin is used to reset the extra register and the CNT/HOLD register. When the CONTINUE input is taken low, the counter will continue to advance. The system must guarantee that the continue input will not be low during count 382 to avoid the indeterminant set = H, reset = H state. Figure 17 shows this 9-bit counter.

It is also important to note that when using extra registers a reset input may be necessary to set the extra registers high after powerup, since all S/R registers powerup clear. This requirement would not be necessary if the phase of the extra register was reversed. This is easily accomplished by using the inverted feedback from the extra register. However, it is good state machine design practice to include a reset input that forces all S/R registers to a known state.

Software Support

The PSG507 is supported by two software packages: CUPL, which was created by and is supported by Assisted Technologies, a division of Personal CAD Systems Incorporated, and ABEL, which was created by and is supported by FutureNet, a division of Data I/O Corporation. Each of these software packages can be used to reduce equations and to generate a fuse map necessary to program the PSG507. Appendices A and B show the ABEL and CUPL files for Examples 1, 2, and 3. In addition, a PSG507 template is shown for each software package. These templates provide software information that will make it easier for the designer to create the source files.

Test vectors are included with the ABEL and CUPL source files so software simulation can be performed on the computer. If the proper instruction is provided, the software will attach the test vectors to the end of the fuse map. This allows programming equipment to run a functional test on each device immediately after programming.




Figure 14. Registered SCLR Example (Designer Notes)




Figure 15. Expanding to 9-Bit Counter




Figure 16. Resetting after Count 383 (Expanding the 6-Bit Counter)




Figure 17. Holding the 9-Bit Counter at Count 383 (Expanding the 6-Bit Counter)

Appendix A. ABEL™ Files

ABEL (tm) TEMPLATE FOR THE TI PSG507

This file provides the PSG507 designer quick access to the information needed to write an ABEL source file. To use this file as a template, make a copy and delete this box from your new file.

NODES: The PSG counter bits, counter control bits and state register bits are accessed through the use of nodes. Any valid identifier can be used for node names. The node numbers are specific and must be used as shown below. Nodes that will not be used do not have to be declared.

OUTPUT STRUCTURE:

The default output stucture is registered. The output type is determined by usage, i.e. Q0 := (COUNT==7); will cause Q0 to remain registered and Q0 = (COUNT==7); will cause Q0 to be combinatorial. When an output is used as nonregistered, ABEL will automatically program the associated reset fuses as required in the PSG507 data sheet. Unused product terms can be left connected to either side of an output register.

CLOCK POLARITY: The default clock polarity is active on the rising edge. The statement fuses [7360]=1; can be used to blow the clock polarity fuse so that the clock will be active on the falling edge (fuses [7360]=0; is the default). 7360 is the clock polarity fuse number.

OUTPUT ENABLE: The output enable fuse is blown by using the equation enable output = !en; where output is a defined output pin or set of outputs and en is assigned to pin 17. The default condition is permantly enabled with pin 17 an input. If desired the default condition can be specified " with enable output = en; This fuse can also be blown by the statement: fuses [7361]=1;

SET NOTATION: Set notation is often used to represent control, buried state, and output registers. This is done to simplify equations. The sets shown below $(Q0 = [Q0, Q0_r];)$ are in the form; New register name = [set input, reset input]. Note that the ouput register pin name specifies the set input.

> The sets 'high' and 'low' (high=[1,0]; and low=[0,1];) can be used to set or reset the S/R registers. Example: Q1 := high & IO; will cause pin 9 to go high on the next clock edge if input pin 7 is high.

SIMULATION:

During simulation of a PSG507 design the ABEL 2.10a simulator will advance the counter on each clock depending on the state of the counter hold and clear functions. If counter bits are included on the output side of a test vector simulation errors will occur. Counter bits included on the input side of the test vectors are ignored. The powerup condition (counter bits and all registers low) is recognized by the simulator.

ABEL is a trademark of Data I/O Corporation

Module PSGFILE title 'ABEL TEMPLATE FILE FOR THE TEXAS INSTRUMENTS PSG507'

PSG device 'F507';

```
" Input pin assignments
CLK
         pin
              1;
                                            comments
I0
         pin
               7:
11
         pin
               6;
12
         pin
               5:
13
         pin
               4:
14
         pin
               3;
15
         pin
               2;
16
         pin
              23;
17
         pin
              22;
18
         pin
              21;
19
         pin
              20;
I10
         pin 19;
         pin 18;
I11
I12 OE
         pin 17;
" Output pin and node assignments
         pin
              8; Q0 r
                           node 47;
                                          " comments
Q1
         pin
              9; Q1 r
                           node 48;
Q2
         pin 10; Q2 r
                           node 49;
Q3
        pin 11;
                  Q3 r
                           node 50;
04
         pin 13;
                  Q4 r
                           node 51;
Q5
                           node 52;
         pin 14;
                  Q5 r
Q6
         pin 15;
                           node 53;
                  Q6 r
         pin 16;
                   Q7_r
                           node 54;
```

" Internal counter bits & control - node declarations C0,C1,C2,C3,C4,C5 node 55,56,57,58,59,60;

```
SCLR0
         node 25;
                                           " nonregistered counter clear con-
trol
SCLR1
                                           " registered counter clear control
         node 26;
                    SCLR1 r
                               node 27;
CNTHOLDO node 28;
                                            " nonregistered count/hold control
CNTHOLD1 node 29;
                   CNTHOLD1 r node 30;
                                           " registered count/hold control
```

" Buried state registers - node declarations node 31; PO r P0 node 39; " buried state register " buried state register P1 node 32; P1 r node 40; P2 r " buried state register P2 node 33; node 41; P3⁻r " buried state register Р3 node 34; node 42; P4 node 35; P4 r node 43; " buried state register **P**5 P5 r " buried state register node 36; node 44; " buried state register P6 node 37; P6 r node 45; P7 node 38; P7_r node 46; " buried state register

@page

```
Q0_{-} = [Q0, Q0_{r}];

Q1_{-} = [Q1, Q1_{r}];
Q1_ = [Q1, Q1_r];
Q2_ = [Q2, Q2_r];
Q3_ = [Q3, Q3_r];
Q4_ = [Q4, Q4_r];
Q5_ = [Q5, Q5_r];
Q6_ = [Q6, Q6_r];
Q7_ = [Q7, Q7_r];
SCLR1 = [SCLR1, SCLR1 r];
CNTHOLD1 = [CNTHOLD1, CNTHOLD1 r];
Intermediate declarations for simplification
             = [112 OE, I11, I10, I9, I8, I7, I6, I5, I4, I3, I2, I1, I0];
             = [Q7, \overline{Q}6, Q5, Q4, Q3, Q2, Q1, Q0];
OUTPUTS
STATE
             = [P7, P6, P5, P4, P3, P2, P1, P0];
COUNT
             = [C5, C4, C3, C2, C1, C0];
             = 1, 0, .X.,.Z.;
H, L, X, Z
             = [1, 0];
high
low
             = [0, 1];
             = .C.; "Use .K. for falling edge, .C. for rising edge clock.
ck
" DEVICE FUNCTION can be specified using state diagrams, equations,
" and truth tables.
test_vectors ' optional header
([CLK, INPUTS ] -> [OUTPUTS, STATE_])
                   ] -> [
                                                     "count xx
 [ck,
                                              1;
                                   ,
                                                      "count xx
 [ck,
                   ] -> [
                                               ];
                                                      "count xx
 [ck,
                   ] -> [
                                               1;
end PSGFILE
```

```
Module PSG EX1
title 'ABEL EXAMPLE #1 (Waveform Generator) for the
PSG507 DESIGNERS GUIDE, Texas Instruments, August 26, 1987'
        PSG1 device 'F507';
" Input pin assignments
PSG CLK pin 1;
" Output pin and node assignments
REF CLK pin
              8;
SYS CLK pin
              9;
                    SYS_CLK_r node 48;
PCLK
        pin 10;
                   PCLK r
                              node 49;
REF CLK IsType 'com'; " REF CLK is combinational
" Internal counter bits & control - node declarations
C0
                  C1
       node 55;
                        node 56;
                        node 58;
C2
      node 57;
                   C3
SCLR0 node 25;
* Intermediate declarations for simplification
      = [C3, C2, C1, C0];
H,L,clk = 1, 0, .C.;
equations
REF CLK
          = !C0;
         := (COUNT==5) # (COUNT==11); " High on cnt 5 and 11
SYS CLK
                                       " Low on cnt 1 and 7
SYS CLK r := (COUNT==1) \# (COUNT==7);
                                       " High on cnt 11
PCLK
         := (COUNT==11);
                                       " Low on cnt 5
PCLK r
          := (COUNT==5);
SCLR0
          = (COUNT==11);
                                       " Counter cleared after cnt 11
" The PSG507 has powerup clear of counter and registers. Six clocks
" are required after powerup for this design to initialize. This
" design could be initialized after one clock by setting SYS CLK and
```

" PCLK high at COUNTO. i.e. SYS CLK := COUNTO # COUNT5 # COUNT11; and

" PCLK := COUNTO # COUNT11;

```
test vectors
([PSG CLK , COUNT] -> [REF CLK, SYS CLK, PCLK]) [ clk , 0 ] -> [ L , L ];
                               Н
 [ clk
                1
                    ] ->
                                          L
                          Ε
                                                  L
                                                      ];
                2
                      -> [
                                          L
                                                  L
                               L
 [ clk
                                                      1;
                3
                    ] -> [
                               Н
                                          L
                                                  L
 [ clk
                                                      1;
                      -> [
                                         L
                4
                               L
                                                  L
 [ clk
                                                      ];
                5
                      -> [
                                         Н
 [ clk
                               Н
                                                  L
                                                      ];
   clk
                6
                      ->
                          [
                               L
                                         Н
                                                  L
                                                      ];
                7
                               Н
                                          L
   clk
                      ->
                          [
                                                  L
                                                      ];
 [
                    1
   clk
                8
                       ->
                          Ī
                               L
                                          L
                                                  L
                                                      ];
   clk
                9
                       ->
                          ĺ
                               Н
                                         L
                                                  L
                                                      ];
 [ clk
               10
                       ->
                          Ī
                               L
                                          L
                                                  L
                                                      ];
 [ clk
               11
                       ->
                          [
                               Н
                                          Н
                                                  н
                                                      ];
   clk
                0
                       ->
                          [
                               L
                                          Н
                                                  Н
                                                      1;
   clk
                1
                       ->
                          ĺ
                               Н
                                          L
                                                  Н
                                                      ];
   clk
                2
                       ->
                          ĺ
                               L
                                          L
                                                  Н
                                                      ];
                 3
   clk
                       ->
                          ſ
                               Н
                                          L
                                                  Н
                                                      ];
 [ clk
                 4
                       ->
                          I
                               L
                                          L
                                                  Н
                                                      ];
                5
                               Н
                                          Н
   clk
                       ->
                                                  L
                                                      ];
                 6
                       ->
   clk
                               L
                                         Н
                          [
                                                  L
                                                      ];
                7
                       ->
                               Н
                                                  L
   clk
                          [
                                         L
                                                      ];
   clk
                8
                       ->
                          [
                               L
                                         L
                                                  L
                                                      ];
                9
                      -> [
                               Н
                                         L
                                                  L
                                                      ];
   clk
 [ clk
                                                      ];
               10
                       -> [
                                          L
                                                  L
                               L
                    ]
                      ->
                               Н
                                          Н
                                                  Н
                                                      ];
 [ clk
               11
                          [
 [ clk
                0
                    1
                      -> [
                               L
                                          Н
                                                  Н
                                                      1;
```

end PSG_EX1

```
Module PSG EX2
 title 'ABEL EXAMPLE #2 (Refresh Timer) for the
 PSG507 DESIGNERS GUIDE, Texas Instruments, August 26, 1987'
          PSG2 device 'F507';
  " Input pin assignments
 PSG CLK pin
                1;
 RESET
           pin
                 2;
 RFC
           pin
                 3:
  " Output pin and node assignments
         pin 8; REFREQ r node 47;
 REFREQ
 Internal counter bits & control - node declarations
 C0 node 55; C1 node 56; C2 node 57; C3 node 58; C4 node 59; C5 node 60;
 SCLR0 node 25;
  " Buried register
 C6 node 31; C6 r node 39; " 7th counter bit
  " Intermediate declarations for simplification
 COUNT = [C6, C5, C4, C3, C2, C1, C0];
 H,L,clk,X = 1, 0, .C., .X.;
 equations
            := RFC # RESET;
                                               " set input
 REFREQ
 REFREQ r := (COUNT==76) & !RESET;
                                               " reset input
                                               " set input
 C6
            := (COUNT==63) & !RESET;
 C6 r
            := (COUNT==76) & !RESET # RESET; " reset input
 SCLR0
            = (COUNT==76) & !RESET # RESET; " synchronous nonregistered
clear
                            ([PSG_CLK, RESET, RFC] -> REFREQ )
 test vectors
                            [ c\overline{l}k , H , X ] ->
                                                      Н ;
                                                                "CNTO
                                         , L ] ->
 @REPEAT 76
                               clk
                                       L
                                                       Н
                                                           ; } "CNT1-76
                                    , L
                                          , L ] ->
                                                                "CNTO
                               clk
                                                       L
                                                           ;
                                          , L ] ->
                                                           ; } "CNT1-20
 @REPEAT 20 {
                               clk
                                       L
                                                       L
                                          , H ] ->
                                                           ;
                               clk
                                       L
                                                       Н
                                                                "CNT21
                                          , L ] ->
                                                                "CNT22
                               clk
                                       L
                                                       Н
                                                                "CNTO
                               clk
                                       H
                                           , x ] ->
                                                       Н
```

end PSG EX2

```
Module PSG EX3
title 'ABEL EXAMPLE #3 (Dynamic Memory Timing Controller)
for the PSG507 DESIGNERS GUIDE, Texas Instruments, August 26, 1987'
        PSG3 device 'F507';
" Input pin assignments
OSC
         pin 1;
                                       " OSCILLATOR
RESET
         pin
               2;
                                       " RESET - INITIALIZES WHEN HIGH
ALE
         pin
             3:
                                       " ADDRESS LATCH ENABLE
                                       " MEMORY I/O
MIO
         pin 4;
REFREO
         pin
             5:
                                       " REFRESH REQUEST
" Output pin and node assignments
         pin
               8; RDY r node 47;
                                       " READY
                                       " MODE CONTROL
         pin
MC1
               9; MC1 r
                            node 48;
                                       " REFRESH COMPLETE
RFC
         pin 10; RFC r
                         node 49;
                           node 50;
                                      " ROW ADDRESS STROBE
RAS
         pin 11; RAS r
                                      " MULTIPLEXER SELECT
MSEL
         pin 13; MSEL r
                            node 51;
         pin 14; CAS r
                            node 52;
                                       " COLUMN ADDRESS STROBE
CAS
" Internal counter bits & control, and state reg - node declarations
CO
         node 55; C1 node 56; C2 node 57;
C3
         node 58; C4 node 59;
SCLR0
         node 25;
CNTHOLD1 node 29:
                  CNTHOLD1 r node 30; " COUNT/HOLD CONTROL REGISTER
         node 31;
                  P0_r
                             node 39; " BURIED STATE REGISTER
         node 32;
                  P1 r
                              node 40; " BURIED STATE REGISTER
BRDY
         node 33:
                  BRDY r
                              node 41; " BURIED READY SIGNAL
" Set notation is used to represent control, buried state, and output
" registers. This is done to simplify the equations. The following
" sets are in the form; register name = [set input, reset input]. Note
\mbox{\tt "} that the ouput register pin name specifies the set input.
RDY_
         = [RDY, RDY r];
          = [MC1, MC1 r];
MC1
          = [RFC, RFC r];
RFC_
         = [RAS, RAS r];
RAS
MSEL
          = [MSEL, MSEL r];
CAS
          = [CAS, CAS r];
BRDY
         = [BRDY, BRDY r];
" Intermediate declarations for simplification.
"The sets 'high' and 'low' are used to set or reset the S/R
" registers. Example: MC1 := high & RESET; will cause pin 9
" to go high on the next clock edge if input pin 2 is high.
high
          = [1, 0];
low
          = [0, 1];
COUNT
          = [C4, C3, C2, C1, C0];
                               " STATE REGISTER SET DEFINED
STATE
          = [P1, P0];
H,L,clk,X = 1, 0, .C., .X.;
@page
```

```
equations
         enable MC1 = 1; "outputs always enabled, pin 12 is only an input
" Initialization when RESET is high
         [ BRDY, RDY, MC1, RAS, CAS]
                                      := RESET:
         [ PO r,P1 r,MSEL r,RFC r] := RESET;
* Counter controls defined
SCLR0 =
                  RESET
               # (STATE ==1) & (COUNT==9)
               # (STATE == 2) & (COUNT == 9) & BRDY
               # (STATE == 2) & (COUNT== 19);
CNTHOLD1
                RESET
              # (STATE_=1) & (COUNT=9)
               # (STATE == 2) & (COUNT == 9) & BRDY
              # (STATE == 2) & (COUNT== 19);
CNTHOLD1 r =
                 (STATE ==0) & ALE & MIO & REFREQ & ! RESET
              # (STATE == 0) & !REFREQ & !RESET;
" Execution of access and refresh sequences
state diagram STATE_
                                                        " NEXT
                                                        " STATE
   State 0:
                       case
                          RESET==H
                                                           : 0:
                                                          : 1;
                         ALE & MIO & REFREO & ! RESET
                         !REFREQ & !RESET
                                                          : 2:
                          REFREQ & (!ALE # !MIO)
                                                           : 0:
                        endcase;
" ACCESS CYCLE
   State 1:
                       RAS := (COUNT==0) & low & !RESET;
                       MSEL := (COUNT==1) & high & !RESET;
                        CAS := (COUNT==2) & low & !RESET;
                        RAS := (COUNT==9) & high;
                       MSEL := (COUNT==9) & low;
                       CAS_ := (COUNT==9) & high;
                              if (COUNT==9) # RESET then 0 else 1;
" REFRESH CYCLE WITH ACCESS GRANT
                       RDY_ := low & ALE & MIO & !RESET;
BRDY_ := low & ALE & MIO & !RESET;
   State 2:
                       MC1_{\underline{\phantom{A}}} := (COUNT=0) & low & !RESET;
                       RFC_ := (COUNT==1) & high & !RESET;
                       RAS_ := (COUNT==1) & low & !RESET;
                       MC1_{-} := (COUNT=3) & high;
                       RFC_{\underline{\phantom{a}}} := (COUNT=5) & low;
                       RAS_{-}^{-} := (COUNT=6) & high;
                       RAS_ := (COUNT==10) & low & !RESET;
                       RDY := (COUNT==11) & high;
BRDY := (COUNT==11) & high;
                       MSEL := (COUNT==11) & high & !RESET;
CAS_ := (COUNT==12) & low & !RESET;
                              := (COUNT==19) & high;
                        RAS
                       MSEL_ := (COUNT=19) & low;
                       CAS_
                              := (COUNT==19) & high;
                              if (COUNT==9) & BRDY then 0 else 2;
                              if (COUNT==19) # RESET then 0 else 2;
@page
```

```
test vectors ' ACCESS SEQUENCE '
([OSC.RESET.ALE,MIO,REFREO,COUNT] -> [RDY,MC1,RFC,RAS,MSEL,CAS,STATE ])
       H , X , X , X
                       , X ] -> [ H , H , L , H , L , H , O
 [clk.
                                                                  1:
         , L , H , H
                           0
                             ] -> [ H , H , L , H , L
 [clk,
                                                       , н,
                                                                  1:
         , н, н, н
                           0
                             ] -> [ H , H , L , H , L
                                                       , н,
 [clk.
                                                                  1:
                        ,
                           0
 [clk,
       L
         , x , x ,
                    Х
                             ] -> [ H , H , L , L , L
                                                      , н,
                                                                  ];
                        ,
 fclk.
       L
         , x , x , x
                        , 1 ] -> [ H , H , L , L , H , H ,
                                                                  1;
         , x , x , x
                           2 ] -> [ H , H , L , L , H , L ,
 [clk.
       L
                                                                  1;
@CONST cnt = 3; @REPEAT 6 {
       L , X , X , X
                       , cnt ] -> [ H , H , L , L , H , L ,
 [clk,
                                                                  1;
@CONST cnt = cnt + 1;}
                        , 9 ] -> [ H , H , L , H , L , H ,
 [clk,
      L , X , X , X
                                                                  1;
       L , L , L , H , O ] -> [ H , H , L , H , L , H ,
 [clk,
test vectors ' REFRESH WITH ACCESS FOLLOWING'
([OSC, RESET, ALE, MIO, REFREQ, COUNT] -> [RDY, MC1, RFC, RAS, MSEL, CAS, STATE ])
                             ] -> [ H , H , L , H , L , H ,
 [clk,
       H , X , X , X
                           Х
                                                              0
                                                                  1:
                        ,
          , x , x ,
                    L
                           0
                              ] -> [ H , H , L , H , L
                                                       , н,
 [c]k.
                                                                  ];
 [clk,
       L
          , L , L ,
                    Х
                           0
                              ] -> [ H , L , L , H , L
                                                       , н,
                                                              2
                                                                  1;
 [clk,
       L
          , L , L ,
                     Х
                           1
                              ] ->
                                   [H, L, H, L, L
                                                       , н,
                                                              2
                                                                  1;
 [clk,
       L
          , L , L ,
                     Х
                           2
                              1
                                ->
                                   [H,L,H,L,L
                                                              2
                                                                  ];
                        ,
 [clk,
       L
          , L
             , L ,
                     Х
                           3
                              1
                                ->
                                   ſ
                                     H, H, H, L, L
                                                              2
                                                                  1:
                        ,
          , н, н,
                                                              2
 [clk,
       L
                     Х
                           4
                              ]
                                ->
                                   [
                                     L, H, H, L, L
                                                       , н,
                                                                  1;
                        ,
          , x ,
                х,
                     Х
                           5
                                ->
                                   [L, H, L, L, L
                                                              2
 [clk,
       L
                              1
                                                       , н,
                                                                  ];
                        ,
       L
                х,
                     Х
                           6
                              ] ->
                                   [L,H,L,H,L
 [clk,
          , X ,
                                                       , H ,
                                                                  1;
                        ,
               х,
                           7
                              1 ->
       L
                    Х
                                   [L, H, L, H, L
                                                       , н,
 [clk,
          , x ,
                        ,
                                                                  ];
       L
          , x , x ,
                    Х
                           8
                              1 ->
                                   [L,H,L,H,L
 [clk,
                        ,
                                                       , н,
                                                                  ];
                    Х
                          9
                              1 ->
 [clk,
       L
          , x , x ,
                                   [L,H,L,H,L
                                                       , н,
                                                                  ];
                        , 10
       L
          , x , x ,
                    Х
                             ] -> [ L , H , L , L , L
                                                       , н,
 [clk,
                                                                  ];
       L
         , x , x ,
                    Х
                        , 11
                             ] -> [ H , H , L , L , H
 [clk,
                                                       , н,
                                                                  ];
                         , 12
       L , X , X ,
                    X
                              ] -> [ H , H , L , L , H
 [clk,
                                                       , L,
                                                                  ];
@CONST cnt =13; @REPEAT 6
                        {
                         , cnt ] -> [ H , H , L , L , H , L ,
 [clk, L , X , X , X
                                                                  1:
@CONST cnt = cnt + 1;}
[clk, L , X , X , X
                        , 19 ] -> [ H , H , L , H , L , H ,
                                                                  1;
test vectors ' REFRESH WITHOUT ACCESS FOLLOWING'
([OSC, RESET, ALE, MIO, REFREQ, COUNT] -> [RDY, MC1, RFC, RAS, MSEL, CAS, STATE ])
       H , X , X , X
                           X ] -> [ H , H , L , H , L , H , O
                                                                  1;
 [clk,
                        ,
                           0 ] -> [ H , H , L , H , L , H ,
       L , X , X ,
                    L
                                                              2
 [clk,
                                                                  1:
                        ,
                           0 ] -> [ H , L , L , H , L , H ,
                                                              2
       L
          , L , L ,
                    Х
 [clk,
                                                                  1:
                        ,
                             ] -> [ H , L , H , L , L , H ,
                                                              2
 [clk,
       L
          , L , L ,
                    Х
                           1
                                                                  ];
                        ,
 [clk,
       L,L,L,
                    Х
                           2
                             ] -> [ H , L , H , L , L , H ,
                                                              2
                                                                  ];
                        ,
       L
          , L , L ,
                    Х
                           3
                             ] -> [ H , H , H , L , L
                                                       , н,
                                                              2
 [clk,
                                                                  ];
                        ,
       L
          , L , H ,
                    Х
                           4
                             ] -> [ H , H , H , L , L
                                                       , н,
                                                              2
 [clk,
                                                                  1:
                        ,
       L
         , H , L ,
                    Х
                           5
                              ] -> [ H , H , L , L , L
                                                       , н,
                                                              2
 [clk,
                                                                  1;
                        ,
                           6
       L,H,L,
                    Х
                              ] -> [ H , H , L , H , L
                                                       , н,
 [clk,
                                                                  1:
                    Х
                           7
                              ] -> [ H , H , L , H , L
                                                              2
 [clk,
       L,H,L,
                                                       , н,
                                                                  1;
                    X.
                           8
                              ] -> [ H , H , L , H , L
                                                       , н,
                                                              2
 fclk.
       L , H , L ,
                                                                  1;
 fclk.
      L,H,L,
                    Х
                           9
                              ] -> [ H , H , L , H , L , H ,
                                                              0
                                                                  1;
@page
```

```
test_vectors ' RESET DURING REFRESH '
([OSC, RESET, ALE, MIO, REFREQ, COUNT] -> [RDY, MC1, RFC, RAS, MSEL, CAS, STATE ])
                                  , X ] -> [ H , H , L , H , L , H , 
, 0 ] -> [ H , H , L , H , L , H , 
, 0 ] -> [ H , L , L , H , L , H ,
 [clk, H , X , X , X
 [clk, L , X , X , [clk, L , L , L ,
                             L
                                                                                               1;
                             Х
                                                                                               1;
          L
             , L , L ,
                              Х
                                       1
                                           ] -> [ H , L , H , L , L
 [clk,
                                                                               , н,
                                                                                              ];
                                   ,
                                       2 ] -> [H, L, H, L, L, H,
3 ] -> [H, H, L, H, L, H,
          L , L , L , X
H , X , X , X
 [clk,
                                   ,
                                                                                               ];
 [clk,
```

Appendix B. CUPL™ Source and Simulation Files

```
/* CUPL (tm) TEMPLATE FOR THE TI PSG507
                                                                           */
/* This file provides the PSG507 designer quick access to the information
/* needed to write a CUPL source file. By copying this file and deleting
/* this box from the new file a fill-in-the-blanks template will be left
/* for use in creating a source file.
                                                                           */
/*
  6-BIT COUNTER: The 6-bit counter is accessed through use of the PINNODE
                                                                           */
                   statement. The pinnode statement is used to assign
                   variables to the internal node numbers. i.e. pinnode
                   [33..38] = [C0..C5].CNT. These variables can then
                   be used in the same manner as input pins. Using the
                   field statement, i.e. field COUNTER = [CO..C5].CNT;
                   allows an equation like Q0 = COUNTER'd'3 # COUNTER'd'7;
                   This equation causes the nonregistered output Q0 to be
/*
                   high only during counts 3 and 7.
                                                                           */
/*
  COUNTER CONTROLS:
                     Clear and hold functions SCLRO, SCLR1, CNTHOLDO,
                      and CNTHOLD1 are specified using the PINNODE
                      statement. Any valid variable can be used as a node
                      name, i.e. pinnode [39..42] = [CLR0, CLR1, HLD0, HLD1];
                      These variables can then be used in the same manner
                                                                           */
                      as an output pin.
                                                                           */
   STATE
         REGISTERS:
                     Buried registers are assigned using the NODE state-
                      ment, i.e. node [PO..P7];. The actual registers
                                                                           */
/*
                      used are chosen by software in the order specified.
                                                                           */
                                                                           */
                                                                           */
   OUTPUT STRUCTURE: Each output can be defined as either registered or
                                                                           */
                     nonregistered. The structure assignment is automatic
                     and is determined by usage. O0.s = COUNTER'd'77;
                                                                           */
                     causes the Q0 output to remain registered while
                                                                           */
                     Q0 = COUNTER'd'77; causes the Q0 output to be non-
                     registered. When using nonregistered outputs CUPL
                     will automatically program the associated reset fuse
                     for each product term used as required in the PSG507
                     data sheet.
           ***************
```

```
*/
  CLOCK POLARITY:
                    The default clock polarity is active on the rising
                    edge. The equation OUTPUT.ckmux = !CLK; will cause
/*
                    the clock to be active on the falling edge. The
                                                                            */
                    default can be specified by OUTPUT.ckmux = CLK;
                                                                            */
                                                                            */
  OUTPUT ENABLE: The default condition is outputs always enabled. The
                                                                            */
                   output enable fuse at pin 17 can be blown using the
                                                                            */
/*
                   .oe extention. If pin 17 = EN; the fuse will be blown
                                                                            */
                   by the equation OUTPUTS.oe = EN; where OUTPUTS is a
                                                                            */
                   defined set of outputs. A single output can also be
                                                                            */
/*
                   used to blow the fuse, Q0.oe = EN;
                                                                            */
                                                                            */
  SIMULATION:
                   During simulation of a PSG design the CUPL 2.15a
/*
                   simulator will advance the counter on each clock
/*
                   depending on the state of the counter hold and clear
                                                                            */
/*
                   functions. The powerup condition (counter bits and
/*
                   all registers low) is recognized by the simulator.
     CUPL is a trade mark of Personal CAD Systems, Inc.
```

```
NAME
         xxxxx ;
PARTNO
         XXXXX ;
DATE
         xx/xx/xx:
REV
         XX:
DESIGNER
         xxxxx ;
COMPANY
         xxxxx :
ASSEMBLY XXXXX ;
LOCATION XXXXX ;
/*************************
/*
/*
                                                                    */
/*
                                                                    */
/***********************
                                                                  ***/
/* Allowable Target Device Types : TEXAS INTSRUMENTS PSG507
/** Inputs **/
               = CLK
pin 1
                                    /* PSG's clock input
pin 2
                                    /*
                                    /*
pin 3
                          ;
pin 4
                                    /*
                          ;
pin 5
                                    /*
                          ;
pin 6
                                    /*
                          ;
pin 7
                                    /*
                          ;
                                    /* input and/or output enable
                                                                    */
pin 17
                          ;
pin 18
                                    /*
                                                                    */
                          ;
                                                                   */
pin 19
                                     /*
                          ;
pin 20
                                     /*
                          ;
pin 21
                                     /*
                          ;
pin 22
                          ;
pin 23
/** Outputs
pin 8
                                                                    */
pin 9
                          ;
pin 10
pin 11
                          ;
pin 13
                          ;
pin 14
                          ;
pin 15
                          ;
pin 16
/** Node Declarations **/
pinnode [33..38] = [C0..5]
                                    /* BUILT-IN 6-BIT COUNTER
                         ;
                                    /* COUNTER CLEAR - non registered */
/* COUNTER CLEAR - registered */
pinnode 39
               = SCLR0
                        ;
pinnode 40
               = SCLR1
                          ;
                                    /* COUNTER HOLD - non registered */
/* COUNTER HOLD - registered */
pinnode 41
               = CNTHOLDO
               = CNTHOLD1
pinnode 42
                                    /* BURIED STATE REGISTERS
                                                                    */
                 [PO..P7]
                         ;
node
/** Declarations and Intermediate Variable Definitions **/
field COUNTER = [C5..0] ;
                                    /* 6-BIT COUNTER
                                                                    */
/** Logic Equations **/
/** End of File **/
```

```
Name
         PSG EX1;
Partno
         TI0001:
Date
         08/26/87;
Rev
         02;
Designer
         Schiele/Woolhiser;
         Texas Instruments/Personnal CAD Systems:
Company
Assembly None;
Location None:
/*********************************
/* Waveform Generator
                                                                */
                                                                */
/* This is the first example from "A Designer's Guide to the
/* PSG507", by R. Breuninger. In this example a waveform generator */
/* which generates three clocks, running at 15, 5, and 2.5MHz, is
/* implemented for the PSG507 using CUPL. In this implementation
/* the built-in counter feature of the PSG507 is utilized to divide */
/* a 30MHz master clock to generate the three output waveforms. The */
/* built-in counter is accessed by defining the variable list
/* [CO..5] as PINNODE's and then using the list where ever the
/* counter values are needed. The synchronous clear function, SCLRO */
/* is also accessed through use of the pinnode statement.
/*******************
                                                              ***/
/* Allowable Target Device Types : TI PSG507
/** Inputs **/
pin 1
                  PSG CLK;
                               /* 30MHz MASTER CLOCK
                                                                */
/** Outputs **/
                = REF CLK;
                               /* 15MHz REFERENCE CLOCK
pin 8
                = SYS CLK;
                               /* 5MHz SYSTEM CLOCK
pin 9
                               /* 2.5MHz PERIPHERAL CLOCK
                                                                */
pin 10
                = PCLK;
pinnode [33..36] = [C0..3];
                               /* BUILT-IN COUNTER
                               /* COUNTER SYNCHRONOUS CLEAR
pinnode 39
                = SCLR0:
/** Declarations and Intermediate Variable Definitions **/
field COUNTER
                = [C3..0].CNT;
/**[SYS CLK, PCLK, C0..3].CKMUX = !PSG CLK;
/** Logic Equations **/
REF CLK
                = !C0.CNT;
SYS CLK.r
                = COUNTER:'d'1 # COUNTER:'d'7;
SYS CLK.s
                = COUNTER:'d'5 # COUNTER:'d'11;
                = COUNTER:'d'5;
PCLK.r
PCLK.s
                = COUNTER: 'd'11;
SCLR0
                = COUNTER: 'd'11;
/* The PSG507 has powerup clear of counter and registers. Six clocks */
/* are required after powerup for this design to initialize. This
                                                                   */
/*_design could be initialized after one clock by setting SYS CLK and
/* PCLK high at COUNT 0. i.e. SYS_CLK.s = COUNTER:'d'0 # COUNTER:'d'5
/* # COUNTER:'d'11; and PCLK.s = COUNTER:'d'0 # COUNTER:'d'11;
/** End of file **/
```

```
Name
      PSG EX1:
Partno
      TI0001;
       08/26/87;
Date
       02;
Rev
Designer Schiele/Woolhiser;
       Texas Instruments/Personnal CAD Systems;
Company
Assembly None;
Location None;
/*
/* Waveform Generator
/*
/* CUPL simulation file for Example 1 from "A Designer's Guide to
/* the PSG507".
/* Allowable Target Device Types : TI PSG507
ORDER: PSG CLK, %7, REF CLK, %9, SYS CLK, %6, PCLK;
BASE: DECIMAL;
VECTORS:
$msg" ";
$msg" PSG_CLK REF_CLK SYS_CLK PCLK";
$msq" ----";
       P
                                         /* 0 */
       0
             Н
                    Н
                         Н
       č
             L
                    Н
                                         /* 1 */
                                         /* 2 */
       Ċ
             Н
                    L
       č
                                         /* 3 */
                    L
             L
                         Н
       č
                                         /* 4 */
             Н
                    L
                         Н
       Ċ
                                         /* 5 */
             L
                    L
                         Н
                                         /* 6 */
       Ċ
             Н
                    Н
                         L
       C C C
                                         /* 7 */
             L
                    Н
                         L
             Н
                    L
                         L
                                         /* 8 */
             L
                    L
                                         /* 9 */
                         L
       Ċ
                                         /* 10 */
             H
                    L
                         L
       С
                                         /* 11 */
             L
                    L
                         L
                                         /* 0 */
             Н
                    Н
                         Н
```

```
Name
        PSG EX2;
Partno
        TI0002;
         08/26/87;
Date
        02;
Rev
Designer Schiele/Woolhiser:
        Texas Instruments/Personal CAD Systems;
Company
Assembly None;
Location None;
*/
/* Refresh Timer
                                                                   */
/*
/* This is the second example from "A Designer's Guide to the PSG507", by */
/* R. Breuninger. In this example a dynamic memory refresh timer, which */
/* generates a refresh request every 15.4 uS, is implemented for the TI
/* PSG507 using CUPL. In this implementation the built-in 6-bit counter */
/* is extended by using one of the buried state registers as the 7th bit. */
/*
/* Allowable Target Device Types : TI PSG507
/***********************************
                                /* 5MHz SYSTEM CLOCK
               = PSG CLK;
                                                                  */
                                 /* SYNCHRONOUS RESET OR INITIALIZE
pin 2
               = RESET;
               = RFC:
                                 /* REFRESH COMPLETE
pin 4
/** Outputs **/
                                /* REFRESH REQUEST
pin 8
               = REFREO:
                                                                  */
/** Node Declarations **/
pinnode [33..38] = [C0..5];
                                /* BUILT-IN 6-BIT COUNTER
                                                                  */
pinnode 39
               = SCLR0;
                                  /* COUNTER CLEAR CONTROLS
node
                C6;
                                  /* EXTENSION TO 6-BIT COUNTER
/** Declarations and Intermediate Variable Definitions **/
field 6BIT
               = [C0..5].CNT; /* 6 BIT COUNTER
                                  /* FULL 7-BIT COUNTER
field COUNTER
               = [6BIT,C6];
/** Logic Equations **/
               = RFC # RESET;
REFREQ.s
               = COUNTER: 'd' 76 & !RESET;
REFREQ.r
/* EXTEND BUILT-IN 6-BIT COUNTER BY ADDING A BURIED STATE REGISTER */
C6.s
               = COUNTER: 'd'63 & !RESET;
                 COUNTER: 'd' 76 # RESET;
C6.r
/* BUILT-IN COUNTER CONTROL */
SCLR0
               = COUNTER: 'd' 76 # RESET;
/** End of file **/
```


```
PSG EX2;
Name
       TI0002:
Partno
Date
       08/26/87;
Rev
       02;
Designer Schiele/Woolhiser:
Company
       Texas Instruments/Personal CAD Systems;
Assembly None;
Location None;
/* Refresh Timer
                                                         */
                                                         */
/* CUPL simulation file for example 2 from "A Designer's Guide to the
                                                         */
/* PSG507". This simulation file uses the $REPEAT directive to generate */
/* many of the test vectors in the counter sequence.
/* Allowable Target Device Types : TI PSG507
ORDER: PSG CLK, %6, RESET, %4, RFC, %4, C6, %5, REFREQ;
BASE: DECIMAL;
VECTORS:
$msg*
$msq" NORMAL REFRESH CYCLE WITH REFRESH COMPLETE SIGNAL";
$msg"
$msg"
      ----- -- OUTPUT-";
$msg"
      PSG CLK RESET RFC C6 REFREQ ";
$msg"
      -----; /*COUNT*/
                                    /* 0 */
      С
                  L
                       Н
                  L
                                     /* 1 */
      С
            0
              х
                       Н
$repeat 74;
      С
                                     /*2-75 */
$msg "end repeat";
      С
          0
                0
                                     /* 76
                       Η
      С
            0
                0
                  L
                       L
                                     /* 0 */
                                     /* 1 */
      С
           0
                0
                                     /* 2 */
      С
           0
                0
                  L
                       L
                                     /* 3 */
      С
            0
                        Н
               1
      С
            0
                0
                        Н
$msq"
$msg" CHECK RESET FUNCTION AFTER REFREQ=L ";
$msq"
$msg"
      ----- -- OUTPUT-";
$msq"
      PSG CLK RESET RFC C6
                        REFREQ ";
$msq"
      ----; /*COUNT*/
      С
            1
               Х
                  L
                       Н
                                     /* 0 */
      С
            0
                Х
                   L
                       Н
$repeat 74;
                                     /*2-75 */
      C
Smsg "end repeat";
                                     /* 76 */
      C
            0
                   Н
                        Н
      С
            0
                                     /* 0 */
                0
                    L
                       L
$repeat 29;
      С
            0
                                     /*1-30 */
$msg "end repeat";
                                     /* 31 */
            0
                0
      C
                    L
                       T.
                                    /* 0 */
      С
            1
                0
                       Н
```

```
Name
           PSG EX3;
 Partno
           TI0003:
 Date
           08/26/87;
 Rev
           02;
          Schiele/Woolhiser;
 Designer
           Texas Instruments/Personnal CAD Systems;
 Company
 Assembly None:
 Location None:
 /*
 /* Dynamic Memory Timing Controller
                                                                       */
 /*
 /* This is the third example from "A Designer's Guide to the PSG507", by
 /* R. Breuninger. In this example a dynamic memory timing controller,
 /* which generates the control signals (RDY, MC1, RFC, RAS, CAS, MSEL)
 /* necessary for accessing and refreshing dynamic memory, is implemented
 /* for the TI PSG507 using CUPL.
 /***********************
 /* Allowable Target Device Types : TI PSG507
 /** Inputs **/
 PTN 1
                 = REF CLK;
                                          /* OSCILLATOR
                                         /* RESET - INITIALIZE
 PIN 2
                    RESET:
 PIN 3
                   ALE;
                                         /* ADDRESS LATCH ENABLE
 PIN 4
                 = MIO;
                                         /* MEMORY I/O
 PIN 5
                 = REFREO;
                                         /* REFRESH REQUEST
 /** Outputs
                                         /* READY
 PIN 8
                 = RDY;
                                                                       */
                                         /* MODE CONTROL
 PIN 9
                 = MC1:
                                         /* REFRESH COMPLETE
 PIN 10
                 = RFC;
                                         /* ROW ADDRESS STROBE
 PIN 11
                 = RAS:
 PIN 13
                 = MSEL:
                                         /* MULTIPLEXER SELECT
 PIN 14
                 = CAS;
                                         /* COLUMN ADDRESS STROBE
 /** Node Declarations **/
                                        /* BUILT-IN COUNTER */
/* COUNTER HOLD non-registered */
 pinnode [33..37] = [C0..4];
 pinnode 39
               = SCLR0:
 pinnode 40
                 = SCLR1:
                                         /* COUNTER HOLD registered
 pinnode 41
                 = CNTHOLD0;
                                         /* COUNTER HOLD non-refistered */
 pinnode 42
                 = CNTHOLD1;
                                         /* COUNTER HOLD registered
                                         /* BURIED STATE REGISTERS
 node
                   [P0..1];
 node
                   BRDY;
                                          /* BURIED READY SIGNAL
 /** Declarations and Intermediate Variable Definitions **/
field COUNTER
             = [C0..4].CNT;
field STATE
               = [P1..0];
$define ST0
                 'b'00
$define ST1
                 'b'01
$define ST2
                 'b'10
```

```
sequence STATE {
present STO:
       /* INITIALIZE AND HOLD */
       if (RESET)
                                           next ST0:
       if (ALE & MIO & REFREO & !RESET) next ST1:
        if(!REFREO & !RESET)
                                           next ST2:
       default
                                           next ST0:
present ST1:
       /* ACCESS CYCLE */
       if (RESET)
                                           next ST0;
       if (COUNTER: 'd'0) & !RESET
                                           next ST1 out !RAS;
       if (COUNTER: 'd'1) & !RESET
                                          next ST1 out MSEL;
       if (COUNTER: 'd'2) & !RESET
                                           next ST1 out !CAS;
       if (COUNTER: 'd'9) & !RESET
                                           next STO out [RAS, !MSEL, CAS];
       default
                                           next ST1;
present ST2:
       /* REFRESH/ACCESS GRANT CYCLE */
       if (RESET)
                                           next STO:
       if (COUNTER:'d'0) & !RESET
if (COUNTER:'d'1) & !RESET
if (COUNTER:'d'3) & !RESET
if (COUNTER:'d'5) & !RESET
if (COUNTER:'d'6) & !RESET
if (COUNTER:'d'6) & !RESET
if (COUNTER:'d'9) & BRDY
                                           next ST2 out !MC1;
                                           next ST2 out [RFC, !RAS];
                                           next ST2 out MC1;
                                          next ST2 out !RFC;
                                           next ST2 out RAS:
                                          next ST0;
       if (COUNTER: 'd'10) & !RESET
                                           next ST2 out !RAS;
       if (COUNTER: 'd'11) & !RESET
                                           next ST2 out [BRDY, MSEL];
       if (COUNTER: 'd'12) & !RESET
                                           next ST2 out [RDY,!CAS];
       if (COUNTER: 'd'19)
                                           next STO out [RAS, !MSEL, CAS];
       default
                                           next ST2; }
append BRDY.r
                  = STATE: ST2 & ALE & MIO & !RESET;
append RDY.r
                = STATE:ST2 & ALE & MIO & !RESET;
/* BUILT-IN COUNTER CONTROL EQUATIONS, WRITTEN */
/* OUTSIDE THE STATE MACHINE FOR CLARITY.
                                                     */
SCLR0
                   = RESET
                                                     /* Clear counter on RESET */
                   # STATE:ST1 & COUNTER:'d'9
                                                    /* and transitions to STO.*/
                   # STATE:ST2 & COUNTER:'d'9 & BRDY
                   # STATE:ST2 & COUNTER:'d'19;
CNTHOLD1.s
                   = RESET
                                                     /* Set count hold while
                   # STATE:ST1 & COUNTER:'d'9
                                                    /* clearing the counter. */
                   # STATE:ST2 & COUNTER:'d'9 & BRDY
                   # STATE:ST2 & COUNTER:'d'19;
                  = STATE:STO & ALE & MIO
CNTHOLD1.r
                                & REFREQ & !RESET /* Reset count hold
                   # STATE:STO & !REFREQ & !RESET;/* on transition to ST1,2 */
APPEND BRDY.s = RESET; APPEND RAS.s = RESET; APPEND P1.r = RESET;
APPEND RDY.s = RESET; APPEND CAS.s = RESET; APPEND MSEL.r = RESET;
                = RESET; APPEND PO.r = RESET; APPEND RFC.r = RESET;
APPEND MC1.s
/** End of file **/
```

```
PSG EX3;
Name
Partno
         TI0003:
Date
         08/26/87:
Rev
         02;
Designer Schiele/Woolhiser;
         Texas Instruments/Personnal CAD Systems;
Company
Assembly None;
Location None;
/*****************************
/*
/* Dynamic Memory Timing Controller
/*
/* CUPL simulation file for Example 3 from "A Designer's Guide to the
/* PSG507".
            ****************
/* Allowable Target Device Types : TI PSG507
ORDER: REF CLK. %4. RESET. %4. ALE. %3. MIO. %4. REFREO. %9. RDY. %3.
       MC1, %3, RFC, %3, RAS, %3, MSEL, %4, CAS, %3, STATE;
BASE: DECIMAL;
VECTORS:
$msg"
$msq"
$msq"ACCESS TIMING CYCLE ";
$msq"
         ----- INPUT -----
$msg"
                                     ----- OUTPUT ----- ";
$msq"
         CLK RESET ALE MIO REFREO
                                     RDY MC1 RFC RAS MSEL CAS STATE ";
$msq"
                                                               пOп
/*RESET*/
          C
                        Х
                             Х
                                      Н
                                              L
                                                  Н
                                                           Н
                                                               "0"
          С
               0
                    0
                        1
                             1
                                      Н
                                          Н
                                              L
                                                  Η
                                                      L
                                                           Н
                                                               #1 m
          С
               0
                    1
                        1
                             1
                                      Н
                                          Н
                                              L
                                                  Н
                                                      L
                                                           Н
                                                               "1"
          С
               0
                    Х
                        Х
                             X
                                      Н
                                          Н
                                              L
                                                  L
                                                      L
                                                           Н
                                                               "1"
          С
                    Х
                             Х
               0
                        Х
                                      Н
                                          Н
                                              L
                                                  L
                                                      Н
                                                           Н
          С
               0
                    Х
                        Х
                             Х
                                      Н
                                          Н
                                              L
                                                  L
                                                      Н
                                                           L
                                                               "1"
          С
               0
                    Х
                        Х
                             Х
                                                               "1"
                                      Н
                                          Н
                                              L
                                                  L
                                                      Н
          С
                    Х
                             X
                                                               n1 n
               0
                        Х
                                      Н
                                              L
                                          Н
                                                  L
                                                      Н
          С
                    Х
                             Х
                                                               "1"
               0
                        Х
                                      H
                                          Н
                                              L
                                                  L
                                                      Н
                                                           L
          С
                                                               "1"
               0
                    Х
                             X
                        Х
                                      Н
                                          Н
                                              L
                                                  L
                                                      Н
          С
                             Х
                                                               n 1 n
               0
                    Х
                        Х
                                              L
                                      Н
                                          Н
                                                  L
                                                      Н
          Ċ
                             Х
                                                               "1"
               0
                    Х
                        Х
                                      H
                                          Н
                                              L
                                                  L
                                                     Н
                                                           L
                                                               11 O 11
          С
               0
                    Х
                        Х
                             Х
                                      Н
                                          Н
                                              L
                                                  н
                                                      L
                                                           Н
          С
                             1
                                      н
                                                  H
                                                               "O"
                                          н
                                              L
                                                      L
$msq"
         π,
$msg"
$msg"REFRESH WITH ACCESS FOLLOWING ";
$msq"
$msg"
            ----- INPUT -----
                                     ----- OUTPUT ----- ";
$msq"
         CLK RESET ALE MIO REFREO
                                     RDY MC1 RFC RAS MSEL CAS STATE ":
$msg*
                                                               #0#
/*RESET*/
                                                               "2"
          С
               0
                             0
                                                  Н
                    X
                      X
                                      Н
                                          H
                                              L
                                                      L
                                                           Н
          С
                    0
                                                               "2"
               0
                        0
                             X
                                      Н
                                          L
                                              L
                                                  H
                                                      L
                                                           H
          С
               0
                    0
                        0
                             X
                                      Н
                                         L
                                             Н
                                                           H
                                                               "2"
                                                  L
                                                    L
          C
                    0
                                                               "2"
               0
                        0
                             X
                                      Н
                                          L
                                              Н
                                                  L
                                                      L
                                                           Н
          c
               0
                    0
                        0
                             х
                                      н
                                          н
                                              Н
                                                  L
                                                      L
                                                               #2#
```

```
1
                                          L
                                              Н
                                                  Н
                                                       L
                                                           L
                                                                н
                                                                     п2п
           С
                 0
                      Х
                          Х
                               х
                                          L
                                                                     "2"
                                              Н
                                                  L
                                                      L
                                                           L
                                                                Н
           0000000000
                 0
                      х
                          Х
                               х
                                          L
                                                                     "2"
                                              Н
                                                  L
                                                       Н
                                                           L
                                                                Н
                          X
                      х
                               X
                                          L
                                                                     "2"
                                              Н
                                                  L
                                                       Н
                                                           L
                                                                Н
                      х
                          X
                 0
                               х
                                              Н
                                                  L
                                                       Н
                                                           L
                                                                н
                                                                     "2"
                          Х
                 0
                      Х
                                                                     "2"
                               Х
                                              Н
                                                  L
                                                       Н
                                                           L
                                                                Н
                      X
                          Х
                                                                     "2"
                 0
                               X
                                          L
                                              H
                                                  L
                                                           L
                                                                Н
                                                                     "2"
                 0
                      X
                          Х
                               X
                                          L
                                              Н
                                                  L
                                                       L
                                                           Н
                 0
                      0
                          Х
                                                                     "2"
                               Х
                                          Н
                                              Н
                                                  L
                                                      L
                                                           Н
                                                                L
                 0
                      0
                          Х
                                                                     "2"
                               Х
                                          Н
                                              H
                                                  L
                                                      L
                                                           H
                                                                L
                 0
                      0
                          Х
                                          Н
                                                                     "2"
                               X
                                              Н
                                                  L
                                                      L
                                                           Н
                                                                L
           С
                 0
                      0
                          х
                                          Н
                                                                     "2"
                               Х
                                              Н
                                                  L
                                                      L
                                                           Н
                                                                L
           С
                0
                      0
                                                                     "2"
                          Х
                               X
                                          Н
                                              Н
                                                  L
                                                      L
                                                           Н
                                                                L
                          X
           С
                 0
                      0
                                                                     "2"
                               Х
                                          Н
                                              Н
                                                  L
                                                      L
                                                           Н
                                                                L
           С
                 0
                      0
                          Х
                               X
                                          Н
                                              Н
                                                  L
                                                      L
                                                           Н
                                                                L
                                                                     "2"
           С
                      0
                          Х
                               х
                                          Н
                                              Н
                                                  L
                                                      Н
                                                           L
                                                                н
                                                                     m () m
$msq"
          ۳;
$msg"
          ۳,
$msq" REFRESH WITHOUT ACCESS FOLLOWING ";
$msq"
          ۳;
$msq"
          ----- INPUT -----
                                         ----- OUTPUT ----- ";
$msg"
          CLK RESET ALE MIO REFREQ
                                         RDY MC1 RFC RAS MSEL CAS STATE
$msg"
/*RESET*/
           С
                                                                    "0"
                      Х
                          Х
                               Х
                                          Н
                                              Н
                                                  L
                                                      Н
           С
                                                                    "2"
                 0
                               0
                      Х
                          Х
                                          Н
                                              Н
                                                  L
                                                      Ή
                                                           L
                                                                Н
           C
                                                                    "2"
                0
                      0
                          0
                               Х
                                          Н
                                              L
                                                  L
                                                      Н
                                                           L
                                                                Н
           С
                                                                    п2п
                0
                      0
                          0
                               Х
                                          Н
                                                  Н
                                              L
                                                      L
                                                           L
                                                                Н
           С
                                                                    "2"
                0
                      0
                          0
                               Х
                                          Н
                                              L
                                                  Н
                                                      L
                                                           L
                                                                Н
           С
                0
                      0
                          0
                               Х
                                          Н
                                              Н
                                                  Н
                                                      L
                                                                Н
                                                                    "2"
                                                           L
           С
                0
                                                                    "2"
                      0
                          1
                               Х
                                          Н
                                              Н
                                                 H
                                                      L
                                                          L
                                                                Н
           С
                0
                     1
                          0
                               Х
                                          Н
                                              Н
                                                 L
                                                      L
                                                                Н
                                                                    "2"
                                                          L
                                                                    "2"
           С
                 0
                     1
                          0
                               Х
                                          Н
                                              Н
                                                 L
                                                      Н
                                                          L
                                                                Н
                                                                    "2"
           С
                 0
                      1
                          0
                               Х
                                          Н
                                              Н
                                                 L
                                                      Н
                                                                Н
                                                                    "2"
           С
                 0
                      1
                          0
                               Х
                                          Н
                                              Н
                                                      Н
                                                                Н
                                                          L
                                                                    "0"
           С
                 0
                      1
                          0
                               х
                                          Н
                                              Н
                                                      Н
$msq"
          ۳,
$msg"
$msg" RESET DURING REFRESH";
$msg"
          ----- INPUT -----
                                        ----- OUTPUT ----- ";
$msg"
                                        RDY MC1 RFC RAS MSEL CAS STATE ";
$msg"
          CLK RESET ALE MIO REFREQ
$msg"
/*RESET*/
           С
                                                                Н
                                                                    пOп
                1
                     Х
                          X
                               Х
                                          Н
                                              Н
                                                  L
                                                      Н
                                                          L
           С
                                                                    π2π
                0
                               0
                                              Н
                                                      Н
                                                                Н
                     Х
                          Х
                                          Н
                                                  L
                                                          L
           С
                          0
                                                      Н
                                                                    "2"
                0
                     0
                               X
                                          Н
                                              L
                                                  L
                                                          L
                                                                Н
                                                                    "2"
           С
                0
                     0
                          0
                               Х
                                          Н
                                                  Н
                                                      L
                                                                Н
                                              L
                                                          L
                                                                    "2"
           С
                0
                      0
                          0
                               Х
                                          Н
                                              L
                                                  Н
                                                      L
                                                          L
                                                                Н
           С
                1
                     Х
                          Х
                               Х
                                          Н
                                              Н
                                                  L
                                                      Н
                                                          L
                                                                Н
                                                                    "O"
```



System Solutions for Static Column Decode

Robert K. Breuninger, Loren Schiele, and Joshua K. Peprah



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1987, Texas Instruments Incorporated

Contents

Title	Page
INTRODUCTION	3-85
STATIC COLUMN DECODE	3-85
TYPICAL MEMORY CONTROLLER	3-87
TIMING CONTROLLER DETAILS	3-87
NORMAL ACCESS SEQUENCE	3-89
HIGH-SPEED ACCESS SEQUENCE	3-89
EXTENDED ACCESS SEQUENCE	3-90
NORMAL/EXTENDED REFRESH SEQUENCES	3-90
SOFTWARE SUPPORT	3-94
SUMMARY	3-94
Appendixes	
A ABEL™ Files	3-95
B CUPL™ Files	3-101

ABEL is a trademark of DATA I/O CUPL is a trademark of Personal CAD Systems, Inc.

List of Illustrations

Figure	Title	Page
1	Static Column Decode Mode Read Cycle Timing	3-85
2	68020/6301 Static Column Memory Controller	3-86
3	ALS6310 Static Column/Page Mode Access Detector	3-87
4	Timing Controller Flowchart	3-88
5	Normal Access Cycle	3-89
6	High-Speed Access Cycle	3-90
7	Extended Access Cycle	3-91
8	Normal Refresh/Access Grant Cycle	3-92
9	Extended Refresh Cycle	3-93

INTRODUCTION

The new 32-bit microprocessors are capable of addressing 4G bytes of physical memory and typically feature clock frequencies greater than 16 Mhz. However, clock speed alone does not guarantee increased system performance; if the processor must wait for data, then memory bandwidth will be the limiting factor.

This situation exists between today's microprocessors and the access times of affordable DRAMs. One solution to optimizing system performance is to mix and match memory, using lower cost dynamic RAM in conjunction with fast, more expensive static RAM caches. However, this approach is only attractive to high end systems where cost and board space is a less significant factor.

Another approach to improving system performance is to utilize the new accessing modes available on certain I meg DRAMs, such as static column decode. This method does not improve system performance as much as caches, but it does involve less hardware, resulting in lower system cost. This approach can also be used in systems already using caches, further improving system performance.

This application note describes the theory of using static column decode and also describes how it might be implemented in a typical system. In addition, it highlights three new products from Texas Instruments. The

SN74ALS6300 "Selectable Refresh Timer", the SN74ALS6310 "Static Column Access Detector", and the TIBPSG507 "Programmable Sequence Generator".

STATIC COLUMN DECODE

The TMS4C1027 is a 1,048,576-bit \times 1 dynamic RAM featuring static column decode. Static column decode allows high-speed read and write operations by reducing the number of required signal setup, hold, and transition timings. This is achieved by first strobing the row and column addresses in the normal manner by taking \overline{RAS} and \overline{CAS} low. If \overline{RAS} and \overline{CAS} are kept low, new data can be accessed by simply changing the column addresses, assuming the new address is in the same row. If the new address is not in the same row, then a normal access cycle must be performed.

Figure 1 is a timing diagram taken from the TMS4C1027 datasheet showing static column decode mode read cycle timing.

If the assumption is made that the majority of memory references tend to be sequential, which is a similar assumption made when using caches, then it is logical to assume that a large percentage of memory accesses will be within the same row. The trick is how to implement a timing controller which will take full advantage of the static column mode of operation.




Figure 1. Static Column Decode Mode Read Cycle Timing




Figure 2. 68020 Static Column Memory Controller

TYPICAL MEMORY CONTROLLER

Figure 2 shows a block diagram of a memory system utilizing static column decode. The ALS6310 is a new circuit offered by Texas Instruments which detects if the present row being accessed is the same as last row accessed. This is the fundamental requirement for implementing static column decode. Note that the row addresses from the 68020 are used as the most significant bits (A10-A19) and the column addresses are used as the least significant bits (A0-A9). Figure 3 shows a block diagram of the ALS6310.

In circuit operation, when address strobe (AS) from the 68020 is taken low, the present row (A10-A19) and bank address (B0, B1) is clocked into the first register of the ALS6310. The previous bank and row address, stored in the first register, is clocked into the second register at the same time. The two addresses are then compared to see if they are equal. If they are equal, the high speed access output (HSA) will be logically low. If not, HSA will be high.

The function of the PSG507 is to generate the required memory timing control signals (RAS, CAS, etc.) for the ALS6301 dynamic memory controller. The ALS6301 is responsible for multiplexing row and column addresses into DRAM. The ALS6301 is also capable of driving 4 banks of 1M-byte memory.

Supporting the PSG507 is the ALS6300 refresh timer. This device is responsible for generating a refresh request signal (\overline{REFREQ}) every 15.5 μs . The input select lines are hardwired to match the microprocessor clock frequency. The refresh complete input (\overline{RFC}), resets the \overline{REFREQ} signal after the timing controller completes the refresh cycle.

TIMING CONTROLLER DETAILS

Figure 4 shows a typical flow chart for implementing static column decode. As stated before, the PSG507 is responsible for implementing the flow chart shown in Figure 4. A breakdown of this flow chart reveals 9 states (ST0-ST8), associated with 5 different sequences. States ST0, ST1, ST3, and ST4 are holding and transition states, leading into the various sequences. The five possible sequences are listed below.

ST2 Normal Access Sequence ST5 Extended Access Sequence ST6 High-Speed Access Sequence

ST7 Normal Refresh Sequence

ST8 Extended Refresh Sequence

Notice that the $\overline{\text{HSA}}$ signal from the ALS6310 decides if the timing controller will execute ST5, the Extended Access Sequence, or ST6, the High-Speed Access Sequence. A brief description of each sequence follows.




Figure 3. ALS6310 Static Column Page Mode Access Detector




Figure 4. Timing Controller Flowchart

NORMAL ACCESS SEQUENCE

The normal access sequence is shown in Figure 5. This sequence begins by executing a normal $\overline{RAS/CAS}$ cycle. Notice that a wait state of one clock cycle is needed to guarantee that data is valid for the 68020. This is the problem mentioned in the introduction; if all access cycles had to be performed in this manner, then the processor would face a wait state every access cycle. As will be shown later, this wait state can be eliminated if the next address is from the same row.

Notice also, at the end of this sequence, the \overline{RAS} and \overline{CAS} output signals are left active low. Here we are making the assumption that the next access cycle will be a high-speed access. We will not know if this assumption is true until the next address is presented by the 68020. At that time, the ALS6310 will signal the timing controller if it can execute a high-speed access.

HIGH-SPEED ACCESS SEQUENCE

For a high-speed access sequence to be executed, two conditions must be met. The RAS and \overline{CAS} inputs must already be low, and secondly, the static column access detector must be indicating the present row is the same as the last row ($\overline{HSA} = L$). The bank addresses must also be unchanged as detected by the ALS6310.

Figure 6 shows the timing diagram for the high-speed access sequence. Notice that no wait states are required. If the assumption is made that the majority of memory references are sequential, then this sequence will be the one typically used. In other words, this sequence is similar to accessing data from a static RAM, or just like taking data from cache.




Figure 5. Normal Access Cycle




Figure 6. High-Speed Access Cycle

EXTENDED ACCESS SEQUENCE

The extended access sequence is executed if the ALS6310 detects a difference between the present, and \overline{last} row addresses.. This cycle is called extended because \overline{RAS} and \overline{CAS} are presently low and both must be brought high to strobe in the new row and column addresses. The precharge time of the DRAM has to be met before taking \overline{RAS} and \overline{CAS} low. From the timing diagram in Figure 7, it can be seen that wait states of three clock cycles are generated when executing this timing sequence.

In systems where sequential data is not the general rule, it would be more efficient to execute only normal access sequences, since this generates fewer wait states. The system designer must understand what type of memory accesses will be used. For example, the designer may want only to enter the high-speed access portion of the flow chart when the system is performing DMA access cycles.

NORMAL/EXTENDED REFRESH SEQUENCES

Figures 8 and 9 show the timing diagrams for the normal and extended refresh sequences. The refresh sequence selected is a function of the present condition of RAS and CAS. If RAS and CAS are presently low, an extended refresh cycle is performed. If RAS and CAS are presently high, a normal refresh cycle is executed. At the end of each refresh sequence, the controller checks to see if an access request has been generated. If there has been an access request, the controller will perform an access grant sequence at the end of the refresh cycle before returning to normal process flow.

Referring back to Figure 1, there is a maximum time that \overline{RAS} and \overline{CAS} can be held low, $t_W(RL)P$. For the TMS4C1027, $t_W(RL)P$ must not exceed 100 μ s. Since our refresh timer forces a refresh cycle every 15.5 μ s, $t_W(RL)P$ cannot be violated. If the designer chooses to use a different refresh scheme, then $t_W(RL)P$ must be considered.




Figure 7. Extended Access Cycle





Figure 8. Normal Refresh/Access Grant Cycle



SOFTWARE SUPPORT

The PSG507 is supported by two software packages. CUPL which was created by and is supported by Assisted Technologies, a division of Personal CAD Systems Inc. and ABEL which was created by and is supported by FutureNet a division of Data I/O Corp. Both of these software packages have been used to reduce equations and to generate the fusemap necessary to program the PSG507. Appendices A and B show the ABEL™ and CUPL™ source files for the described static column memory timing controller are attached to assist the designer in programming the PSG507.

Since only 54% (43 out of 80) of the PG507's product terms were used in this design, it will be easy to modify or add to the sequences used to meet specific system requirements. For detailed information on designing with the PSG507 see "A Designer's Guide to the PSG507" application report.

SUMMARY

Static column decode offers the system designer a method for improving system performance in applications where the microprocessor can outperform conventional DRAM access times. By utilizing the ALS6310 "Static Column Access Detector", the ALS6300 "Refresh Timer", and the TIBPSG507 "Programmable Sequence Generator" a high performance memory timing controller can be easily developed to take full advantage of static column decode.

APPENDIX A

```
module SCDECODE
title 'ABEL EXAMPLE FOR THE STATIC COLUMN DECODER
               JOSH PEPRAH, TEXAS INSTRUMENTS, OCT 29, 1987'
      DECODE device 'F507';
" Input pin assignments
                                               " OSCILLATOR
OSC
              pin
RESET
                                               " SYSTEM RESET - WHEN LOW
              pin
A22
              pin
                   3;
                                               " IO/MEMORY - MEMORY ACCESS
                                               " READ / WRITE ENABLE
RW
              pin
                   4;
                   5;
                                               " REFRESH REQUEST
REFREO
              pin
                                               " ADDR STROBE - ACCESS REQ
AS
              pin
                   6;
HSA
                                               " HIGH SPEED ACCESS
              pin
                   7;
SYSCLK
              pin 17;
                                               " SYSTEM CLOCK - (OSC/2)
" Output pin and node assignments
              pin 8; RFC r
                                 node 47;
                                            " REFRESH COMPLETE
RASI
              pin 9; RASI r
                                node 48;
                                            " ROW ADDRESS STROBE
MSEL
              pin 10; MSEL r
                                 node 49;
                                           " MULTIPLEXER SELECT
CASI
              pin 11; CASI r
                                 node 50;
                                            " COLUMN ADDRESS STROBE
MC1
              pin 13; MC1 r
                                 node 51;
                                            " MODE CONTROL
              pin 14; Wr
                                            node 52; "WRITE
DSACK
              pin 15; DSACK r node 53;
                                            " DATA STROBE ACKNOWLEDGE
" Internal counter bits & control, and state req - node declarations
CO, C1, C2, C3, C4, C5 node 55, 56, 57, 58, 59, 60;
SCLR0
              node 25;
CNTHOLDO node 28:
CNTHOLD1 node 29; CNTHOLD1 r node 30; " COUNT/HOLD CONTROL REGISTER
" Buried state registers - node declarations
      node 31; PO r
                           node 39;
                                          " STATE REGISTER
P1
      node 32; Pl r
                          node 40;
                                          " STATE REGISTER
P2
      node 33; P2 r
                           node 41;
                                         " STATE REGISTER
      node 34; P3 r
                           node 42;
                                         " STATE REGISTER
AGREQ node 35; AGREQ r node 43;
                                      " ACCESS GRANT REQUEST STATUS REGISTER
" Set notation is used to represent control, buried state, and output
" registers. This is done to simplify the equations. The following
" sets are in the form; register name = [set input, reset input]. Note
" that the ouput register pin name specifies the set input.
RFC
                 = [RFC, RFC r];
RASI
                 = [RASI, RASI r];
MSEL
                 = [MSEL, MSEL r];
CASI
                 = [CASI, CASI r];
MC1_
                 = [MC1, MC1 r];
                 = [W, W r];
                 = [DSACK, DSACK r];
DSACK
```

AGREQ

= [AGREQ, AGREQ r];

```
" Intermediate declarations for simplification.
" The sets 'high' and 'low' are used to set or reset the S/R
" registers. Example: RASI := high & RESET; will cause pin 9
" to go high on the next clock edge if input pin 6 is high.
high
                  = [1, 0];
low
                  = [0, 1];
COUNT
                  = [C3,C2,C1,C0];
STATE
                  = [P3, P2, P1, P0];
                                                 " STATE REGISTER SET DEFINED
H, L, c\bar{l}k, X = 1, 0, .C., .X.;
equations
enable RFC = 1; "outputs always enabled, pin 17 is only an input
" Initialization when RESET is low
    [RASI, CASI, RFC, W, AGREQ, DSACK, MC1, SCLR0] := !RESET;
    [MSEL r,P0 r,P1 r,P2 r,P3 r]
                                              := !RESET;
" Counter controls defined
SCLR0
                  = !RESET
                    # (STATE ==2) & (COUNT==5)
                    # (STATE ==4) & (COUNT==0) & A22
                    # (STATE ==5) & (COUNT==10)
                    # (STATE == 6) & (COUNT== 4)
                    # (STATE == 7) & (COUNT== 6) & (A22 # AGREQ)
                    # (STATE == 7) & (COUNT== 14)
                    # (STATE == 8) & (COUNT== 3);
CNTHOLD1
           := !RESET
                    # (STATE ==2) & (COUNT==5)
                    # (STATE ==4) & (COUNT==0) & A22
                    # (STATE ==5) & (COUNT==10)
                    # (STATE == 6) & (COUNT == 4)
                    # (STATE == 7) & (COUNT == 6) & (A22 # AGREQ)
                    # (STATE == 7) & (COUNT== 14)
                    # (STATE == 8) & (COUNT== 3);
CNTHOLD1 r := (STATE ==0) & !REFREQ & RESET
                    # (STATE ==1) & !A22 & RESET
                    # (STATE ==3) & !REFREQ & RESET
                    # (STATE ==3) & REFREQ & AS & SYSCLK & RESET;
" Execution of access and refresh sequences
state diagram STATE
  State 0:
                                                                              " NEXT
                                                                              " STATE
                                 case
                                  ! RESET
                                                                                        : 0;
                                   REFREQ & (!AS # !SYSCLK)
                                                                          : 0;
                                   REFREQ & AS & SYSCLK & RESET
                                                                          : 1:
                                  !REFREO & RESET
                                                                                        : 7;
                                 endcase;
```

```
" NORMAL ACCESS CYCLE
  State 1:
                                                                              " NEXT
                                                                              " STATE
                                 case
                                    (COUNT==0) & !A22
                                                                            : 2;
                                    (COUNT==0) & A22
                                                                            : 0;
                                 endcase;
  State 2:
                                 RASI := (COUNT==0) & low & RESET;
                                 MSEL := (COUNT==1) & high;
                                 CASI := (COUNT==2) & low & RESET;
                                DSACK := (COUNT==2) & low & RESET;
                                   W_ := (COUNT==3) & low & RESET:
                                   W := (COUNT==5) & high;
                                DSACK := (COUNT==5) & high;
                               if (COUNT==5) then 3 else 2;
"HOLDING STATE
  State 3:
                                                                              " NEXT
                                                                              " STATE
                                 case
                               (!AS # !SYSCLK) & REFREO & RESET
                                                                          : 3:
                                 REFREQ & AS & SYSCLK & RESET
                                                                          : 4;
                                !REFREO & RESET
                                                                                         : 8;
                                 endcase;
  State 4:
                                CASI := (COUNT==0) & high & A22;
                                MSEL := (COUNT==0) & high & A22;

MSEL := (COUNT==0) & low & A22;

RASI := (COUNT==1) & high & HSA;

DSACK := (COUNT==1) & low & !HSA;
                                MSEL := (COUNT==1) & low & HSA;
                                CASI := (COUNT==1) & high & HSA;
                                                                                             " NEXT
                                                                              " STATE
                                 case
                                   (COUNT==0) & A22 & RESET
                                                                            : 0;
                                    (COUNT==0) & !A22 & RESET
                                                                          : 4;
                                   (COUNT==1) & HSA & RESET
                                                                           : 5;
                                    (COUNT==1) & !HSA & RESET
                                                                            : 6;
                                 endcase;
"EXTENDED ACCESS CYCLE
  State 5:
                                 RASI := (COUNT==5) & low & RESET;
                                 MSEL := (COUNT==6) & high & RESET;
                                 CASI := (COUNT==7) & low & RESET;
                                DSACK := (COUNT==7) & low & RESET;
                                          W := (COUNT==8) & low & RESET;
                                          W := (COUNT==10) & high;
                                DSACK := (COUNT==10) & high;
                                   if (COUNT==10) & RESET then 3 else 5;
```

```
"HIGH SPEED ACCESS
  State 6:
                                    W := (COUNT==2) & low & RESET;
                                    W := (COUNT==4) & high;
                            DSACK := (COUNT==4) & high;
                              if (COUNT==4) then 3 else 6;
"NORMAL REFRESH CYCLE
  State 7:
                            AGREQ := AS
                                                & low & RESET;
                             MC1 := (COUNT==0) & low & RESET;
                             RASI := (COUNT==1) & low & RESET;
                             RFC := (COUNT==3) & low & RESET;
                             RFC := (COUNT==5) & high;
                             RASI := (COUNT==5) & high;
                             MC1 := (COUNT==6) & high;
                             RASI := (COUNT==9) & low & RESET;
                            MSEL := (COUNT==10) & high & RESET;
                             CASI := (COUNT==11) & low & RESET;
                            DSACK := (COUNT==11) & low & RESET;
                                    W := (COUNT==12) & low & RESET;
                                    W := (COUNT==14) & high;
                            DSACK := (COUNT==14) & high;
                            if (COUNT==6) & (A22 # AGREQ) then 0 else 7;
                            if (COUNT==14) then 3 else 7;
"EXTENDED REFRESH CYCLE
  State 8:
                             RASI := (COUNT==1) & high;
                             MSEL := (COUNT==1) & low :
                             CASI := (COUNT==1) & high;
                             if (COUNT==3) then 7 else 8;
test vectors 'NORMAL ACCESS CYCLE'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
           L , X , X, X
                                   , X, X , X , X ] -> [ H , H , L , H , H , H , O
[clk,
                                                                                                   1;
fclk.
            H , X , X, H
                                     , L, X , X , 0 ] -> [ H , H , L , H , H , H , H , 0
                                                                                                   1;
[clk,
            H , X , X, H
                                     , H, X , H , O ] -> [H , H , L , H , H , H , 1
            H , L , X, X
                                     , X, X , X , 0 ] -> [ H , H , L , H , H , H , 2
 [clk,
                                                                                                   1;
fclk,
            H , X , X, X
                                     , X, X , X , 0 ] -> [ H , L , L , H , H , H , 2
                                                                                                   ];
            H , X , X, X
                                     , X, X , X , 1 ] -> [H , L , H , H , H , H , 2
 clk,
                                                                                                   1;
            H , X , X, X
                                     , X, X , X , 2 ] -> [ H , L , H , L , H , H , L , 2
 [clk,
                                                                                                   1;
 [clk,
            H , X , X, X
                                     , X, X , X , 3 ] -> [ H , L , H , L , H , L , 2
                                                                                                  ];
[clk,
            H , X , X, X
                                     , X, X , X , 4 ] -> [H, L, H, L, H, L, 2
                                                                                                   1:
            H , X , X, X
 [clk.
                                     , X, X ,
                                               X , 5 ] -> [H , L , H , L , H , H , 3
                                                                                                  1;
test vectors 'HOLDING STATE 4 WITH EXTENDED ACCESS REQUEST'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
            н , н , х, н
                                    , H, X , H , O ] -> [ H , L , H , L , H , H , 4
[clk,
                                                                                                  1;
 clk,
            н, ь, х, х
                                     , X, X , X , O ] -> [ H , L , H , L , H , H , 4
                                                                                                  1;
            H , X , X, X
 (clk,
                                     , X, H, X, 1] -> [H, H, L, H, H, H, 5
                                                                                                   1:
```

```
test vectors 'EXTENDED ACCESS'
(IOSC, RESET, A22, RW, REFREO, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
            H , X , X, X
                                       , X, X ,
                                                 X , 2 ] -> [ H , H , L , H , H , H , H
 (clk,
                                                                                                      1;
 [clk,
            H , X , X, X
                                       , X, X ,
                                                 X , 3 ] -> [H , H , L , H , H , H , H
                                                                                                      1:
            H , X , X,
                                                 X
                                                   , 4 ] -> [ H , H , L , H , H , H , H , 5
 [clk,
                       X
                                       , X, X,
                                                                                                      ];
              , X , X,
                        X
                                         Х, Х,
                                                 X
                                                       5 ] -> [ H , L , L , H , H , H , 5
 [clk.
            H
                                                   ,
                                                                                                      1:
               , X , X,
                                         X, X,
                                                 X
                                                       6 ] -> [ H , L , H ,
                                                                              H, H, H, H, 5
 fclk,
            H
                        X
                                                   ,
                                                                                                      1;
                                                       7 ] -> [H, L, H, L, H,H, L
               , X , X,
                        X
                                       , X, X ,
                                                 X
 fclk.
            H
                                                                                                      1;
                                                   ,
                                                       8 ] -> [ H , L , H , L , H , L ,
 (clk,
            H
               , X , X,
                        X
                                       , X, X ,
                                                 X
                                                                                                      1;
                                                 X
                                                   , 9 ] -> [ H , L , H , L , H , L , L
 [clk,
            H , X , X,
                        X
                                       , X, X ,
                                                                                                      1;
            H , X , X,
                                       , X, X ,
                                                 X , 10 ] -> [ H , L , H , L , H , H ,
 [clk,
                        X
                                                                                                      1:
test vectors 'HOLDING STATE 4 WITH HIGH SPEED ACCESS REQUEST'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
            H , H , X, H
                                       , H, X , H , O ] -> [ H , L , H , L , H , H , 4
 iclk.
                                                                                                      ];
 [clk,
            H , L , X, X
                                       , X, X , X , 0 ] -> [ H , L , H , L , H , H , 4
                                                                                                      1;
            H , L , X, X
 (clk,
                                       , X, L , X , 1 ] -> [ H , L , H , L , H , H , L , 6
                                                                                                      1;
test vectors 'HIGH SPEED ACCESS'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
 [clk,
            H , X , X, X
                                       , X, X , X , 2 ] -> [ H , L , H , L , H , L , 6
                                                                                                      1;
            H , X , X, X
                                       , X, X ,
 [clk,
                                                 X , 3 ] -> [H , L , H , L , H , L , 6
                                                                                                      1;
 iclk.
            H , X , X, X
                                       , X, X ,
                                                 X , 4 ] -> [H, L, H, L, H, H, 3
                                                                                                      1;
test vectors 'NON-MEMORY ACCESS FOLLOWED BY REFRESH REQUEST'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE])
[clk,
            H , H , X, H
                                       , H, X , H , O ] -> [H , L , H , L , H , H , 4
                                                                                                      ];
            H , H , X, X
 [clk,
                                       , X, X ,
                                                X , 0 ] -> [ H , H , L , H , H , H , D
                                                                                                      1;
 [clk,
            H , X , X, H
                                       , L, X ,
                                                 X , 0 ] -> [H , H , L , H , H , H , 0
                                                                                                      1;
 [clk,
            H , X , X,
                                                   , 0 ] -> [ H , H , L , H , H , H ,
                        H
                                       , X, X ,
                                                 L
                                                                                                      1;
 iclk,
            H , X , X,
                                       , X, X,
                                                 X
                                                   , C ] -> [ H , H , L , H , H , H , H ,
                                                                                                      1;
test vectors 'NORMAL REFRESH CYCLE'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE])
fclk,
            H , X , X, X
                                       , L, X ,
                                                 X , 0 ] -> [H , H , L , H , L , H , L , H ,
                                                                                                      ];
              , X , X, X
                                                 Х,
                                                       1 ] -> [ H , L , L ,
 Iclk,
            H
                                       , L, X ,
                                                                              H , L ,H,
                                                                                                      ];
              , X , X, X
                                                 X
                                                       2
                                                         ] -> [ H , L , L ,
 [clk,
            H
                                       , L, X,
                                                                              H , L ,H,
                                                                                                      ];
                                                   ,
                                                                                       н,
 [clk,
            H
               , X , X,
                        X
                                       , L, X,
                                                 X
                                                   , 3 ] -> [ L , L , L , H , L , H,
                                                                                                      1;
                                                 X
                                                   , 4 ] -> [ L , L , H , L , H , L , H ,
 [clk,
            H
              , X , X,
                        X
                                       , L, X,
                                                                                                      1;
                                                 X , 5 ] -> [H , H , L , H , L , H , T , T
 fclk.
            H , X , X, H
                                       , L, X,
                                                                                                      1;
            H , X , X, X
                                                 X , 6 ] -> [H , H , L , H , H , H ,
 [clk,
                                       , L, X ,
                                                                                                      1;
```

```
test vectors 'NORMAL REFRESH CYCLE FOLLOWED BY ACCESS GRANT REQUEST'
(IOSC, RESET, A22, RW, REFREO, AS, HSA, SYSCLK, COUNT) -> (RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ))
                         , X, X ,
                                    X , 0 ] \rightarrow [ H ,
[clk, H , X , X, L
                                                                H, L,
                                                                          H , H , H, H
        , x , x, x
                                         0
                                            ] -> [ H ,
                                                                H, L,
                                                                         H , L ,H,
                                                                                             7
clk,
      H
                         , L, X,
                                    Х,
                                                                                    H
                                                                                                 1;
                                    х,
                                            1
                                                                L, L,
                                                                                             7
[clk,
      H
         , X , X,
                  X
                         , L, X,
                                         1
                                              -> [ H ,
                                                                          H , L ,H,
                                                                                    H
                                                                                                 1;
                                                                L, L,
         , X , X,
                         , H, X ,
                                    х,
                                         2
                                            1
                                              -> [ H ,
                                                                         H , L ,H,
                                                                                    H
                                                                                             7
[clk,
      H
                  X
                                                                                                 1;
                                    X , 3 ] -> [ L ,
[clk, H
        , X , X,
                  X
                         , H, X,
                                                                L, L,
                                                                         H , L ,H,
                                                                                    H
                                                                                             7
                                                                                                 1;
                                                                L, L,
        , X , X,
                                    X , 4 ] -> [ L ,
                                                                                    Н
[clk, H
                  X
                         , L, X ,
                                                                          H , L ,H,
                                                                                                 1;
                                         5 ] -> [ H ,
[clk, H
        , L , X,
                  H
                         , L, X ,
                                    Х,
                                                                H, L,
                                                                          H , L ,H,
                                                                                    H
                                                                                                 ];
[clk, H
         , L , X,
                  X
                         , L, X,
                                    Х,
                                          6 ] -> [H,
                                                                H, L,
                                                                          H , H ,H,
                                                                                    H
                                                                                             7
                                                                                                 1;
         , L , X,
                                    х,
                                         7
                                            1
                                              -> [ H ,
                                                                H, L,
[clk,
     H
                  X
                         , L, X ,
                                                                          H , H ,H,
                                                                                    H
                                                                                                 1;
                                              -> [ H ,
         , L , X,
                         , L, X,
                                    X , 8
                                            1
                                                                H, L,
clk,
     H
                  X
                                                                         H , H ,H,
                                                                                    H
                                                                                             7
                                                                                                 ];
                                                                                          ,
[clk,
      H
        , L , X,
                  X
                         , L, X,
                                    X , 9 ] -> [H,
                                                                L, L,
                                                                          H , H ,H,
                                                                                    H
                                                                                             7
                                                                                                 ];
                                                                                          1
                                                                L , H ,
clk,
      H
        , L , X,
                  X
                         , L, X ,
                                    X , 10
                                            ] -> [ H ,
                                                                          н, н, н,
                                                                                    H
                                                                                                 ];
                                                                L, H,
[clk,
      H
        , L , X,
                  X
                         , L, X,
                                    X , 11 ] \rightarrow [ H ,
                                                                          L , H ,H,
                                                                                    L
                                                                                             7
                                                                                                 1;
                                                                                          ,
                                    X , 12
                                            ] -> [ H ,
                                                                                             7
[clk,
      H
         , L , X,
                  X
                         , L, X,
                                                                L, H,
                                                                         L , H ,L,
                                                                                    L
                                                                                                 1;
[clk, H
         , L , X,
                 X
                         , L, X,
                                    X , 13 ] -> [ H ,
                                                                L, H, L, H,L,
                                                                                    L
                                                                                             7
                                                                                                 1;
[clk, H , L , X, X
                         , L, X,
                                    X , 14 ] \rightarrow [ H ,
                                                                L, H, L, H, H, H
                                                                                                 ];
test vectors 'HOLDING STATE 3 WITH EXTENDED REFRESH REQUEST'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
 [clk,
            H , X , X, H
                                       , X, X , L , O ] -> [ H , L , H , L , H , H , 3
                                                                                                       1;
 [clk,
            H , X , X, H
                                        , L, X, X, 0 ] -> [H, L, H, L, H, H, H, 3
                                                                                                       1;
 Iclk.
            H , X , X, L
                                        , X, X , X , O ] -> [ H , L , H , L , H , H , 8
                                                                                                       1;
test vectors 'EXTENDED REFRESH CYCLE'
([OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT] -> [RFC, RASI, MSEL, CASI, MC1, W, DSACK, STATE ])
Iclk,
            H , X , X, X
                                       , X, X , X , O ] -> [ H , L , H , L , H , H , H ,
                                                                                         H , 8
                                                                                                       1;
 [clk,
            H , X , X, X
                                       , X, X ,
                                                 X , 1 ] -> [H , H , L , H , H , H , 8
                                                                                                       ];
            H , X , X, X
 [clk,
                                       , X, X , X , 2 ] -> [ H , H , L , H , H , H ,
                                                                                                       1;
 [clk,
            H , X , X, X
                                       , X, X, · X , 3 ] -> [H, H, L, H, H, H, T, T]
                                                                                                       1;
```

end SCDECODE

APPENDIX B

```
NAME
        SCDE CODE:
PARTNO
        T10004:
DATE
        05/07/87 :
REV
        01:
        Breuninger/Peprah:
DESIGNER
COMPANY
        Texas Instruments;
ASSEMBLY None:
LOCATION Dallas:
Static Column Decode
/*
                                                                         */
/*
        This is an example of how the PSG507 can be used to generate the
/*
                                                                         */
·
/*
   required memory timing control signals (RAS, CAS, MSEL etc) for static
/*
    column decode implementation using the ALS6301, ALS6310 and the ALS630
/*
    ALS6300, in a system environment.
/*
                                                                         */
/*
          Allowable Target Device Types: TEXAS INTSRUMENTS PSG507
Inputs **/
                                     /* Oscillator
pin 1
              = OSC
pin 2
              = RESET
                                     /* System Reset - when low
pin 3
              = A22
                                    /* IO/!M - Memory access
                        ;
              = R¥
                                    /* Read / Write Enable
                                                                         */
pin 4
                REFREO
                                    /* Refresh Request
                                                                         */
pin 5
                                    /* Addr Strobe - access request
                                                                         */
pin 6
              = AS
                        ;
pin 7
              = HSA
                                     /* High Speed Access
pin 18
              = SYSCLK
                                    /* System Clock - (OSC/2)
/** Outputs **/
pin 8
              = RFC
                                     /* Refresh Complete
pin 9
              = RASI
                                     /* Row Address Strobe
pin 10
              = MSEL
                                     /* Multiplexer Select
                                                                         */
                        ;
pin 11
              = CASI
                                    /* Column Address Strobe
                                                                         */
                        ;
                                    /* Mode Control
                                                                         */
pin 13
              =
                HC1
pin 14
                W
                                    /* Write
                                                                         */
              =
pin 15
              = DSACK
                                     /* Data Strobe Acknowledge
                                                                         */
/** Node Declarations **/
pinnode [33..38] = [C0..5]
                                     /* Built-in 6-Bit counter
pinnode 39
              = SCLR0
                                     /* Counter Colear- non registered
                        :
              = CNTHOLDO
pinnode 41
                                     /* Counter Hold - non registered
pinnode 42
              = CNTHOLD1 ;
                                     /* Counter Hold - registered
node
                [P3..0]
                                    /* Buried State Registers
                                                                         */
                                    /* Access Grant Request
node
               AGREQ
```

```
/** Declarations and Intermediate Variable Definition **/
field COUNT
                 = fC5..01
field STATE
                 = [P3..01
$define STO
                   'b'0000
$define ST1
                   'b'0001
$define ST2
                   'b'0010
$define ST3
                   'b'0011
$define ST4
                   'b'0100
$define ST5
                   'b'0101
$define ST6
                   'b'0110
$define ST7
                   'b'0111
$define ST8
                   'b'1000
/* BUILT-IN COUNTER CONTROL EQUATIONS */
SCLRO
             = !RESET
                                                   /* Clear counter when RESET is low
             # ST2 & COUNT: 'd'5
                                                   /* and during transitions at the end
             # ST4 & COUNT: 'd'0
                                                   /* the indicated states and counts.
             # ST5 & COUNT: 'd'10
                                                   /*
             # ST6 & COUNT: 'd'4
                                                  /*
             # ST7 & COUNT: 'd'6 & (A22 & AGREQ)
                                                                                               */
             # ST7 & COUNT: 'd'14
                                                   /*
             # ST8 & COUNT: 'd'3;
                                                   /*
                                                                                               */
CNTHOLDI.s = !RESET
                                                   /* Set count hold while clearing
             # ST2 & COUNT: 'd'5
                                                   /* the counters accordingly.
             # ST4 & COUNT: 'd'0
                                                                                               */
                                                   /*
             # ST5 & COUNT: 'd'10
                                                                                               */
             # ST6 & COUNT: 'd'4
                                                   /*
                                                                                               */
             # ST7 & COUNT: 'd'6 & (A22 & AGREQ)
                                                                                               */
             # ST7 & COUNT: 'd'14
             # ST8 & COUNT: 'd'3:
 CNTHOLDI.r = STO & !REFREQ & RESET
                                                   /* Reset count hold on transition to ST7
             # ST1 & !A22 & RESET
                                                   /* Reset count hold on transition to ST2
             # ST3 & !REFREQ & RESET
                                                  /* Reset count hold on transition to ST8
                                                                                               */
                                                   /* Reset count hold on transition to ST4
             # ST3 & REFREQ & AS
                                                                                               */
                   & SYSCLK & RESET;
/** State Machine Equations **/
sequence STATE (
present STO:
        if(REFREQ & (!AS # !SYSCLK))
                                              next STO:
        if(REFREQ & AS & SYSCLK & RESET)
                                              next ST1:
        if(!REFREQ & RESET)
                                              next ST7:
                                              next STO;
        default
present STI:
        if(COUNT: 'd'0 & !A22)
                                              next ST2:
        if(COUNT:'d'0 & A22)
                                              next STO:
                                              next ST1;
        default
present ST2:
        /* NORMAL ACCESS CYCLE */
        if(COUNT:'d'0) & RESET
                                              next ST2 out !RASI:
        if(COUNT:'d'1)
                                              next ST2 out MSEL;
        if(COUNT:'d'2) & RESET
                                              next ST2 out [!CASI,!DSACK];
        if(COUNT:'d'3) & RESET
                                              next ST2 out !W;
        if(COUNT:'d'5)
                                              next ST3 out [W,DSACK];
        default
                                              next ST2:
```

```
present ST3:
       /* HOLDING STATE
       if(REFREQ & AS & SYSCLK & RESET)
                                           next ST4:
                                           next ST8:
       if(!REFREQ & RESET)
                                           next ST3:
       default
present ST4:
       if(COUNT:'d'0) & A22 & RESET
                                           next STO out [RASI,!MSEL,CASI];
       if(COUNT:'d'0) & !A22 & RESET
                                           next ST4:
       if(COUNT:'d'1) & HSA & RESET
                                           next ST5 out [RASI.!MSEL.CASI]:
       if(COUNT:'d'1) & !HSA & RESET
                                           next ST6 out !DSACK;
                                           next ST4:
       default
present ST5:
       /* EXTENDED ACCESS CYCLE */
       if(COUNT:'d'5) & RESET
                                           next ST5 out !RASI:
       if(COUNT:'d'6) & RESET
                                          next ST5 out MSEL;
       if(COUNT:'d'7) & RESET
                                         next ST5 out [!CASI.!DSACK]:
                                         next ST5 out !W;
       if(COUNT:'d'8) & RESET
       if(COUNT:'d'10) & RESET
                                          next ST3 out [W,DSACK];
       default
                                           next ST5:
present ST6:
        /* HIGH SPEED ACCESS
        if(COUNT:'d'2) & RESET
                                           next ST6 out !W;
        if(COUNT:'d'4)
                                           next ST3 out [W.DSACK1:
        default
                                           next ST6;
present ST7:
        /* NORMAL REFRESH CYCLE */
                                           next ST7 out !AGREQ;
        if AS
        if(COUNT:'d'0) & RESET
                                           next ST7 out !MC1 ;
        if(COUNT:'d'1) & RESET
                                           next ST7 out !RASI;
        if(COUNT:'d'3) & RESET
                                           next ST7 out !RFC;
                                           next ST7 out [RFC,RASI];
        if(COUNT:'d'5)
        if(COUNT:'d'6) & (A22 # AGREO)
                                           next STO out MC1:
                                           next ST7 out MC1 :
        if(COUNT:'d'6) & !A22 & !AGREQ
        if(COUNT:'d'9) & RESET
                                           next ST7 out !RASI;
        if(COUNT:'d'10) & RESET
                                           next ST7 out MSEL;
        if(COUNT:'d'11) & RESET
                                           next ST7 out [!CASI,!DSACK];
        if(COUNT:'d'12) & RESET
                                           next ST7 out !W:
        if(COUNT:'d'14)
                                           next ST3 out [\,DSACK];
        default
                                           next ST7;
present ST8:
        /* EXTENDED REFRESH CYCLE */
        if(COUNT:'d'1)
                                           next ST8 out [RASI,!MSEL,CASI];
        if(COUNT:'d'3)
                                           next ST7;
        default
                                           next ST8: 1
APPEND RASI.s = !RESET; APPEND CASI.s = !RESET; APPEND RFC.s = !RESET;
APPEND W.s = !RESET; APPEND AGREO.s = !RESET; APPEND DSACK.s = !RESET;
APPEND MC1 .s = !RESET; APPEND SCLRO = !RESET; APPEND MSEL.r = !RESET;
APPEND PO .r = !RESET; APPEND P1 .r = !RESET; APPEND P2 .r = !RESET;
APPEND P3 .r = !RESET;
```

```
NAME
        SCDECODE:
PARTNO
        T10004:
DATE
        05/07/87 ;
REV
DESIGNER Breuninger/Peprah;
COMPANY
        Texas Instruments:
ASSEMBLY None:
LOCATION Dallas:
/* Static Column Decode
/*
/*
      CUPL simulation file for the Static Column Decode Application
/*
/* Allowable Target Device Types : TEXAS INTSRUMENTS PSG507
ORDER: OSC, 14, RESET, 14, A22, 13, RW, 13, REFREQ, 15, AS, 12, HSA, 15, SYSCLK, 13, COUNT,
      12, RFC, 14, RASI, 14, MSEL, 14, CASI, 13, MC1, 12, W, 13, DSACK, 14, STATE;
BASE: DECIMAL:
VECTORS:
$msq"
$msg"
$msq"NORHAL ACCESS CYCLE":
$msg"
        ------ INPUT ------ ":
$msq"
        OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W, DSACK, STATE ";
$msq"
$msq"
                                                                      "0"
                 X \quad X \quad X
                            X X
                                   X
                                       'Χ'
         ſ.
                 X
                    X
                            0 X
                                       101
                                                 Н
                                                     L
                                                         н
                                                            н н
                                                                  Н
                                                                      "O"
             1
                       1
                                   X
                                             Н
         C
                 X
                   X
                            1 X
                                       '0'
                                                 Н
                                                     L
                                                            н н
                                                                      " | "
            1
         С
                                       '0'
                                                     L
                                                            H H
         C
           1
                 х х
                            χх
                                   X
                                       '0'
                                             Н
                                               L
                                                            н н
                                                                      "2"
                                                     L
         C
                 X
                    X
                            X X
                                      11'
                                                                      "2"
            1
                       X
                                   X
                                             Н
                                               L
                                                     Н
                                                            H H H
         C.
                 X
                    X
                            X X
                                       17'
                                               L
            1
                       X
                                   X
                                            Н
                                                     Н
                                                         L
                                                           H H L
                                                                      "2"
         С
                 X
                    X
                            X X
                                       131
                                                         LHLL
                                                                      "2"
                 X \quad X \quad X
                            X X
                                                         L
                                                            HLL
                                                                      "2"
                 X \quad X \quad X
                            X X
                                             H I
                                                        1 # # #
                                                                      434
$msq"
$msg"
$msq"HOLDING STATE 4 WITH EXTENDED ACCESS REQUEST":
$msg"
        ------ INPUT ------ ":
$msg"
$msa"
        OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, HSEL, CASI, MCI, W, DSACK, STATE ";
$msg"
                           i X
                                       101
                                                 L
                                                                      "4"
                                        '0'
                                                            H H
                                                                      "4"
         C
             1
                 0 X X
                            ΧХ
                                   X
                                             Н
                                                 L
                                                     Н
                                                         L
                                                                  Н
```

C

 $X \quad X \quad X$

X 1

11'

X

Н

L

н

H H

454

```
$msg"
$msq"
$msg"EXTENDED ACCESS":
$msg"
         ----- OUTPUT ------ ":
$msq"
         OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W, DSACK, STATE ";
$msg"
$msq"
         C
                  X
                               X X
                                       X
                                            121
                                                  Н
                                                           L
                                                                              "5"
                                                                              "5"
         C
                   X
                               X
                                 X
                                       X
                                            131
                                                  Н
                                                           L
                                                                   Н
                                                                      H
         C
                   X
                      X
                          X
                               χ
                                 χ
                                       X
                                            14'
                                                                Н
                                                                   н
                                                                      н
                                                                              *5*
              1
                                                  Н
                                                       н
                                                           L
                                                                          Н
                   X
                                            '5'
                                                                   Н
                                                                      Н
                                                                              *5*
         C
                          X
                               X
                                  X
                                       X
                                                  Н
                                                           L
                                                                Н
                                                                              *5*
                   X
                      X
                               X
                                            161
                                                           Н
         C
              1
                                 X
                                       X
                                                  Н
                                                       ł
                                                                Н
                                                                   н
                                                                      H
                                                                              "5"
         C
                  X
                      Х
                          X
                               X
                                 X
                                       X
                                            171
                                                       L
                                                           Н
                                                                   н
                                                                      H
                                                                              *5*
         C
                   X
                      X
                               X X
                                            181
                                                                   Н
                   X
                      X
                               ΧХ
                                            191
                                                                              #5#
         C
                          X
                                       X
                                                  Н
                                                       L
                                                                L
                                                                   Н
                                                                      L
                                                                          L
              1
         C
                   X
                      X
                          X
                               X X
                                       Х
                                           1101
                                                       L
                                                           Н
                                                                   Н
                                                                      H
                                                                              *3*
                                                                1
$msq"
       ۳;
$msg"
$msg"HOLDING STATE 4 WITH HIGH SPEED ACCESS REQUEST":
$msg"
           ------ OUTPUT ------ ":
$msg"
         OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W, DSACK, STATE ";
$msq"
$msq"
                                                                              "4"
                                            '0'
                                                                              " 4 "
                      χ
                                            '0'
              1
                         χ
                               X X
                                       X
                                                  Н
                                                       L
                                                           Н
                                                                L
                                                                   H H
              1
                          X
                               X O
                                       X
                                            11'
                                                       L
                                                           н
                                                                L
                                                                    Н
                                                                      Н
                                                                          L
                                                                               *6*
$msq"
$msq"
       ۳:
$msg"HIGH SPEED ACCESS";
$msq"
$msg"
         ------ INPUT ------ ":
         OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W, DSACK, STATE ";
$msg"
$msq"
                                            121
                                                                              "6"
         C
                                                       L
                                                                   H L
                  X
                      X
                                            131
                                                           Н
                                                                   H L
                                                                              "6"
         C
              į
                         X
                               X X
                                       X
                                                  H
                                                       L
                                                                L
                                                                          L
         C
                  X
                      X
                          X
                               X X
                                       X
                                            '4'
              1
                                                                   Н
                                                                     Н
                                                                               "3"
$msg"
$msa"
$msg*NON-MEMORY ACCESS FOLLOWED BY REFRESH REQUEST";
$msg"
$msq"
            ------ INPUT ------ ":
$msg"
         OSC.RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W, DSACK, STATE ";
$msg*
          C
                                            101
                                                                              "4"
                   1
                      X
                          ١
                               1 X
                                        1
                                                   Н
                                                                   H
                                                                          Н
          C
                   ì
                      χ
                          χ
                               X X
                                       X
                                            '0'
                                                   H
                                                       Н
                                                           L
                                                                   H
                                                                      Н
                                                                          H
                                                                               "0"
              1
                                                                              "0"
          C
                   X
                      X
                          1
                               0 X
                                            '0'
                                                           L
                                                                   H
                                                                      Н
                               X X
                                            101
                                                                   н
                                                                               "0"
          C
              1
                   X
                      X
                                        0
                                                       Н
                                                           L
                                                                Н
                                                                      Н
                          1
                                                   Н
          C
              1
                   χ
                      X
                          0
                               X X
                                        X
                                            '0'
                                                       H
                                                           L
                                                                Н
                                                                   H
                                                                      Н
                                                                               "7"
```

```
$msg"
$msq*
$msg"NORMAL REFRESH CYCLE":
$msq"
         ------ INPUT ------ ":"
$msg"
        OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W. DSACK, STATE ":
$msg*
$msq"
         C
                              0 X
                                                                 LH
                                                                            #7#
                                                          L
         C
                    х х
                                           11'
                                                                            "7"
              1
                  X
                              0 X
                                      χ
                                                 Н
                                                     L
                                                          L
                                                              Н
                                                                 L
                                                                    Н
         C
                  X
                     χ
                         X
                                           121
              1
                              0
                                 χ
                                      X
                                                                  ١
                                                                        Н
                                                                            #7#
                                                 Н
                                                     Ł
                                                          L
         C
                  X
                     Х
                         X
                                           131
                                                                 L H
                                                                            77
                              O
                                X
                                      X
                                                     L
                                                          L
                                                              Н
                                                                        H
         С
             1
                  X
                     X
                        X
                              n
                                X
                                      X
                                          '4'
                                                                            "7"
         C
                  X
                     X
                              0 X
                                      X
                                           151
                                                     H
                                                                 L H
                                                                            *7"
                                                          L
                  X
                              0 X
                                      X
                                           161
                                                                  н
                                                                    Н
                                                                            "0"
                                                          L
$msq"
$msg"
$msq"NORMAL REFRESH CYCLE FOLLOWED BY ACCESS GRANT REQUEST":
$msq"
$msq"
         $msq"
        OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W, DSACK, STATE ";
$msg"
                                          '0'
                                                                            478
         C
                  χ
                     X
                         X
                              0 X
                                      X
                                           '0'
                                                                            *7*
                                                 Н
                                                     Н
                                                          L
                                                              Н
                                                                 L
                                                                    Н
                                                                        Н
         C
                     X
                                           11
                                                                            "7"
              1
                  X
                         Х
                              0
                                 X
                                      X
                                                 Н
                                                     Ĺ
                                                          L
                                                              Н
                                                                 L
                                                                    Н
                                                                        Н
         C
                  X
                     X
                         X
                                 X
                                      X
                                           121
                                                              Н
                                                                            77
                              1
                                                 Н
                                                     L
                                                          L
                                                                 L
                                                                    н
                                                                        Н
         C
                  X
                     χ.
                         X
                              1 X
                                      X
                                           131
                                                                            #7#
              1
                                                     L
                                                          L
                                                                 L
                                                                    Н
         C
                  X
                     Х
                         X
                              0 X
                                      X
                                          '4'
                                                                            n7n
                                                     L
                                                                 L
                                                                    Н
         C
                     Х
                              0 X
                                      X
                                          151
                                                 Н
                                                     Н
                                                              Н
                                                                 L
                                                                    Н
                                                                            "7"
                                                          L
         C
                  0
                     Χ
                                          '6'
                                                                            "7"
                         X
                              0
                                X
                                      X
                                                 H
                                                     H
                                                          L
                                                              Н
                                                                  Н
                                                                    Н
                                                                       Н
         C
                  0
                     X
                         X
                              0
                                 X
                                      X
                                          '7'
                                                                            "7"
             1
                                                 Н
                                                     Н
                                                          L
                                                              Н
                                                                  Н
                                                                    Н
                                                                        Н
         C
                  0
                     χ
                         X
                                 X
                                          181
                                                                            474
             1
                              0
                                      X
                                                 Н
                                                     Н
                                                          L
                                                              Н
                                                                 Н
                                                                    Н
                                                                       Н
         C
                  0
                     Χ
                         X
                              0
                                 X
                                      X
                                          191
                                                                  H H
                                                                       Н
                                                                            "7"
                                                     L
         C
                  0
                     X
                        X
                              0
                                X
                                      χ
                                          110'
                                                                  H H
                                                                       Н
                                                                            "7"
                                                     L
                                                          Н
         C
                  0
                     Χ
                        Χ
                              0
                                 X
                                      X
                                          '11'
                                                                            474
                                                     L
                                                          Н
                                                              L
                                                                  Н
                                                                    Н
                                                                       L
         C
                  0
                     Х
                         X
                                 X
                                      X
                                          112'
                                                                            *7"
             1
                              0
                                                     L
                                                          H
                                                                 Н
                                                                    L
                                                                 H L
         C
              1
                  0
                     Х
                         X
                              0 X
                                      X
                                          1131
                                                 Н
                                                     L
                                                          Н
                                                              L
                                                                       L
                                                                            "7"
                              0 X
                                          141
                                                          Н
                                                                 H H
                                                                            "3"
$msq"
$msg"
$msg"HOLDING STATE 3 WITH EXTENDED REFRESH REQUEST":
$msg"
        $msg"
        OSC.RESET, A22.RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W, DSACK, STATE ";
$msg"
$msq"
                  χ
                              X X
                                      0
                                           '0'
                                                          H
                                                                 H H
                                                                            "3"
                                                              L
                                           0'
                                                                            "3"
         C
                  X
                     X
                              0 X
                                      X
                                                 Н
                                                     L
                                                              L
                                                                    Н
                                                                        Н
              1
                         1
                                                          Н
                                                                  Н
                     X
                                           181
                              ΧХ
                                                          Н
                                                                            *8*
```

```
$msg"
$msg"
$msg"EXTENDED REFRESH CYCLE";
$msg"
$msg"
        ----- OUTPUT ------ ";
        OSC, RESET, A22, RW, REFREQ, AS, HSA, SYSCLK, COUNT RFC, RASI, MSEL, CASI, MCI, W, DSACK, STATE ";
$msg"
$msg"
         C
                                         '0'
                                               H
                                                                         "8"
         C
                 X
                    Х
                        X
                             ХХ
                                     X
                                         11
                                               Н
                                                   Н
                                                       L
                                                               Н
                                                                         "8"
             1
                                         '2'
         C
                 X
                    X
                        X
                             ΧХ
                                     χ
                                                   Н
                                                            H
                                                               H H
                                                                         "8"
             1
                                               Н
                                                       L
                                                                     Н
                 X
                    Х
                        χ
                             ΧХ
                                         131
                                               Н
                                                               H
                                                                         "7"
```

Gen						

Data Sheets 2

Application Reports 3


Mechanical Data 4

Contents

	Page
Packages	4-3
Sockets	4-25

DW plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.




[†]The 28-pin package drawing is presently classified as Advance Information.

NOTES: A. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.

- B. Body dimensions do not include mold flash or protrusion.
- C. Mold flash or protrusion shall not exceed 0,15 (0.006).
- D. Lead tips to be planar within $\pm 0,051$ (0.002) exclusive of solder.

DW plastic "small outline" packages

Each of these "small outline" packages consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Body dimensions do not include mold flash or protrusion.


- B. Mold flash or protrusion shall not exceed 0.15 (0.006).
- C. Leads are within 0,25 (0.010) radius of true position at maximum material dimension.
- D. Lead tips to be planar within ± 0.051 (0.002) exclusive of solder.



FK ceramic chip carrier packages


Each of these hermetically sealed chip carrier packages has a three-layer ceramic base with a metal lid and braze seal. The packages are intended for surface mounting on solder lands on 1,27 (0.050-inch) centers. terminals require no additional cleaning or processing when used in soldered assembly.

FK package terminal assignments conform to JEDEC Standards 1 and 2.



FN plastic chip carrier package

Each of these chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The packages are intended for surface mounting on solder lands on 1,27 (0.050) centers. Leads require no additional cleaning or processing when used in soldered assembly.




- NOTES: A. Centerline of center pin each side is within 0,10 (0.004) of package centerline as determined by dimension B.
 - B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.
 - C. The lead contact points are planar within 0,10 (0.004).



J ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("'bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.




NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

Mechanical Data

J ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.




NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.



J ceramic dual-in-line package


This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

J ceramic dual-in-line package


This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

JT ceramic dual-in-line package


This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the pins are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-diped") pins require no additional cleaning or processing when used in soldered assembly.



NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

J ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the pins are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-diped") pins require no additional cleaning or processing when used in soldered assembly.




NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.



JD ceramic side-brade dual-in-line packages

This is a hermetically sealed ceramic package with a metal cap and side-brazed tin-plated leads.




NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.



| Mechanical Data

JK ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 10,16 (0.400) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.




NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.



JL ceramic dual-in-line package

This hermetically sealed dual-in-line package consists of a ceramic base, ceramic cap with a window, and a lead frame. Hermetic sealing is accomplished with glass. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.




NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.



| Mechanical Data

N plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

N plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

Mechanical Data

N plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




- NOTES: A. Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.
 - B. This dimension does not apply for solder-dipped leads.
 - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



N plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 7,62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

N plastic dual-in-line package


This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- B. This dimension does not apply for solder-dipped leads.
- C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

N plastic dual-in-line packages (continued)




NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

B. For solder-dipped leads, this dimension applies from the lead tip to the standoff.

NW plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For all except 24-pin packages, the letter N is used by itself since only the 24-pin package is available in more than one row-spacing. For the 24-pin package, the 7,62 (0.300) version is designated NT; the 15,24 (0.600) version is designated NW. If no second letter or row-spacing is specified, the package is assumed to have 15,24 (0.600) row-spacing.




- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 - B. This dimension does not apply for solder-dipped leads.
 - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.



N plastic dual-in-line package


This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. The package is intended for insertion in mounting-hole rows on 15,24 (0.600) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.
 - B. This dimension does not apply for solder-dipped leads.
 - C. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

N plastic dual-in-line package

These dual-in-line packages consist of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high-humidity conditions. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.



INTRODUCTION

Texas Instruments has developed solutions for today's high density packaging needs. The TI facility at Attleboro, Massachusetts (one of the world's largest suppliers of multimetal systems) provides leading-edge technology which, combined with reliable, high-volume, off-the-shelf interconnection products, allows TI to quickly meet volume commercial applications.

During the last decade, TI has produced one of the largest IC socket families. TI's sockets include every type and size socket in common use today and are available in a wide choice of contact materials and designs.

Our sockets are designed for:

- easy and efficient hand assembly
- compatibility with automatic assembly equipment

PRODUCTION SOCKETS

maximum performance and board density

This section provides information on the following types of IC socket products.

Plastic Leaded Chip Carrier	PLCC
Single-in-Line Packages	SIP
Pin-Grid Arrays	PGA
Dual In-Line	DIP
Dual In-Line 0.070-inch spacing	Shrink Pack
Quad In-Line	QUIP
BURN-IN/TEST SOCKETS	TYPE
Plastic Leaded Chip Carrier	PLCC
Pin Grid Array	PGA
Small Outlilne	J Lead
Dual In-Line	DIP
Dual In-Line 0.070-inch spacing	Shrink Pack
Small Outline	Flat Pack
Quad	Flat Pack

Specially formulated alloys give the TI contact springs:

- Low Contact Resistance
- High Contact Strength (to stand up to repetitive insertions and withdrawals)
- High normal forces assure gas-tight reliability

A full line of reliable, readily available, low-cost interconnection systems means premium performance at an economical price.

Additional information on these and other TI products, including pricing and delivery quotations, may be obtained from your nearest authorized TI Distributor, TI Sales Representative or:

Texas Instruments Incorporated

Connector Systems Department, MS 14-3 Tele

Attleboro, Massachusetts 02703

Telephone: (617) 699-5242/5375

TYPE

TELEX: 92-7708



IC SOCKETS PLASTIC LEADED CHIP CARRIER

PERFORMANCE SPECIFICATIONS

Mechanical

Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in

Vibration: 15 G max Shock: 100 G max

Insertion force: 0.59 lbs per position typ Withdrawal force: 0.25 lbs per position typ

Normal force: 200 g min, 450 g typ Wipe: 0.075 in min

Durability: 5 cycles min Contact retention: 1.5 lbs min

Electrical

Current carrying capacity: 1 A per contact Insulation resistance: 5000 $M\Omega$ min

Dielectric withstanding voltage: 1000 V ac rms min

Capacitance: 1 pF max Environmental

Operating temperature: Operating: - 40°C to 85°C Storage: -40°C to 95°C

Temperature cycling with humidity: will conform to final EIA

specifications

MATERIALS

Body - Ryton R-4 (40% glass) UL 94 V-0 rating


Contacts - CDA 510 spring temper

Contact finish = 90/10 tin/lead (200 μ in = 400 μ in) over


40 μin copper


Extraction tool available, consult factory Contact factory for detailed information

PLASTIC LEADED CHIP CARRIER CPR SERIES




NOTE: Socket electrical pin-out pattern represents component side of P.C.B. layout. (TYP. counter clockwise numbering pinout system.)








PART NUMBER SYSTEM





Pos	Α	В	С
44	21,43	17,78	12,70
	(0.844)	(0.700)	(0.500)
52	23,98	20,32	15,24
	(0.944)	(0.800)	(0.600)
68	29,06	25,40	20,32
	(1.144)	(1.000)	(0.800)
84	34,14	30,48	25,40
	(1.344)	(1.200)	(1.000)

Dimensions in parentheses are in inches



PRODUCT FEATURES

Can be loaded by top actuated insertion or press-in insertion, either manually or automatically High reliability due to high pressure contact point Open body and high stand-off design provide high efficiency in heat dissipation

High durability up to 10,000 cycles Compact design

PERFORMANCE SPECIFICATIONS

Mechanical

Accommodates IC leads per specific IC device Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Durability: 10,000 cycles 10 mΩ max contact resistance change

Insertion force: Zero g Withdrawal force: Zero q†

Electrical

Contact rating: 1 A per contact Contact resistance: 20 m\Omega max initial

Insulation resistance: 1000 M Ω per MIL-STD 202,

Method 302, Condition B

Dielectric withstanding voltage: 500 V ac rms per MIL-STD 202, Method 301

Environmental

Thermal shock: 100 cycles, -25°C to +150°C Temperature soak: 150°C for 48 hours Operating temperature: -40°C to +150°C

MATERIALS


Body - ULTEM glass filled (UL 94 V-0)

Contact - copper alloy


Plating ‡ — overall gold plate 4 μ in over min 70 μ in nickel plating

[†]After IC is unlocked from the socket [‡]For additional plating options contact factory For complete test report contact the factory


PLCC BURN-IN/TEST SOCKETS CPJ SERIES




Dimensions in parentheses are inches Contact factory for detailed information




PART NUMBER SYSTEM




18 PIN FOOTPRINT SHOWN



SIZES: 18 PIN 22 PIN







Contact (normal) force: 200 g min

Contact retention force: 2 lbs per circuit min

Electrical

Contact rating: 1 A

Contact resistance: 30 m\Omega max initial Insulation resistance: 1000 MΩ at 500 dc Dielectric strength: 1500 V ac rms

Capacitance: 2 pF max

[†]Values may vary due to test sequence and SIP module configuration

[‡]After module is unlocked from the receptacle For a complete test report, please contact factory

Environmental

(20 mΩ max contact resistance change after all tests) Operating and storage temperature: -40°C to 100°C Humidity: MIL-STD 202, Method 106D, 10 days

Temperature soak: 85 °C for 160 hours

Thermal Shock: 5 cycles, -40°C to 85°C per

MIL-STD 202, Method 107E


MATERIALS

Body - PES polyether sulfone, glass filled, UL 94 V-0 Contact — Beryllium copper C17000; phosphor bronze alloy CA510

Contact finishes - Post plate min 200 µin tin/lead over min 50uin nickel overall


Post plate min 30 μin hard gold over min 75 μin nickel overall For additional plating options contact the factory.

DUAL ROW VERTICAL



LEADLESS SINGLE-IN-LINE AUTOMATIC **PACKAGE** MODULE RETENTION (SIP) MODULES AND SUPPORT HIGH TEMPERATURE MOLDED BODY ZERO INSERTION FORCE POLARIZING/ MOUNTING POST HIGH NORMAL FORCE CONTACT

PART NUMBER SYSTEM




0-0.100 in pitch, vertical mount

1-0.100 in pitch, low-profile (25°) mount

Consult factory for availability of configurations, materials, and sizes.

SINGLE ROW LOW PROFILE



Ck Siz	Α	В	С	D	E	F	G	н
30		73,66 (2.900)						3,86 (0.152)

Dimensions in parentheses are in inches

Contact factory for detailed information



Mechanical

Accommodates IC leads 0.015 in to 0.021 in diameter Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Recommended hole grid pattern: 0.100 in ± 0.002 in each direction

Vibration: 15 G, 10-2000 Hz per MIL-STD 1344A, Method 2005.1 Test Condition III

Shock: 100 G, sawtooth waveform, 2 shocks each direction per MIL-STD 202, Method 213, Test Condition I

Durability: 5 cycles, $10 \text{ m}\Omega$ max contact resistance change per MIL-STD 1344, Method 2016

Insertion force: 3.6 oz (102 g) per pin typ using 0.018 in diameter test pin

Withdrawal force: 0.5 oz (14 g) per pin min using 0.018 in diameter test pin

Contact rating: 1 A per contact

Contact resistance: 20 mΩ max initial

Insulation resistance: 1000 M Ω at 500 V dc per

MIL-STD 1344, Method 3003.1

Dielectric withstanding voltage: 1000 V ac rms

per MIL-STD 1344, Method 3001.1

Capacitance: 1 pF max per MIL-STD 202, Method 305

Environmental

Operating temperature: -65°C to 125°C, gold; -40°C to 100°C, tin/lead

Corrosive atmosphere: 10 m\Omega max contact resistance change when exposed to 22% ammonium sulfide for

Gas tight: 10 m Ω max contact resistance change when exposed to nitric acid vapor for 1 hour

Temperature soak: 10 mΩ max contact resistance change when exposed to 105°C temperature for 48 hours

MATERIALS


Body - PBT polyester UL 94 V-0 On request, G10/FR4 or Mylar film


Outer sleeve - Machined Brass (QQ-B-626)

Inner contact - Beryllium copper (QQ-C-530) heat treated

Plating: (specified by part number)

PIN GRID ARRAY






Inner contact $-30 \mu in gold over 50 \mu in nickel or 100 \mu in$ tin/lead over 50 uin nickel

Outer sleeve $-10 \mu in$ gold over 50 μin nickel or 50 μin tin/lead over 50 µin nickel

PART NUMBER SYSTEM



Insulator Size	A ± 0.010	B ± 0.005†
9×9	(0.950) 24,13	(0.800) 20,32
10×10	(1.050) 26,67	(0.900) 22,86
11×11	(1.150) 29,21	(1.000) 25,40
12×12	(1.250) 31,75	(1.100) 27,94
13×13	(1.350) 34,29	(1.200) 30,48
14×14	(1.450) 36,83	(1.300) 33,02
15×15	(1.550) 39,37	(1.400) 35,56
16×16	(1.650) 41,91	(1.500) 38,10
17×17	(1.750) 44,45	(1.600) 40,64
18×18	(1.850) 46,99	(1.700) 43,18

[†]Noncumulative

Dimensions in parentheses are inches Consult factory for detailed information

PRODUCTION DATA documents contain information PRODUCTION DATA DOCUMENTS CONTAIN INFORMATION CUrrent as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



IC SOCKETS SOJ BURN-IN/TEST

PERFORMANCE SPECIFICATIONS

Mechanical

Accommodates IC leads per specific IC device

Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Durability: 10,000 cycles, 20 mΩ max contact resistance change

Insertion force: 1.3 oz per position max Withdrawal force: 8.8 grams per position min

Electrical

Contact rating: 1.0 A per contact Contact resistance: 20 m\Omega max initial

Insulation resistance: 1000 MΩ per MIL-STD 202, Method 302, Condition B

Dielectric withstanding voltage: 700 V ac rms per

MIL-STD 202, Method 301

Environmental

Thermal shock: 100 cycles, -25°C to +180°C, 1 hour Temperature soak: 180°C for 1000 hours, 80 mΩ max

change


Operating temperature: -65°C to +180°C


MATERIALS

Body - PES glass filled UL 94 V-0


Contact - copper alloy

Plating — overall gold plate min 4 μ in over min 70 μ in nickel plating







Dimensions in parentheses are inches Contact factory for detailed information



PART NUMBER SYSTEM



20-PIN (02 VERSION) FOOTPRINT SHOWN



PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas Instruments 4-30 standard warranty. Production processing does not necessarily include testing of all parameters.



Mechanical

Accommodates IC leads 0.011 ± 0.003 in by 0.018 + 0.003

Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Recommended hole grid pattern: $0.100 \text{ in } \pm 0.003 \text{ in each}$ direction

Vibration: 15 G, 10-2000 Hz per MIL-STD 1344A,

Method 2005.1 Test Condition III.

Shock: 100 G, sawtooth waveform, 2 shocks each direction per MIL-STD 202, Method 213, Test Condition I Durability: 5 cycles, $10 \text{ m}\Omega$ max contact resistance change

per MIL-STD 1344, Method 2016

Insertion force (C7X and C86): 16 oz (454 g) per pin max Withdrawal force: (40 g) per pin min

Electrical

Contact rating: 1 A per contact Contact resistance: 20 m Ω max initial

Insulation resistance: 1000 M Ω at 500 V dc per

MIL-STD 1344, Method 3003

Dielectric withstanding voltage: 1000 V ac rms per

MIL-STD 1344, Method 3001.1

Capacitance: 1 pF max per MIL-STD 202, Method 305

Environmental

Operating temperature: -55°C to 125°C, gold: -40°C

to 100°C, tin

Corrosive atmosphere: 10 m Ω max contact resistance change when exposed to 22% ammonium sulfide for 4 hours

Gas tight: 10 mΩ max contact resistance change when exposed to nitric acid vapor for 1 hour

Temperature soak: 10 mΩ max contact resistance change when exposed to 105°C temperature for 48 hours

Materials (C7X and C86)


Body - PBT polyester UL 94 V-0 C7X Contacts - Outer sleeve: brass Clip: BECU

Contact finish - clip 30 µin gold over 50 µin nickel or 50 μin tin/lead over 50 μin nickel Specified by - sleeve 10 μin gold over 50 μin nickel Part Number or 50 µin tin/lead over 50 µin nickel


C86 Contacts — Phosphor bronze base metal

C86 Contact-finish - Tin plate 200 μin over copper flash


C7X SERIES - SCREW MACHINE




C7X SERIES - SCREW MACHINE PART NUMBER SYSTEM



C86 SERIES - STAMPED AND FORMED



C86 SERIES PART NUMBER SYSTEM




PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



DUAL-IN-LINE

DUAL-IN-LINE C7X AND C86 SERIES




DIPS


Positions	Dim A Max	Dim B ±0.005	Dim C Max	Dim D ±0.005	Positions	Dim A Max	Dim B ±0.005	Dim C Max	Dim D ±0.005
6	7,62 (0.300)	5,08 (0.200)	10,16 (0.400)	7,62 (0.300)	†24	30,48 (1.200)	27,94 (1.100)	12,76 (0.500)	10,16 (0.400)
8	10,16 (0.400)	7,62 (0.300)	10,16 (0.400)	7,62 (0.300)	28	35,56 (1.400)	33,02 (1.300)	17,78 (0.700)	15,24 (0.600)
14	17,78 (0.700)	15,24 (0.600)	10,16 (0.400)	7,62 (0.300)	32	40,64 (1.600)	38,10 (1.500)	17,78 (0.700)	15,24 (0.600)
16	20,32 (0.800)	17,78 (0.700)	10,16 (0.400)	7,62 (0.300)	34	45,72 (1.800)	43,18 (1.700)	17,78 (0.700)	15,24 (0.600)
18	22,86 (0.900)	20,32 (0.800)	10,16 (0.400)	7,62 (0.300)	40	50,80 (2.000)	48,26 (1.900)	17,78 (0.700)	15,24 (0.600)
20	25,40 (1.000)	22,86 (0.900)	10,16 (0.400)	7,62 (0.300)	48	60,96 (2.400)	58,42 (2.300)	17,78 (0.700)	15,24 (0.600)
22	27,94 (1.100)	25,40 (1.000)	12,76 (0.500)	10,16 (0.400)	50	63,50 (2.500)	60,96 (2.400)	25,40 (1.000)	7,62 (0.900)
24	30,48 (1.200)	27,94 (1.100)	17,78 (0.700)	15,24 (0.600)	64	81,28 (3.200)	78,74 (3.100)	25,40 (1.000)	22,86 (0.900)
†24	30,48 (1.200)	27,94 (1.100)	10,16 (0.400)	7,62 (0.300)					

[†]Nonstandard sizes Not all sizes available in each series Dimensions apply to all series

C7X SERIES



C86 SERIES



Dimensions in parentheses are inches Contact factory for detailed information



Mechanical

Accommodates IC leads 0.011 in by 0.018 in

Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hold size range: 0.032 in to 0.042 in Durability: 10K cycles — CM Series, 5K cycles — CP/CQ

Electrical

Contact rating: 1 A per contact Contact resistance: 20 mΩ max initial Insulation resistance: 1000 MΩ at 500 V dc Dielectric withstanding voltage: 1000 V ac rms

Capacitance: 1 pF max per MIL-STD 202, Method 305

Environmental

Operating temperature: $-65\,^{\rm o}{\rm C}$ to $170\,^{\rm o}{\rm C}$ – CP/CM Series,

-65°C to 150°C - CQ Series

Humidity: 10 mΩ max contact resistance


Temperature Soak: 10 m Ω max contact resistance change

MATERIALS


Body — PPS (polyphenylen sulfide) UL 94 V-0 Contacts — Higher performance copper nickel alloy Plating: † 4 µin of gold min over 100 µin of nickel min

[†]For additional plating options consult the factory

BURN-IN/TEST DIP SOCKETS



CQ37 SERIES




(0.126)

(0.118)


CP37 SERIES

(0.570)

CM37 SERIES



PART NUMBER SYSTEM



- TI Socket Series

CQ37 SERIES

Number of Positions	A ±0.01 Length	D ±0.02	C ± 0.01 Width	B ±0.01 Contact
14	20,32 (0.800)			
16	22,35 (0.880)	12,70	15,24	7,62
18	24,89 (0.980)	(0.500)	(0.600)	(0.300)
20	27,43 (1.080)			
24	32,51 (1,280)			
28	37,59 (1.480)	19,05	22,86	15,24
40	52,83 (2.080)	(0.750)	(0.900)	(0.600)
42	55,37 (2.180)			

CP37 SERIES

	Number of Positions	A max Length	B ±0.02	C max Width
ſ	8	11,68 (0.460)		
1	14	17,78 (0.700)	7.60	12,70
	16	20,32 (0.800)	7,62	(0.500)
1	18	22,86 (0.900)	(0.300)	(0.500)
1	20	25,40 (1.000)		
Ī	24	30,48 (1.200)	15.04	20.22
1	28	35,56 (1.400)	15,24 (0.600)	(0.800)
L	40	50,80 (2.000)	(0.000)	(0.800)

CM37 SERIES

Number of Positions	A ± 0.016 Length	B ±0.02	C ± 0.016 Width
28	27,18 (1.070)	10,67 (0.420)	17,20 (0.677)
40 42 54	37,85 (1.490) 39,62 (1.560) 50,29 (1.980)	16,51 (0.650)	23,11 (0.910)
64	59,18 (2.330)	20,32 (0.800)	26,92 (1.060)

Dimensions in parentheses are inches Contact factory for detailed information

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Insertion force: 16 oz (454 g) per pin max Withdrawal force: 1.5 oz (42 g) per pin min Operating temperature: -40°C to 100°C, tin/lead Accommodates IC leads 0.011 ± 0.0003 in by 0.018 ± 0.003 in

Contact rating: 1 A per contact

MATERIALS

Body - PBT polyester UL 94 V-0 C4S & CxW Contacts - Copper alloy Contact finish - Reflow tin plating, 40 µin min

PART NUMBER SYSTEM FOR CxW SERIES




QUAD-IN-LINE (CxW SERIES)


Product Number	A Max Length	B Row to Row	C Max Row to Row
C5W64-11	41,90	22,90	19,05
	(1.65)	(0.950)	(0.750)
C6W42-11	27,90	22,90	17,80
	(1.10)	(0.900)	(0.700)
C6W52-11	34,30	22,90	17,80
	(1.35)	(0.900)	(0.700)


Dimensions in parentheses are inches Contact factory for detailed information

PART NUMBER SYSTEM[†] FOR C4S SERIES




[†]Also available in screw machine contacts





QUAD-IN-LINE (CxW SERIES)




C4S SERIES

Positions	A Max Length	B Row to Row	C Max Width
28	25,02	10,16	13,00
	(0.985)	(0.400)	(0.512)
40	35,69	15,24	17,98
	(1.405)	(0.600)	(0.708)
64	57,07	19,05	21,62
	(2.247)	(0.750)	(0.851)

Dimensions in parentheses are inches

SHRINK PACK DIP (C4S SERIES)



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Mechanical Data

Mechanical

Accommodates IC leads per specific IC device

Recommended PCB thickness range: 0.062 in to 0.092 in Recommended PCB hole size range: 0.032 in to 0.042 in Durability: 5000 cycles, 10 m Ω max contact resistance

change per MIL-STD 1344, Method 2016

Flectrical

Contact rating: 1 A per contact Contact resistance: 20 m Ω max initial Insulation resistance: 1 M Ω at 500 V dc per

MIL-STD 1344, Method 3003.1

Dielectric withstanding voltage: 700 V ac rms per

MIL-STD 1344, Method 3001.1

Capacitance: 1 pF max per MIL-STD 202, Method 305

Environmental

Operating temperature: -65°C to 170°C

Humidity: 10 m Ω max contact resistance change when tested per MIL-STD 202, Method 103B

Temperature soak: 10 m Ω max contact resistance change when exposed to 105 °C temperature for 48 hours

MATERIALS

Body — CFP Series — PES (polyether sulfone) glass filled UL 94 V-0

Temperature: -65°C to 170°C

Contact — Beryllium copper


Plating: [†] Overall gold plate min 4 μin over min 70 μin nickel

[†]For additional plating option consult the factory. Dimensional drawings available from factory.

SMALL OUTLINE FLAT PACK (CFPH/K SERIES)




PART NUMBER SYSTEM



QUAD FLAT PACK (CFPM SERIES)




PART NUMBER SYSTEM



PIN GRID ARRAY (CZFW SERIES)



PART NUMBER SYSTEM



AVAILABLE SIZES


CFPH Series 14, 16, 18, 20 Small Outline CFPK Series 24, 28 Flat Pack

CFPM Series 64, 80

Quad Flat Pack Pin Grid Array

CZFW Series 11 × 11 × 2 Pin Grid A

Contact factory for detailed information





For more information contact your local distributor or contact TI directly:

Texas Instruments Incorporated CSD Marketing, MS 14-1 Attleboro, MA 02703

(617) 699-5242/5269

UNITED STATES

California

Irvine 91714 17891 Cartwright Road Phone: (714) 660-8111

San Diego 92123 4333 View Ridge Ave., Suite B Phone (619) 278-9600/9603

Torrence 90502 9505 Hamilton St. Bldg. A, Suite One Phone: (213) 217-7000

Georgia

Norcross 30092 5515 Spaulding Drive Phone: (404) 662-7861/7931

Massachusetts

Attleboro 02703 34 Forest Street, MS 10-6/MS 14-3 Phone: (617) 699-5206/1278/5213

North Carolina

Charlotte 28210 8 Woodlawn Green Suite 100

Phone: (704) 527-0930

Texas

Dallas 75265

7800 Banner Drive, MS 3936 Phone: (214) 995-7550/7547/7548

Texas Instruments provides customer assistance in varied technical areas. Since TI does not possess full access to data concerning all of the uses and applications of customers' products, responsibility is assumed by TI neither for customer product design nor for any infringement of patents or rights of others, which may result from TI assistance.

Field Sales Offices

INTERNATIONAL

Australia

Texas Instruments Australia, Ltd. P.O. Box 63 Elizabeth, South Australia 5112 Phone: 61-8-255-2066

England

Texas Instruments, Ltd.
Beffordia House
Prebend Stsreet
Bedford MK41 7PA
Phone: (0234) 63211, Ext. 1

France

Texas Instruments, Ltd. . Metallurgical Materials Division 8-10 Avenue Morane Saulnier 78140 Velizy-Villacoublay, Paris Phone: 333, 946. 9712

Hong Kong

Texas Instruments Asia, Ltd. Asia Pacific Division 8th Floor, World Shipping Centre Harbor City 7, Canton Road Kowloon, Hong Kong Phone: 852-3-722-1223

Italy

Texas Instruments Italia SPA Viale Europa, 40 I-20093 Cologno Monzese Milano

Phone: 011-39-2-25.300.1

Japan

Texas Instruments Japan, Ltd. 305 Tanagasnira Oyama-Cho Suntoh-Gun, Shizuoka-Ken Japan 410-13 Phone: (81) 550-81211

Mexico

Texas Instruments de Mexico, SA Av. Reforma No. 450-10 Piso Col. Juarez Delegacion: Cuauhtemoc Mexico City, D.F.

Mexico 06600 Phone: 52-5-514-3583

Singapore

Texas Instruments Asia #02-08, 12 Lorong Bakar Batu Kolam Ayer Industrial Estate Singapore 1334 Republic of Singapore Phone: 65-747-2255

Taiwan

Texas Instruments Supply Co. Taiwan Branch Bank Tower Room 903, 205 Tun Hwa N. Road Taipei, Taiwan Phone: 886-2-713-9311

West Germany

Texas Instruments Deutschland GMBH Metallurgical Materials Div. Rosenkavalierplatz 15

D-8000 Muenchen 81 Phone: 011-49-89-915081

TI Sales Offices | TI Distributors

ALABAMA: Huntsville (205) 837-7530.

ARIZONA: Phoenix (602) 995-1007; Tucson (602) 292-2640.

CALIFORNIA: Irvine (714) 660-1200; Roseville (916) 786-9208; San Diego (519) 278-9601; Santa Clara (408) 980-9000; Torrance (213) 217-7010; Woodland Hills (818) 704-7759.

COLORADO: Aurora (303) 368-8000.

CONNECTICUT: Wallingford (203) 269-0074.

FLORIDA: Altamonte Springs (305) 260-2116; Ft. Lauderdale (305) 973-8502; Tampa (813) 885-7411.

GEORGIA: Norcross (404) 662-7900.

ILLINOIS: Arlington Heights (312) 640-2925.

INDIANA: Carmel (317) 573-6400; Ft. Wayne (219) 424-5174.

IOWA: Cedar Rapids (319) 395-9550.

KANSAS: Overland Park (913) 451-4511. MARYLAND: Columbia (301) 964-2003.

MASSACHUSETTS: Waltham (617) 895-9100.

MICHIGAN: Farmington Hills (313) 553-1569; Grand Rapids (616) 957-4200.

MINNESOTA: Eden Prairie (612) 828-9300.

MISSOURI: St. Louis (314) 569-7600.

NEW JERSEY: Iselia (201) 750-1050

NEW MEXICO: Albuquerque (505) 345-2555.

NEW YORK: East Syracuse (315) 463-9291; Melville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsle (914) 473-2900.

NORTH CAROLINA: Charlotte (704) 527-0933; Raleigh (919) 876-2725.

OHIO: Beachwood (216) 464-6100; Beaver Creek (513) 427-6200.

OREGON: Beaverton (503) 643-6758.

PENNSYLVANIA: Blue Bell (215) 825-9500.

PUERTO RICO: Hato Rey (809) 753-8700.

TENNESSEE: Johnson City (615) 461-2192.

TEXAS: Austin (512) 250-7655; Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.

UTAH: Murray (801) 266-8972.

WASHINGTON: Redmond (206) 881-3080.

WISCONSIN: Brookfield (414) 782-2899.

CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 336-1860.

TI Regional **Technology Centers**

CALIFORNIA: Irvine (714) 660-8105; Santa Clara (408) 748-2220;

GEORGIA: Norcross (404) 662-7945

ILLINOIS Arlington Heights (312) 640-2909.

MASSACHUSETTS: Waltham (617) 895-9196.

TEXAS: Richardson (214) 680-5066.

CANADA: Nepean, Ontario (613) 726-1970.

TI AUTHORIZED DISTRIBUTORS Arrow/Kierulff Electronics Group Arrow (Canada) Future Electronics (Canada) GRS Electronics Co., Inc. Hall-Mark Electronics Marshall Industries **Newark Electronics** Schweber Electronics Time Electronics Wyle Laboratories Zeus Components

- OBSOLETE PRODUCT ONLY -Rochester Electronics, Inc. Newburyport, Massachusetts (508) 462-9332

ALABAMA: Arrow/Kierulff (205) 837-6955; Hall-Mark (205) 837-8700; Marshall (205) 881-9235; Schweber (205) 895-0480.

ARIZONA: Arrow/Klerulff (602) 437-0750; Hall-Mark (602) 437-1200; Marshall (602) 496-0290; Schweber (602) 431-0030; Wyle (602) 866-2888.

Schweber (602) 431-0030; Wyle (602) 866-2888.

CALIFORNIA: Los Angeles/Orange County:
Arrow/Klerulff (818) 701-7500, (714) 838-542;
Harrow/Klerulff (818) 701-7500, (714) 838-542;
Harrow/Klerulff (818) 407-6101, (818) 480-868;
(714) 486-3939; Schweber (818) 880-9686;
(714) 486-3939; Schweber (818) 880-9686;
(714) 883-9395; Schweber (818) 880-9868;
(714) 883-935; Zeus (714) 921-9900; (818) 889-9300,
(714) 883-935; Zeus (714) 921-9900; (818) 889-9328;
Sacramento: Hall-Mark (916) 824-9781;
Marsnall (916) 635-9700; Schweber (916) 536-0202;
Wyle (916) 638-5208; Schweber (915) 536-0202;
Wyle (916) 638-5208; Wyle (19) 555-9800;
San Diego, Arrow/Klerulff (619) 555-9171;
San Francisco Bay Area: Arrow/Klerulff (408) 745-6500,
Hall-Mark (408) 432-900; Marshall (408) 942-4600;
Jan Francisco Bay Area: Arrow/Klerulff (408) 745-6500,
Hall-Mark (408) 432-7171; Wyle (408) 727-2500;
Zeus (408) 998-5121.

COLORADO: Arrow/Kierulff (303) 790-4444; Hall-Mark (303) 790-1662; Marshall (303) 451-8383; Schweber (303) 799-0258; Wyle (303) 457-9953.

CONNETICUT: Arrow/Kierulff (203) 265-7741; Hall-Mark (203) 271-2844; Marshall (203) 265-3822; Schweber (203) 264-4700.

FLORIDA: Ft. Lauderdale: Arrow/Klerulff (305) 429-8200; Hall-Mark (305) 971-9280; Marshall (305) 977-4880; Schweber (305) 977-7511; Orlando: Arrow/Klerulff (407) 320-2052; Hall-Mark (407) 330-3855; Marshall (407) 767-8585; Schweber (407) 331-7555; Zeus (407) 365-3000; Tampa: Hall-Mark (313) 530-4543; Marshall (613) 576-1939; Schweber (813) 541-5100.

GEORGIA: Arrow/Kierulff (404) 449-8252; Hall-Mark (404) 447-8000; Marshall (404) 923-5750; Schweber (404) 449-9170.

ILLINOIS: Arrow/Kierulff (312) 250-0500; Hall-Mark (312) 860-3800; Marshall (312) 490-0155; Newark (312) 784-5100; Schweber (312) 364-3750.

INDIANA: Indianapolis: Arrow/Kierulff (317) 243-9353; Hall-Mark (317) 872-8875; Marshall (317) 297-0483; Schweber (317) 843-1050.

IOWA: Arrow/Kierulff (319) 395-7230; Schweber (319) 373-1417.

KANSAS: Kansas City: Arrow/Kierulff (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121; Schweber (913) 492-2922.

MARYLAND: Arrow/Kierulff (301) 995-6002; Hall-Mark (301) 988-9800; Marshall (301) 235-9464; Schweber (301) 840-5900; Zeus (301) 997-1118.

MASSACHUSETTS Arrow/Kierulff (508) 658-0900; Hall-Mark (508) 667-0902; Marshall (508) 658-0810; Schweber (617) 275-5100; Time (617) 532-6200; Wyle (617) 273-7300; Zeus (617) 863-8800.

MICHIGAN: Detroit: Arrow/Kierulff (313) 462-2290; Hall-Mark (313) 462-1205; Marshall (313) 525-5850; Newark (313) 967-0600; Schweber (313) 525-8100; Grand Rapids: Arrow/Kierulff (616) 243-0912.

MINNESOTA: Arrow/Kierulff (612) 830-1800; Hall-Mark (612) 941-2600; Marshall (612) 559-2211; Schweber (612) 941-5280.

MISSOURI: St. Louis: Arrow/Kierulff (314) 567-6888; Hall-Mark (314) 291-5350; Marshall (314) 291-4650; Schwiber (314) 739-0526.

NEW HAMPSHIRE: Arrow/Kierulff (603) 668-6968; Schweber (603) 625-2250.

NEW JERSEY: Arrow/Kierulff (201) 538-0900, (609) 596-8000; GRS Electronics (609) 964-8560; Hall-Mark (201) 875-4415, (201) 882-9773, (609) 235-1900; Marshall (201) 882-0320, (609) 234-9190; Schweber (201) 227-7880.

NEW MEXICO: Arrow/Kierulff (505) 243-4566

NEW MEANO: And William (303) 443-4360.

NEW YORK: Long Island: Arrow/kierulff (516) 231-1009; Hall-Mark (516) 737-0600; Marshall (516) 273-4242, Schweber (516) 334-7474; Zeus (914) 937-7400;
Rochester: Arrow/kierulff (716) 427-0300; Hall-Mark (716) 425-3300; Marshall (716) 235-7620; Schweber (716) 424-222; Syracuse: Marshall (607) 798-1611.

NORTH CAROLINA: Arrow/Kierulff (919) 876-3132, (919) 725-8711; Hall-Mark (919) 872-0712; Marshall (919) 878-9882; Schweber (919) 876-0000.

OHIO: Cleveland: Arrow/Kierulff (216) 248-3990; Hall-Mark (216) 349-4632; Marshall (216) 248-1788; Schweber (216) 464-2970; Columbus: Hall-Mark (614) 888-3313; Dayton: Arrow/Klerulff (313) 435-5563; Marshall (513) 898-4480; Schweber (513) 439-1800.

OKLAHOMA: Arrow/Kierulff (918) 252-7537; Schweber (918) 622-8003.

OREGON: Arrow/Kierulff (503) 645-6456; Marshall (503) 644-5050; Wyle (503) 640-6000.

PENNSYLVANIA: Arrow/Kierulff (412) 856-7000, (215) 928-1800; GRS Electronics (215) 922-7037; Marshall (412) 963-0441; Schweber (215) 441-0600, (412) 963-6804.

(12) 835-4000.

TEXAS: Austin: Arrow/Kierulff (512) 835-4180; Hall-Mark (512) 258-8848; Marshall (512) 837-1991; Schweber (512) 339-0088; Wyle (512) 834-9957; Dallas: Arrow/Klerulff (214) 300-6846; Hall-Mark (214) 553-4300; Marshall (214) 233-5200; Schweber (214) 661-5010; Wyle (214) 235-9953; Zeus (214) 785-7010; Sog-200; El Paso: Marshall (915) 20708; El Paso: Marshall (915) 4700; Hall-Mark (713) 781-6100; Marshall (713) 895-9200; Schweber (713) 784-3600; Wyle (713) 879-9953.

UTAH: Arrow/Kierulff (801) 973-6913; Hall-Mark (801) 972-1008; Marshall (801) 485-1551; Wyle (801) 974-9953.

WASHINGTON: Arrow/Kierulff (206) 575-4420; Marshall (206) 486-5747; Wyle (206) 881-1150.

WISCONSIN: Arrow/Kierulff (414) 792-0150; Hall-Mark (414) 797-7844; Marshall (414) 797-8400; Schweber (414) 784-9020.

Schweber (414) 784-9020.
CANADA: Calgary: Future (403) 235-5325;
Edmonton: Future (403) 438-2858;
Montreal: Arrow Canada (514) 735-5511;
Future (514) 694-7710;
Ottawa: Arrow Canada (613) 226-6903;
Future (613) 820-8313;
Oquebec City: Arrow Canada (418) 871-7500;
Toronto: Arrow Canada (418) 871-7500;
Toronto: Arrow Canada (418) 674-27768;
Future (416) 308-4771, Marshatil (416) 674-2161;
Vancouner: Arrow Canada (504) 291-2986;
Future (405) 294-1166.

Customer Response Center

TOLL FREE: (800) 232-3200 OUTSIDE USA: (214) 995-6611 (8:00 a.m. - 5:00 p.m. CST)

TI Worldwide Sales Offices

ALABAMA: Huntsville: 500 Wynn Drive, Suite 514, Huntsville, AL 35805, (205) 837-7530.

ARIZONA: Phoenix: 8825 N. 23rd Ave., Phoenix, AZ 85021, (602) 995-1007;TUCSON: 818 W. Miracle Mile, Suite 43, Tucson, AZ 85705, (602) 292-2640.

Mille, Sulte 43, 10c26n, Az 65705, (002) 282-2690.

CALIFORNIA: Irvine: 17891 Cartwright Dr., Irvine, CA 92714, (714) 660-1200; Roseviller: Sierra Gate Plaza, Roseville, CA 96678, 1916) 786-2905; San Diago, CA 92123, (619) 278-9601; San Diago, CA 92123, (619) 278-9601; San Diago, CA 92123, (619) 278-9601; Santa Clara; CS 95054, 408) 809-000; Torrance: 690 Knox St., Torrance, CA 90502, (213) 217-7010; Woodland Hills: 21220 Erwin St., Woodland Hills, CA 91367, (818) 704-7759.

COLORADO: Aurora: 1400 S. Potomac Ave., Suite 101, Aurora, CO 80012, (303) 368-8000.

CONNECTICUT: Wallingford: 9 Barnes Industrial Park Rd., Barnes Industrial Park, Wallingford, CT 06492, (203) 269-0074.

FLORIDA: Altamonte Springs: 370 S. North Lake Blvd, Altamonte Springs, Fl. 32701, (305) 260-2116; Ft. Lauderdale: 2950 N.W. 62nd St., Ft. Lauderdale: 2950 N.W. 62nd St., Ft. Lauderdale: Fl. 33309, (305) 973-8502; Tamps: 4803 George Rd., Suite 390, Tamps, Fl. 33634, (813) 885-7411.

GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900

ILLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (312) 640-2925.

INDIANA: Ft. Wayne: 2020 Inwood Dr., Ft. Wayne, IN 46815, (219) 424-5174; Carmel: 550 Congressional Dr., Carmel, IN 46032, (317) 573-6400.

IOWA: Cedar Rapids: 373 Collins Rd. NE, Suite 201, Cedar Rapids, IA 52402, (319) 395-9550.

KANSAS: Overland Park: 7300 College Blvd., Lighton Plaza, Overland Park, KS 66210, (913) 451-4511.

MARYLAND: Columbia: 8815 Centre Park Dr., Columbia MD 21045, (301) 964-2003.

MASSACHUSETTS: Waltham: 950 Winter St., Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W. 12 Mile Rd., Farmington Hills, MI 48018, (313) 553-1569. Grand Rapids: 3075 Orchard Vista Dr. S.E., Grand Rapids, MI 49506, (616) 957-4200.

MINNESOTA: Eden Prairie: 11000 W. 78th St., Eden Prairie, MN 55344 (612) 828-9300.

MISSOURI: St. Louis: 11816 Borman Drive, St. Louis, MO 63146, (314) 569-7600.

NEW JERSEY: Iselin: 485E U.S. Route 1 South, Parkway Towers, Iselin, NJ 08830 (201) 750-1050.

NEW MEXICO: Albuquerque: 2820-D Broadbent Pkwy NE, Albuquerque, NM 87107, (505) 345-2555.

NEW YORK: East Syrecuse: 6365 Collamer Dr., East Syrecuse, NY 13057, (315) 485-3291; Mewilles: 1639 Walt Whitman Hd., P.O. Box 2936, Pittsford: 2851 Clover St., Pittsford, NY 14534, (716) 385-6770; Poughkeepsle: 385 South Rd., Poughkeepsie, NY 12601, 1914) 473-2909.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0933; Raleigh: 2809 Highwoods Blvd., Suite 100, Raleigh, NC 27625, (919) 876-2725.

OHIO: Beachwood: 23775 Commerce Park Rd., Beachwood, OH 44122, (216) 464-6100; Beavercreek: 4200 Colonel Glenn Hwy., Beavercreek, OH 45431, (513) 427-6200.

OREGON: Beaverton: 6700 SW 105th St., Suite 110, Beaverton, OR 97005, (503) 643-6758.

PENNSYLVANIA: Blue Bell: 670 Sentry Pkwy, Blue Bell, PA 19422, (215) 825-9500.

PUERTO RICO: Hato Rey: Mercantil Plaza Bldg., Suite 505, Hato Rey, PR 00918, (809) 753-8700.

TENNESSEE: Johnson City: Erwin Hwy, P.O. Drawer 1255, Johnson City, TN 37605 (615) 461-2192.

TEXAS: Austin: 12501 Research Blvd., Austin, TX 78759, (512) 250-7655, Richardson: 1001 E. Campbell Rd., Richardson, TX 75081, (214) 880-5082; Houston: 9100 Southwest Frwy., Suite 250, Houston, TX 7074, (713) 778-6592; San Antonio: 1000 Central Parkway South, San Antonio: 17 70232, (512) 496-1779.

UTAH: Murray: 5201 South Green St., Suite 200, Murray, UT 84123, (801) 266-8972.

WASHINGTON: Redmond: 5010 148th NE, Bldg B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Brookfield: 450 N. Sunny Slope, Suite 150, Brookfield, WI 53005, (414) 782-2899.

CANADA: Nepean: 301 Moodie Drive, Mallorn Center, CANADA: Nepean: 301 Moodie Drive, Mallorn Centi Nepean, Ontario, Canada, KZH9C4, (613) 726-1970. Richmond Hill: 280 Centre St. E., Richmond Hill L4C1B1, Ontario, Canada (416) 884-9181: St. Leurent: Ville St. Leurent Quebec, 9460 Trans Canada Hwy., St. Laurent, Quebec, Canada H4S1R7, (514) 336-1860.

ARGENTINA: Texas Instruments Argentina Viamonte 1119, 1053 Capital Federal, Buenos Aires, Argentina, 541/748-3699

AUSTRALIA (& NEW ZEALAND): Texas instruments Australia Ltd.: 6-10 Talavera Rd., North Ryde (Sydney), New South Wales, Australia 2113, 2 + 887-1122; 5th Floor, 418 St. Kilda Road, Melbourne, Victoria, Australia 3004, 3 + 267-4677, 171 Philip Highway, Elizabeth, South Australia 5112, 8 + 255-2066.

AUSTRIA: Texas Instruments Ges.m.b.H.: Industriestrabe B/16, A-2345 Brunn/Gebirge, 2236-846210.

BELGIUM: Texas Instruments N.V. Belgium S.A.: 11, Avenue Jules Bondetlaan 11, 1140 Brussels, Belgium, (02) 242-3080.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda.: Rua Paes Leme, 524-7 Andar Pinheiros, 05424 Sao Paulo, Brazil, 0815-6166.

DENMARK: Texas Instruments A/S, Mairelundvej 46E, 2730 Herlev, Denmark, 2 - 91 74 00.

FINLAND: Texas Instruments Finland OY: Ahertajantie 3, P.O. Box 81, ESP00, Finland, (90) 0-461-422.

FRANCE: Texas Instruments France: Paris Office, BP 67 8-10 Avenue Morane-Saulnier, 78141 Velizy-Villacoublay cedex (1) 30 70 1003.

GERMANY [Fed. Republic of Germany]: Texas Instruments Deutschland GmbH: Haggertystrasse 1, 8050 Freising, 8161+80-4891; Kurluerstendamm 195/196, 1000 Berlin 15, 30+882-7365; III, Hagen 43/Kibbeltsrasse, 19, 4300 Essen, 201-24250; Kirchhorsterstrasse 2, 3000 Hannover 51, 511+648021; Maybachstrabe 11, 7302 Ostfildern 2-Nelingen, 711+34030.

HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Ctr., 7 Canton Rd., Kowloon, Hong Kong, (852) 3-7351223.

IRELAND: Texas Instruments (Ireland) Limited: 7/8 Harcourt Street, Stillorgan, County Dublin, Eire, 1 781677.

ITALY: Texas Instruments Italia S.p.A. Divisione Semiconduttori: Viale Europa, 40, 20093 Cologne Monzese (Milano), (02) 253001; Via Castello della Magliana, 38, 00148 Roma, (06) 522651; Via Amendola, 17, 40100 Bologna, (051) 554004.

Vis Amendola, 17, 40100 Bologna, (681) 554004.

JAPAN: Tokyo Marketing/Sales (Headquarters):
Texas instruments Japan Ltd., MS Shibaura Bidg., 9F, 413-23 Shibaura, Minater-ku, Tokyo 108, Japan Head Shibaura Bidg., 9F, 2010 Hababai Shibaura Bidg., 9F, 301 Imababai Shibaura Bidg., 18, 10-27 Meikil 4-chome, Nakamura-ku, Nagoya 450, 052-583-8691; Daiichi Seimei Bidg., 7F, 10-27 Meikil 4-chome, Nakamura-ku, Nagoya 450, 052-583-8691; Daiichi Seimei Bidg., 6F, 10-37 Meikil 4-chome, Nakamura-ku, Nagoya 450, 052-583-8691; Daiichi Seimei Bidg., 6F, 2010 Hababai Shibaura Bidg., 6F, 2010 Hababai Shibaura Bidg., 6F, 2011 Fukashi 1-chome, Matsumoto 390, Nagano-ken, 0263-33-1062, Yokohama Nishiguchi KN, Bidg., 6F, 2-84 Kita-Saiwai-cho, Nishi-ku, Yokohama 220, 263-32-1060; Yokohama Nishiguchi KN, Bidg., 6F, 28-4 Kita-Saiwai-cho, Nishi-ku, Yokohama 220, 265-32-2741. Nihon Seimei Kyoto Yasaka Bidg., 5F, 843-2 Higasti Shiokohijdon, Nishinotohi-m Higashi-hu, 259-11, Aza Harudai, Ozay Asaka, Kitaki 873, Oitaken, 09786-3-3211; Miho Plant, 2350 Kihara Mihomura, Inashik-jun 300-04, Ibaragi-ken, 0298-85-2541.

KOREA: Texas Instruments Korea Ltd., 28th Fl., Trade Tower, #159, Samsung-Dong, Kangnam-ku, Seoul, Korea 2+551-2810.

MEXICO: Texas Instruments de Mexico S.A.: Alfonso Reyes—115, Col. Hipodromo Condesa, Mexico, D.F., Mexico 06120, 525/525-3860.

MIDDLE FAST: Taxas Instruments: No. 13, 1st Floor Mannai Bidg., Diplomatic Area, P.O. Box 2633 Manama Bahrain, Arabian Gulf, 973 + 274681.

NETHERLANDS: Texas Instruments Holland B.V., 19 Hogehilweg, 1100 AZ Amsterdam—Zuidoost, 19 Hogehilweg, 1100 . Holland 20 + 5602911.

NORWAY: Texas Instruments Norway A/S: PB106, Refstad 0585, Oslo 5, Norway, (2) 155090.

PEOPLES REPUBLIC OF CHINA: Texas Instruments China Inc., Beijing Representative Office, 7-05 Citic Bldg., 19 Jianguomenwai Dajje, Beijing, China, (861) 5002255, Ext. 3750.

PHILIPPINES: Texas Instruments Asia Ltd.: 14th Floor, Ba- Lepanto Bldg., Paseo de Roxas, Makati, Metro Manila, Philippines, 817-60-31.

. SUIDUAL: Texas Instruments Equipamento Electronico (Portugal), Lda.: Rua Eng. Frederico Ulrich, 2650 Morien Da Maia, 4470 Maia, Portugal, 2-948-1003.

SINGAPORE (+ INDIA, INDONESIA, MALAYSIA, THAILAND): Texas Instruments Singapore (PTE) L. Asia Pacific Division, 101 Thompson Rd. #23-01, United Square, Singapore 1130, 350-8100.

SPAIN: Texas Instruments Espana, S.A.: C/Jose Lazaro Galdiano No. 6, Madrid 28036, 1/458.14.58.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen): S-164-93, Stockholm, Sweden, 8 - 752-5800.

SWITZERLAND: Texas Instruments, Inc., Reidstrasse 6, CH-8953 Dietikon (Zuerich) Switzerland, 1-740 2220.

TAIWAN: Texas Instruments Supply Co., 9th Floor Bank Tower, 205 Tun Hwa N. Rd., Taipei, Taiwan, Republic of China, 2 + 713-9311.

UNITED KINGDOM: Texas Instruments Limited: Manton Lane, Bedford, MK41 7PA, England, 0234 270111.

TEXAS INSTRUMENTS

A-189

