


REV.	REVISIONS				
	SYM.	SHEET	DESCRIPTION	APPROV.	DATE
B	A		Released to Production	<i>BOA</i>	2/21/79
	B		Revised to include LSI-11/23 and new wiring of slots 6 & 7	<i>BOA</i>	4/2/80

DWG. NO.

02122

SHEET 1

OF 14

<table border="1"> <tr> <td>DRAWN</td> <td>DATE</td> <td rowspan="4"> PRODUCT SPECIFICATION B03 LSI-11 COMPATIBLE SYSTEM CHASSIS </td> </tr> <tr> <td>MAS</td> <td>1-29-79</td> </tr> <tr> <td>CHECKED</td> <td>DATE</td> </tr> <tr> <td><i>Y</i></td> <td><i>2/1/79</i></td> </tr> </table>	DRAWN	DATE	PRODUCT SPECIFICATION B03 LSI-11 COMPATIBLE SYSTEM CHASSIS	MAS	1-29-79	CHECKED	DATE	<i>Y</i>	<i>2/1/79</i>	<table border="1"> <tr> <td>ENGR.</td> <td>DATE</td> </tr> <tr> <td><i>BOA</i></td> <td><i>2/21/79</i></td> </tr> <tr> <td>APPROVED</td> <td>DATE</td> </tr> <tr> <td><i>BOA</i></td> <td><i>2/21/79</i></td> </tr> </table>	ENGR.	DATE	<i>BOA</i>	<i>2/21/79</i>	APPROVED	DATE	<i>BOA</i>	<i>2/21/79</i>	 DATARAM CORPORATION CRANBURY NEW JERSEY	DWG. NO. 02122 SHEET 1 OF 14	REV. B
DRAWN	DATE	PRODUCT SPECIFICATION B03 LSI-11 COMPATIBLE SYSTEM CHASSIS																			
MAS	1-29-79																				
CHECKED	DATE																				
<i>Y</i>	<i>2/1/79</i>																				
ENGR.	DATE																				
<i>BOA</i>	<i>2/21/79</i>																				
APPROVED	DATE																				
<i>BOA</i>	<i>2/21/79</i>																				

1.0 GENERAL

The Dataram Corporation Model B03 System Chassis is a 5¼" high rack mountable chassis which contains an eight slot backplane compatible to the DEC* LSI-11* microcomputer.

Power supply, cooling and operator controls are also contained in the B03 chassis.

1.1 LSI-11 Backplane and Processor (See Figure 1)

The LSI-11 backplane consists of 8 DEC standard quad slots on 0.5 inch centers. The first slot can accommodate the quad (8.5" x 10") LSI-11 processor board (KD11-F) or either of the dual (8.5" x 5") processor boards, LSI-11/2 (KD11-HA) or LSI-11/23 (KDF11-AA).

Slots 1 through 5 and slot 8 are wired with the LSI-11 Bidirectional Asynchronous BUS on the A and B connectors and on the C and D connectors. These slots will accept any quad or dual width device which is compatible to the LSI-11 BUS including memory and peripheral controllers. Slots 6 and 7 are wired with the LSI-11 BUS on the A and B connectors. The C and D connectors are wired with the DEC C-D BUS. These slots are compatible to two board controllers which require board to board interwiring such as the DEC RLV11-AK Disk Controller.

1.2 Memory Systems

A total of 28K x 16 bits words of core or MOS memory may be addressed by the LSI-11 or LSI-11/2 processor. The upper 4K of 32K words is reserved for I/O device addresses. Two Dataram DR-115 16K x 16 core memory modules or one DR-115S 32K x 16 semiconductor memory module may be plugged into the B03 backplane.

A total of 124K x 16/18** bit words of core or MOS memory may be addressed by the LSI-11/23 processor. The upper 4K of 128K words is reserved for I/O device addresses. One Dataram DR-113S 128K x 16/18 or four DR-115S 32K x 16/18 semiconductor memory modules may be plugged into the B03 backplane. Physical space within the B03 backplane does not allow the entire 124K of address space to be configured using DR-115 16K x 16 core memory. However, combinations of various sizes of DR-115 core and DR-115S or DR-113S semiconductor memory may be installed into the B03 backplane in order to fill the address space. The DR-115 core memory utilizes LSI-11 BUS signals on the C and D connectors as well as the A and B connectors and cannot be plugged into slots 6 or 7.

*Registered trademark of Digital Equipment Corporation

**A parity control module Model P03 (P/N 69936) is available from Dataram to provide parity trap logic for the LSI-11/23.



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02122

SHEET 2

OF 14

REV.

B

The DR-115, DR-115S and DR-113S are described in Product Specifications 02097, 02108 and 02127 respectively.

1.3 System Monitoring Unit (SMU)

The SMU module, located on the lefthand side of the B03 chassis, contains all the necessary circuitry and controls for the operation of the LSI-11 microcomputer.

The power sequencing logic, line clock and operator control interface circuits are located on the SMU module. The operator control and indicator lights are installed on a panel (see Figure 1) which is mounted on the front of the SMU module.

Also included on the SMU module are indicator lights and circuits which show Disk Read/Write status when the Dataram C03 controller is installed in the B03 backplane.

2.0 SPECIFICATIONS

2.1 Front Panel Controls and Indicators

As shown in Figure 1, a set of control switches and indicators is located on the front of the B03. The following control switches and indicators are used for the operation of the LSI-11 computer:

<u>Control/ Indicator</u>	<u>Type</u>	<u>Function</u>
ENABLE/HALT	Two Position Toggle Switch	When set to ENABLE, the B HALTL line to the processor is not asserted and the processor is in the RUN mode. When set to HALT, the B HALTL line is asserted allowing the processor to execute console ODT microcode. See Section 2.3
LTC ON/OFF	Two Position Toggle Switch	When set to ON, enables the generation of the Line Time Clock (LTC) B EVNTL signal. When set to OFF, disables the Line Time Clock.
INIT	Two Position Momentary Action Toggle Switch	When lifted up, this switch will momentarily set BDCOKH low to initialize the system.
AC ON/OFF	Two Position Switch	When set to ON, applies AC power to the B03.
CPU RUN	LED Indicator	Illuminates when LSI-11 processor is in RUN state.



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02122

SHEET 3

OF 14

REV.

B

DC ON LED Indicator Illuminates when the DC voltages are within tolerance (+5 >4.6 volts and +12 >11.2 volts).

The indicators which are functional when the Dataram C03 Controller is installed in the B03 backplane are as follows:

<u>Indicator</u>	<u>Type</u>	<u>Function</u>
DISK READ	LED	Illuminates when C03 is reading from disk.
DISK WRITE	LED	Illuminates when C03 is writing to disk.

2.2 Backplane Bus Signals

2.2.1 LSI-11 BUS

Backplane pin assignments are listed and described in the following table. Only slots A and B are listed. However, for slots 1-5 and slot 8 they are identical to slots C and D.

<u>Bus Pin</u>	<u>Mnemonic</u>	<u>Description</u>
AA1	BIRQ5 L	Interrupt Request Priority Level 5 (LSI-11/23)
AB1	BIRQ6 L	Interrupt Request Priority Level 6 (LSI-11/23)
AC1	BDAL16 L	Extended Address Bits (LSI-11/23)
AD1	BDAL17 L	
AE1	SSPARE1	} Special Spare (not assigned, not bussed) } Available for User Interconnections
AF1	SSPARE2	
AH1	SSPARE3	
AJ1	GND	Ground - System Signal Ground and DC Return
AK1	MSPAREA	Maintenance Spares - Normally connected together on the backplane at each option location (not bussed connection)
AL1	MSPAREA	
AM1	GND	Ground - System Signal Ground and DC Return
AN1	BDMRL	Direct Memory Access (DMA) Request - A device asserts this signal to request bus mastership. The processor arbitrates bus mastership between itself and all DMA devices on the bus. If the processor is not bus master(it has completed a bus cycle and BSYNC L is not being asserted by the processor), it grants bus mastership to the requesting device by asserting BDMGO L. The device responds by negating BDMR L and asserting BSACK L.
AP1	BHALT L	Processor HaIt - When BHALT L is asserted, the processor responds by halting normal program execution. External interrupts are ignored, but memory refresh interrupts



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02122

REV.

SHEET

4

OF 14

B

(enabled if W4 on M7264 and M7264-YA processor modules is removed) and DMA request/grant sequences are enabled. When in HALT state, processor executes ODT microcode and console device operation is invoked.

AR1 BREF L Memory Refresh-Asserted by a processor microcode-generated refresh interrupt sequence (when enabled) or by a DMA device. This signal forces all dynamic MOS memory units requiring bus refresh signals to be activated for each BSYNC L/BDIN L bus transaction

CAUTION

The user must avoid using multiple DMA data transfers (Burst or "hog" mode) that could delay refresh operation. Complete refresh cycles must occur once every 1.6 ms, if required.

AS1 +12B +12V Battery Power-Secondary +12V power connection
Battery power can be used with certain devices.

AT1 GND Ground-System signal ground and DC return

AU1 PSPARE1 Spare (Not assigned-Customer usage not recommended)

AV1 +5B +5V Battery Power-Secondary +5V power connection
Battery power can be used with certain devices.

BA1 BDCOK H DC Power OK-Power supply-generated signal that is asserted when there is sufficient DC voltage available to sustain reliable system operation.

BB1 BPOK H Power OK-Asserted by the power supply when primary power is normal. When negated during processor operation, a power fail trap sequence is initiated.

BC1 SSPARE4 Special spare-Bussed connection all LSI-11 Bus slots
BD1 SSPARE5 Special spare-Bussed connection all LSI-11 Bus slots
BE1 SSPARE6 Special spare-Bussed connection all LSI-11 Bus slots
BF1 SSPARE7 Special spare-Bussed connection all LSI-11 Bus slots
BH1 SSPARE8 Special spare-Bussed connection all LSI-11 Bus slots

BJ1 GND Ground-System signal ground and DC return

BK1 MSPAREB Maintenance Spare-Normally connected together on
BL1 MSPAREB the backplane at each option location (not a bussed connection).

BM1 GND Ground-System signal ground and DC return

BN1 BSACK L This signal is asserted by a DMA device in response to the processor's BDMGO L signal indicating that the DMA device is bus master.

BP1 BIRQ7 L Interrupt request priority level 7 (LSI-11/23)



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.	02122	REV.	B
SHEET	5	OF	14

<u>Bus Pin</u>	<u>Mnemonic</u>	<u>Description</u>
BR1	BEVNT L	External Event Interrupt Request-When asserted, the processor responds (if PS bit 7 is 0) by entering a service routine via vector address 100g. A typical use of this signal is a line time clock interrupt.
BS1	PSPARE 4	Spare (Not assigned. Customer usage not recommended.)
BT1	GND	Ground-System signal ground and DC return
BU1	PSPARE2	Spare (not assigned. Customer usage not recommended.)
BV1	+5	+5V Power-Normal +5V DC system power
AA2	+5	+5V Power-Normal +5V DC system power
AB2	-12	-12V Power-Voltage (Available as an option in the B03)

NOTE

DRC and DEC LSI-11 modules which require negative voltages contain an inverter circuit (on each module) which generates the required voltage(s), hence, -12V power is not required with Dataram or Digital-supplied options.

AC2	GND	Ground-System signal ground and DC return
AD2	+12	+12V Power-12V DC system power
AE2	BDOUT L	Data Output-BDOUT, when asserted, implies that valid data is available on BDAL<0:15>L and that an output transfer, with respect to the bus master device, is taking place. BDOUT L is deskewed with respect to data on the bus. The slave device responding to the BDOUT L signal must assert BRPLY L to complete the transfer.
AF2	BRPLY L	Reply-BRPLY L is asserted in response to BDIN L or BDOUT L and during IAK transaction. It is generated by a slave device to indicate that it has placed its data on the BDAL bus or that it has accepted output data from the bus.
AH2	BDIN L	Data Input-BDIN L is used for two types of bus operation: 1. When asserted during BSYNC L time, BDIN L implies an input transfer with respect to the current bus master and requires a response (BRPLY L). BDIN L is asserted when the master device is ready to accept data from a slave device.



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02122

SHEET 6

OF 14

REV.

B

<u>Bus Pin</u>	<u>Mnemonic</u>	<u>Description</u>
		<p>2. When asserted without BSYNC L, it indicates that an interrupt operation is occurring.</p> <p>The master device must deskew input data from BRPLY L.</p>
AJ2	BSYNC L	Synchronize-BSYNC L is asserted by the bus master device to indicate that it has placed an address on BDAL<0:17>L. The transfer is in process until BSYNC L is negated.
AK2	BWTBT L	<p>Write/Byte-BWTBT L is used in two ways to control a bus cycle:</p> <ol style="list-style-type: none"> 1. It is asserted during the leading edge of BSYNC L to indicate that an output sequence is to follow (DATO or DATOB), rather than an input sequence. 2. It is asserted during BDOUT L in a DATOB bus cycle for byte addressing.
AL2	BIRQ4 L	Interrupt Request-A device asserts this signal when its Interrupt Enable and Interrupt Request flip-flops are set. If the PS word bit 7 is 0, the processor responds by acknowledging the request by asserting BDIN L and BIAKO L.
AM2 AN2	BIAKI L BIAKO L	Interrupt Acknowledge Input and Interrupt Acknowledge Output-This is an interrupt acknowledge signal which is generated by the processor in response to an interrupt request (BIRQ L). The processor asserts BIAKO L, which is routed to the BIAKI L pin of the first device on the bus. If it is requesting an interrupt, it will inhibit passing BIAKO L. If it is not asserting BIRQ L, the device will pass BIAKI L to the next (lower priority) device via its BIAKO L pin and the lower priority device BIAKI L pin. (See Figure 2).
AP2	BBS7 L	Bank 7 Select-The bus master asserts BBS7 L when an I/O device address in the upper 4K address range is placed on the bus. BSYNC L is then asserted and BBS7 remains active for the duration of the addressing portion of the bus cycle.
AR2 AS2	BDMGI L BDMGO L	DMA Grant-Input and DMA Grant Output-This is the processor-generated daisy-chained signal which grants bus mastership to the highest priority DMA device along the bus. The processor generates BDMGO L, which is routed to the BDMGI L pin of the first device on the bus.



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02122

SHEET

7

OF 14

REV.

B

Bus
Pin

Mnemonic

Description

If it is requesting the bus, it will inhibit passing BDMGO L. If it is not requesting the bus, it will pass the BDMGI L signal to the next (lower priority) device via its BDMGO L pin. The device asserting BDMR L is the device requesting the bus and it responds to the BDMGI L signal by negating BDMR, asserting BSACK L, assuming bus mastership and executing the required bus cycle. (See Figure 2.)

CAUTION

DMA device transfers must not interfere with the memory refresh cycle.

AT2	BINIT L	Initialize-BINIT is asserted by the processor to initialize or clear all devices connected to the I/O bus. The signal is generated in response to a power-up condition (the negated condition of BDCOK H) or by executing a RESET instruction.
AU2	BDALO L	Data/Address Lines-These two lines are part of the 16-line data/address bus over which address and data information are communicated. Address information is first placed on the bus by the bus master device. The same device then either receives input data from, or outputs data to the addressed slave device or memory over the same bus lines.
BA2	+5	+5V Power-Normal +5V DC system power
BB2	-12	-12V Power-Voltage is not available in B03.
BC2	GND	Ground-System signal ground and DC return
BD2	+12	+12V Power-+12V system power
BE2	BDAL2 L	Data/Address Lines-These 14 lines are part of the 16-line data/address bus previously described.
BF2	BDAL3 L	
BH2	BDAL4 L	
BJ2	BDAL5 L	
BK2	BDAL6 L	
BL2	BDAL7 L	
BM2	BDAL8 L	
BN2	BDAL9 L	
BP2	BDAL10 L	
BR2	BDAL11 L	
BS2	BDAL12 L	
BT2	BDAL13 L	
BU2	BDAL14 L	
BV2	BDAL15 L	



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02122

SHEET 8


OF 14

REV.

B

2.2.2 C-D Bus

The C and D connectors of slots 6 and 7 are wired according to the diagram below.



C-D BUS

Viewed from Wiring Side

2.3 LSI-11 Microcomputer Installation

The Quad LSI-11 (KD11-F), the Dual LSI-11/2 (KD11-HA) or the LSI-11/23 (KDF11-HA) Microcomputer may be installed into the B03 backplane.

Figure 2 shows the recommended locations for installations of the LSI-11 processor and also the routing of the bus priority chain signals.

2.4 Module Installation

LSI-11 compatible memory systems and interface modules may be installed in the B03 backplane using the following rules:

1. The first Dataram DR-115 (16K) core memory system should be installed in slot 8.
2. If a second DR-115 core memory system is required, it should be installed in slot 5 or above. Do not install in either slot 6 or slot 7.
3. Bus priority chain shall not be broken between DMA devices. Non-DMA devices (such as memory) have jumpers to continue priority chain. Dataram LSI continuity cards (P/N 69915) may also be installed in unused slots to continue chain.

2.5 Power Supply

The power supply in the standard B03 chassis provides two DC voltages +5V and +12V. These voltages are supplied to the LSI backplane.

Another version of the B03 has an additional voltage of -12 volts at 1 amp.

The specifications for the power supply in the standard B03 are as follows.

2.5.1 Output Current

- | | | | |
|-----|-----------|---|-----------|
| (a) | +12 Volts | : | 8.0 Amps |
| (b) | +5 Volts | : | 24.0 Amps |

2.5.2 Regulation, DC

The maximum deviation with AC line voltage variations, load current varied from min. load to full load and AC line frequency variations of ± 2 Hz are as follows:

- | | | | | |
|-----|-----------|---|-------------|-------------------------|
| (a) | +12 Volts | : | $\pm 0.1\%$ | (0.5 Amp minimum load) |
| (b) | +5 Volts | : | $\pm 0.1\%$ | (1.5 Amps minimum load) |



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO. 02122

SHEET 10 OF 14

REV.

B

2.5.3 Ripple and Noise

The maximum ripple and noise for the output voltage under all specified AC line and load conditions is:

(a)	+12 Volts	:	24 mvpp
	+5 Volts	:	10 mvpp

2.5.4 Transient Response

Voltage variation for the +12 volt and +5 volt outputs does not exceed +2% for load current changes.

(a)	+12 Volts	:	A 4 amp/microsecond change
(b)	+5 Volts	:	A 2 amp/microsecond change

2.5.5 AC Input Requirements

Voltage

115/230 VAC, Single Phase, 47-63Hz
Voltage changeover from 115 to 220 VAC is via an internal slide switch.

Current

With a fully loaded power supply:

115V	-	4 amps
230V	-	2 amps

2.6 LSI-11 Processor and Software

Complete hardware and software specifications are available from the Digital Equipment Corporation publication "Microcomputer Handbook". The B03, being LSI-11 based, will run all operating systems and programming languages available for the LSI-11 microcomputer. At present, three operating systems are available from DEC. These are RT-11, RSX-11S and RSX-11M.

2.7 Mechanical and Environmental Data

The B03 chassis occupies 5½" of space in a standard 19" rack. Depth clearance required is 21".

All modules are plugged horizontally into the front of the B03 chassis. The power supply is located in the rear of the chassis. A fan assembly is located between the memory modules and the power supply for system cooling. Air flow is from right to left. The B03 chassis is supplied with mounting rails.

2.7.1 Weight

61 pounds (27.67kg)

2.7.2 Storage Temperature

-40⁰ to +80⁰C

2.7.3 Operating Temperature

0⁰ to +60⁰C

2.7.4 Relative Humidity

Up to 95% without condensation

3.0 ORDERING INFORMATION

The following part numbers have been assigned to the B03 system chassis and accessories:

<u>Part Number</u>	<u>Description</u>
69910	B03 System Chassis consisting of 8 slot backplane, SMU, power supply and chassis slides
69916	B03 System Chassis as above with additional -12 volt power supply
65038	Cable Assembly SMU to C03
65039	SMU Module
65040	Chassis Slide Set
60078	Power Supply B03 (+5, +12)
60035	B03 Subchassis and Backplane Assembly
69915	LSI Continuity Card
69936	P03 LSI-11/23 Parity Control Module



DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO.

02122

SHEET 12

OF 14

REV.

B





Figure 1



LSI-11 BACKPLANE
FRONT VIEW

NOTES:

1. Quad LSI-11 (KD11-F) should be installed in slot 1.
2. Dual LSI-11 (KD11-HA) or LSI-11/23 (KDF11-AA) should be installed in connectors A and B of slot 1.
3. LSI-11 BUS is wired on A and B connectors of all slots and C and D connectors of slots 1-5 and 8. C and D connectors of slots 6 and 7 are wired with C-D Bus.
4. RLV11-AK controllers should be installed in slots 6 and 7.
5. Do not install DRC DR-115 core memory or DEC MMV11-A core memory in slots 6 or 7.

Figure 2




DATARAM CORPORATION
CRANBURY NEW JERSEY

DWG. NO. 02122
SHEET 14 OF 14

REV. B


REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A		RELEASED TO PROD-DATARAM FORMAT	3-3-80	
B		PER ECN # W010	10-16-80	
C		PER ECN # W022	2-19-81	



- ⑤ INTEGRATED CIRCUITS MARKED WITH THIS SYMBOL, * HAVE VOLTAGE SUPPLIED BY +5V, ALL OTHERS HAVE VOLTAGE SUPPLIED BY +5VP
 - ④ FOR 60 CYCLE OPERATION JUMPER E1 TO E2.
 - 3. FOR ASSEMBLY DRAWING SEE DRAWING NO. B03104001.
 - 2. RESISTANCE VALUES ARE IN OHMS, 1/4W, 5%.
 - 1. CAPACITANCE VALUES ARE IN MICROFARADS.
- NOTES: UNLESS OTHERWISE SPECIFIED.

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± .XX ± .XXX ± / °		CONTRACT NO.		DATARAM CORPORATION CRANBURY NEW JERSEY SCHEMATIC DIAGRAM OPERATORS CONSOLE UNIT	
MATERIAL		APPROVALS			
FINISH		DATE		DRAWN H D KOGA 3-3-80	
NEXT ASSY USED ON		CHECKED		11-26-80	
APPLICATION		APPROVED		11-26-80	
DO NOT SCALE DRAWING		SCALE NONE		SHEET 1 OF 1	

REVISIONS	
NO.	DESCRIPTION
A	RELEASED PER ED 2304




- 1 AC HOT
- 2 AC NEU.
- 3 GND
- 4 NC

THE INFORMATION AND DESIGNS CONTAINED HEREIN ARE THE EXCLUSIVE PROPERTY OF ELPAC ELECTRONICS, INC. AND THE USE THEREOF WITHOUT THE EXPRESS AND WRITTEN CONSENT OF ELPAC ELECTRONICS, INC. IS PROHIBITED.

NO. REQD.	PART NO.	DESCRIPTION	DATE
LIST OF MATERIAL			
		ELEXON POWER SYSTEMS SANTA ANA, CALIF.	
TOLERANCES UNLESS OTHERWISE SPECIFIED		J. HOLLAND	12-20-77
X ±		<i>Terry Pugh</i>	<i>12/27</i>
XX ± .020			
XXX ± .010			
ANGLES ±			
SIZE	CODE IDENT. NO.	12990	
D			
SCALE			

160C
NEXT ASBY USED ON
APPLICATION

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
A		RELEASED TO PRODUCTION	12/19/79	BZ
B		PER ECN #W014.	11/16/80	mg





- NOTES: UNLESS OTHERWISE SPECIFIED
- POWER AND GROUND ARE DENOTED BY THE FOLLOWING SYMBOLS:
 - - DENOTES GROUND
 - ▲ - DENOTES +5V
 - - DENOTES -12V
 - ⊙ - DENOTES +12V
 - BATTERY CONNECTION (P1-6) NORMALLY JUMPED TO +5V (P1-5) VIA POWER SUPPLY P1 CONNECTOR. WHEN EXTERNAL BATTERY IS USED, REMOVE POWER SUPPLY CONNECTOR JUMPER.
 - +12V BATTERY IS NOT NORMALLY CONNECTED TO +12V.

DUPLICATE OF ORIGINAL DRAWING		UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE FRACTIONS DECIMALS ANGLES = .XX ± = .XXX ± =		CONTRACT NO.	
DATE <u>DEC 19 1979</u>		MATERIAL		APPROVALS DATE	
FINISH		DRAWN <u>JL WEITZ</u> 12/13/79		CHECKED <u>[Signature]</u> 12/19/79	
65027 MODEL B03		APPROVED <u>[Signature]</u> 12/19/79		SCHEMATIC BACKPLANE	
NEXT ASSY USED ON		APPLICATION DO NOT SCALE DRAWING		B03 LSI-11	
SCALE		SIZE D		CODE IDENT NO 50473	
		DRAWING NO 03209		SHEET 1 OF 1	

DATARAM CORPORATION
CRANBURY NEW JERSEY


REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	A	RELEASE TO PRODUCTION		
	B	WAS DWG. NO. B03201001		



- 4. APPLY FOAM TAPE (ITEM 30) TO BOTH SURFACES OF CABLE RELIEF ASSEMBLY.
 - 2. FINAL ASSY TO BE IDENTIFIED PER CONFIGURATION CONTROL SPEC. B03500001.
 - 2. TB1 MOUNTED ON REAR OF POWER SUPPLY
 - 1. ALL MOUNTING HARDWARE SUPPLIED WITH SLIDE.
- NOTES: UNLESS OTHERWISE SPECIFIED

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± .005 ± .02 ±		CONTRACT NO.		DATARAM CORPORATION CRANBURY NEW JERSEY	
MATERIAL		APPROVALS		DATE	
FINISH		DRAWN		12-13-77	
NEXT ASSY USED ON		CHECKED		ENG.	
APPLICATION		APPROVED		REV. B	
DO NOT SCALE DRAWING		SIZE C		CODE IDENT NO. 50473	
		DRAWING NO. 69910		SHEET 1 OF 1	

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
C	RELEASED PER EO 2472	11-78	J.M.



Pin	Output
1	+5V
2	+5V
3	+5V
4	NC
5	NC
6	NC
7	NC
8	NC
9	NC
10	+5V RTN
11	+5V RTN
12	+5V RTN

Pin	Output
3	+12V
2	+12V
1	NC
6	NC
5	NC
4	20VAC (AC1)
9	NC
8	NC
7	20VAC (AC2)
10	+12V RTN
11	+12V RTN
12	20VAC CT

THE INFORMATION AND DESIGNS CONTAINED HEREIN ARE THE EXCLUSIVE PROPERTY OF ELPAC ELECTRONICS, INC. AND THE USE THEREOF WITHOUT THE EXPRESS AND WRITTEN CONSENT OF ELPAC ELECTRONICS, INC. IS PROHIBITED.

⊕ DENOTE MALE PIN, PINS NOT CODED ARE FEMALE
 μF ALL CAPACITOR VALUES ARE IN MICROFARADS
 Ω ALL RESISTOR VALUES ARE IN OHMS. 1/2W, 5%
 NOTES: UNLESS OTHERWISE SPECIFIED


NO. REQD	PART NO.	DESCRIPTION	ITEM
LIST OF MATERIAL			
		ELPAC ELEXON POWER SYSTEMS SANTA ANA, CALIF.	
		SCHEMATIC DIAGRAM	
		SIZE	CODE IDENT NO.
		D	12993
		SCALE: NONE	SHEET 1

ICOGA	APPLY
USED OR	APPLICATION



TOLERANCES UNLESS OTHERWISE SPECIFIED
 .010 ± .005
 .030 ± .005
 .060 ± .005
 .120 ± .005
 .250 ± .005
 .500 ± .005
 1.000 ± .005
 2.000 ± .005
 5.000 ± .005
 10.000 ± .005
 20.000 ± .005
 50.000 ± .005
 100.000 ± .005
 200.000 ± .005
 500.000 ± .005
 1000.000 ± .005

J. HOLLAND
Tony J. Holland
 12-13-77
 12/2/77

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	B	REDESIGN CIRCUIT	3-10-80	
	C	REVISED PER E.O.	4-10-80	



- 7 ALL COMPONENTS TO BE MOUNTED IN ACCORDANCE WITH DATARAM QC SPEC 2QC2000.
 - 6 SQUARE PADS INDICATE PIN NO. 1 ON ALL COMPONENTS AND POSITIVE POLARITY ON CAPACITORS.
 - 5 MARK ASSEMBLY NUMBER, LATEST REVISION LETTER AND SERIAL NUMBER WITH .12 HIGH CHARACTERS USING BLACK INK, CHARACTERS TO BE PERMANENT AND LEGIBLE.
 - 4 COMPONENT LEAD TRIM AND SOLDER BUILD-UP AS NOTED.
 - 3 INSTALL AFTER FLOW SOLDER.
 - 2 COMPONENT DESIGNATIONS ARE FOR REFERENCE PURPOSES ONLY AND DO NOT APPEAR ON COMPONENT PART.
 - 1 FOR SCHEMATIC DIAGRAM SEE DRAWING NUMBER B03106001.
- NOTES: UNLESS OTHERWISE SPECIFIED.



ITEM 4
BEND LEADS TO
DIMENSIONS SHOWN
TYP 4 PL

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± / XX ± .02 ± / XXX ± .010 ± /		CONTRACT NO.		DATARAM CORPORATION CRANBURY NEW JERSEY	
MATERIAL		APPROVALS	DATE	ASSEMBLY- PRINTED WIRING BOARD LSI-II SYSTEM MONITORING UNIT	
FINISH		DRAWN: L. FRANZKE CHECKED: M. [Signature] ENG: [Signature]	4-10-80	SIZE: D CODE IDENT NO: 50473 DRAWING NO: B03104001 REV: C	
NEXT ASSY	USED ON	APPROVED		SCALE: 1/1	SHEET / OF /
APPLICATION		DO NOT SCALE DRAWING		500076 C	