

TEXT LISTING

068-000311-04

PROGRAM

WRITABLE CONTROL STORE
DIAGNOSTIC, PART D

TEXT TAPE

097-000311-04

ABSTRACT

THIS PROGRAM IS 4 OF 4 DESIGNED TO VERIFY THE OPERATION OF THE WRITABLE CONTROL STORE OPTION (WCS).

THIS PROGRAM SHOULD NOT BE RUN UNTIL ALL THE C.P. AND I/O TEST PROGRAMS HAVE BEEN SUCCESSFULLY EXECUTED.

0001 WCSD MACRU REV 06.20 14:40:09 08/30/77 10002 WCSD
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

?
? TITLE WCSD
? ECLIPSE WRITABLE CONTROL STORE TEST
? PART 4
?

? NAME: WCSD.TX PART NUMBER: 097-000311
? DESCRIPTION: WRITABLE CONTROL STORE DIAGNOSTIC, PART D
? REVISION HISTORY:
? REV. DATE
? 00 06/06/75
? 01 12/19/75
? 02 04/02/76
? 03 08/06/76
? 04 09/02/77
? COPYRIGHT © DATA GENERAL CORPORATION, 1975, 1976, 1977
? ALL RIGHTS RESERVED.

10005 WCSU

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58

4.0
4.1
4.2

PROGRAM DESCRIPTION

5.0
5.1
5.2
5.3

10006 WCSU

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

4.0
4.1
4.2

PROGRAM DESCRIPTION

5.0
5.1
5.2
5.3

0007 WCSU

01 WCS ENTRY ERROR

02 IF A DECI ADDRESSING ERROR OCCURS WHILE ATTEMPTING TO

03 ENTER WCS VIA AN XOP1 INSTRUCTION, THE PROGRAM WILL

04 PROBABLY EXECUTE ONE MICRO-INSTRUCTION IN WCS RAM

05 AND RETURN TO THE LOCATION OF THE XOP1+1. THE PROGRAM

06 MUST BE MICRO-INSTRUCTED STARTING AT THE XOP1

07 INSTRUCTION TO TRACE THE FAILING FLOW.

08

09

10 WCS EXIT ERROR

11

12 IF AN ERROR OCCURS IN AN ATTEMPT TO EXIT WCS, THE TEST

13 WOULD RETURN TO THE LOCATION SPECIFIED BY THE PC.

14

15

16 EXPECTED RESULTS INCORRECT

17

18

19

20 IF THE "TEST" MICRO-ROUTINE CAN BE EXECUTED IN WCS

21 AND A SUCCESSFUL EXIT IS MADE BACK TO THE TEST PROGRAM,

22 BUT THE RESULTS ARE INCORRECT, THE "TEST" MICRO-ROUTINE

23 MUST BE CAREFULLY EXAMINED TO DETERMINE

24 ITS PROPER EXECUTION.

25

26 THE FAILING SEQUENCE MAY BE SINGLE INSTRUCTED STARTING

27 AT THE POINT PRECEDING THE XOP1 INSTRUCTION WHERE

28 THE AC'S ETC. ARE INITIALIZED UP TO BUT NOT INCLUDING

29 THE XOP1 INSTRUCTION. AT THE XOP1 INSTRUCTION, ONE MAY

30 MICRO INSTRUCT THROUGH THE XOP1, AND INTO WCS. NOTE THAT

31 THE PAGE BITS ON THE ROM ADDRESS LIGHTS WILL EQUAL 10

32 WHEN ENTRY TO PAGE 2 WCS IS MADE. THE TEST MICRO-ROUTINE

33 MAY THEN BE MICRO-INSTRUCTED.

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

0008 WCSU

01

02

03

04

05

06

07

08

09

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

6.1 XOP1 INSTRUCTION

XOP1 ACS,ACD,ENTRY NUMBER

WHEN AN XOP1 INSTRUCTION IS LOADED INTO THE IR BY A LOIR OR NLDIR MICRO-ORDER, THE SUBSEQUENT PHANTOM MICROINSTRUCTION HAS A DECI MICRO-ORDER IN ITS STATE CHANGE FIELD, AND SPECIAL HARDWARE FORCES THE SUCCEEDING MICROINSTRUCTION TO BE READ FROM PAGE 2 (THE CONTROL STORE RAM). SINCE DECI MAY YIELD A UNIQUE ADDRESS FOR EACH OF THE SIXTEEN POTENTIAL ENTRY NUMBERS IN AN XOP1 INSTRUCTION, EACH ENTRY NUMBER MAY SELECT THE BEGINNING OF A DIFFERENT MICROROUTINE IN THE CONTROL STORE RAM.

INFORMATION IS LOADED INTO WCS BY THREE I/O INSTRUCTIONS. THESE I/O INSTRUCTIONS MUST BE EXECUTED IN PAIRS. THE FIRST SPECIFIES WHERE INFORMATION IS TO BE STORED IN WCS. THE SECOND SENDS THE INFORMATION (A DECODE ADDRESS OR A PART OF A MICRO-INSTRUCTION) TO WCS.

6.2 SPECIFY ADDRESS

DOA AC,WCS

THE CONTENTS OF THE SPECIFIED AC ARE TRANSFERRED TO THE WCS ADDRESS REGISTER. THE FORMAT OF THE INFORMATION IN THE REGISTER IS DEPENDENT UPON WHETHER THE USER IS TRANSFERRING DECODE ADDRESSES OR MICROINSTRUCTIONS INTO WCS. IF THIS SPECIFY ADDRESS INSTRUCTION IS TO BE FOLLOWED BY A LOAD MICROCODE INSTRUCTION, THE CONTENTS OF THE SPECIFIED AC ARE INTERPRETED AS FOLLOWS:

BITS CONTENTS

0-5 UNUSED

6-13 EIGHT-BIT ADDRESS SPECIFYING A LOCATION IN PAGE 2 OF THE CONTROL STORE TO BE LOADED BY THE FOLLOWING LOAD MICROCODE INSTRUCTION.

14-15 TWO-BIT SUBWORD SELECTOR SPECIFYING WHICH OF THE 56 BITS IN THE SPECIFIED LOCATION WILL BE LOADED BY THE FOLLOWING LOAD MICRO-CODE INSTRUCTION. SUBWORDS IN A MICROINSTRUCTION ARE NUMBERED AS FOLLOWS: SUBWORD 0 IS BITS 0-15; SUBWORD 1 IS BITS 16-31; SUBWORD 2 IS BITS 32-47; SUBWORD 3 IS BITS 48-55.

IF THE SPECIFY ADDRESS INSTRUCTION IS TO BE FOLLOWED BY A LOAD DECODE ADDRESS INSTRUCTION, THE CONTENTS OF THE SPECIFIED AC ARE INTERPRETED AS FOLLOWS:


```

0011 WCSD
01 ? A REG/B REG FIELD OF ROM WORD
02 ?
03 ?
04 U00000 .DUSR ACS=0 ?ACS
05 000001 .DUSR AD1=1 ?SELECT AC=ACD*1
06 000002 .DUSR ACD=2 ?ACD
07 000004 .DUSR GRS=4 ?GR SPECIFIED BY IR BITS 1-2.
08 000005 .DUSR GRS=5 ?GR SPECIFIED BY IR BITS 3-4,*1.
09 000006 .DUSR GRU=6 ?GR SPECIFIED BY IR BITS 3-4.
10 000010 .DUSR AC0=10 ?AC0
11 000011 .DUSR AC1=11 ?AC1
12 000012 .DUSR AC2=12 ?AC2
13 000013 .DUSR AC3=13 ?AC3
14 000014 .DUSR GR0=14 ?GR 0
15 000015 .DUSR GR1=15 ?GR 1
16 000016 .DUSR GR2=16 ?GR 2
17 000017 .DUSR GR3=17 ?(PC) GR 3
18 000017 .DUSR PC=17 ?(GR3)
19
20
21
22
23
24 ? ALU FIELD OF ROM WORD (2)
25 ?
26 ? :CIN=CARRY IN
27 ? :C=COMPLEMENT
28 ?
29 ?
30 ?
31 ?
32 ?A+CIN
33 ?A+B+CIN
34 000001 .DUSR APB=1
35 000002 .DUSR AI=2 ?A+1
36 000003 .DUSR APCB=3 ?A+CB+CIN
37 000004 .DUSR AMI=4 ?A-1+CIN
38 000005 .DUSR APA=5 ?A+A+CIN
39 000006 .DUSR APAI=6 ?A+A+1
40 000007 .DUSR APBI=7 ?A+B+1
41 000010 .DUSR AMB=10 ?A-B
42 000011 .DUSR CA=11 ?CA
43 000012 .DUSR AOB=12 ?A OR B
44 000013 .DUSR AXB=13 ?A XOR B
45 000014 .DUSR ANB=14 ?A AND B
46 000015 .DUSR ANCB=15 ?A AND CB
47 000016 .DUSR CANB=16 ?CA AND B
48 000017 .DUSR ANCB=17 ?CA AND BJC
49 ?
50 ? SHIFT FIELD OF ROM WORD (3)
51 F0=0 ?STRAIGHT,0=SHIFT0
52 000001 .DUSR FC=1 ?STRAIGHT,CARRY-SHIFT0
53 000002 .DUSR FI=2 ?STRAIGHT,ION-SHIFT0
54 000003 .DUSR FA=3 ?STRAIGHT,ALL 16 BITS
55 000004 .DUSR L0=4 ?LEFT,0-SHIFT15
56 000005 .DUSR LL=5 ?LEFT,LINK-SHIFT15
57 000006 .DUSR LS=6 ?LEFT,OBIT-SHIFT15
58 000007 .DUSR LC=7 ?LEFT,CRY ENAB-SHIFT15
59 000010 .DUSR R0=10 ?RIGHT,0-SHIFT0
60 000011 .DUSR RL=11 ?RIGHT,LINK-SHIFT0

0012 WCSD
01 000012 .DUSR RM=12 ?RIGHT,MULS CRY-SHIFT0
02 000013 .DUSR RC=13 ?RIGHT,CRY ENAB-SHIFT0
03 000014 .DUSR SW=14 ?SWAP BYTES
04
05
06 ? LOAD FIELD OF ROM WORD
07 ?
08 000001 .DUSR L=1 ?SHIFT<0-15> = AREG<0-15> (4)
09 ?
10 ? CARRY FIELD OF ROM WORD
11 ?
12
13 000000 .DUSR N=0 ?NO EFFECT
14 000001 .DUSR SET=1 ?1 = CARRY
15 000002 .DUSR CLR=2 ?0 = CARRY
16 000003 .DUSR ALC=3 ?ENABLE ALC LOGIC
17
18 ? MA FIELD OF ROM WORD
19 ?
20
21 000001 .DUSR S=1 ?ALU<1-15> = LA<1-15>,START MEMORY (5)
22 ?
23 ? MBUS FIELD OF ROM WORD
24 ?
25
26 000001 .DUSR RMOD=1 ?READ,NO RELEASE (6)
27 000002 .DUSR WRIT=2 ?WRITE AND RELEASE
28 000003 .DUSR READ=3 ?READ AND RELEASE
29 ?
30 ? RAND1 FIELD OF ROM WORD
31 ?
32
33 000001 .DUSR OCH=1 ?ALLOW DATA CHANNEL BREAK
34 000002 .DUSR SCND=2 ?(OBIT XOR ALU0 SAVE XOR CRYD)C = OBIT,
35 ?ALU0 = ALU0 SAVE (7)
36 000003 .DUSR IOTR=3 ?IO TRANSFER (6)
37 000004 .DUSR IOPS=4 ?I/O PULSE (6)
38 000005 .DUSR FPDA=5 ?FLOATING POINT DATA
39 000006 .DUSR CNDA=6 ?CONSOLE DATA SWITCHES = MEM<0-15>
40 000007 .DUSR STIR=7 ?MEM<0-15> = IR<0-15> (7)(6)
41
42
43
44
45
46 ? RAND2 FIELD OF ROM WORD
47 ?
48 000001 .DUSR BMEM=1 ?BREG<0-15> = MEM<0-15>
49 000002 .DUSR DECL=2 ?CARRY = CIN;SHIFT<12-15> = AREG<12-15>
50 000003 .DUSR LCNT=3 ?ALU<12-15> = COUNT<12-15>
51 000004 .DUSR PLE=4 ?SYRST IF PMR FF=1
52 000005 .DUSR IUFF=5 ?0 = IUN
53 000006 .DUSR CNIN=6 ?CUNSOLE FUNCTION CODE = MEM<1-4> (6)
54 000007 .DUSR LPST=7 ?LOAD PROCESSOR STATE
55
56 ? STATE CHANGE FIELD OF ROM WORD (9)
57 ?
58
59 000000 .DUSR LDIR=0 ?PHANTOM;MEM=IR,17-COUNT,1=OBIT,
60 ?0=ALU0 SAVE,0 = ION PEND (6)(10)

```


10015 WCSO

01 ?

02 ?

03 ?

04 ?

05 ?

06 ?

07 ?

08 ?

09 ?

10 ?

11 ?

12 ?

13 ?

14 ?

15 ?

16 ?

17 ?

18 ?

19 ?

20 ?

21 ?

22 ?

23 ?

24 ?

25 ?

26 ?

27 ?

28 ?

29 ?

30 ?

31 ?

32 ?

33 ?

34 ?

35 ?

36 ?

37 ?

38 ?

39 ?

40 ?

41 ?

42 ?

43 ?

44 ?

45 ?

46 ?

47 ?

48 ?

49 ?

50 ?

51 ?

52 ?

53 ?

54 ?

55 ?

56 ?

57 ?

58 ?

59 ?

60 ?

I=0 TESTER DESCRIPTION

9.0

9.1 TEST BOARD COMMANDS

IORST - CLEAR THE TESTER
 NIQC 0 - CLEAR THE TESTER(NEW MODE)
 INTA - READ THE DATA BUFFER (NOT NEW MODE)
 DIC - READ THE PULSE DETECTORS
 DIR - READ THE DATA BUFFER
 DIA - READ THE DCH ADDRESS BUFFER (NEW MODE)
 DDA - LOAD THE DATA BUFFER
 DOB - LOAD THE FUNCTION BUFFER
 DDC - LOAD THE DATA AND DCH ADDRESS BUFFERS

9.2 FUNCTION REGISTER BIT ASSIGNMENTS

BIT 0 SET DCH SYNC
 BIT 1 SET DCH MODE0
 BIT 2 SET DCH MODE1
 BIT 3 SET PI SYNC
 BIT 4 BUSY (IF NOT NEW MODE)
 BIT 5 DONE (IF NOT NEW MODE)
 BIT 6 NEW MODE
 BITS 7-9 THE # OF ROEMB PULSES BETWEEN
 SUCCESSIVE DCH CYCLES.
 BITS 10-15 # OF DCH CYCLES

9.3 PULSE DETECTOR BIT ASSIGNMENTS

BIT 0 IOPLS
 BIT 1 INTA (INTA + DCHP)
 BIT 2 MSKO
 BIT 3 DCHI
 BIT 4 OVFL0-NOT USED UN ECLIPSE
 BIT 5 DCHO
 BIT 6 DCHA
 BIT 7 RUENB
 BIT 8 DDA
 BIT 9 DOB
 BIT 10 DDC
 BIT 11 DIA
 BIT 12 DIB
 BIT 13 DIC (NOT SET IF DEV. CODE=0)
 BIT 14 STRT
 BIT 15 CLR

PLEASE NOTE THAT DCH PRIORITY MUST BE WIRED TO THE SLOT IN WHICH THE I=0 TESTER IS RESIDENT. FAILURE TO DO THIS WILL CAUSE ERRORS WITH ANY TESTS WHICH ARE TESTING THE INTA PULSE DETECTOR AND/OR DATA CHANNEL.

0016 WCSO

01 ?

02 ?

03 ?

04 ?

05 ?

06 ?

07 ?

08 ?

09 ?

10 ?

11 ?

12 ?

13 ?

14 ?

15 ?

16 ?

17 ?

18 ?

19 ?

20 ?

21 ?

22 ?

23 ?

24 ?

25 ?

26 ?

27 ?

28 ?

29 ?

30 ?

31 ?

32 ?

33 ?

34 ?

35 ?

36 ?

37 ?

38 ?

39 ?

40 ?

41 ?

42 ?

43 ?

44 ?

45 ?

46 ?

47 ?

48 ?

49 ?

50 ?

51 ?

52 ?

53 ?

54 ?

55 ?

56 ?

57 ?

58 ?

59 ?

SOFTWARE DEBUGGING AIDS

110.0
 DUE TO THE DIFFICULTY IN DYNAMICALLY CHECKING THE OUTPUTS OF THE RAMS, A SERIES OF SHORT DEBUGGING ROUTINES HAVE BEEN INCLUDED AT THE END OF THE TEST PROGRAM STARTING AT THE LOCATION TAGGED "AIDS". THESE ROUTINES MAY BE USED ALONG WITH THE MICRO-INSTRUCT CAPABILITY TO STATICALLY CHECK THE OUTPUT OF ANY RAM.

11.0 RUNNING WITH CAT/KITTEN

THE PROGRAM MAY BE EXECUTED WITH THE CAT/KITTEN IN THE BACKGROUND VIA PRECEDING THE EDITOS COMMAND WITH THE LETTER "C", SUCH AS "CLOAD".

THE DEVICE CODE FOR WCS MAY BE ADDED TO THE EDITOS EQUIPMENT TABLE VIA AN "ADD -I" COMMAND.

IF THE CAT/KITTEN IS SELECTED, THE FIRST PASS WILL BE A NORMAL RUN, AND SUBSEQUENT PASSES WILL BE WITH THE CAT/KITTEN IN THE BACKGROUND.

IF AN ERROR OCCURS AFTER THE FIRST PASS, THE NORMAL ERROR INFORMATION WILL BE PRINTED, BUT NO HALT WILL OCCUR. THE PROGRAM WILL CONTINUE TESTING AS DIRECTED BY THE SETTING OF THE SWITCHES.

IF RESTART IS REQUIRED USE THE FOLLOWING SPECIAL RESTART LOCATIONS:

- 170 START WITHOUT CAT/KITTEN
- 171 START WITH CAT/KITTEN

IN ALL CASES, A CAT/KITTEN RUN SHOULD NOT BE ATTEMPTED UNTIL THE PROGRAM EXECUTES SUCCESSFULLY IN NORMAL MODE.

WHEN RUNNING WITH THE CAT/KITTEN, THE PROGRAM WILL PRINT IT'S NORMAL PASS MESSAGE AND THE CAT/KITTEN WILL PRINT THE LETTER "P" AS IT'S PASS MESSAGE.

PLEASE NOTE THAT CERTAIN TESTS CANNOT BE EXECUTED WITH THE CAT/KITTEN SO THAT THESE TESTS WOULD BE EXECUTED DURING THE FIRST PASS AND BYPASSED DURING THE SECOND AND SUBSEQUENT PASSES.

10017 MCSD

**00000 TOTAL ERRORS, 00000 PASS 1 ERRORS