

DataGeneral

TECHNICAL STATEMENT

TEXT LISTING

068-001121-00

PROGRAM

MICRO-NOVA DG/DAC ANALOG CONVERSION
SYSTEM EXERCISER

TEXT TAPE

097-001121-00

ABSTRACT

THIS IS AN EXERCISER PROGRAM FOR THE ANALOG CONVERSION SECTION OF THE DG/DAC PROGRAMMED I/O SYSTEM. THE ANALOG CONVERSION SECTION INCLUDES: 1) 4280 ANALOG TO DIGITAL CONVERTERS, 2) 4281/82 SERIES ANALOG MULTIPLEXORS AND 3) 4288/89 SERIES DIGITAL TO ANALOG CONVERTERS.

```

01 *****
02 *****
03 *****
04 *****
05 *****
06 *****
07 *****
08 *****
09 *****
10 *****
11 *****
12 *****
13 *****
14 *****
15 *****
16 *****
17 *****
18 *****
19 *****
20 *****
21 *****
22 *****
23 *****
24 *****

```

```

; NAME: DGAE.TX
; PART NUMBER: 097-1121
; DESCRIPTION: MN DGDAC ANALOG CONVERSION SYSTEM EXERCISER
; REVISION HISTORY
; REV. DATE
; 00 12/15/78
; COPYRIGHT © DATA GENERAL CORPORATION, 1978
; ALL RIGHTS RESERVED
; *****

```

PROGRAM NAME	SECTION #	PAGE
REVISION HISTORY	1	1
MACHINE REQUIREMENTS	2	1
OPTIONAL EQUIPMENT TABLE	3.0	1
TEST REQUIREMENTS	3.1	1
SUMMARY	4	2
RESTRICTIONS	5	2
PROGRAM DESCRIPTIONS:	6	2
CHASSIS ADDRESS - 500:	7	
STARTING ADDRESS - 500:	7.0	
CHASSIS SLOT CONFIGURATION	7.1.0	3
STARTING ADDRESS - 501:	7.1.1	
D/A CALIBRATION	7.1.1	4
D/A CONVERTER CALIBRATION PROCEDURES	7.2	5
STARTING ADDRESS - 502:	7.2.0	
D/A BASIC FUNCTION TEST	7.2.1	10
- DUMP, CLEAR, RESET, CROSSTALK	7.2.1	10
- D/A HAMP (STAIRCASE) GENERATOR	7.3	13
STARTING ADDRESS - 503:	7.3	
D/A VARIABLE PULSE HEIGHT	7.4	15
STARTING ADDRESS - 504:	7.4	
D/A VARIABLE PULSE WIDTH	7.5.0	16
STARTING ADDRESSES - 505, 506:	7.5.1	17
A/D CALIBRATION (STAND ALONE 8 W/MUX)	7.6	20
A/D CONVERTER SUB-SYSTEM CALIBRATION	7.7.0	24
PROCEDURES	7.7.1	28
STARTING ADDRESSES - 507, 514:	7.8	30
A/D HISTOGRAM (514 IS W/DCH EXERCISER)	7.9	32
STARTING ADDRESS - 510:	7.10	34
MUX CALIBRATION	7.11	37
ANALOG MULTIPLEXOR CALIBRATION	8.0	44
PROCEDURES	8.1	44
STARTING ADDRESS 511:	8.2	71
MUX CHANNEL SCANNER	8.3	73
STARTING ADDRESS - 512:	8.3	75
TRANSDUCER TEST FOR PROGRAMMABLE MUX	9.0	76
STARTING ADDRESS - 513:	9.1	77
MULTIPLEXOR ANALOG INPUT TEST	9.2	77
STARTING ADDRESSES - 515, 516:	9.3	79
D/A TO A/D LOOP AROUND TEST (516 IS WITH DCH EXERCISER)	9.3	79
OPERATING MODES/SWREG,OREG FORMATS	10	80
DREG FORMATS	11	80
SWREG FORMATS	11.0	85
OTHER TTY CONTROL	11.1	86
OPERATING PROCEDURES (GENERAL)	12	91
PROGRAM/CHASSIS INITIALIZATION	13	91
BASIC A/D INITIALIZATION SEQUENCE		
GENERAL INFORMATION		
PROGRAM OUTPUTS/ERROR DESCRIPTIONS		
DEBUG HELP:		
RECOMMENDED ANALOG DEVICES TEST PROCEDURE		
DGDAC INSTRUCTION SET		
SPECIAL NOTES/SPECIAL FEATURES		
RUN TIME		

```

01 01) PROGRAM NAME: DGAE,SR
02 02) -----
03 03) MN DG/DAC ANALOG CONVERSION SYSTEM EXERCISER
04 04) -----
05 05) REVISION HISTORY: N/A
06 06) -----
07 07)
08 08)
09 09)
10 10) MACHINE REQUIREMENTS:
11 11) -----
12 12)
13 13)
14 14) 1. MN/DVA CENTRAL PROCESSOR WITH AT
15 15) LEAST 8K READ/WRITE MEMORY
16 16) 2. MN DG/DAC CHASSIS CONTROL CARD
17 17) 3. MN DG/DAC I/O CHASSIS (W/POWER SUPPLY)
18 18) 4. BASIC I/O TELETYPE INTERFACE AND CONTROL
19 19)
20 20) OPTIONAL EQUIPMENT TABLE:
21 21) -----
22 22) BOARD TYPE ID MODEL #
23 23) -----
24 24)
25 25) A/D CONVERTERS:
26 26)
27 27) (+/- 10 VOLTS) 41 4280
28 28) (+/- 5 VOLTS) 41 4280-A
29 29) (0 - 10 VOLTS) 41 4280-B
30 30) (0 - 5 VOLTS) 41 4280-C
31 31)
32 32) ANALOG MUX GATES:
33 33) -----
34 34) 50 MA DIFFERENTIAL 42 4281-C
35 35) CURRENT INPUTS
36 36) DIFFERENTIAL VOLTAGE 42 4281
37 37) INPUTS
38 38) DIFFERENTIAL VOLTAGE 42 4281-G
39 39) INPUTS (PROG. GAIN)
40 40) SINGLE-ENDED VOLTAGE 42 4282
41 41) INPUTS
42 42)
43 43) D/A CONVERTERS:
44 44) -----
45 45) CURRENT OUTPUT 44 4289
46 46) +/- 10 VOLTAGE OUT 44 4288
47 47) +/- 5 VOLTAGE OUT 44 4288-A
48 48) 0 - 10 VOLTAGE OUT 44 4288-B
49 49)
50 50) ANALOG TEST ADAPTERS:
51 51) -----
52 52) VOLTAGE TYPE 1125-A
53 53) CURRENT TYPE 1125-B
54 54)
55 55)
56 56) THIS PROGRAM MAY BE RUN IN A HOST/DCU COMPUTER
57 57) CONFIGURATION.

```

```

TEST REQUIREMENTS
14.
THE MULTIPLEXOR ANALOG INPUT TEST AND THE D/A TO A/D
LOOP AROUND TEST REQUIREME MODEL 1125 ANALOG
TEST ADAPTERS. SEE INDIVIDUAL TEST DESCRIPTIONS FOR
OTHER TEST REQUIREMENTS. (SECTION 7)
THIS IS AN EXERCISER PROGRAM FOR THE ANALOG CONVERSION
SECTION OF THE DG/DAC PROGRAMMED I/O SYSTEM. THE ANALOG
CONVERSION SECTION INCLUDES: 1) 4280 SERIES ANALOG TO
DIGITAL CONVERTERS, 2) 4281/82 SERIES ANALOG MULTIPLEXORS
AND 3) 4288/89 SERIES DIGITAL TO ANALOG CONVERTERS.
THE PROGRAM ASSUMES ONLY THE EXISTENCE OF A DG/DAC I/O
CHASSIS AND CHASSIS CONTROLLER. THE REST OF THE SYSTEM
CAN HAVE ESSENTIALLY ANY VALID CONFIGURATION OF A/D'S,
ANALOG MUX'S AND/OR D/A'S. NOTE THAT THE ANALOG
MULTIPLEXORS MUST BE USED IN CONJUNCTION WITH AN A/D
FOR ALL TESTS EXCEPT MUX CALIBRATION.
TESTS INCLUDE: D/A CONVERTER CALIBRATION AND FUNCTION
TESTS, A/D CONVERTER CALIBRATION AND HISTOGRAM TESTS,
MUX CALIBRATION (STAND ALONE), MUX CHANNEL SCANNER,
A PROGRAMMABLE MUX TRANSDUCER TEST, A MUX ANALOG INPUT
TEST AND A D/A TO A/D LOOP AROUND TEST (MUX INPUT AND
LOOP AROUND TESTS REQUIRE SPECIAL ANALOG TEST ADAPTERS).
THERE IS ALSO A CHASSIS SLOT CONFIGURATION
ROUTINE THAT LIST THE SLOTS AND THEIR CORRESPONDING
DEVICE CONTENTS. EQUIPMENT THAT WILL BE
NEEDED FOR ACCURATE CALIBRATION AND TESTING ARE
PRECISION VOLTAGE SOURCES, A DVM OR VOLTMETER, AND
AN OSCILLOSCOPE (NEEDED FOR MONITORING INPUT/OUTPUT
SIGNALS FROM THE VARIOUS ANALOG DEVICES).
RESTRICTIONS:
-----
16)
IF THIS PROGRAM IS RUNNING UNDER A DCU-50, THE A/D CAN
NOT BE RUN IN DATA CHANNEL MODE. SEE INDIVIDUAL PROGRAM
DESCRIPTIONS (SECTION 7) FOR ANY FURTHER RESTRICTIONS.

```

10005 .MAIN

PAGE 3

PROGRAM DESCRIPTIONS/THEORY OF OPERATIONS:

STARTING ADDRESS <500> - CHASSIS SLOT CONFIGURATION

```

? AFTER THE INITIALIZATION OF THE CHASSIS
? THE PROGRAM DETERMINES THE SLOT CONFIG-
? URATION BY SCANNING SLOT #'S 0 - 17 (OCTAL)
? INDIVIDUALLY WHILE CHECKING THE DEVICE
? CODES OF THE BOARDS (IF ANY) IN THEM.
? THE INFORMATION IS STORED IN A TABLE
? WHICH IS OUTPUT TO THE TTY. THE OUTPUT
? CONSISTS OF THE SLOT #'S AND THE DEVICE ID'S
? OF THE BOARDS IN THE SLOTS (IF ANY).
? IF THE BOARD IS A MULTIPLEXOR THAT
? HAS A PARENT A/D BOARD, THEN ITS MUX SELECT #
? IS ALSO GIVEN. IF THE MUX DOES NOT BELONG
? TO A VALID A/D-MUX SET-UP, THEN NO MUX
? SELECT # IS PRINTED. IF THERE IS AN ERROR
? WITH EITHER THE MUX SELECT LOGIC OR THE DEVICE
? STATUS LOGIC, THEN THE MUX SELECT # WILL = 20.
? THIS ROUTINE ASSUMES THAT ALL ID'S RECEIVED FROM
? THE SLOTS ARE CORRECT. ANY ERRORS MUST BE
? DETERMINED BY THE OPERATOR. AFTER OUTPUT OF THE
? TABLE, THE PROGRAM WILL HALT.

```

10006 .MAIN

STARTING ADDRESS <501> - D/A CALIBRATION (DREG DUMP) PAGE 4

```

? THE ONLY SET-UP REQUIRED FOR THIS TEST IS THE
? ENTRY OF THE SLOT # OF THE D/A UNDER TEST, AND THE
? INITIAL DREG VALUE.

```

DREG(SEE 8.1) DUMP:

```

? THIS ROUTINE IS USED IN CONJUNCTION WITH THE D/A
? CALIBRATION PROCEDURES DETAILED IN SECTION 7.1.1.
? THE ROUTINE CONSISTS SOLELY OF A DREG
? "READ AND OUTPUT" TO THE D/A UNDER TEST.
? AFTER INITIALIZATION, THE DREG IS
? READ APPROX. EVERY 100 USEC. THE SWITCHES
? CONTAIN BOTH THE DATA THAT IS TO BE
? CONVERTED TO AN ANALOG CURRENT OR VOLTAGE
? AND THE INDIVIDUAL D/A CHANNEL (OF WHICH
? THERE ARE 4 ON EACH D/A BOARD) FOR OUTPUT.
? AFTER THE SWITCHES ARE READ, THE DATA IS
? OUTPUT TO THE HOLDING REGISTER OF THE
? SWITCH SELECTED D/A CHANNEL FOR CONVERSION
? TO ITS ANALOG EQUIVALENT. THE SIGNAL
? CAN THEN BE CHECKED WITH A DVM OR SCOPE.
? IN THE CASE OF A CURRENT D/A, VOLTAGE MEASURE-
? MENTS SHOULD BE MADE ACROSS A 500 OHM RESISTOR
? CONNECTED BETWEEN THE OUTPUT TERMINAL AND A
? SOURCE OF POSITIVE VOLTAGE (I.E. #24 TERMINAL).

```

THE DREG FORMAT IS:

```

BITS 0 - 9 = DATA - CURRENT A/D
RESOLUTION = 10 BITS
BIT 0 = MSB, BIT 9 = LSB

```

```

BITS 0 - 11 = DATA - VOLTAGE D/A
RESOLUTION = 12 BITS
UNIPOLAR - BIT 0 = MSB, BIT 11 = LSB;
BIPOLAR - BIT 0 = SIGN, BIT 1 = MSB, BIT 11 = LSB

```

BITS 14/15 = D/A CHANNEL # (0 - 3)

```

? THE D/A IS AN OUTPUT ONLY DEVICE. THEREFORE
? THERE ARE NO ERRORS DETECTED OR REPORTED AND
? THERE IS NO PASS/FAIL OUTPUT FOR THIS TEST.
? THE DECISION AS TO THE ACCEPTABILITY OF THE
? DAC IS THE OPERATOR'S. THE D/A CALIBRATION
? PROCEDURES ARE CONTAINED IN SECTION 7.1.1 OF
? THIS LISTING. THEY CONSIST OF A SYSTEMATIC SET
? OF CALIBRATION STEPS AND ARE ACCOMPANIED BY
? SEVERAL DREG SETTING VS VOLTAGE (CURRENT)
? TABLES.

```

01

02

03

04

05

06

07

08

09

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

01

02

03

04

05

06

07

08

09

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

7.1.1) D/A CONVERTER CALIBRATION PROCEDURES

CALIBRATION OF 4289 CURRENT OUTPUT D/A CONVERTER

OF DATA BIT = 10
 RESOLUTION = 15.625 UA/BIT
 OUTPUT RANGES = 0 - 16 MA
 = 4 - 20 MA

"DATA" IN THE FOLLOWING PROCEDURE REFERS TO DATA BITS 0 - 9. BIT 0 IS THE MOST SIGNIFICANT BIT (MSB) AND BIT 9 IS THE LEAST SIGNIFICANT BIT (LSB).

TO CALIBRATE THE 4289 D/A CONVERTER, FIRST START THE D/A CALIBRATION (STARTING ADDRESS = 501; REFER TO TEST DESCRIPTION FOR SPECIFIC TEST INFORMATION).

THE OUTPUT CURRENT OF THE D/A SHOULD BE CONVERTED TO A VOLTAGE BY SINKING THE OUTPUT CURRENT THROUGH A RESISTOR WHICH IS CONNECTED TO A SOURCE OF POSITIVE VOLTAGE. TO GUARANTEE THE ABSOLUTE ACCURACY OF THE CALIBRATION, A .05% RESISTOR MUST BE USED IN CONJUNCTION WITH A 4 1/2 DIGIT DVM. USING PARTS OTHER THAN THOSE SPECIFIED ABOVE WILL COMPROMISE THE ACCURACY TO THE EXTENT THAT THE MEASURING EQUIPMENT USED DIFFERS FROM AN ABSOLUTE ACCURACY OF .05%.

CONNECT ONE EACH OF FOUR 500 OHM 1/2 W, .05% RESISTORS BETWEEN THE +24 VOLT POWER SUPPLY TERMINALS AND EACH "I-OUT" D/A OUTPUT TERMINAL. THE VOLTAGES REFERRED TO IN THE FOLLOWING DESCRIPTIONS WILL BE THE VOLTAGES MEASURED ACROSS THESE RESISTORS.

NOTE THAT THE VOLTAGES BETWEEN THE I-OUT TERMINALS AND GROUND ARE NOT CONSIDERED.

BEFORE PERFORMING THE FOLLOWING CALIBRATION PROCEDURES, IT IS NECESSARY TO CALIBRATE THE +10 VOLT REFERENCE SOURCE. CONNECT A VOLT METER (CAUTION: MAKE SURE THAT THE METER TERMINALS ARE FLOATING) BETWEEN PINS 6 AND 4 OF CHIP U25. ADJUST THE "+10V ADJ" TRIMPOT TO OBTAIN A VOLTAGE READING OF 10.0000 +/- .0025 VOLTS.

REMOVE THE METER PROBES AND PROCEED TO THE CALIBRATION ROUTINE FOR THE SELECTED OUTPUT CURRENT RANGE.

USING THE CALIBRATION ROUTINE, DO THE FOLLOWING:

0 - 16 MA RANGE:

- 1) SET THE DATA TO 1 LSB (BIT 9). ADJUST THE ZERO POT FOR 0.0078 VOLTS ON THE DVM. DO THIS AS ACCURATELY AS POSSIBLE.
- 2) SET DATA TO ALL 0'S. OUTPUT SHOULD BE 0.0000 + OR - THE TOLERANCE.
- 3) SET DATA TO ALL 1'S. ADJUST GAIN POT FOR 7.992 VOLTS.
- 4) REPEAT STEPS 1 - 3, RE-ADJUSTING IF NECESSARY TO SET ZERO AND FULL SCALE READINGS.
- 5) TO CHECK D/A LINEARITY, SET THE BITS INDIVIDUALLY (WITH ALL OTHER BITS = 0) AND COMPARE THE VOLTAGES PRODUCED AGAINST THE FOLLOWING TABLE. ALL VOLTAGES SHOULD BE WITHIN THE STATED TOLERANCES.

4 - 20 MA:

- 6) PERFORM STEPS 1 - 5 ABOVE FIRST WITH THE D/A IN THE 0 - 16 MA RANGE. THEN INSERT THE JUMPER FOR 4 MA OFFSET, TO PUT THE D/A IN THE 4 - 20 MA RANGE. SET DATA TO ALL 0'S AND ADJUST OFFSET POT FOR 2.0000 VOLTS (+/- TOLERANCE).
- 7) SET DATA TO ALL 1'S. CHECK AND TRIM FULL SCALE READING IF NECESSARY. TO CHECK LINEARITY, COMPARE THE VOLTAGES PRODUCED BY THE INDIVIDUAL BIT SETTINGS, WITH THOSE IN THE FOLLOWING TABLE. ALL SHOULD BE WITHIN TOLERANCE LEVELS.

4289 - OUTPUT VOLTAGES - (R LOAD = 500 OHM .05%, +V = 24 V)

BIT SET	0 - 16 MA	4 - 20 MA
0 (MSB)	4.0000	6.0000
1	2.0000	4.0000
2	1.0000	3.0000
3	0.5000	2.5000
4	0.2500	2.2500
5	0.1250	2.1250
6	0.0625	2.0625
7	0.0313	2.0313
8	0.0156	2.0156
9 (LSB)	0.0078	2.0078

IN ADDITION:

ALL 1'S (0-9) 7.9922 9.9922
 ALL 0'S (0-9) 0.0000 2.0000
 TOLERANCE (+/-) 0.0039 (+/- 1/2 LSB)
 (+/- 1/2 LSB)

CALIBRATION OF 4288 VOLTAGE OUTPUT D/A CONVERTER

OF DATA BITS = 12
 RESOLUTION (MV/BIT): 1.22 FOR UNIPOLAR 5 V FULL SCALE
 2.44 FOR UNIPOLAR 10 V FULL SCALE
 2.44 FOR BIPOLAR 5 V FULL SCALE
 4.88 BIPOLAR 10 V FULL SCALE

OUTPUT RANGES = 0 - 5, 0 - 10, +/- 5, +/- 10 VOLTS

"DATA" IN THE FOLLOWING PROCEDURE REFERS TO DATA BITS 0 - 11. BIT 0 = MSB, BIT 11 = LSB FOR UNIPOLAR MODE, BIT 0 = SIGN, BIT 1 = MSB AND BIT 11 = LSB FOR BIPOLAR MODES.

TO CALIBRATE THE 4288 D/A CONVERTER, FIRST START THE D/A CALIBRATION (STARTING ADDRESS 501; REFER TO TEST DESCRIPTION FOR SPECIFIC TEST INFORMATION).

ANY EXTERNAL LOADS SHOULD BE DISCONNECTED FROM THE D/A. THE SENSE HI, SENSE LO LINES SHOULD THEN BE CONNECTED TO THE V-OUT AND GND TERMINALS RESPECTIVELY. THE VOLTAGES CONTAINED IN THE FOLLOWING TABLES ARE MEASURED BETWEEN THE SENSE HI AND THE SENSE LO TERMINALS. NOTE THAT TO CALIBRATE THE 4288 TO WITHIN ITS SPECIFIED ACCURACY, A .01% INSTRUMENT IS REQUIRED. THE ABSOLUTE ACCURACY OF THE 4288 WILL DIFFER FROM THAT SPECIFIED BY THE AMOUNT THAT THE CALIBRATING INSTRUMENT DIFFERS FROM .01%.

4288 VOLTAGE D/A OPERATING MODE SWITCH SETTINGS:

VOLTAGE RANGE	1	2	3	4	5	6	7	8
+/- 2.5V	X	OFF	ON	ON	ON	ON	ON	ON
+/- 5.0V	X	OFF	ON	OFF	ON	OFF	ON	OFF
+/- 10.0V	X	ON	OFF	OFF	ON	OFF	OFF	ON
0 - 5V	X	OFF	ON	ON	OFF	OFF	ON	ON
0 - 10V	X	OFF	ON	OFF	OFF	OFF	ON	OFF

WHERE:
 X = DON'T CARE
 +/- 2.5V AND 0 - 5V RANGES ARE NOT FACTORY WIRED OPERATING RANGES.

USING THE CALIBRATION ROUTINE DO THE FOLLOWING:

UNIPOLAR CALIBRATION - OFFSET JUMPERS REMOVED, SWITCHES SET FOR DESIRED VOLTAGE RANGE

- 1) SET DATA TO ALL 0'S (0-11)
- 2) DISCONNECT SENSE LO TERMINAL FROM GND.
- 3) INSERT A 0.5 VOLT SOURCE (%/REVERSING SWITCH) BETWEEN THE SENSE LO TERMINAL AND GND.
- 4) SWITCH THE VOLTAGE BACK AND FORTH (BETWEEN +/-) NOTING THE VOLTAGE BETWEEN THE SENSE LINES IN EACH CASE. ADJUST THE ZERO POT SO THAT THESE TWO VOLTAGES ARE OF EQUAL MAGNITUDE.
- 5) ADJUST THE SENSE BAL. POT UNTIL THE V-OUT IS ZERO (+/- THE TOLERANCE) IN EITHER POSITION OF SWITCH.
- 6) REMOVE THE 0.5 VOLT SOURCE. RECONNECT THE SENSE LO TERMINAL TO GND.
- 7) SET THE DATA TO ALL 1'S. ADJUST THE GAIN POT FOR THE PROPER FULL SCALE READING (+/- TOLERANCE).
- 8) REPEAT STEPS 1 - 7 ABOVE. RETRIM IF NECESSARY.
- 9) TO CHECK D/A LINEARITY, TURN ON EACH BIT INDIVIDUALLY (%/ALL OTHER BITS = 0) AND COMPARE THE VOLTAGES RECEIVED FROM V-OUT AGAINST THE FOLLOWING TABLE. ALL SHOULD BE WITHIN SPECIFIED TOLERANCE LEVELS.

OUTPUT VOLTAGES: UNIPOLAR OPERATION

BIT SET	0 - 5 V	0 - 10 V
0 (MSB)	2.5000	5.0000
1	1.2500	2.5000
2	0.6250	1.2500
3	0.3125	0.6250
4	0.1563	0.3125
5	0.0781	0.1563
6	0.0391	0.0781
7	0.0195	0.0391
8	0.0098	0.0195
9	0.0049	0.0098
10	0.0024	0.0049
11 (LSB)	0.0012	0.0024

IN ADDITION:

ALL 0'S (0-11) 0.0000
 ALL 1'S (0-11) 9.9976
 TOLERANCE (+/-) 0.0006 (+/- 1/2 LSB)
 TOLERANCE (+/-) 0.0012 (+/- 1/2 LSB)

CALIBRATION OF 4288 VOLTAGE OUTPUT D/A CONVERTER

OF DATA BITS = 12
 RESOLUTION (MV/BIT): 1.22 FOR UNIPOLAR 5 V FULL SCALE
 2.44 FOR UNIPOLAR 10 V FULL SCALE
 2.44 FOR BIPOLAR 5 V FULL SCALE
 4.88 BIPOLAR 10 V FULL SCALE

OUTPUT RANGES = 0 - 5, 0 - 10, +/- 5, +/- 10 VOLTS

"DATA" IN THE FOLLOWING PROCEDURE REFERS TO DATA BITS 0 - 11. BIT 0 = MSB, BIT 11 = LSB FOR UNIPOLAR MODE, BIT 0 = SIGN, BIT 1 = MSB AND BIT 11 = LSB FOR BIPOLAR MODES.

TO CALIBRATE THE 4288 D/A CONVERTER, FIRST START THE D/A CALIBRATION (STARTING ADDRESS 501; REFER TO TEST DESCRIPTION FOR SPECIFIC TEST INFORMATION).

ANY EXTERNAL LOADS SHOULD BE DISCONNECTED FROM THE D/A. THE SENSE HI, SENSE LO LINES SHOULD THEN BE CONNECTED TO THE V-OUT AND GND TERMINALS RESPECTIVELY. THE VOLTAGES CONTAINED IN THE FOLLOWING TABLES ARE MEASURED BETWEEN THE SENSE HI AND THE SENSE LO TERMINALS. NOTE THAT TO CALIBRATE THE 4288 TO WITHIN ITS SPECIFIED ACCURACY, A .01% INSTRUMENT IS REQUIRED. THE ABSOLUTE ACCURACY OF THE 4288 WILL DIFFER FROM THAT SPECIFIED BY THE AMOUNT THAT THE CALIBRATING INSTRUMENT DIFFERS FROM .01%.

4288 VOLTAGE D/A OPERATING MODE SWITCH SETTINGS:

VOLTAGE RANGE	1	2	3	4	5	6	7	8
+/- 2.5V	X	OFF	ON	ON	ON	ON	ON	ON
+/- 5.0V	X	OFF	ON	OFF	ON	OFF	ON	OFF
+/- 10.0V	X	ON	OFF	OFF	ON	OFF	OFF	ON
0 - 5V	X	OFF	ON	ON	OFF	OFF	ON	ON
0 - 10V	X	OFF	ON	OFF	OFF	OFF	ON	OFF

WHERE:
 X = DON'T CARE
 +/- 2.5V AND 0 - 5V RANGES ARE NOT FACTORY WIRED OPERATING RANGES.

USING THE CALIBRATION ROUTINE DO THE FOLLOWING:

UNIPOLAR CALIBRATION - OFFSET JUMPERS REMOVED, SWITCHES SET FOR DESIRED VOLTAGE RANGE

- 1) SET DATA TO ALL 0'S (0-11)
- 2) DISCONNECT SENSE LO TERMINAL FROM GND.
- 3) INSERT A 0.5 VOLT SOURCE (%/REVERSING SWITCH) BETWEEN THE SENSE LO TERMINAL AND GND.
- 4) SWITCH THE VOLTAGE BACK AND FORTH (BETWEEN +/-) NOTING THE VOLTAGE BETWEEN THE SENSE LINES IN EACH CASE. ADJUST THE ZERO POT SO THAT THESE TWO VOLTAGES ARE OF EQUAL MAGNITUDE.
- 5) ADJUST THE SENSE BAL. POT UNTIL THE V-OUT IS ZERO (+/- THE TOLERANCE) IN EITHER POSITION OF SWITCH.
- 6) REMOVE THE 0.5 VOLT SOURCE. RECONNECT THE SENSE LO TERMINAL TO GND.
- 7) SET THE DATA TO ALL 1'S. ADJUST THE GAIN POT FOR THE PROPER FULL SCALE READING (+/- TOLERANCE).
- 8) REPEAT STEPS 1 - 7 ABOVE. RETRIM IF NECESSARY.
- 9) TO CHECK D/A LINEARITY, TURN ON EACH BIT INDIVIDUALLY (%/ALL OTHER BITS = 0) AND COMPARE THE VOLTAGES RECEIVED FROM V-OUT AGAINST THE FOLLOWING TABLE. ALL SHOULD BE WITHIN SPECIFIED TOLERANCE LEVELS.

OUTPUT VOLTAGES: UNIPOLAR OPERATION

BIT SET	0 - 5 V	0 - 10 V
0 (MSB)	2.5000	5.0000
1	1.2500	2.5000
2	0.6250	1.2500
3	0.3125	0.6250
4	0.1563	0.3125
5	0.0781	0.1563
6	0.0391	0.0781
7	0.0195	0.0391
8	0.0098	0.0195
9	0.0049	0.0098
10	0.0024	0.0049
11 (LSB)	0.0012	0.0024

IN ADDITION:

ALL 0'S (0-11) 0.0000
 ALL 1'S (0-11) 9.9976
 TOLERANCE (+/-) 0.0006 (+/- 1/2 LSB)
 TOLERANCE (+/-) 0.0012 (+/- 1/2 LSB)

10011 .MAIN

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57

BIPOLAR CALIBRATION - OFFSET JUMPERS IN PLACE, SWITCHES SET FOR DESIRED VOLTAGE RANGE
(BIT 0 = SIGN BIT; = 0 - POSITIVE, = 1 - NEGATIVE)
1) OPEN SWITCH 5 OF THE DAC TO BE CALIBRATED.
SET BIT 0 = 1. SET THE DATA TO ALL 0'S (1-11).
2) DO STEPS 2 - 6 OF THE UNIPOLAR CALIBRATION ROUTINE.
3) CLOSE SWITCH 5. ADJUST THE BIPOLAR ADJUST POT FOR -5.0000 OR -10.0000 V, DEPENDING ON THE SELECTED RANGE.
4) SET BIT 0 = 0. SET THE DATA TO ALL 1'S (1-11). ADJUST THE GAIN POT FOR THE (+) FULL SCALE VOLTAGE FOR THE SELECTED RANGE.
5) COMPLEMENT THE DATA AND CHECK FOR (-) FULL SCALE. COMPLEMENT DATA AGAIN AND CHECK FOR (+) FULL SCALE. RETRIM IF NECESSARY.
6) TO CHECK LINEARITY, TURN ON THE BITS INDIVIDUALLY (1 - 11 WITH BIT 0 SET AND CLEARED) AND CHECK VOLTAGES RECEIVED AGAINST VALUES IN THE FOLLOWING TABLE.

OUTPUT VOLTAGES: BIPOLAR OPERATION

BIT SET	SIGN	+/- 5V BIT 0=0	+/- 5V BIT 0=1	+/- 10 V BIT 0=0	+/- 10 V BIT 0=1
0					
1 (MSB)		2.5000	-2.5000	5.0000	-5.0000
2		1.2500	-3.7500	2.5000	-7.5000
3		0.6250	-4.3750	1.2500	-8.7500
4		0.3125	-4.6875	0.6250	-9.3750
5		0.1563	-4.8437	0.3125	-9.6875
6		0.0781	-4.9219	0.1563	-9.8437
7		0.0391	-4.9609	0.0781	-9.9219
8		0.0195	-4.9805	0.0391	-9.9609
9		0.0098	-4.9902	0.0195	-9.9805
10		0.0049	-4.9951	0.0098	-9.9805
11 (LSB)		0.0024	-4.9976	0.0049	-9.9952

IN ADDITION:

ALL 0'S (1-11) 0.0000 -5.0000 0.0000 -10.0000
 ALL 1'S (1-11) 4.9976 -0.0024 9.9952 -0.0048
 TOLERANCE 0.0012 0.0012 0.0024 0.0024
 (1/2 LSB 1/2 LSB 1/2 LSB 1/2 LSB)

10012 .MAIN

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41

STARTING ADDRESS - <502> D/A BASIC FUNCTION TEST PAGE 1
 DUMP, CLEAR, RESET AND SLOT/CHANNEL CROSSTALK
 INTRODUCTION:
 THIS ROUTINE IS USED TO TEST THE FOLLOWING D/A FUNCTIONS THROUGH THE USE OF SPECIAL DREG(SEE 8.1) DUMP ROUTINES:
 0) DEVICE ID CODE
 1) D/A CHANNEL DATA HOLDING REGISTERS (DUMP)
 2) BOARD CLEAR (DUMP AND NI0C)
 3) BOARD RESET (DUMP AND I0RST)
 4) SLOT INDEPENDENCE (DUMP W/SLOT DISTURBANCE)
 5) CHANNEL INDEPENDENCE (DUMP W/CHANNEL DISTURBANCE)
 TEST INITIALIZATION:
 INITIAL DREG VALUE(SEE 8.1)
 SLOT # OF D/A BOARD UNDER TEST
 TEST PROCEDURES:
 SEE SECTION 7.1.0 (D/A CALIBRATION)
 TEST OPERATION:
 THE FIRST TEST PERFORMED IS A D/A DEVICE ID CHECK (DID = 44). THE PROGRAM FIRST CHECKS THE DEVICE ID CODE OF THE SELECTED SLOT. IF THE CORRECT D/A ID IS RETURNED THE TEST THEN ASKS FOR THE DEVICE CODE AGAIN, THIS TIME WHEN THE D/A SLOT IS NOT SELECTED (NO ID EXPECTED). IF EITHER OF THESE TESTS FAIL, A SET - UP ERROR IS REPORTED, AND THE PROGRAM WILL LOOP CONSTANTLY ON THE ID CHECK TO FACILITATE DIAGNOSIS OF THE ERROR. IF THE TESTS PASS, PROCEED TO THE BASIC FUNCTION TESTS.

10013 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

D/A BASIC FUNCTION TESTS:
THERE ARE FIVE DIFFERENT TEST MODES POSSIBLE. EACH TEST IS STARTED BY HITTING ITS RESPECTIVE TEST NUMBER ON THE TTY KEYBOARD AS FOLLOWS:
ENTER ON TTY: FOR TEST:

A DREG DUMP ONLY (DEFAULT TEST)
B DREG DUMP FOLLOWED BY A "CLR" (CLEAR) PULSE
C DREG DUMP FOLLOWED BY AN "IORST" **
D DREG DUMP FOLLOWED BY OUTPUT OF A 16-BIT RANDOM WORD TO A RANDOM SLOT # (NOT THE D/A SLOT UNDER TEST)
E DREG DUMP FOLLOWED BY OUTPUT OF RANDOM DATA TO A RANDOM D/A CHANNEL (NOT THE D/A CHANNEL UNDER TEST)

ANY OTHER TTY KEY HIT RESULTS IN NO TEST CHANGE. THE DREG DATA IS ALWAYS TO THE D/A CHANNEL SELECTED BY DREG BITS 14 & 15. SEE SECTION 6.1 FOR DATA/CHANNEL DREG DATA FORMATS.

CLEAR/RESET FUNCTIONS:
ALL BITS OF ALL 4 D/A CHANNEL DATA HOLDING REGISTERS SHOULD RESET TO THEIR TRUE ZERO STATES ON RECEIVING AN I/O COMMAND WITH "C" (CLEAR) APPENDED TO IT (SENT TO THE D/A SLOT), OR ANY SYSTEM RESET (IORST) INSTRUCTION.

** BECAUSE AN "IORST" IS A NON-SELECTIVE RESET, THE TELETYPE WILL BE LOCKED OUT, THUS PREVENTING THE OPERATOR FROM ENTERING INFORMATION FROM THE TTY. THUS, THE ONLY MEANS OF EXITING THIS TEST (IE. DUMP WITH IORST) IS BY RESETTING THE CPU AND RESTARTING THE PROGRAM.

10014 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

SLOT INDEPENDENCE:
TEST (4) CHECKS IF ANY INTERACTION EXISTS BETWEEN OTHER SLOTS AND THE D/A SLOT BY SENDING 16-BIT RANDOM DATA PATTERNS TO RANDOMLY CHOSEN SLOTS (OTHER THAN THE D/A). TO TEST FOR SLOT INTERACTIVITY, PLACE A SCOPE PROBE ON THE OUTPUT OF ANY OF THE FOUR D/A CHANNELS (SEE 7.1.0) AND SET THE CONSOLE SWITCHES TO SELECT THAT CHANNEL. THE SCOPE SHOULD DISPLAY A DC VOLTAGE FROM THE OUTPUT OF THE CHANNEL FOR A CONSTANT SWITCH SETTING. IF ANY PULSES APPEAR AROUND THE DC LEVEL, A PROBLEM EXISTS WITH THE CHASSIS SLOT SELECTION LOGIC.

CHANNEL INDEPENDENCE:
TEST (5) CHECKS IF ANY INTERACTION EXISTS BETWEEN D/A CHANNELS 0-3 BY SENDING RANDOM DATA PATTERNS TO THE OTHER CHANNELS WHILE SENDING THE CONSOLE SWITCH DATA TO THE SELECTED D/A CHANNEL UNDER TEST. THE SCOPE TRACE FROM THE OUTPUT OF THE D/A TEST CHANNEL SHOULD BE A CLEAN DC VOLTAGE WITH NO INTERFERENCE PRODUCED FROM THE OTHER CHANNELS. THIS INTERFERENCE, IF ANY, WILL APPEAR AS RANDOM PULSES AROUND THE DC LEVEL.

** CAUTION **

EXTREME CARE SHOULD BE TAKEN WHEN USING FORM A AND/OR C RELAY BOARDS IN A DG/DAC CHASSIS WHILE PERFORMING ANY TEST THAT PRODUCES HIGH-SPEED OUTPUTS OF DISTURBANCE DATA TO RANDOM SLOTS. RELAYS CAN EASILY BE DAMAGED PERMANENTLY BY EVEN SHORT PERIODS OF RAPID CONTACT ACTIVITY. IT IS SUGGESTED THAT THE TTL OR OTHER TYPES OF DG/DAC DEVICES BE USED INSTEAD OF RELAY BOARDS FOR INTERFERENCE TESTING. ALSO, SINCE THE OUTPUT PERIODS ARE SO SHORT, RELAY BOARD STROBES WILL NOT PULSE WHEN DISTURBANCE DATA IS OUTPUT TO THE BOARDS.


```

01 17.2.1) D/A RAMP (STAIRCASE) GENERATOR
02
03
04
05 THIS SECTION OF THE BASIC FUNCTION TEST IS
06 USED TO GENERATE A STAIRCASE OR RAMP WHICH
07 CAN BE VIEWED BY AN OSCILLOSCOPE AND CAN BE
08 USED FOR TESTING VARIOUS D/A FUNCTIONS SUCH AS
09 MONOTONICITY. IT IS MERELY A VARIABLE STEP
10 UP/DOWN COUNTER. THE BASE (TOP/BOTTOM) STEP OF THE
11 COUNT IS OUTPUT FIRST TO THE D/A CHANNEL BEING TESTED
12 FOLLOWED BY SUCCESSIVE INCREMENTS/DECREMENTS UNTIL THE
13 FINAL STEP IS REACHED. EACH OUTPUT IS FOLLOWED BY A
14 50 USEC DELAY FOR SETTLE TIME. AFTER THE FINAL
15 STEP IS OUTPUT, THE DREG IS READ FOR
16 THE D/A CHANNEL # AND THE PROCESS IS REPEATED.
17
18 TEST INITIALIZATION:
19
20 THE STARTING ADDRESS IS <502> (D/A BASIC FUNCTION TEST).
21 WHEN ASKED FOR THE D/A SLOT #, REPLY AS FOLLOWS:
22
23 "D/A SLOT # - " ##,R
24
25 WHERE ## IS THE D/A SLOT # IN OCTAL.
26
27 THEN ANSWER THE FOLLOWING QUESTIONS:
28
29 "D/A TYPE - "
30 C = CURRENT TYPE, V = VOLTAGE TYPE
31
32 "LOW COUNT - " (OCTAL DATA)
33
34 "HIGH COUNT - " (OCTAL DATA)
35
36 "DIRECTION - "
37 U = UP, D = DOWN
38
39 TO SKIP THE RAMP GENERATOR INITIALIZATION SEQUENCE
40 RESPOND AS FOLLOWS WHEN ASKED THE QUESTION:
41
42 "D/A SLOT # - " ##,NO
43
44 WHERE ## IS THE D/A SLOT # IN OCTAL AND
45 WHERE "NO" INDICATES RAMP W/NO SET-UP SEQUENCE.
46 (NOTE: YOU MUST INITIALIZE THE TEST AT LEAST ONCE
    BEFORE INITIALIZATION CAN BE SKIPPED).

```

```

01 RAMP GENERATOR DATA FORMATS:
02
03
04 THE LOW AND HIGH COUNTS ARE OCTAL DATA WORDS
05 AND MUST BE IN THE STANDARD A/D-D/A DATA WORD
06 FORMATS. THE DATA WORDS MUST BE LEFT JUSTIFIED
07 WITH DATA IN BITS 0-11 FOR VOLTAGE, 0-9 FOR
08 CURRENT TYPE D/A'S ONLY. IN ADDITION, THE HIGH COUNT
09 MUST BE GREATER THAN THE LOW COUNT.
10
11 EXCEPT FOR THE INPUT OF AN ILLEGAL CHARACTER, THE DATA
12 WORDS INPUT ARE NOT CHECKED UNTIL THE HIGH COUNT HAS
13 BEEN ENTERED. IF A FORMAT ERROR IS MADE, THE QUESTION
14 SEQUENCE WILL BE RE-STARTED FROM THE QUESTION IN
15 ERROR. IF THE HIGH COUNT IS < LOW COUNT, THEN
16 BOTH VALUES WILL BE ASKED FOR. EXCEPT FOR THE
17 D/A SLOT #, ALL QUESTIONS CAN BE SKIPPED BY
18 HITTING "CR" AS THE RESPONSE.
19
20 SPECIAL CONSIDERATIONS:
21
22 THE ROUTINE IS ONLY AN OCTAL DATA WORD COUNTER.
23 IN OTHER WORDS IT IS UP TO THE OPERATOR TO CHOOSE THE
24 CORRECT DATA WORDS TO ACHIEVE THE TYPE OF RAMP DESIRED.
25 THE PROGRAM DOES NOT KNOW OR CARE WHAT TYPE
26 OF D/A IT IS SENDING THE DATA TO. FOR EXAMPLE A
27 LOW COUNT OF 077760 AND A HIGH COUNT OF 100020
28 WILL PRODUCE A RAMP OF (1/2 FULL SCALE - 1 LSB) TO
29 (1/2 FULL SCALE + 1 LSB) FOR A UNIPOLAR VOLTAGE D/A.
30 THIS SAME COUNT WILL PRODUCE A TRANSITION FROM
31 (+ FULL SCALE - 1 LSB) TO (- FULL SCALE + 1 LSB)
32 (MAJOR CARRY TRANSITION) FOR A BIPOLAR VOLTAGE D/A.

```

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58

? 17.3) STARTING ADDRESS <503> - D/A VARIABLE PULSE HEIGHT
?
? THIS ROUTINE IS INCLUDED TO CHECK THE BASIC DYNAMIC
? ABILITY OF THE D/A UNDER TEST. NOTE THAT THIS
? ROUTINE, IN CONJUNCTION WITH A STANDARD OSCILLO-
? SCOPE CANNOT BE USED AS A BASIS FOR MAKING A
? ACCURATE MEASUREMENT OF SPECIFIC D/A PARAMETERS SUCH
? AS SETTLING TIMES OR SLEW RATES. IT IS INCLUDED
? ONLY AS AN OPTIONAL FUNCTION TEST.
?
? THE FOLLOWING INITIALIZATION SEQUENCE WILL BE ASKED:
?
? "D/A SLOT # - " (0-17)
?
? "TIMER VALUE = " (AN OCTAL #)
? (THIS VALUE IS USED TO DETERMINE THE PULSE WIDTH. IT
? IS ONLY AN OCTAL VALUE, AND IS NOT INTENDED TO BE
? USED FOR MAKING ACCURATE TIMING MEASUREMENTS FOR
? THE D/A OUTPUT. LARGER VALUES WILL PRODUCE
? LONGER PULSE WIDTHS). "CR" SKIPS QUESTION.
?
? "VALUE # 1(DREG,SEE 8.1) =
?
? "VALUE # 2 ="
? (INPUT THE OCTAL NUMBER REPRESENTING THE BASE VALUE.
? VALUE MUST BE LEFT JUSTIFIED TO BIT 0). "CR" TO SKIP.
?
? TEST OPERATION:
?
? THERE ARE TWO ROUTINES CONTAINED IN THIS TEST.
? IF DREG BIT 13 = 0 (CLEARED), THEN THE OUTPUT
? TO THE D/A CHANNEL IS ALTERNATED BETWEEN VALUE # 1
? (UNDER DREG CONTROL/SEE 8.1) AND VALUE # 2
? (OPERATOR INPUT) WITH THE SWITCHING TIME (PULSE WIDTH)
? DETERMINED BY THE TIMER VALUE INPUT BY THE OPERATOR.
? THE D/A OUTPUT SHOULD APPEAR AS A SQUARE WAVE
? WHEN VIEWED WITH AN OSCILLOSCOPE.
?
? IF DREG BIT 13 = 1 (SET) OUTPUT THE FOLLOWING
? TO THE SELECTED D/A CHANNEL:
? ALL 0'S (RESET VALUE) IF DREG BIT 12 = 0
? ALL 1'S (FULL VALUE) IF DREG BIT 12 = 1.
?
? FOR VOLTAGE D/A'S OPERATING IN BIPOLAR MODE:
?
? BIT 0 = 0 PRODUCES POSITIVE FULL SCALE AND
? BIT 0 = 1 PRODUCES NEGATIVE FULL SCALE.
? (NOTE: FOR ANY OTHER TYPE OF D/A, SETTING
? BIT 0 WILL DECREASE THE D/A OUTPUT VALUE
? BY AN AMOUNT EQUAL TO THE MSB VALUE).
?
? DREG(VALUE # 1) FORMAT IS:
?
? BITS: 0 - 9 CURRENT/0 - 11 VOLTAGE = DATA VALUE #1
? BITS: 14/15 = D/A OUTPUT CHANNEL #
?
? OTHER SWITCHES ARE AS DESCRIBED ABOVE.

```

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

? 17.4) STARTING ADDRESS <504> - D/A VARIABLE PULSE WIDTH
?
? THIS ROUTINE IS INCLUDED TO CHECK THE BASIC DYNAMIC
? ABILITY OF THE D/A UNDER TEST. NOTE THAT THIS
? ROUTINE, IN CONJUNCTION WITH A STANDARD OSCILLO-
? SCOPE CANNOT BE USED AS A BASIS FOR MAKING A
? ACCURATE MEASUREMENT OF SPECIFIC D/A PARAMETERS SUCH
? AS SETTLING TIMES OR SLEW RATES. IT IS INCLUDED
? ONLY AS AN OPTIONAL FUNCTION TEST.
?
? THE FOLLOWING INITIALIZATION SEQUENCE WILL BE ASKED:
?
? "D/A SLOT # - " (0-17)
?
? "TIMER VALUE(DREG,SEE 8.1) =
? (THIS VALUE IS USED TO DETERMINE THE PULSE WIDTH. IT
? IS ONLY AN OCTAL VALUE, AND IS NOT INTENDED TO BE
? USED FOR MAKING ACCURATE TIMING MEASUREMENTS FOR
? THE D/A OUTPUT. LARGER VALUES WILL PRODUCE
? LONGER PULSE WIDTHS).
?
? "VALUE # 1 ="
? (INPUT THE OCTAL NUMBER REPRESENTING THE MAX VALUE.
? VALUE MUST BE LEFT JUSTIFIED TO BIT 0). "CR" TO SKIP.
?
? "VALUE # 2 ="
? (INPUT THE OCTAL NUMBER REPRESENTING THE MIN VALUE.
? VALUE MUST BE LEFT JUSTIFIED TO BIT 0). "CR" TO SKIP.
?
? TEST OPERATION:
?
? THE OUTPUT TO THE SELECTED D/A CHANNEL IS
? ALTERNATED BETWEEN VALUE # 1 AND VALUE # 2 (HOTH
? OPERATOR INPUT) AT A RATE DETERMINED BY THE DELAY
? VALUE THAT APPEARS IN DREG BITS 0-9(SEE 5.2).
? THE D/A OUTPUT SHOULD APPEAR AS A SQUARE WAVE
? WHEN VIEWED WITH AN OSCILLOSCOPE.
?
? DREG(TIMER VALUE) FORMAT IS:
?
? BITS: 0 - 9 = TIMER VALUE (BIT 0=MSB, BIT 9=LSB)
? BITS: 14/15 = D/A OUTPUT CHANNEL #
?
? BECAUSE THE DREG(TTI INPUT) ARE READ EVERY 512
? PASSES THRU THE DUMP LOOP, WHEN A LARGE TIMER VALUE
? IS SELECTED BY THE SWITCHES, A SHORT DELAY
? WILL OCCUR BEFORE THE NEW TIMER VALUE IS READ.

```

10019 .MAIN

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16

7.5.0) STARTING ADDRESS <505>-A/D CALIBRATION (STAND ALONE)
STARTING ADDRESS <506>-A/D CALIBRATION (W/MUX)
THIS PROGRAM IS INTENDED TO BE USED IN CONJUNCTION
WITH THE A/D CALIBRATION PROCEDURES OUTLINES IN
SECTION 7.5.1, FOR CALIBRATION OF AN A/D CONVERTER.
PROGRAM FIRST GETS THE A/D SYSTEM SET-UP INFORMATION.
OPERATOR MUST ANSWER THE FOLLOWING QUESTIONS:
A/D STAND ALONE CALIBRATION (NO MUX):
QUESTIONS 1 - 3 OF A/D BASIC INITIALIZATION (9.2)
A/D CALIBRATION (MUX IN SYSTEM):
QUESTIONS 1 - 5 OF A/D BASIC INITIALIZATION (9.2)

10020 .MAIN

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48

TEST OPERATION:
AFTER DETERMINING THE SYSTEM SET-UP, PROGRAM CHECKS
THE SLOTS FOR CORRECT DEVICE ID(S). IF STAND ALONE
CALIBRATION, PROCEED TO TEST. IF THERE IS A MUX
IN THE A/D SUBSYSTEM, IT LOADS THE MUX WITH
THE SELECT # AND INPUT CHANNEL #, THEN CHECKS IF
THE MUX IS SELECTED. IF ANY ERROR IS FOUND, PROGRAM
REPORTS ERROR AND HALTS. OTHERWISE TRIGGER
CONVERSIONS (ACCORDING TO SPECIFIED TRIGGER SELECT),
GET THE DATA (018 TO A/D SLOT) AND DO THE FOLLOWING
ACCORDING TO STATUS OF SWREG(SEE 8.2) 0-1:
SWREG 0 = 0: OUTPUT THE CONVERTED DATA TO THE TTY
WITH THE OUTPUT FORMAT DETERMINED BY
SWREG 1:
SWREG 1 = 0: OUTPUT DATA AS AN OCTAL
VALUE.
SWREG 1 = 1: OUTPUT DATA AS A VOLTAGE
ACCORDING TO THE A/D
POLARITY/RANGE. THE
VOLTAGE OUTPUT IS A
+/- DECIMAL MILLIVOLT
VALUE AND IS ACCURATE
TO +/- 1 LSB.
SWREG 0 = 1: DO NOT OUTPUT THE CONVERTED DATA TO THE
TTY. ONLY TRIGGER CONVERSIONS AT MAXIMUM
SPEED. THIS LOOPING IS USED AS AN
EXTERNAL SYNCHRONIZATION SIGNAL FOR
DIAGNOSIS OF THE A/D SECTION WITH
AN OSCILLOSCOPE.
NOTE: IF A 50 MA CURRENT LOOP MUX IS BEING USED
AS THE INPUT DEVICE FOR THE A/D (4281-C) AND
THE TTY DATA OUTPUT IS IN THE MILLIVOLT MODE,
THE MILLIVOLT OUTPUT PRINTED IS THE VOLTAGE THAT
THE CURRENT TRANSDUCER PRODUCES, AS THE A/D
IS A VOLTAGE-TYPE DEVICE. IN THIS CASE
TO CONVERT THE MILLIVOLT READING TO A CURRENT VALUE,
DIVIDE THE VOLTAGE BY THE MUX INPUT RESISTANCE
(DIFFERENTIAL INPUT IMPEDANCE) THIS IS
NOMINALLY 200 OHMS.
(EXT CLK IS PIN # 58 ON B/P)

PAGE 18

CALIBRATION OF 4280 SERIES A/D CONVERTERS

OF BITS =12
 RESOLUTION (MV/BIT):
 1.22 FOR UNIPOLAR 5V FULL SCALE
 2.44 FOR UNIPOLAR 10V FULL SCALE
 2.44 FOR BIPOLAR 5V FULL SCALE
 4.88 FOR BIPOLAR 10V FULL SCALE
 OUTPUT RANGES 0-5, 0-10, +/-5, +/-10 VOLTS

"DATA" IN THE FOLLOWING PROCEDURE REFERS TO
 DATA 0-11: BIT 0=MSB, BIT 11=LSB FOR
 UNIPOLAR MODE; BIT 0=SIGN, BIT 1=MSB AND
 BIT 11=LSB FOR BIPOLAR MODES. WHEN RE-
 PRESENTED IN OCTAL, DATA IS LEFT JUSTIFIED
 WITH UNUSED BITS=0.

TO CALIBRATE THE 4280 A/D CONVERTER ON A
 STAND ALONE BASIS, FIRST START THE A/D
 CALIBRATION (STAND ALONE); STARTING ADDRESS
 505 (REFER TO TEST DESCRIPTION FOR SPECIFIC
 TEST INFORMATION).

A/D CALIBRATION IS ACCOMPLISHED BY APPLYING
 A KNOWN, ACCURATE VOLTAGE DIRECTLY TO THE INPUT
 OF THE A/D CARD AND ADJUSTING THE GAIN AND
 OFFSET TRIMPOTS FOR APPROPRIATE A/D OUTPUT
 DATA. A PRECISION VOLTAGE SOURCE AND A 1/2
 DIGIT DMM ARE NECESSARY.

V-TEST: PINS 47,48 V-TEST RETURN: 45,46 (ANALOG BUS)

UNIPOLAR CALIBRATION

LISTED BELOW ARE VOLTAGES TO BE APPLIED TO
 THE A/D INPUT, THEIR CORRESPONDING A/D OUTPUT
 CODES WHEN CORRECTLY ADJUSTED AND THE TRIMPOT
 USED TO ACHIEVE THE CORRECT ADJUSTMENT

STEPS 1 AND 2 ARE FOR TRIMPOT ADJUSTMENT TO
 GIVE CORRECT CODE FOR APPLIED VOLTAGES. ASTERISKS
 INDICATE A VOLTAGE/CODE CHECK ONLY. IF DATA IS
 INCORRECT, REPEAT STEPS 1 AND 2.

STEP	INPUT VOLTAGE	A/D OUTPUT CODE	TRIMPOT RANGE
1	0.0024	000040	OFFSET 0-5V
2	4.9964	177720	GAIN 0-5
3	0.0000	000000	* 0-5
4	4.9968	177760	* 0-5
1	0.0048	000020	OFFSET 0-10V
2	9.9926	177720	GAIN 0-10
3	0.0000	000000	* 0-10
4	9.9976	177760	* 0-10

BIPOLAR CALIBRATION

LISTED BELOW ARE VOLTAGES TO BE APPLIED TO THE A/D INPUT, THEIR CORRESPONDING A/D OUTPUT CODES WHEN CORRECTLY ADJUSTED AND THE TRIMPOT USED TO ACHIEVE THE CORRECT ADJUSTMENT.

STEPS 1 AND 2 ARE INTENDED FOR TRIMPOT ADJUSTMENT TO GIVE CORRECT OUTPUTS FOR SPECIFIC APPLIED VOLTAGES. STEPS 3-5 ARE CHECKS. IF INCORRECT DATA REPEAT STEPS 1 AND 2, THEN RE-CHECK.

STEP	INPUT VOLTAGE	OUTPUT CODE	TRIMPOT RANGE
1	-4.9952	100040	OFFSET +/-5V
2	+4.9928	077720	GAIN +/-5
3	-5.0000	100000	*
4	0.0000	000000	* +/-5
5	+4.9976	077760	* +/-5
1	-9.9904	100040	OFFSET +/-10V
2	+9.9856	077720	GAIN +/-10
3	0.0000	000000	*
4	-10.0000	100000	* +/-10
5	+9.9952	077760	* +/-10

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

```

STARTING ADDRESS <507> - A/D HISTOGRAM
STARTING ADDRESS <514> - A/D HISTOGRAM W/DCH EXERCISER (CATS/KITTEN)*

THIS PROGRAM IS INTENDED TO BE USED AS A MEANS OF CHECKING A/D CONVERTER SUB-SYSTEM STABILITY.

THE FOLLOWING INFORMATION IS REQUESTED DURING TEST INITIALIZATION:

QUESTIONS 1 - 5 OF THE BASIC A/D INITIALIZATION SEQUENCE (SECTION 9.2)

THE HISTOGRAM CAN BE RUN WITHOUT A MULTIPLEXOR BY RESPONDING WITH A NON-NUMERIC CODE WHEN ASKED FOR THE MUX SLOT #.

AFTER BASIC SET-UP SEQUENCE-

"SAMPLE CENTER VALUE"-

THIS IS A 6- DIGIT OCTAL CODE REPRESENTING THE HISTOGRAM CENTER VALUE. THE 12- BIT A/D DATA WORD CORRESPONDING TO THIS VALUE SHOULD BE INPUT, LEFT JUSTIFIED, WITH ALL UNUSED BITS EQUAL TO 0. FOR EXAMPLE 1 LSB IS REPRESENTED AS OCTAL 20, AND A FULL COUNT CORRESPONDS TO OCTAL 177760. LEADING ZEROS ARE NOT NECESSARY. IF "CR", SKIP QUESTION WITHOUT CHANGING CENTER VALUE.

IF A/D IS OPERATING IN PIO MODE-

"# OF SAMPLES "-

ENTER A POSITIVE DECIMAL NUMBER
< = 65,536 IF A SHORT TERM HISTOGRAM IS DESIRED. ENTER A NON-NUMERIC CHARACTER IF LONG TERM HISTOGRAM IS DESIRED. IF "CR", SKIP QUESTION WITHOUT CHANGING SAMPLE #.

* STARTING ADDRESS <514> RUNS THE SAME AS <507> EXCEPT THAT THE CATS/KITTEM (DTOS MH DISK DCH EXERCISER) PROGRAM RUNS CONCURRENTLY WITH THE HISTOGRAM. SEE DGC PART # 094-782 FOR INFORMATION PERTAINING TO DTOS MH DISK DCH EXERCISER.

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59

```

TEST OPERATION:

THE PROGRAM FIRST DOES A SET-UP CHECK TO MAKE SURE THAT THE BOARD(S) ARE IN THE CORRECT SLOT(S). AN ERROR IS REPORTED IF SET-UP DOES NOT AGREE WITH OPERATOR INPUT SET-UP INFORMATION.

FOLLOWING THE A/D SYSTEM CHECK, THE PROGRAM INITIALIZES THE A/D - MUX SUB-SYSTEM TO THE DESIRED STATE, THEN STARTS THE HISTOGRAM.

PIO MODE OPERATION:

THE PROGRAM TRIGGERS CONVERSIONS ON THE SELECTED MUX/CHANNEL ONE AT A TIME, SORTING EACH DATUM, IMMEDIATELY AFTER RECEIVING IT FROM THE A/D. IF A NUMBER WAS INPUT FOR THE SAMPLE COUNT, THAT # OF CONVERSIONS ARE MADE AND SORTED BEFORE THE HISTOGRAM PRINTS OUT ON THE TTY. IF A LONG TERM HISTOGRAM WAS SELECTED, THE SAMPLE/SORT CYCLE WILL CONTINUE UNTIL AN 'T' OR 'S' IS RECEIVED FROM THE TTY, WHICH TERMINATES THE CYCLE AND PRINTS THE HISTOGRAM. THE HISTOGRAM IS THEN RESUMED. IF KEY IS AN 'S', THEN A NEW HISTOGRAM WILL BE STARTED AFTER HISTOGRAM PRINTOUT.

DCH MODE OPERATION:

PROGRAM OPERATION IS SIMILAR TO PIO MODE EXCEPT THAT HISTOGRAM RUNS LONG TERM ONLY. A RANDOM CONVERSION COUNT IS LOADED INTO THE DCH CONVERSION COUNTER AND A DATA BLOCK STARTING ADDRESS INTO THE DCH ADDRESS REGISTER. THE DCH CYCLE IS STARTED AND CONTINUES UNTIL ALL OF THE CONVERSION SPECIFIED BY THE RANDOM COUNT ARE DONE. THE DATA IS STORED CONTIGUOUSLY IN THE DATA BLOCK. ON COMPLETION, THE DATA BLOCK IS SORTED INTO THE HISTOGRAM, AFTER SORTING, A NEW SAMPLE COUNT IS GENERATED AND THE CYCLE REPEATS. TO PRINT THE HISTOGRAM AND THEN RESUME THE CURRENT HISTOGRAM, HIT A 'T' ON THE KEYBOARD. TO PRINT THE RESULTS AND START A NEW HISTOGRAM, HIT AN 'S' ON THE KEYBOARD.

TIMES ALLOWED FOR END OF CONVERSION(S) INTERRUPTS FROM THE A/D AFTER START BEFORE TIME OUT IS REPORTED ARE AS FOLLOWS:

MODE	TRIGGERING	TIME
---	-----	----
PIO	START,INT CLK	400 US
PIO/DCH	EXT CLK	NO LIMIT
DCH	START_DCHI,	100 MS
	INT/CLK	

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53

```

THEORY OF OPERATION:

THE HISTOGRAM RESULTS ARE PRINTED OUT AS FOLLOWS:

CO=XXXXX MVEYYYY # OF SAMPLES=(#)
 MUX SEL = (#) MUX CHAN = (#) MMM/TTT!

--- (DECIMAL #)
 -5: "
 -4: "
 -3: "
 -2: "
 -1: "
 CO: "
 +1: "
 +2: "
 +3: "
 +4: "
 +5: "
 ++: "

WHERE: XXXXX IS THE OCTAL HISTOGRAM CENTER VALUE
 YYYYY IS THE MILLIVOLT EQUIVALENT OF THE CENTER VALUE (+/- 1 LSB).
 MMM/TTT = A/D MODE/TRIGGER SELECT
 # OF SAMPLES IS THE TOTAL # OF CONVERSIONS TAKEN AND SORTED IN DECIMAL.
 MUX SELECT AND CHANNEL NUMBERS ARE OCTAL.

THE HISTOGRAM SORTS DATA BY COMPARING EACH DATUM RECEIVED AGAINST THE CENTER VALUE. IF THEY ARE EQUAL, THE COUNT CORRESPONDING TO THE HISTOGRAM "CO" IS INCREMENTED. IF THE DATUM IS 1 TO 5 BITS GREATER THAN THE CENTER VALUE, THEN ITS RESPECTIVE "+" BIN COUNT IS INCREMENTED. IF THE DATUM IS MORE THAN 5 LSB'S GREATER THAN CENTER, THEN THE "++" BIN COUNT IS INCREMENTED. SIMILARLY THE "-" BINS ARE INCREMENTED IF THE DATUM IS 1 TO 5 LSB'S LESS AND "---" IS INCREMENTED IF MORE 5 LSB'S LESS THAN THE CENTER VALUE.

THEREFORE THE SAMPLE COUNTS NEXT TO THE HISTOGRAM BIN LABELS REPRESENT THE # OF RECEIVED DATA THAT EQUALED THE CORRESPONDING # OF BITS ABOVE, BELOW OR EQUAL TO THE CENTER VALUE. FOR EXAMPLE "++1349" INDICATES THAT 349 OF THE TOTAL SAMPLES TAKEN WAS 1 LEAST SIGNIFICANT BIT GREATER THAN THE CENTER VALUE.

10029 .MAIN

```

01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?

```

BY LOOKING AT THE HISTOGRAM RESULTS ONE
CAN GET A FEEL FOR THE A/D CONVERTER
STABILITY. A STABLE A/D SHOULD HAVE A
MAJOR PERCENTAGE OF THE TOTAL SAMPLES
TAKEN EQUAL TO THE CENTER VALUE WITH
RELATIVELY SMALL DISTRIBUTION AROUND IT,
AND WITH THE SAMPLE COUNTS DECREASING
RAPIDLY AS THE LSB DEVIATION INCREASES.

PAGE 27

10030 .MAIN

```

01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?

```

17.7.0) STARTING ADDRESS <510> - MUX CALIBRATION

THIS ROUTINE IS INTENDED TO BE USED IN CONJUNCTION
WITH THE PROCEDURES OUTLINED IN SECTION 7.7.1
FOR CALIBRATION OF AN ANALOG MULTIPLEXOR ON A
STAND ALONE BASIS. NOTE THAT THIS IS THE ONLY
TEST IN WHICH IT IS POSSIBLE TO HAVE A MUX
WITHOUT AN ACCOMPANYING A/D.

THE ONLY REQUIRED TEST INITIALIZATION IS THE
INPUT OF THE STARTING SLOT #. (IF "CR" IS
ENTERED, SKIP THE QUESTION). THIS CAN EITHER
BE THE SLOT # OF AN A/D OR A MUX. HOWEVER,
IF THE SLOT IS THAT OF A MUX, AND NOT AN A/D,
IT WILL BE NECESSARY FOR THE OPERATOR TO
MANUALLY CONNECT THE FOLLOWING SIGNALS TO GROUND:
"BUS ENABLE IN" AND "21.5 RETURN" (BACKPANEL PINS
#65 AND 71) OF THE SELECTED STARTING SLOT #.
THIS ASSERTS THE ANALOG GROUND OF THE MUX AND
ALSO ENABLES THE MUX REGISTERS SO THAT THEY CAN
BE LOADED VIA A "DUC" COMMAND TO THE SELECTED
STARTING SLOT. IN EITHER CASE (I.E. AN A/D
OR A MUX W/ "BUS ENABLE IN" GROUNDED)
THIS SLOT STARTS A MUX TEST/CALIBRATION
SET-UP. OTHER MUX'S CAN BE PLACED IN CONTIGUOUS
SLOTS (UP TO THE MAXIMUM # OF SLOTS) FOR
TESTING AND/OR CALIBRATION. AN EMPTY SLOT
OR A SLOT WITH A NON-MULTIPLEXOR IN IT
FOLLOWING THE STARTING SLOT (AND SUBSEQUENT
MUXS IF ANY) WILL BREAK THE "BUS ENABLE"
SIGNAL, THUS TERMINATING THE MUX SET-UP.

PAGE 28


```

01 TEST OPERATION:
02
03 THE ROUTINE READS THE DREG(SEE 8.1) TO
04 OBTAIN 1) MUX SELECT #, 2) MUX CHANNEL #
05 3) GAIN (USED ONLY BY PROGRAMMABLE MUXS).
06
07 THIS INFORMATION IS THEN SENT TO ALL OF THE
08 MUXS IN THE SPECIFIED MUX TEST SET-UP. ANY
09 MUX IN THE SET-UP WHOSE MUX SELECT # IS
10 THE SAME AS THAT INPUT ON THE CONSOLE
11 SWITCHES WILL BE SELECTED. ALSO,
12 THE CHANNEL # ON THAT MUX THAT CORRESPONDS TO
13 THE CHANNEL # ON THE CONSOLE SWITCHES WILL
14 BE THE PARTICULAR CHANNEL SELECTED.
15
16 WITH A MUX/CHANNEL SELECTED, THE OPERATOR CAN
17 APPLY VOLTAGES/CURRENTS TO THE ANALOG INPUTS
18 OF A MUX, AND MONITOR THE MUX OUTPUT (I.E.
19 OUTPUT OF THE INSTRUMENTATION AMPLIFIERS) WITH
20 A DMM OR SCOPE.
21
22 DREG(SEE 8.1) FORMAT:
23
24 BITS 6/7: GAIN (0,1,2,3) = GAIN X (1,2,4,8)
25
26 BITS 8-11: MUX SELECT # (0-17)
27 BITS 12-15: MUX CHANNEL # (0-17)

```

```

01
02
03 CALIBRATION OF 4281/82 SERIES ANALOG
04 MULTIPLYERS
05
06 TO CALIBRATE THE 4281/82 MULTIPLYERS,
07 FIRST START THE MUX CALIBRATION (STARTING
08 ADDRESS = 510; REFER TO TEST DESCRIPTION FOR
09 SPECIFIC TEST INFORMATION).
10
11 IF NO A/D CONVERTER IS USED IN CONJUNCTION
12 WITH THE MUX, IT WILL BE NECESSARY TO
13 CONNECT THE FOLLOWING SIGNALS TO GROUND:
14 "BUS ENABLE IN", "21.5 RETURN" (BACKPANEL
15 PINS 65 AND 71 OF MUX SLOT).
16
17 MUX CALIBRATION IS ACCOMPLISHED BY APPLYING
18 KNOWN ACCURATE VOLTAGE SOURCES TO THE ANALOG
19 INPUT OF THE CARD WHILE MONITORING THE MUX
20 ANALOG OUTPUT DIRECTLY AT THE ANALOG BUSS
21 WITH A DMM. V-OUT IS MEASURED AT PIN 45 FOR
22 ALL MULTIPLYER CALIBRATIONS. (V-OUT RETURN
23 IS PIN 47).
24
25 CHANNEL 0 WILL BE THE 0.000V CHANNEL. SHORT
26 PINS 1,2,3 ON CONNECTOR P2 TOGETHER. CHANNEL
27 1 WILL BE THE V-IN CHANNEL. SHORT PINS 26
28 AND 28 TOGETHER. APPLY THE TEST V-IN TO PIN
29 27 AND CONNECT THE V-IN RETURN TO PIN 28.
30 INSERT JUMPER W2 ON ALL DIFFERENTIAL CARDS.
31

```

7.7.1) ANALOG MULTIPLEXOR CALIBRATION PROCEDURES

CALIBRATION OF 4282 SINGLE-ENDED MULTIPLEXOR

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50

SELECT CHANNEL 0. ADJUST THE OFFSET TRIMPOT FOR V-OUT OF 0.0000V. SET THE TEST V-IN TO 10.0000V. SELECT CHANNEL 1. CHECK THE V-OUT. IT SHOULD BE 10.0000V +/-1MV. NO GAIN ADJUSTMENT IS PROVIDED ON THIS CARD. IF THE CHANNEL 1 READING IS INCORRECT READJUST THE OFFSET TRIMPOT AND RECHECK, INCORRECT VOLTAGES INDICATE PARTS WHICH SHOULD BE REPLACED. STILL USING CHANNEL 1 SET V-IN TO -10.0000V. V-OUT SHOULD BE THE SAME +/-1MV.

CALIBRATION OF 4281 DIFFERENTIAL MUX (STRAP GAIN)

SELECT THE GAIN AT WHICH THE CARD WILL BE OPERATED. INSERT THE JUMPER FOR GAIN =1, DELETE THE JUMPER FOR GAIN=2. SELECT CHANNEL 0. ADJUST THE OFFSET TRIMPOT FOR V-OUT OF 0.0000V. SELECT CHANNEL 1. FOR GAIN =1 BOARDS SET V-IN TO 10.0000V. FOR GAIN =2 BOARDS. SET V-IN TO 5.0000V. ADJUST THE GAIN TRIMPOT FOR V-OUT OF 10.0000V. REPEAT THE ABOVE STEPS MAKING SURE THAT EACH READING OF V-OUT IS CORRECT TO A TOLERANCE OF +/-1MV. APPLY -10.0000V. TO CHANNEL 1 AND SELECT IT. V-OUT SHOULD NOW BE -10.0000V +/-1MV.

CALIBRATION OF 4281-6 DIFFERENTIAL MUX (PROGRAMMABLE GAIN)

SET GAIN =8. SELECT CHANNEL 0. ADJUST THE OFFSET TRIMPOT FOR V-OUT OF 0.0000V. TRY TO GET AS NEAR TO 0 ERROR AS POSSIBLE. SET V-IN TO 1.25V. SELECT CHANNEL 1. ADJUST THE GAIN TRIMPOT FOR V-OUT OF 10.0000V. TRY FOR 0 ERROR ON THIS ADJUSTMENT. REPEAT THE ABOVE STEPS RETRIMMING IF NECESSARY TO GIVE THE SMALLEST POSSIBLE DEVIATION AT THE TWO VOLTAGE LEVELS. USING THE FOLLOWING GAIN/V-IN COMBINATIONS V-OUT SHOULD BE 10.0000V. +/-3MV IN ALL CASES:

GAIN	V-IN
4	2.5000
2	5.0000
1	10.0000

REPEAT THE ABOVE STEPS USING NEGATIVE INPUT VOLTAGES. HOWEVER DO NOT READJUST THE GAIN OF OFFSET TRIMPOTS. V-OUT SHOULD BE WITHIN 3MV OF THE +/-10.0000V READING IN ALL CASES.

STARTING ADDRESS <511> - MUX CHANNEL SCANNER

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

THIS PROGRAM CAN BE USED AS A QUICK CHECK OF THE VOLTAGES/CURRENTS PRESENT AT THE ANALOG INPUTS OF A SELECTED MUX. THE ROUTINE SCANS AND SAMPLES ALL CHANNELS OF A MUX AND OUTPUTS THE RESULTS TO THE TTY IN TABULAR FORM.

TEST INITIALIZATION:

QUESTIONS 1 & 2 OF A/D BASIC INITIALIZATION (9.2)

TEST OPERATION:

AFTER THE INITIALIZATION, THE PROGRAM WILL TYPE "INITIALIZE DREG (OCTAL INPUT, SEE 8.1) SET THE DREG TO THE DESIRED TEST MODE, THEN START. TEST AUTOSCAN ALL CHANNELS OF MUX UNDER TEST IN SELECTED MODE/TRIGGERING (ALL CONSOLE SWITCH SELECTED), WHILE THE A/D CONVERTER SAMPLES AND CONVERTS EACH CHANNEL'S ANALOG INPUT. THE DATA IS STORED IN A TABLE FOR SUBSEQUENT OUTPUT. THE CYCLE IS REPEATED AFTER TABLE OUTPUT.

DREG(SEE 8.1) FORMAT:

BIT 0: A/D MODE: (0 = PIO, 1 = DCH)
BITS 6/7: GAIN (0,1,2,3) = GAIN X (1,2,4,8)
BITS 8-11: MUX SELECT # (0-17 OCTAL)
BITS 14/15: A/D CONVERSION TRIGGER SELECT
0 0 = SLOT START
0 1 = DCHI
1 0 = EXTERNAL CLOCK
1 1 = INTERNAL CLOCK

OUTPUT FORMAT:

CHANNEL DATA MV AAA/BBB (#)
0 XXXXX YYYY
1 XXXXX YYYY
.
.
.
17 XXXXX YYYY

WHERE:
AAA/BBB = A/D MODE/TRIGGERING
XXXXX = CHANNEL VALUE CONVERTED BY A/D
[OCTAL DATA LEFT JUSTIFIED TO BIT 0]
YYYY = THE +/- MILLIVOLT EQUIVALENT
(DECIMAL; +/- 1 LSB ACCURACY)
(#) = MUX SELECT # (FROM CONSOLE SWITCHES)

TO STOP THE MUX SCAN PROGRAM FOR INSPECTION OF A PARTICULAR TEST RESULT, HIT ANY TTY KEY.
HIT ANY TTY KEY TO RESUME MUX SCAN & PRINTOUT.

10035 .MAIN

PAGE 33

```

? IF NO MUX IN THE A/D SUBSYSTEM CORRESPONDS TO
? THE MUX SELECT # APPEARING ON THE CONSOLE SWITCHES
? OR MORE THAN ONE MUX CORRESPONDS TO THAT MUX
? SELECT #, THEN THE DATA RETURNED WILL BE INVALID.
?
? NOTE THAT THE COMBINATION "PID MODE/DCHI TRIGGERING" IS
? NOT A VALID A/D OPERATING MODE, AND WILL BE REPORTED
? AS "INVALID A/D OPERATION".
?
? SEE SECTION 7.6 FOR ALLOWED CONVERSION TIMES.

```

10036 .MAIN

PAGE 34

```

? 7.9)
?
? STARTING ADDRESS <512> - TRANSDUCER TEST FOR
? PROGRAMMABLE MULTIPLEXORS
?
? THIS TEST IS INTENDED FOR USE WITH THE 4281-G
? PROGRAMMABLE VOLTAGE ANALOG MULTIPLEXORS AS A
? MEANS OF CHECKING THE MUX INPUTS.
?
? WHEN THE PROGRAMMABLE MUX IS IN TEST MODE, A SMALL
? TEST CURRENT (TYPICALLY 100 - 120 UA) IS INJECTED
? THROUGH A MUX INPUT AND ANY ASSOCIATED TRANSDUCER
? CONNECTED TO IT) THUS PRODUCING A VOLTAGE THAT
? CAN BE READ BY THE A/D. IN TEST MODE MINUS, THE
? TEST CURRENT REVERSES DIRECTION FOR MEASUREMENT
? OF POLARITY SENSITIVITY OF TRANSDUCERS IN
? BIPOLAR A/D MODES. PART OF THE TOTAL VOLTAGE DROP
? PRODUCED BY THE TEST CURRENT IS ACROSS
? PROTECTION RESISTORS AND THE MUX GATE RESISTANCE
? IN SERIES WITH THE INPUT PINS. THESE VOLTAGES
? SHOULD BE SUBTRACTED FROM THE MEASUREMENT TO
? GET THE ACTUAL TRANSDUCER AND CABLE VOLTAGE
? DROP. FOR EACH LEG OF A MUX INPUT THERE IS
? A 600 OHM SWITCH RESISTANCE AND A 1000 OHM
? PROTECTION. THEREFORE TYPICAL RESISTANCE OF
? A MUX INPUT IS 1.6 K OHM PER LEG OR 3.2 K OHM
? TOTAL. OPEN MUX INPUTS SHOULD PRODUCE FULL
? SCALE VOLTAGES DURING TRANSDUCER TESTING.
? SHORTED INPUTS WILL PRODUCE A SMALL VOLTAGE
? OUTPUT (APPROX. 300-350 MV).
?
? TEST INITIALIZATION:
?
? QUESTIONS 1,2 & 4 OF THE BASIC A/D INITIALIZATION
? (9.2) SEQUENCE ARE THE ONLY REQUESTED INFORMATION.
? PROGRAM THEN PROCEEDS TO TEST PHASE ONE.
?

```


01 ? 7.10) STARTING ADDRESS <513> - MULTIPLEXOR ANALOG INPUT TEST

02 ? INTRODUCTION:

03 ? THIS IS A STATIC (DC) TEST USED TO VERIFY THE PROPER

04 ? FUNCTIONING AND INDEPENDENCE OF THE 16 ANALOG INPUTS

05 ? OF THE DG/DAC 4281 AND 4282 SERIES MULTIPLEXORS AND

06 ? IS INTENDED TO BE USED IN CONJUNCTION WITH A SPECIAL

07 ? ANALOG TEST ADAPTER, MODEL 1125 AS FOLLOWS:

08 ? 1125-A IS THE VOLTAGE ANALOG TEST ADAPTER AND IS USED

09 ? WITH EITHER A 4281 OR 4281-G DIFFERENTIAL

10 ? OR A 4282 SINGLE ENDED VOLTAGE MUX.

11 ? 1125-B IS THE CURRENT ANALOG TEST ADAPTER AND IS USED

12 ? WITH A 4281-C 50 MA CURRENT MUX

13 ? ALSO NEEDED IS AN EXTERNAL DC POWER SUPPLY THAT

14 ? ACTS AS THE LADDER NETWORK SOURCE VOLTAGE. NOTE THAT

15 ? THE MAXIMUM APPLIED VOLTAGE IS +/- 10 VDC.

16 ? ALL 16-CHANNELS OF ONE MUX CAN BE AUTOMATICALLY TESTED

17 ? AT A TIME BY THE LADDER NETWORK SECTION OF THE 1125

18 ? TEST ADAPTERS.

19 ? TEST PROCEDURES:

20 ? THE DG/DAC CHASSIS AND ANY EXTERNAL VOLTAGE

21 ? SOURCES SHOULD BE POWERED DOWN WHILE MAKING

22 ? CONNECTIONS TO THE BOARDS. THE FIRST STEP IS TO

23 ? REMOVE ANY D/A CONVERTERS FROM THE "D/A" CONNECTOR

24 ? (J1) ON THE 1125 TEST CARD. NEXT SET THE SWITCHES ON

25 ? THE TEST ADAPTER AS FOLLOWS:

26 ? ADAPTER MUX TYPE SET SWITCHES (ON)

27 ? 1125-A 4282 1,2,3,4

28 ? 1125-A 4281,4281-G 1,2,3,4,5,6,7,8 (ALL)

29 ? 1125-B 4281-C 1,2,3,4 (ALL)

30 ? AFTER SETTING THE SWITCHES, CONNECT THE MUX UNDER

31 ? TEST TO THE "MUX" (J2) CONNECTOR ON THE TEST CARD.

32 ? THIS CAN BE CONNECTED DIRECTLY TO THE MUX OR WITH

33 ? A 50-PIN MALE TO FEMALE ANALOG CABLE (005-007-016)

34 ? CONNECTED BETWEEN THE TEST CARD & MUX. CONNECT THE DC

35 ? EXTERNAL VOLTAGE SOURCE TO THE "V+" AND "RET"

36 ? TERMINALS OF THE TEST CARD. FINALLY, POWER UP THE

37 ? DG/DAC CHASSIS AND POWER SUPPLY. LOAD AND START THE

38 ? MUX ANALOG INPUT TEST (SA 513) AND INITIALIZE THE

39 ? TEST.

40 ? NOTE: POWER SUPPLY GROUND (FOR LADDER SOURCE VOLTAGE)

41 ? SHOULD BE THE SAME AS CHASSIS GROUND TO ASSURE

42 ? CORRECT VOLTAGE LEVELS AT LADDER CHANNEL OUTPUTS.

43 ? IT IS ASSUMED THAT THE A/D CONVERTER AND ANALOG

44 ? MULTIPLEXOR ARE BOTH PROPERLY CALIBRATED FOR OFFSET

45 ? AND GAIN BEFORE RUNNING THIS TEST.

46 ?

47 ?

48 ?

49 ?

50 ?

51 ?

52 ?

53 ?

54 ?

55 ?

56 ?

57 ?

58 ?

59 ?

60 ?

01 ? TEST INITIALIZATION:

02 ? QUESTIONS 1,2 AND 4 OF THE A/D BASIC INITIALIZATION

03 ? SEQUENCE (9.2) ARE ASKED FIRST, FOLLOWED BY:

04 ? "MUX TYPE - "

05 ? ENTER: - "C" FOR 4281-C 50 MA CURRENT LOOP MUX

06 ? - "S" FOR 4282 SINGLE ENDED VOLTAGE MUX

07 ? - "D" FOR 4281 MANUAL DIFFERENTIAL VOLT MUX

08 ? - "P" FOR 4281-G PROGRAM DIFFERENTIAL VOLT MUX

09 ? "MUX GAIN - "

10 ? ALLOWED GAIN SETTINGS (DECIMAL) ARE:

11 ? MUX TYPE GAIN(S) GAIN TYPE

12 ? C 1,2 STRAP

13 ? S 1,2 (QUESTION SKIPPED)

14 ? D 1,2 STRAP

15 ? P 1,2,4,8 PROGRAMMABLE

16 ? "LADDER SOURCE VOLTAGE - "

17 ? ENTERED IN +/- DECIMAL MILLIVOLTS, +/- 10V MAX,

18 ? 1 MV MIN. NEGATIVE SOURCE VOLTAGES ARE ALLOWED ONLY

19 ? WHEN A/D IS IN BIPOLAR MODE FOR VOLTAGE LADDER TEST.

20 ? FOR CURRENT LADDER TEST USING A NEGATIVE SOURCE, ONLY

21 ? THE POSITIVE CHANNELS WILL BE TESTED. IN ADDITION,

22 ? THE FOLLOWING ARE CONDITIONS THAT PRODUCE A/D

23 ? DATA OVERFLOW:

24 ? ADAPTER MUX GAIN(S) OVERFLOW CONDITION

25 ? 1125-A S 1 V-IN > F.S.

26 ? 1125-A D,P 1 NO OVERFLOW

27 ? 1125-A D 2 (40% OF V-IN) X GAIN > F.S.

28 ? 1125-A P 2,4,8

29 ? 1125-B C 1,2 NO OVERFLOW

30 ? WHERE: V-IN = LADDER SOURCE VOLTAGE MAGNITUDE

31 ? F.S. = A/D FULL SCALE VOLTAGE MAGNITUDE

32 ? IF A COMBINATION OF MUX GAIN AND SOURCE VOLTAGE

33 ? WILL PRODUCE AN A/D OVERFLOW CONDITION FOR THE

34 ? TYPE OF MUX BEING TESTED AND THE A/D FULL SCALE

35 ? VOLTAGE, THE FOLLOWING MESSAGE WILL BE PRINTED

36 ? "SOURCE VOLTAGE TOO HIGH FOR GAIN" AND THE QUESTION

37 ? SEQUENCE WILL GO BACK TO "MUX GAIN - ". THE

38 ? SEQUENCE WILL PROCEED NORMALLY ONCE A VALID

39 ? COMBINATION OF MUX GAIN AND LADDER SOURCE VOLTAGE

40 ? IS ENTERED.

41 ? "% ALLOWED ERROR - "

42 ? VALID RANGE IS 1 - 25. % (DECIMAL).

43 ? RECOMMENDED TESTING RANGE IS 5% - 10. %

44 ? THIS IS THE +/- PERCENTAGE ERROR THAT IS ALLOWED

45 ? BEFORE A MUX CHANNEL DATA ERROR IS REPORTED.

46 ? ALL QUESTIONS MAY BE SKIPPED BY ENTERING A "CR"

47 ? AS THE RESPONSE (ALSO 0 FOR GAIN SOURCE VOLTAGE

48 ? AND % ERROR QUESTIONS), AND THE ASSOCIATED PARAMETERS

49 ? WILL REMAIN UNCHANGED FROM THE PREVIOUS TEST

50 ? INITIALIZATION. HOWEVER, WHEN RE-INITIALIZING A TEST

51 ? ALL NEW PARAMETERS ENTERED MUST BE COMPATIBLE WITH

52 ? PREVIOUS RESPONSES, AS INVALID COMBINATIONS

53 ? AND OVERFLOW CONDITIONS ARE ALWAYS CHECKED EVEN

54 ? THOUGH ONE OR MORE QUESTIONS HAVE BEEN SKIPPED.

55 ?

56 ?

57 ?

58 ?

59 ?

60 ?

THEORY OF OPERATION:

THE 1125 ANALOG TEST ADAPTERS ACT AS VOLTAGE OR CURRENT LADDER NETWORKS. WHEN THE TEST ADAPTER IS PROPERLY SET AND CONNECTED TO THE MUX BEING TESTED AND THE EXTERNAL SOURCE VOLTAGE IS APPLIED TO THE CARD, EACH MUX CHANNEL WILL SEE 1 OF 4 DIFFERENT VOLTAGES OR CURRENTS. MUX CHANNELS IN ARE CONNECTED TO TEST CARD SOURCE CHANNELS IN THE FOLLOWING, NON-REPETITIVE ORDER:

MUX CHANNEL SOURCE CHANNEL

- 0 0
1 1
2 2
3 3
4 1
5 2
6 3
7 0
10 2
11 3
12 0
13 1
14 3
15 0
16 1
17 2

THE VALUES (CURRENT OR VOLTAGE) THAT APPEAR AT THE SOURCE CHANNEL OUTPUTS DEPEND ON THE LADDER SOURCE VOLTAGE (V-IN OR V+) AND THE FOLLOWING:

1125-A VOLTAGE ANALOG TEST ADAPTER

% OF V-IN AT OUTPUT (SOURCE)
SOURCE CHANNEL SINGLE ENDED DIFFERENTIAL
0 100.
1 90.
2 70.
3 40.

1125-B CURRENT ANALOG TEST ADAPTER

SOURCE CHANNEL MA/V-IN AT OUTPUT (SOURCE)
0 .417
1 .227
2 .156
3 .122

FOR THE 112B-A VOLTAGE TEST ADAPTER, THE OUTPUT CHANNELS PRODUCE VOLTAGES OF THE SAME POLARITY AS THE LADDER SOURCE VOLTAGE (V-IN).

FOR THE 1125-B CURRENT TEST ADAPTER, THE OUTPUT CHANNEL CURRENTS PRODUCE DIFFERENT POLARITY A/D VOLTAGES, DEPENDING ON THE POLARITY OF THE LADDER SOURCE VOLTAGE (V -IN) AS FOLLOWS:

MUX CHANNEL POLARITY
0 - 7
10 - 17
POSITIVE NEGATIVE
NEGATIVE POSITIVE

- 1. VOLTAGE POLARITIES ARE WITH RESPECT TO GROUND.
2. NEGATIVE CHANNELS TESTED ONLY IF A/D IS BIPOLAR.

FOR EACH MUX CHANNEL BEING TESTED, ITS ASSOCIATED SOURCE CHANNEL IS DETERMINED, AND THE CORRESPONDING 'SOURCE CHANNEL CONSTANT' IS OBTAINED FOR USE IN CALCULATION OF THE EXPECTED CENTER, MAXIMUM AND MINIMUM VALUES FOR THE MUX CHANNEL (AS SEEN BY THE A/D). THE CALCULATION PROCEDURE IS DIFFERENT FOR THE VOLTAGE AND CURRENT CASES.

FOR VOLTAGE MUXS, THE ESTIMATED CENTER VALUE IS OBTAINED BY MULTIPLYING THE SOURCE CONSTANT, WHICH IS % OF V-IN, BY V-IN AND DIVIDING THE PRODUCT BY 100. THIS IS THEN MULTIPLIED BY THE MUX GAIN. THE RESULT IS THE EXPECTED CENTER VALUE. USING THE OPERATOR INPUT % ALLOWED ERROR, THE CENTER VALUE DEVIATION CAN BE CALCULATED. THE MAXIMUM EXPECTED VALUE IS THE CENTER + DEVIATION AND THE MINIMUM EXPECTED VALUE IS THE CENTER - DEVIATION. FINALLY, THESE VALUES ARE CONVERTED TO THEIR EQUIVALENT 12-BIT A/D VALUE WHICH DEPENDS ON THE A/D POLARITY/RANGE.

FOR CURRENT MUXS, THE # OF MA/V-IN IS MULTIPLIED BY V-IN TO DETERMINE THE TOTAL CURRENT PRODUCED BY THE SOURCE CHANNEL. THIS IS MULTIPLIED BY THE MUX INPUT RESISTANCE (200 OHMS) WHICH CONVERTS THE CURRENT TO A VOLTAGE (MV). THIS PRODUCT IS THEN MULTIPLIED BY THE MUX GAIN AND REPRESENTS THE EXPECTED CENTER VALUE. AS IN THE VOLTAGE CASE, THE % ALLOWED ERROR IS USED TO CALCULATE THE ALLOWED VALUE DEVIATION. MAX EXPECTED = CENTER + DEVIATION, MIN EXPECTED = CENTER - DEVIATION. THE ABOVE CALCULATED VALUES ARE CONVERTED TO 12-BIT A/D DATA EQUIVALENTS FOR LATER COMPARISON.

THEORY OF OPERATION:

THE 1125 ANALOG TEST ADAPTERS ACT AS VOLTAGE OR CURRENT LADDER NETWORKS. WHEN THE TEST ADAPTER IS PROPERLY SET AND CONNECTED TO THE MUX BEING TESTED AND THE EXTERNAL SOURCE VOLTAGE IS APPLIED TO THE CARD, EACH MUX CHANNEL WILL SEE 1 OF 4 DIFFERENT VOLTAGES OR CURRENTS. MUX CHANNELS IN ARE CONNECTED TO TEST CARD SOURCE CHANNELS IN THE FOLLOWING, NON-REPETITIVE ORDER:

MUX CHANNEL SOURCE CHANNEL

- 0 0
1 1
2 2
3 3
4 1
5 2
6 3
7 0
10 2
11 3
12 0
13 1
14 3
15 0
16 1
17 2

THE VALUES (CURRENT OR VOLTAGE) THAT APPEAR AT THE SOURCE CHANNEL OUTPUTS DEPEND ON THE LADDER SOURCE VOLTAGE (V-IN OR V+) AND THE FOLLOWING:

1125-A VOLTAGE ANALOG TEST ADAPTER

% OF V-IN AT OUTPUT (SOURCE)
SOURCE CHANNEL SINGLE ENDED DIFFERENTIAL
0 100.
1 90.
2 70.
3 40.

1125-B CURRENT ANALOG TEST ADAPTER

SOURCE CHANNEL MA/V-IN AT OUTPUT (SOURCE)
0 .417
1 .227
2 .156
3 .122

FOR THE 112B-A VOLTAGE TEST ADAPTER, THE OUTPUT CHANNELS PRODUCE VOLTAGES OF THE SAME POLARITY AS THE LADDER SOURCE VOLTAGE (V-IN).

FOR THE 1125-B CURRENT TEST ADAPTER, THE OUTPUT CHANNEL CURRENTS PRODUCE DIFFERENT POLARITY A/D VOLTAGES, DEPENDING ON THE POLARITY OF THE LADDER SOURCE VOLTAGE (V -IN) AS FOLLOWS:

MUX CHANNEL POLARITY
0 - 7
10 - 17
POSITIVE NEGATIVE
NEGATIVE POSITIVE

- 1. VOLTAGE POLARITIES ARE WITH RESPECT TO GROUND.
2. NEGATIVE CHANNELS TESTED ONLY IF A/D IS BIPOLAR.

FOR EACH MUX CHANNEL BEING TESTED, ITS ASSOCIATED SOURCE CHANNEL IS DETERMINED, AND THE CORRESPONDING 'SOURCE CHANNEL CONSTANT' IS OBTAINED FOR USE IN CALCULATION OF THE EXPECTED CENTER, MAXIMUM AND MINIMUM VALUES FOR THE MUX CHANNEL (AS SEEN BY THE A/D). THE CALCULATION PROCEDURE IS DIFFERENT FOR THE VOLTAGE AND CURRENT CASES.

FOR VOLTAGE MUXS, THE ESTIMATED CENTER VALUE IS OBTAINED BY MULTIPLYING THE SOURCE CONSTANT, WHICH IS % OF V-IN, BY V-IN AND DIVIDING THE PRODUCT BY 100. THIS IS THEN MULTIPLIED BY THE MUX GAIN. THE RESULT IS THE EXPECTED CENTER VALUE. USING THE OPERATOR INPUT % ALLOWED ERROR, THE CENTER VALUE DEVIATION CAN BE CALCULATED. THE MAXIMUM EXPECTED VALUE IS THE CENTER + DEVIATION AND THE MINIMUM EXPECTED VALUE IS THE CENTER - DEVIATION. FINALLY, THESE VALUES ARE CONVERTED TO THEIR EQUIVALENT 12-BIT A/D VALUE WHICH DEPENDS ON THE A/D POLARITY/RANGE.

FOR CURRENT MUXS, THE # OF MA/V-IN IS MULTIPLIED BY V-IN TO DETERMINE THE TOTAL CURRENT PRODUCED BY THE SOURCE CHANNEL. THIS IS MULTIPLIED BY THE MUX INPUT RESISTANCE (200 OHMS) WHICH CONVERTS THE CURRENT TO A VOLTAGE (MV). THIS PRODUCT IS THEN MULTIPLIED BY THE MUX GAIN AND REPRESENTS THE EXPECTED CENTER VALUE. AS IN THE VOLTAGE CASE, THE % ALLOWED ERROR IS USED TO CALCULATE THE ALLOWED VALUE DEVIATION. MAX EXPECTED = CENTER + DEVIATION, MIN EXPECTED = CENTER - DEVIATION. THE ABOVE CALCULATED VALUES ARE CONVERTED TO 12-BIT A/D DATA EQUIVALENTS FOR LATER COMPARISON.

; AFTER THE CALCULATIONS ARE MADE FOR THE MUX CHANNEL,
 ; IT IS SAMPLED 8 TIMES AND AN AVERAGE IS DETERMINED.
 ; FOR EACH CHANNEL SAMPLED, THE CHANNEL AVERAGE
 ; RECEIVED BY THE A/D MUST BE:
 ; MIN EXPECTED <= CHANNEL AVERAGE <= MAX EXPECTED
 ; IF THE CHANNEL AVERAGE FALLS OUTSIDE OF THE ABOVE
 ; RANGE, A DATA ERROR HAS RESULTED.

MISCELLANEOUS:

; THE TIME ALLOWED FOR 'EOC' AFTER A CONVERSION
 ; IS TRIGGERED, BEFORE A TIMEOUT IS REPORTED, IS
 ; 50 USEC (TRIGGERED IN PIO MODE BY SLOT START).
 ; IF A CONVERSION TIME OUT OCCURS, THE PROGRAM
 ; WILL RETURN TO THE SAMPLE LOOP AND TRY TO
 ; TRIGGER THE CONVERSION AGAIN, BY INHIBITING
 ; ALL PRINTOUTS, A SCOPE LOOP WILL BE ESTABLISHED
 ; FOR FURTHER DIAGNOSIS OF THE PROBLEM. CHECK
 ; THE DG/DAC CHASSIS TO MAKE SURE THAT THE
 ; A/D AND MUX ARE IN THEIR CORRECT SLOTS AND
 ; ARE FIRMLY SEATED.

; IF EITHER THE A/D OR MUX CARD DOES NOT RESPOND TO
 ; ITS DEVICE ID, A SET-UP ERROR IS REPORTED. IN
 ; ADDITION, A MUX SELECT ERROR IS REPORTED IF THE
 ; MUX SELECT # CAN NOT BE DETERMINED (SEE SEC 10).

; STARTING ADDRESS <S15> - D/A TO A/D LOOP AROUND TEST
 ; (SINGLE LOOP)
 ; STARTING ADDRESS <S16> - D/A TO A/D LOOP AROUND TEST
 ; W/DCH EXERCISER (CATS/KITTEN)+

INTRODUCTION:

; THIS IS A SINGLE LOOP ANALOG SYSTEMS TEST. A SINGLE
 ; LOOP WILL CONSIST OF A D/A CONVERTER LOOPEO BACK TO AN
 ; A/D CONVERTER WITH ANALOG MULTIPLEXOR VIA AN ANALOG
 ; TEST ADAPTER. THERE ARE TWO BASIC CLASSES OF LOOP BACK
 ; SET-UPS, CURRENT AND VOLTAGE. WITHIN THESE TWO CLASSES
 ; THERE ARE DIFFERENT COMBINATIONS THAT CAN OCCUR. THE
 ; FOLLOWING ARE THE ALLOWED LOOP BACK COMBINATIONS:

CLASS	D/A	MUX	A/D	ADAPTER
---	---	---	---	---
CURRENT	4289	4281-C	CURRENT	4280 1125-B
VOLTAGE	4248	4281	MAN DIFF	4280 1125-A
VOLTAGE	4288	4281-G	PROG DIFF	4280 1125-A
VOLTAGE	4288	4282	SING END	4280 1125-A

; 4288 SERIES D/A CONVERTERS: 4288 4288-A 4288-B
 ; 4280 SERIES A/D CONVERTERS: 4280 4280-A 4280-B 4280-C

; THROUGH A SERIES OF TESTS, THIS ROUTINE WILL CHECK:
 ; D/A CHANNELS AND FUNCTIONS; MUX CHANNELS, SELECTION,
 ; GAINS AND FUNCTIONS; A/D OPERATING MODES, ANALOG
 ; SECTIONS AND FUNCTIONS. SPECIFIC DIAGNOSTIC ERRORS
 ; ARE DETECTED AND REPORTED AS WELL AS MORE GENERAL
 ; INFORMATION SUCH AS TEST SET-UP DATA AND TRANSFER/
 ; ERROR SUMMARY REPORTS.

TEST PROCEDURES:

; THE DG/DAC CHASSIS AND ANY EXTERNAL VOLTAGE SOURCES
 ; SHOULD BE POWERED DOWN WHILE MAKING ANY CONNECTIONS
 ; TO THE BOARDS. **FIRST, REMOVE ANY EXTERNAL VOLTAGE
 ; SOURCE FROM THE 1125 TEST CARD TERMINALS, V+ AND RET,
 ; USED FOR MUX ANALOG INPUT TESTING. NEXT SET ALL SWITCHES
 ; "OFF" ON THE TEST CARD (1 - 8 FOR 1125-A, 1 - 4 FOR
 ; 1125-B). AFTER SETTING THE SWITCHES OFF, CONNECT THE
 ; MUX UNDER TEST TO THE "MUX" (J2) CONNECTOR AND THE D/A
 ; UNDER TEST TO THE "D/A" (J1) CONNECTOR ON THE 1125
 ; TEST CARD. NOTE THAT THE MUX MUST BE PART OF A VALID
 ; CONNECTIONS CAN BE MADE DIRECTLY TO THE MUX AND D/A,
 ; OR WITH 2 50-PIN MALE TO FEMALE ANALOG CABLES (PART #
 ; 005-007-016) CONNECTED BETWEEN THE TEST CARD AND MUX,
 ; AND BETWEEN THE TEST CARD AND D/A. HOWEVER, IF THE
 ; CONNECTIONS ARE MADE DIRECTLY TO THE CARDS WITHOUT
 ; CABLES, A PHYSICAL RESTRICTION EXISTS. IF THE MUX
 ; IS IN SLOT # "X" THEN THE D/A MUST BE IN SLOT # "X+4".
 ; FOR EXAMPLE, IF THE A/D IN IN SLOT 0 AND THE MUX IN
 ; SLOT 1, THEN THE D/A MUST BE IN SLOT 5 IN ORDER FOR
 ; THE 1125 TEST ADAPTER TO FIT DIRECTLY BETWEEN THE
 ; D/A AND MUX CARDS. THERE IS ONLY ONE WAY IN WHICH THE
 ; ADAPTER WILL FIT ON THE CONNECTORS.


```

? THE NEXT THREE QUESTIONS ARE ASKED FROM THE BASIC
? A/D INITIALIZATION SEQUENCE (SEE 9.2); QUESTIONS
? 1,2 AND 4 (A/D SLOT #, A/D POLARITY/RANGE AND MUX
? SLOT #). IF THE A/D OR MUX SLOT #'S ARE THE SAME
? AS THE D/A SLOT #, THEN THE THREE A/D-MUX QUESTIONS
? WILL BE RE-ASKED.
?
? IF A CURRENT D/A (4289) WAS INDICATED, A 50 MA CURRENT
? MUX (4281-C) IS AUTOMATICALLY ASSUMED, IN WHICH CASE THE
? FOLLOWING QUESTION IS SKIPPED. IF A VOLTAGE D/A (4288)
? WAS INDICATED, THEN THE FOLLOWING QUESTION IS ASKED:
?
? "MUX TYPE = "
? ENTER: S - FOR SINGLE-ENDED VOLTAGE MUX (4282)
? D - FOR MANUAL DIFFERENTIAL VOLT MUX (4281)
? P - PROGRAMMABLE DIFFERENTIAL VOLT MUX (4281-G)
? ANY OTHER RESPONSE IS INVALID.
?
? "MUX GAIN = "
? ALLOWED GAIN SETTINGS (DECIMAL) ARE:
? MUX TYPE GAIN(S)
? C STRAP
? S 1,2 QUESTION SKIPPED
? D 1,2 STRAP
? P 1,2,4,8 PROGRAMMABLE
? FOR "P" TYPE MUXES, IF AN ASCII CHARACTER IS THE
? RESPONSE, ALL GAINS (1,2,4,8) WILL BE TESTED.
?
? AFTER THE INITIALIZATION, THE PROGRAM WILL TYPE
?
? "SET SWREG, HIT CR TO CONTINUE"
?
? SET SWREG TO THE DESIRED POSITIONS (SEE SWREG
? SETTINGS, 7.11A OR 8.2), THEN HIT A CR TO START THE TEST.
?
? EXCEPT FOR THE D/A SLOT # QUESTION, ALL QUESTIONS
? MAY BE SKIPPED BY ENTERING A "CR" AS THE RESPONSE, AND
? THE ASSOCIATED PARAMETERS WILL REMAIN UNCHANGED FROM
? THE PREVIOUS TEST INITIALIZATION. HOWEVER, WHEN RE-
? INITIALIZING A TEST, ALL NEW PARAMETERS ENTERED MUST
? BE COMPATIBLE WITH PREVIOUS ENTRIES, AS INVALID
? COMBINATIONS ARE CHECKED, EVEN THROUGH ONE OR MORE
? QUESTIONS HAVE BEEN SKIPPED.

```

```

? AFTER STARTING OF THE PROGRAM, A TABLE OF RANGES
? TESTED FOR BOTH THE D/A AND A/D IS PRINTED AS
? FOLLOWS.
?
? LOOP TEST VOLTAGE RANGES FOR MUX GAIN = (#)
? ---D/A--- ---A/D---
? CHANNEL MAX MIN MAX MIN
? 0 XXXX YYYY XXXX YYYY
? 1 XXXX YYYY XXXX YYYY
? 2 XXXX YYYY XXXX YYYY
? 3 XXXX YYYY XXXX YYYY
?
? WHERE: XXXX = MAX VOLTAGE TESTED FOR D/A OR A/D
? YYYY = MIN VOLTAGE TESTED FOR D/A OR A/D
? (0 FOR UNIPOLAR TEST, NEGATIVE IF
? BIPOLAR TEST)
? ALL VALUES ARE IN SIGNED, DECIMAL MILLIVOLTS.
? GAIN IS DECIMAL.
?
? NOTES:
? 1) IN THE CASE OF A CURRENT D/A, THE VALUE IS
? THE AMOUNT OF VOLTAGE PRODUCED BY THE MAX/MIN
? CURRENT WHEN APPLIED ACROSS THE COMPOSITE
? MUX SHUNT RESISTANCE (2 - 200. OHMS RESISTORS
? IN PARALLEL = 100. OHMS).
?
? 2) IN THE CASE OF A PROGRAMMABLE MUX WHERE ALL
? GAINS ARE TO BE TESTED, VALUES ARE FOR MUX
? GAIN = 1.
?
? 3) FOR A CURRENT LOOP TEST, IF THE A/D IS BIPOLAR
? THE ABOVE VALUES ARE FOR MUX CHANNELS 0 - 8.
? (POSITIVE CHANNELS). FOR MUX CHANNELS 9 - 16.
? (NEGATIVE CHANNELS) THE TEST RANGES ARE INVERTED
? (I.E. MAX = 0, MIN = -XXXX)
?
? SEE THEORY OF OPERATION FOR A DESCRIPTION ON HOW TEST
? RANGES ARE DETERMINED.

```

THE LOOP AROUND TESTS BEGIN FOLLOWING THE TABLE OUTPUT. THE TESTS ARE BROKEN INTO TWO SECTIONS. PART I CONSISTS OF THE BASIC DATA AND FUNCTION TESTS FOR THE LOOP SET-UP (CONSISTING OF THE D/A CONVERTER 1125 ADAPTER, MULTIPLEXER AND A/D CONVERTER. IF THE MUX IS A 4281-G (PROGRAMMABLE DIFF. VOLTAGE), THEN THE INDIVIDUAL GAINS (1,2,4,8) ARE ALSO TESTED IN PART I. PART II IS AN EXTENDED DATA TEST. USED TO CHECK D/A-A/D LINEARITY. DURING THE COURSE OF TESTING, THE FOLLOWING FUNCTIONS ARE CHECKED:

- D/A:
 - D/A CHANNELS 0 - 3
 - DATA HOLDING REGISTERS
 - BASIC ANALOG FUNCTIONS
 - CHANNEL INDEPENDENCE
 - CHANNEL LINEARITY
- MUX: (CHANNELS 0 - 17)
 - OPEN MUX CHANNEL TEST
 - GND MUX CHANNEL TEST
 - MUX CHANNEL INDEPENDENCE
 - AUTOSCAN
 - MUX SELECT/CHANNEL REGISTER
 - MUX GAIN (PROGRAMMABLE MUX ONLY)
- A/D:
 - MODES (PID/DCH)
 - TRIGGER SELECT (STR1, DCHI, INT/EXT CLK)
 - STATUS (CLK OVERRUN, LAST CHANNEL)
 - BASIC ANALOG FUNCTIONS (S/H, CONVERTER MODULE ETC.)
 - LINEARITY
 - INTERRUPTS
- SET SWREG(SEE 8.2) BIT 8 = 1 TO TEST EXTERNAL CLOCK.
- DATA CHANNEL MODES, AS WELL AS THE INTERNAL/EXTERNAL CLOCK FUNCTIONS, WILL NOT BE TESTED IF THE CHASSIS IS BEING CONTROLLED BY A DATA CONTROL UNIT (DCU).
- THIS WILL NOT AFFECT THE TESTING OF THE ANALOG SECTIONS.

REGARDLESS OF THE SPECIFIC TEST BEING PERFORMED, ALL TESTS HAVE THE SAME BASIC FORMAT. AFTER THE TEST DATA HAS BEEN DETERMINED, ALL FOUR D/A CHANNELS ARE LOADED WITH THE SEND DATA. THEN THE 16. MUX CHANNELS ARE AUTOSCANED 8. TIMES BY THE A/D (128. CONVERSIONS). THESE SAMPLES ARE CONVERTED INTO 16. MUX CHANNEL AVERAGES, WHICH REPRESENT THE ACTUAL LOOP RECEIVE VALUES. THE AVERAGES ARE THEN COMPARED AGAINST EXPECTED CHANNEL TESTED, THE VALUE RECEIVE FROM IT MUST FALL WITHIN THE EXPECTED RANGE (MAXIMUM AND MINIMUM). IF IT DOES, THEN THE TRANSFER COUNT FOR THAT CHANNEL IS INCREMENTED. IF IT DOES NOT, A DATA TRANSFER ERROR IS REPORTED, AND BOTH THE CHANNEL TRANSFER AND ERROR COUNTS ARE INCREMENTED.

ALL 16. CHANNELS ARE EXERCISED EACH TIME ANY DATA TEST IS PERFORMED. THE TESTS ARE PERFORMED SEQUENTIALLY UNTIL ANY ERROR OCCURS. THE ACTION TAKEN ON ERROR DETECTION DEPENDS ON THE VALUE OF SWITCH 1. IF = 0, THEN THE PROGRAM WILL LOOP ON THE TEST IN WHICH THE ERROR IS DETECTED. NOTE THAT THE TEST (SCOPE) LOOP WILL CONSIST OF THE ENTIRE DATA TEST IN WHICH THE ERROR(S) WAS DETECTED. THIS MEANS, FOR EXAMPLE, IF DURING THE MAX VALUE SUBTEST OF THE BASIC DATA TESTS, CHANNEL 7 REPORTED AN ERROR, AND IT IS DESIRED TO LOOP ON THIS TEST, ALL 16. CHANNELS WILL BE EXERCISED, REGARDLESS OF ERROR. IT IS ONLY NECESSARY TO SCOPE THE CHANNEL(S) IN QUESTION. IF SWREG BIT 1 = 1, THEN THE ERROR(S) WILL BE REPORTED ONLY, AND THE NORMAL TEST FLOW WILL CONTINUE. WHEN ALL APPLICABLE TESTS HAVE BEEN PERFORMED, AN END OF PASS MESSAGE WILL BE PRINTED, AND ALL TESTS WHERE THE PROGRAM IS, AND DOES NOT CONSTITUTE CORRECT SYSTEM FUNCTIONING. SYSTEM PERFORMANCE MUST BE MADE ON AN EVALUATION OF THE NUMBERS AND TYPES OF ERRORS REPORTED (IF ANY) DURING PROGRAM OPERATION.

REFER TO "THEORY OF OPERATION" FOR A MORE DETAILED DESCRIPTION OF TEST OPERATION. REFER TO THE "ERROR FORMAT AND DESCRIPTION" SECTION FOR DETAILED INFORMATION ON THE TYPES OF ERRORS DETECTED AND REPORTED. TEST SET-UP INFORMATION AND A PROGRAM TRANSFER/ERROR COUNT TABLE ARE AVAILABLE (SEE "OTHER FEATURES" SECTION AND/OR "SWREG SUMMARY-8.2"). DEBUGGING AIDS ARE GIVEN AT THE END OF THIS TEST DESCRIPTION SECTION.

```

01 ERROR FORMATS AND DESCRIPTIONS:
02
03
04
05 A DATA TRANSFER ERROR IS REPORTED WHEN DATA
06 RECEIVED FROM THE A/D IS NOT WITHIN THE
07 CALCULATED EXPECTED VALUE RANGE FOR A PARTICULAR
08 LOOP. AN INDIVIDUAL LOOP CONSISTS OF A D/A SOURCE
09 (OUTPUT) CHANNEL WHICH IS CONNECTED TO AN ANALOG
10 MULTIPLEXOR (INPUT) CHANNEL VIA THE 1125 ADAPTER.
11 THE PRINTOUT HAS THE FOLLOWING FORMAT:
12
13 DATA TRANSFER ERROR AT (TTTTT) (CALLED BY (CCCCC))
14 CHANNEL: MUX D/A
15 (M) (D)
16 SEND RECEIVE EXPECTED
17 SSSSS RRRRR EEEEE
18
19 WHERE: TTTTT = ADDRESS WHERE DATA ERROR OCCURRED
20 CCCCC = ADDRESS OF SUPERIOR (CALLING) TEST
21 (IF ANY)
22 (M) = MUX CHANNEL TESTED
23 (D) = ASSOCIATED D/A (SOURCE) CHANNEL
24 SSSSS = DATA VALUE SENT TO D/A CHANNEL (D)
25 RRRRR = AVERAGE DATA VALUE RECEIVED FROM A/D
26 VIA MUX CHANNEL (M) = ERROR VALUE
27 EEEEE = EXPECTED VALUE FROM A/D VIA
28 MUX CHANNEL (M) = CORRECT VALUE
29
30 NOTES:
31 THE ADDRESS WHERE THE DATA ERROR OCCURS (TTTTT)
32 IS ALWAYS THE ADDRESS OF A CALL TO SUBROUTINE
33 "CHECK" WHICH IS A ROUTINE THAT COMPARES RECEIVED
34 DATA AVERAGES WITH EXPECTED VALUES THAT HAVE BEEN
35 PREVIOUSLY CALCULATED BY THE ROUTINE "CONVT". IF
36 THIS ADDRESS POINTS TO AN ADDRESS WITHIN THE
37 "BASIC TEST" SECTION, THEN AN INDIVIDUAL SUBTEST
38 WITHIN THE BASIC TESTS HAS FAILED. THE BASIC TESTS
39 ARE PERFORMED BY CALLING THE SUBROUTINE "BTEST".
40 THEREFORE WHEN A DATA TRANSFER ERROR OCCURS IN A
41 SUBTEST OF THE BASIC TESTS (CALLED BY BTEST), THE
42 "CHECK" SUBROUTINE CALL WITHIN THE BASIC TEST SEC-
43 TION AND THE CALLING LOCATION (CCCCC), IS THE
44 ADDRESS OF THE "BTEST" SUBROUTINE CALL IN THE
45 SUPERIOR TEST. THIS IS ALWAYS THE CASE IF THE ERROR
46 OCCURS IN LOOP BACK TEST PART 1, WHICH CONSISTS OF
47 THE BASIC DATA/FUNCTION TESTS AND THE GAIN TESTS
48 FOR PROGRAMMABLE DIFFERENTIAL VOLTAGE MUX. IF THE
49 ERROR OCCURS IN THE EXTENDED DATA TESTS (PART 2)
50 NO SUPERIOR TEST EXISTS, AND THE CALLING ADDRESS
51 IS OMITTED.
52
53 THE MUX AND D/A CHANNEL #'S ARE OCTAL.
54
55 ALL OCTAL D/A AND A/D DATA IS LEFT JUSTIFIED TO
56 BIT 0, WITH UNUSED BITS = 0.
57
58 THE SEND DATA (SSSSS) IS ALWAYS PRINTED IN OCTAL.
59 D/A DATA IS 12 - BIT FOR VOLTAGE TYPE, 9 - BIT FOR
60 CURRENT TYPE D/A'S (SEE NOTE 3).

```

```

01
02 THE A/D DATA VALUES (RRRRR, EEEEE) ARE AS FOLLOWS:
03 SWREG 0 = 0 DATA IS 12 - BIT OCTAL (SEE NOTE 3)
04 SWREG 0 = 1 DATA IS SIGNED DECIMAL MILLIVOLTS
05
06 DATA TRANSFER REPORTS CAN BE INHIBITED BY SETTING
07 SWREG 4. THIS WILL NOT INHIBIT ANY OTHER TYPE
08 OF ERROR OUTPUT.
09
10 LOOP/NO-LOOP ON ERROR IS AS FOLLOWS:
11 SWREG 1 = 0 LOOP ON ERROR
12 SWREG 1 = 1 DO NOT LOOP ON ERROR
13 IT IS POSSIBLE TO LOOP ON ANY ERROR. NOTE THAT
14 WHEN LOOPING ON A DATA ERROR (I.E. IN BASIC
15 DATA TESTS) THE ENTIRE SUBTEST IS REPEATED. THIS
16 MEANS THAT ALL 16. MUX CHANNELS ARE SIMULTANEOUSLY
17 BEING SAMPLED WITHIN THE SUBTEST THAT THE ERROR
18 (OR ERRORS) WAS DETECTED. THE # OF SAMPLES TAKEN
19 BY THE A/D IS ALWAYS 8. SAMPLES ON EACH OF THE
20 16. MUX CHANNELS OR 128. CONVERSIONS.
21
22 THE SCOPE LOOP IS BEST ACHIEVED BY INHIBITING
23 ALL TTY/LPT OUTPUT.
24
25 THE EXPECTED VALUE (EEEEEE) IS THE EXPECTED
26 CENTER VALUE. THE ACTUAL RANGE IS AS FOLLOWS:
27 MAXIMUM EXPECTED = EXPECTED CENTER + 8 LSB'S
28 MINIMUM EXPECTED = EXPECTED CENTER - 8 LSB'S.
29
30 THE MAXIMUM EXPECTED IS ALWAYS < = (+) FULL SCALE.
31 THE MINIMUM EXPECTED IS ALWAYS > = 0. FOR UNIPOLAR
32 A/D'S AND ALWAYS > = (-) FULL SCALE FOR BIPOLAR
33 A/D'S. MAXIMUM VALUES ARE ALWAYS MORE POSITIVE
34 THAN MINIMUM VALUES.
35
36 THEREFORE IN ORDER FOR A RECEIVED DATA VALUE
37 TO BE CORRECT THE FOLLOWING MUST BE TRUE:
38
39 MIN EXPECTED < = RECEIVE DATA < = MAX EXPECTED
40
41 IF A MUX REGISTER/AUTO SCAN ERROR IS FOUND THEN A
42 MUX ERROR IS REPORTED AS FOLLOWS:
43
44 MULTIPLEXOR ERROR
45 SELECT #/CHANNEL #
46 GOOD BAD
47 GGGGG 88888
48
49 WHERE: GGGGG = CORRECT MUX REGISTER CONTENTS
50 88888 = INCORRECT MUX REGISTER CONTENTS
51
52 THIS ERROR IS REPORTED IN THE A/D SCANNER ROUTINE
53 "SCANR". THE MULTIPLEXOR REGISTER IS ONLY CHECKED
54 IN PIO MODE WITH "START" PULSE TRIGGERING.
55
56 A TIME OUT IS REPORTED WHEN AN INTERRUPT FROM THE
57 A/D IS NOT RECEIVED WHEN EXPECTED (SEE SECTION 10).
58

```

IF AN ILLEGAL STATUS OCCURS DURING PROGRAM OPERATION THE FOLLOWING IS REPORTED:

A/D STATUS ERROR
G000/BAD
G6G6G 888888

WHERE: G6G6G6 = GOOD A/D STATUS
888888 = BAD A/D STATUS

THIS WILL OCCUR, FOR EXAMPLE, IF "CLOCK OVERRUN" OCCURS DURING A DATA CHANNEL OPERATION. NO ACTION IS TAKEN OTHER THAN REPORTING OF THE ERROR.

A/D STATUS BITS ARE:

- 0 = BUSY
- 1 = DONE
- 2 = INTERRUPT DISABLE
- 3 = CLOCK OVERRUN
- 4 = LAST CHANNEL (DCH)
- 12 - 15 = A/D SLOT #

SEE SECTION 10 FOR ADDITIONAL ERROR INFORMATION.

OTHER FEATURES/OUTPUTS:

THE TRANSFERS AND ERROR COUNTS FOR THE MUX CHANNELS BEING TESTED CAN BE PRINTED OUT TO THE TTY AND/OR LPT IN TABULAR FORM BY HITTING THE LETTER T UN THE TTY KEYBOARD.

CHANNEL	TRANSFERS/ERRORS (DECIMAL #)	(DECIMAL #)
0	.	.
1	.	.
.	.	.
17	.	.

THE MAXIMUM ERROR COUNT IS 65,536.

THE TEST SETUP INFORMATION CAN BE PRINTED OUT TO THE TTY AND/OR LPT BY HITTING THE LETTER S ON THE TTY KEYBOARD.

D/A: SLOT TYPE

D/A: CHAN PLR/RNG

A/D: SLOT PLR/RNG

MUX: SLOT SEL# GAIN TYPE

WHERE: D = D/A TYPE; V = VOLTAGE; C = CURRENT

P = D/A OR A/D POLARITY: U = UNIPOLAR B = BIPOLAR (FOR A D/A, POLARITY APPLIES ONLY IF VOLTAGE TYPE, OTHERWISE AN * FOR CURRENT TYPE).

R = D/A OR A/D RANGE: L = LOW (5V = VOLTAGE, 16 MA = CURRENT); H = HIGH (10V = VOLTAGE, 20 MA = CURRENT).

G = MUX GAIN (DECIMAL)

T = MUX TYPE: C = CURRENT S = SINGLE ENDED VOLTAGE D = DIFFERENTIAL VOLT (MANUAL/PROGRAMMABLE)

SLOT #'S AND SELECT #'S ARE IN OCTAL.

EXTERNAL CLOCK TRIGGERING:

IF AN EXTERNAL CLOCK TEST IS DESIRED (INDICATED BY SETTING SWITCH 8 = 1) "TESTING EXTERNAL CLOCK" WILL BE PRINTED WHENEVER THE PROGRAM TESTS THIS FUNCTION.

CONVERSION TIME OUTS ARE NOT REPORTED IN EXTERNAL CLOCK TRIGGERING MODES. IF THE EXTERNAL CLOCK TRIGGERING IS NOT FUNCTIONING, THE PROGRAM REMAINS IN THE A/D SCANNING LOOP. AN A/D INTERRUPT ONLY WILL CALL IT OUT OF THIS LOOP, OTHERWISE RE-START THE TEST.

"END OF PASS # (*)" IS PRINTED ON COMPLETION OF ALL APPLICABLE LOOP TESTS.

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21

17.111 SWREG(SEE 8.2) SUMMARY:

? SWREG BITS 2 AND 5 ENABLE/DISABLE PRINTOUTS TO THE
 ? TELETYPE AND LINE PRINTER (SEE 3.4E). ALL OUTPUT
 ? IS DIRECTLY CONTROLLED BY THESE SWREG SETTINGS.
 ? IN ADDITION THE FOLLOWING FUNCTIONS ARE CONTROLLED
 ? BY THEIR RESPECTIVE SWREG SETTINGS:

? SWREG 0 = 0 PRINT A/D ERROR DATA IN OCTAL
 ? SWREG 0 = 1 PRINT A/D ERROR DATA IN DECIMAL MILLIVOLTS

? SWREG 1 = 0 LOOP ON ERROR
 ? SWREG 1 = 1 DO NOT LOOP ON ERROR

? SWREG 4 = 0 REPORT ON MUX DATA ERROR
 ? SWREG 4 = 1 INHIBIT DATA ERROR REPORTS

? SWREG 8 = 0 NO EXTERNAL CLOCK IN SYSTEM
 ? SWREG 8 = 1 EXTERNAL CLOCK IN SYSTEM

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

THEORY OF OPERATION:

THIS SECTION CONTAINS DETAILED DESCRIPTIONS OF
 VARIOUS ASPECTS OF THE LOOP AROUND TEST.

THE 1125 ANALOG TEST ADAPTERS, WHEN USED IN THE
 LOOP AROUND MODE, SERVE AS AN INTERCONNECTION
 BETWEEN THE 4 - D/A CONVERTER CHANNEL OUTPUTS
 (SOURCES) AND THE A/D CONVERTER INPUT VIA THE 16.
 CHANNELS OF THE ANALOG MULTIPLEXOR. WHEN THE TEST
 ADAPTER IS PROPERLY SET AND CONNECTED TO THE D/A
 AND MUX (WITH A/D) BEING TESTED, 16. INDIVIDUAL LOOPS
 ARE FORMED. EACH MUX CHANNEL IS CONNECTED TO 1
 OF 4 DIFFERENT D/A SOURCE CHANNELS. THESE CHANNELS
 (SOURCES) CAN THEN BE USED TO PRESENT TO THE MUX
 INPUT CHANNELS, 4 SEPARATE CURRENTS OR VOLTAGES,
 DEPENDING ON THE LOOP TYPE. MUX CHANNELS ARE
 CONNECTED TO THE D/A CHANNELS IN THE FOLLOWING,
 NON-REPETITIVE ORDER:

MUX CHANNEL	D/A CHANNEL
0	0
1	1
2	2
3	3
4	1
5	2
6	3
7	0
8	0
9	0
10	2
11	3
12	0
13	1
14	3
15	0
16	1
17	0
18	0
19	1
20	2
21	0
22	1
23	1
24	2
25	3
26	1
27	2
28	3
29	0
30	2
31	3
32	0
33	1
34	3
35	0
36	1
37	2

THIS INTERCONNECTION SCHEME IS USED TO TEST BOTH
 ANALOG PATH CONTINUITY AND CHANNEL (D/A AND MUX)
 INDEPENDENCE.

AFTER THE PROGRAM SET-UP SEQUENCE HAS BEEN PERFORMED,
 THE CHASSIS (CONTROLLER, A/D, D/A AND MUX) IS
 INITIALIZED. DURING THIS INITIALIZATION, A CHECK IS
 MADE TO INSURE THAT ALL BOARDS ARE IN THE CORRECT
 SLOTS (AS SPECIFIED BY THE SET-UP CONFIGURATION),
 AND THAT THE MUX IS SELECTED. IF ANY ERRORS OCCUR,
 THEY ARE REPORTED (SEE ERROR SECTION). AFTER THIS,
 THE TEST RANGES FOR THE D/A AND A/D ARE DETERMINED.
 THE TEST RANGES ARE THE MAXIMUM AND MINIMUM DATA
 VALUES THAT CAN BE SENT TO D/A CHANNELS, AT THE
 SPECIFIED MUX GAIN, THAT WILL NOT CAUSE AN A/D
 DATA OVERFLOW (VOLTAGES PRODUCES BY D/A CHANNELS
 OUT OF A/D'S VOLTAGE RANGE). NO RESTRICTION
 IS PLACED ON THE OPERATING MODES OF THE CHANNELS
 OF THE D/A OR THE A/D, OR THE MUX GAIN USED,
 EXCEPT THAT THE LOOP MUST BE CURRENT TYPE, OR
 VOLTAGE TYPE (I.E. YOU CAN NOT CONNECT A 4288
 CURRENT D/A TO A VOLTAGE MUX ETC.). OTHER THAN

THIS, EACH OF THE D/A CHANNELS, AND THE A/D CAN
 HAVE DIFFERENT RANGES AND POLARITIES (IF VOLTAGE
 TYPE).

BECAUSE OF THE POSSIBILITY OF DIFFERENT RANGES ETC.,
 A LIMITATION MAY EXIST IN THE FULL RANGE ANALOG
 TESTING OF THE A/D - D/A MODULES. FOR EXAMPLE,
 IF, AT MUX GAIN = 1, THE VOLTAGE D/A HAS ITS
 CHANNELS CALIBRATED FOR UNIPOLAR LOW RANGE (0-5V),
 AND THE A/D IS UNIPOLAR HIGH RANGE (0-10V), THEN
 THE RANGE FROM 5 TO 10V ON THE A/D CAN NOT BE
 TESTED. LIKEWISE, IF ONE MODULE IS UNIPOLAR
 AND THE OTHER BIPOLAR (+/- VOLTAGES), THE
 NEGATIVE VOLTAGE RANGE CANNOT BE TESTED. TEST
 RANGES ARE DETERMINED DIFFERENTLY FOR VOLTAGE
 AND CURRENT LOOPS.

CURRENT LOOP AROUND:

EACH OF THE 4 - CURRENT D/A CHANNELS IS CONNECTED
 TO 4 CURRENT MUX CHANNELS. THE D/A OUTPUTS ARE
 TRUE CURRENT SOURCES TO THESE MUX CHANNELS. THESE
 CURRENTS ARE CONVERTED TO VOLTAGES AT THE CURRENT
 MUX CARD INPUTS, AS THE A/D IS ALWAYS A VOLTAGE TYPE.
 THE POSITIVE VOLTAGE ON THE 1125-B CARD IS A
 CURRENT SINK. THE D/A CHANNEL TO MUX CHANNEL
 INTERCONNECTION VIA THE ADAPTER IS SUCH THAT
 THE CURRENT FROM THE D/A'S OUTPUT IS SPLIT
 BETWEEN TWO MUX CHANNELS WITH THE CURRENT FLOW
 GOING IN ONE DIRECTION, AND TWO MUX CHANNELS WITH
 THE CURRENT FLOW IN THE OPPOSITE DIRECTION. THIS
 PRODUCES BOTH POSITIVE AND NEGATIVE VOLTAGES AT
 THE MUX CHANNELS INPUTS. THE POSITIVE VOLTAGES
 ARE SEEN AT MUX CHANNELS 0 - 8. AND THE NEGATIVE
 VOLTAGES AT MUX CHANNELS 9 - 16. THIS ALLOWS
 TESTING OF +/- VOLTAGES BY THE A/D WITH A
 CURRENT LOOP SET-UP. NOTE THAT THE NEGATIVE
 VOLTAGE CHANNELS CAN ONLY BE TESTED IF THE A/D
 IS IN BIPOLAR MODE. THIS INTERCONNECTION SCHEME
 PUTS THE TWO 200. OHMS SHUNT RESISTORS AT THE
 CURRENT MUX INPUTS IN PARALLEL. THE RESULTING
 RESISTANCE BECOMES 100. OHMS. THIS IS THE
 RESISTANCE VALUE USED WHEN CONVERTING THE
 CURRENT OUTPUT TO A VOLTAGE (FOR THE A/D).

THE CURRENT D/A'S ARE 10-BIT CONVERTERS. THE
 CURRENT OUTPUT RANGES ARE 0 - 16 MA (LOW),
 AND 4 - 20 MA (HIGH). WITH A COMPOSITE MUX INPUT
 RESISTANCE OF 100. OHMS, NO A/D DATA OVERFLOW CAN
 OCCUR, REGARDLESS OF D/A RANGE, CURRENT MUX GAIN
 (1 OR 2) OR A/D POLARITY/RANGE. THE VOLTAGES
 PRODUCED BY THE D/A OUTPUT CURRENTS ARE:

D/A RANGE	MUX GAIN	MAX A/D VDC
0 - 16 MA	1	1.6
4 - 20 MA	1	2.0
0 - 16 MA	2	3.2
4 - 20 MA	2	4.0

THE MINIMUM DATA VALUE = 0 000 000 000 (0000000)
 THE MAXIMUM DATA VALUE = 1 111 111 111 (177700)
 OCTAL VALUES ARE 10-BIT LEFT JUSTIFIED)

VOLTAGE LOOP AROUND:

FOR THE VOLTAGE LOOP AROUND, THE FIRST STEP IS TO
 DETERMINE THE TEST RANGE AND THE TEST POLARITY FOR
 EACH D/A CHANNEL. THEY ARE DETERMINED AS FOLLOWS:

D/A RANGE	A/D RANGE	TEST RANGE
LOW	LOW	LOW
LOW	HIGH	LOW
HIGH	LOW	LOW
HIGH	HIGH	HIGH
D/A PLR	A/D PLR	TEST PLR
UNIPOLAR	UNIPOLAR	UNIPOLAR
BIPOLAR	BIPOLAR	BIPOLAR

THESE LOW RANGE AND UNIPOLAR MODE BECOME THE
 LIMITING FACTORS. IT BECOMES APPARENT THAT THE
 ONLY WAY TO FULLY TEST A BIPOLAR HIGH RANGE
 D/A IS WITH A BIPOLAR HIGH RANGE A/D.

THE VOLTAGES THEN TESTED AT MUX GAIN = 1 ARE:

TEST PLR	TEST RNG	TEST RANGE (VOLTS DC)
UNIPOLAR	LOW	0 - 5
UNIPOLAR	HIGH	0 - 10
BIPOLAR	LOW	-5 - +5
BIPOLAR	HIGH	-10 - +10

```

: THESE TEST VOLTAGE RANGES ARE THEN CONVERTED TO
: MAXIMUM AND MINIMUM D/A CHANNEL SEND DATA VALUES.
: THE 4280 SERIES A/D'S ARE 12 - BIT CONVERTERS.
: THE POSSIBLE MINIMUM DATA VALUES (@ MUX GAIN=1) ARE:

```

```

: UNIPOLAR TEST: MINIMUM = 000 000 000 000 (0000000)
: BIPOLAR TEST:  D/A RANGE = TEST RANGE
:                MINIMUM = 100 000 000 000 (1000000)
:                D/A RANGE > TEST RANGE
:                MINIMUM = 110 000 000 000 (1400000)

```

```

: THE POSSIBLE MAXIMUM VALUES (@ MUX GAIN=1) ARE:

```

```

: D/A TEST D/A TEST MAXIMUM
: PLR   PLR   RNG   RNG VALUE - BINARY   OCTAL
: -----
: UNIPOLAR UNIPOLAR LOW  LOW 111 111 111 111 (177760)
: UNIPOLAR UNIPOLAR HIGH HIGH 111 111 111 111 (177760)
: BIPOLAR UNIPOLAR HIGH HIGH 100 000 000 000 (1000000)
: BIPOLAR BIPOLAR LOW  LOW 011 111 111 111 (077760)
: BIPOLAR BIPOLAR HIGH HIGH 011 111 111 111 (077760)
: BIPOLAR UNIPOLAR LOW  LOW 010 000 000 000 (0400000)
: BIPOLAR UNIPOLAR HIGH HIGH 011 111 111 111 (077760)
: BIPOLAR UNIPOLAR HIGH LOW 010 000 000 000 (0400000)

```

```

: (ALL OCTAL VALUES ARE 12-BIT LEFT JUSTIFIED)

```

```

: FOR MINIMUM VALUES:

```

```

: 000000 = TRUE ZERO
: 100000 = BIPOLAR (-) FULL SCALE
: 140000 = BIPOLAR (-) HALF SCALE
: FOR MAXIMUM VALUES:
: 177760 = UNIPOLAR FULL SCALE
: 077760 = BIPOLAR (+) FULL SCALE
: 100000 = UNIPOLAR HALF SCALE
: 040000 = BIPOLAR (+) HALF SCALE

```

```

: FINALLY, THESE VALUES ARE ADJUSTED FOR THE MUX GAIN.
: IF THE D/A RANGE > = A/D RANGE AND THE GAIN > 1,
: TO EACH MAXIMUM AND MINIMUM VALUE (EXCEPT 0),
: DIVIDE VALUES BY THE MUX GAIN (2,4,8).
: IF THE D/A RANGE < A/D RANGE, AND THE GAIN > 2,
: TO EACH MAXIMUM AND MINIMUM VALUE (EXCEPT 0),
: DIVIDE THE VALUES BY 1/2 OF THE MUX GAIN.

```

```

: THIS PROGRAM IS DESIGNED TO TEST SEVERAL AREAS
: OF OPERATION ON THE A/D, D/A AND MUX CARDS. IT
: IS PRIMARILY AN ANLOG SECTIONS TEST. HOWEVER, MOST
: LOGIC FUNCTIONS ON THESE MODULES ARE CHECKED IN THE
: COURSE OF PROGRAM OPERATION. THE PURPOSE OF THIS
: PROGRAM IS TO EVALUATE, ON A FAIRLY DETAILED BASIS, THE
: OVERALL FUNCTIONING OF THE MODULES THAT MAKE UP THE
: SINGLE LOOP ANALOG SYSTEM. ONCE AN ERROR HAS BEEN
: DETECTED, THE OPERATOR CAN THEN GO TO ONE OF THE
: OTHER TESTS IN THIS DIAGNOSTIC FOR FURTHER ANALYSIS
: OF THE PROBLEM, OR IN SOME CASES, THE ERROR MIGHT
: BE EASILY LOCATED SIMPLY BY USING THE LOOP TEST.
: THE "DEBUGGING AIDS" SECTION GIVES SOME GUIDELINES
: ON HOW TO USE THE LOOP TEST ERROR INFORMATION TO
: EVALUATE PROBLEMS THAT ARISE DURING TESTING.

```

```

: TESTING IS CENTERED AROUND THE USE OF SEVERAL DATA
: TESTS. THERE IS A BASIC DATA TEST SECTION (PART I),
: AND AN EXTENDED DATA TEST SECTION (PART II). THE BASIC
: DATA TEST SECTION CONTAINS 5-6 SUBTESTS THAT ARE
: INTENDED TO EASILY DETECT OPEN, GROUNDED OR NON-
: FUNCTIONING ANALOG PATHS AND LOGIC ON THE D/A,
: A/D AND MUX CARDS. (SEE "SUBROUTINE DESCRIPTION"
: SECTION FOR THE SUBTEST BREAKDOWN). THESE BASIC TESTS
: ARE RUN IN THE TWO A/D MODES (PID & DCH) AND ALL
: TRIGGERING SELECTS (STRT, DCHI, INT & EXT CLK) TO
: INSURE THAT THESE FUNCTIONS WORK, AND THAT THEY
: DO NOT AFFECT DATA INTEGRITY. THE PROGRAMMABLE
: GAINS CAN ALSO BE TESTED. IN THE EXTENDED DATA
: TESTS, BOTH D/A AND A/D LINEARITY (AND TO SOME
: EXTENT MONOTONICITY) ARE TESTED BY TRANSFER-
: ING EQUALLY SPACED VALUES ACROSS THE LOOP PATHS.

```

```

: REGARDLESS OF THE TEST, ALL DATA TESTS HAVE THE
: SAME STRUCTURE. ONCE THE DATA TO BE USED FOR A
: SPECIFIC TEST HAS BEEN DETERMINED (AS WELL AS THE
: GAIN AND A/D OPERATING CONDITIONS), THE FOLLOWING
: SEQUENCE OF EVENTS (SUBROUTINE CALLS) WILL BE USED
: TO ACTUALLY IMPLEMENT THE TEST:

```

- "SENDER" - SEND THE DATA TO THE D/A CHANNELS (0 - 3)
- "CSCAN" - SCAN 16. MUX CHANNELS VIA THE A/D 8. TIMES (16. X 8. = 128. CONVERSIONS)
- "CAVG" - CALCULATE THE MUX CHANNEL ACTUAL AVERAGES FROM THE DATA TAKEN BY "CSCAN"
- "CONVT" - CALCULATE THE MUX CHANNEL EXPECTED AVERAGES FROM THE D/A SEND DATA USED, THE A/D - D/A TYPES (TYPE, RANGE/POLARITY INFORMATION) AND THE MUX GAIN (ALLOWED RANGE IS +/- 8 BITS FROM CENTER VALUE).
- "CHECK" - CHECK IF THE ACTUAL RECEIVE AVERAGES EQUAL THE EXPECTED RECEIVE VALUES FOR THE MUX CHANNELS. IF NOT, REPORT A DATA TRANSFER ERROR FOR THE INCORRECT MUX CHANNEL.


```

: AS STATED BEFORE, FOR ANY TEST, A MUX CHANNEL WILL
: ONLY SEE 1 OF THE 4 D/A CHANNEL'S VALUES (EXCEPT IN
: THE CASE OF A CURRENT LOOP WHEN THE VOLTAGES PRODUCED
: BY THE D/A CHANNELS ARE INTERFERED ON MUX CHANNELS
: 9. - 16.). THIS METHOD OF TESTING SIMPLIFIES THE
: NUMBER OF CALCULATIONS THAT HAVE TO BE MADE DURING
: A DATA TEST, AS WELL AS DETECTING DATA ERRORS.
:
: DEBUGGING AN ANALOG SYSTEM USING LOOP AROUND:
:
: TO PROPERLY DEBUG THE MODULES USING THE LOOP
: AROUND TEST, IT IS IMPORTANT TO KNOW HOW TO
: INTERPRET THE TEST RESULTS AND ERROR REPORTS,
: AND HOW TO USE THE BUILT IN FEATURES TO HELP
: ISOLATE THE PROBLEM(S) INCURRED DURING TESTING.
: THE FIRST STEP IN THE DEBUGGING PROCESS IS TO
: INSURE THAT THE MODULES AND ADAPTERS (AS WELL
: AS THE POWER REQUIREMENT FOR CURRENT LOOP TESTING)
: ARE PROPERLY SET-UP AND INSTALLED IN THE DG/DAC
: CHASSIS (SEE TEST PROCEDURES). NEXT, MAKE SURE
: THAT THE TEST IS INITIALIZED PROPERLY BY ENTERING
: THE CORRECT INFORMATION FOR ALL QUESTIONS ASKED
: DURING THE SET-UP SEQUENCE.
:
: SET-UP AND SELECT ERRORS MAY INDICATE ONE OF TWO
: THINGS: 1) THE TEST WAS INITIALIZED IMPROPERLY OR
: 2) THE LOGIC (DEVICE CODE FOR SET-UP ERRORS, MUX
: SELECT FOR SELECT ERRORS) IS IN FACT IN ERROR.
: FOR THE FIRST CASE, RE-INITIALIZE THE TEST. FOR
: THE SECOND CASE, FIRST IDENTIFY THE MODULE (BY
: THE SLOT # REPORTED) IN ERROR, THEN SET-UP A SCOPE
: LOOP BY INHIBITTING TTL/LPT OUTPUT AND TRACE THE
: ERROR WITH AN OSCILLOSCOPE. SECTION 1.0 CONTAINS
: INFORMATION REGARDING THESE TYPES OF ERRORS.
:
: CONVERSION TIME-OUTS INDICATE THAT THE A/D IN NOT
: PERFORMING CONVERSIONS FOR ONE OF SEVERAL REASONS.
: 1) THE A/D MODULE ITSELF DOES NOT FUNCTION; 2) END
: OF CONVERSION (EOC) IS NOT ASSERTED AT THE END OF A
: CONVERSION; 3) DONE AND/OR THE INTERRUPT LOGIC IS
: IN ERROR. THESE ERRORS CAN ALSO BE TRACED AS DESCRIBED
: ABOVE.
:
: DATA TRANSFER ERRORS INDICATE THAT THE ANALOG SECTIONS
: ON ONE OR MORE D/A CHANNELS AND/OR MUX CHANNELS AND/OR
: THE A/D (MODULE, SAMPLE/HOLD) ARE NOT FUNCTIONING.
: THESE ERRORS CAN OCCUR AS A RESULT OF SEVERAL DIFFERENT
: REASONS. THE ERROR MESSAGES, ALONG WITH THE PROGRAM
: TRANSFER/ERROR COUNT TABLE AND THE TEST SET-UP
: INFORMATION WILL GREATLY AID IN THE DEBUGGING PROCESS.
: THESE DATA ERRORS CAN BE PLACED IN A COUPLE OF DIFFERENT
: CATEGORIES AS FOLLOWS:

```

```

: 1)
:
: PROBLEM: INCORRECT TEST INITIALIZATION
: SYMPTOMS: ACTUAL AND EXPECTED RECEIVE VALUES DIFFER
:           BY A SCALER (INTEGER OR FRACTIONAL)
: NOTES:   THIS WILL OCCUR IF THE WRONG INFORMATION
:           IS INPUT DURING THE INITIALIZATION
:           SEQUENCE SUCH AS D/A TYPE, D/A RANGE
:           OR POLARITY, A/D RANGE/POLARITY OR MUX
:           GAIN.
:
: EXAMPLE: THE A/D IS ACTUALLY UNIPOLAR HIGH, AND
:           THE OPERATOR INPUT UNIPOLAR LOW. THE DATA
:           TRANSFER ERRORS WILL SHOW THAT THE A/D
:           ACTUAL (RECEIVE) VALUES WILL BE ONE HALF
:           THE EXPECTED VALUE. FOR EXAMPLE:
:           SEND RECEIVE EXPECTED
:           17760 100000 17760
:           (D/A = UNIPOLAR LOW, MUX GAIN = 1)
: SOLUTION: RE-INITIALIZE THE TEST
:
: 2)
:
: PROBLEM: D/A CHANNEL DOES NOT FUNCTION
: SYMPTOMS: DATA TRANSFER ERRORS ARE OCCURRING ON
:           ALL MUX CHANNELS CONNECTED TO THE D/A
:           CHANNEL IN ERROR.
: NOTES:   IF A D/A CHANNEL(S) DOES NOT WORK BECAUSE
:           OF AN OPEN/GROUNDED OUTPUT, IS NOT
:           CALIBRATED OR OUTPUTS INCONSISTANT OR
:           INCORRECT DATA, THERE SHOULD BE A
:           TRANSFER ERROR REPORTED ON ALL
:           CHANNELS CONNECTED TO IT. THE
:           CONNECTION SCHEME IS:
:           D/A CHANNEL MUX CHANNELS
:           -----
:           0 0,7,12,15
:           1 1,4,13,16
:           2 2,5,10,17
:           3 3,6,11,14
: EXAMPLE: D/A CHANNEL 2 HAS A DEAD SHORT ON ITS
:           OUTPUT. DURING THE MAXIMUM VALUE SUB-
:           TEST OF THE BASIC DATA TEST, A DATA
:           TRANSFER ERROR WAS REPORTED ON MUX
:           CHANNELS 2, 5, 10 & 17. I.E.:
:           SEND RECEIVE EXPECTED
:           17760 000000 17760
: SOLUTION: IDENTIFY THE CHANNEL(S) IN ERROR
:           AND ISOLATE THE PROBLEM USING THE
:           D/A BASIC FUNCTION TEST (SA=501).
:           MAKE SURE THAT ALL D/A CHANNELS
:           ARE PROPERLY SET TO THE CORRECT OPERATING
:           CONDITIONS (I.E. CHECK JUMPERS/SWITCHES).

```

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

```

PROBLEM: MUX CHANNEL DOES NOT WORK

SYMPTOMS: DATA TRANSFER ERRORS ARE BEING REPORTED ON A MUX CHANNEL(S). IF MORE THAN ONE MUX CHANNEL IS NOT FUNCTIONING, THEY DO NOT NECESSARILY HAVE THE SAME D/A AS A SOURCE CHANNEL.

NOTES: THIS IS PROBABLY THE MOST COMMON ERROR THAT WILL OCCUR. IT USUALLY INDICATES THAT AN ERROR EXISTS ON THE MULTIPLEXOR CHIP ON THE MUX CARD, OR THAT THE ETCH RUN(S) CONNECTED TO IT ARE OPEN/SHORTED ETC. THE DATA TYPE BEING TESTED HERE IS AN IMPORTANT ASPECT OF THE DIAGNOSIS. IF A PARTICULAR MUX CHANNEL IS OPEN, IT WILL FAIL THE FIRST BASIC DATA TEST WHICH IS THE ZERO DATA TEST. IF THE CHANNEL IS SHORTED (AND IS NOT ALSO SHORTING THE D/A OUTPUT, CAUSING SEVERAL MUX CHANNELS TO FAIL) IT WILL FAIL THE SECOND TEST WHICH IS THE MAXIMUM VALUE TEST ETC.

SOLUTION: ISOLATE (IDENTIFY) THE MUX CHANNELS IN ERROR, AND TRACE THE PROBLEM USING THE MUX CALIBRATION TEST (SAE510) OR THE MUX CHANNEL SCANNER (SAE511).

PROBLEM: ONE OR MORE MODULES NOT PROPERLY CALIBRATED (OFFSET AND/OR GAIN)

SYMPTOMS: ACTUAL (RECEIVE) VALUES APPEAR TO BE OFFSET ABOVE OR BELOW THE EXPECTED VALUES. SEVERAL OR ALL CHANNELS ARE REPORTING ERRORS.

NOTES: THIS MOSTLY REFERS TO THE CALIBRATION OF THE A/D AND MUX MODULES, AS THIS WOULD AFFECT ALL DATA VALUES BEING PASSED ACROSS THE VARIOUS LOOPS. IF AN INDIVIDUAL D/A CHANNEL IS OFF OF CALIBRATION, THE SYMPTOMS WILL PROBABLY APPEAR AS IN #2 ABOVE. THE EXPECTED VALUE RANGE IS +/- 8 LSB'S FROM THE EXPECTED CENTER VALUE FOR EACH CHANNEL. IT IS POSSIBLE TO OFFSET ADJUST BY SEVERAL BITS FROM TRUE ZERO ON THE ANALOG MODULES. IF THIS IS THE CASE, DATA TRANSFER ERRORS WILL OCCUR. A VOLTAGE D/A - A/D ARE BOTH UNIPOLAR HIGH AND THE MUX GAIN=1. THE A/D HAS A +20 MV OFFSET ERROR. IN THIS CASE, IT REPRESENTS 8 LSB'S OF ERROR. DATA TRANSFER ERRORS WERE DETECTED IN THE LADDER VOLTAGE TEST OF THE BASIC DATA TESTS AS FOLLOWS:

SEND	RECEIVE	EXPECTED	D/A CHANNEL
177760	177760	0	
100000	100000	1	
040000	040200	2	
020000	020200	3	

SOLUTION: ISOLATE THE BOARD IN ERROR AND RECALIBRATE USING THE CORRECT CALIBRATION ROUTINE.

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

```

IF TWO OR MORE ADJACENT MUX CHANNELS ARE REPORTING ERRORS, THERE MIGHT BE CHANNEL INTERFERENCE (CROSS-TALK) BETWEEN THEM. SYMPTOMS WOULD BE SIMILAR TO PROBLEM #3 EXCEPT THAT TWO OR MORE CHANNELS WOULD BE REPORTING ERRORS (ADJACENT). IT IS ALSO POSSIBLE FOR TWO OR MORE D/A CHANNELS TO INTERFERE. THESE PROBLEMS CAN BE DETECTED THE SAME AS FOR OPEN AND SHORTED CHANNELS. SPURIOUS NOISE FROM THE SYSTEM CAN ALSO CAUSE DATA ERRORS. MAKE SURE THAT ALL ANALOG BOARDS HAVE THEIR NOISE SHIELDS CORRECTLY INSTALLED.

THE ADDRESS INFORMATION THAT ACCOMPANIES THE DATA TRANSFER ERROR REPORT IS USED TO ISOLATE THE PROBLEM. THE ADDRESS FOLLOWING "DATA TRANSFER ERROR AT -" TELLS THE OPERATOR WHAT DATA TEST FAILED. REFER TO THE ADDRESS IN THE LISTING TO FIND OUT WHAT KIND OF DATA WAS BEING USED. THE ADDRESS FOLLOWING "CALLED BY" (IF ANY) WILL TELL THE OPERATOR 1) THE OPERATING CONDITIONS OF THE A/D, 2) THE MUX GAIN AND 3) MISCELLANEOUS INFORMATION. THIS INFORMATION MAY BE HELPFUL, FOR EXAMPLE, TO DETERMINE IF THE PROGRAMMABLE GAIN FUNCTION (4281-6 MUX) IS IN NOT WORKING OR IF THE DATA INTEGRITY IS AFFECTED BY THE A/D MODE (I.E. CONVERSIONS BEING IMPROPERLY TRIGGERED).

OTHER ERRORS:

- MULTIPLEXOR ERRORS ARE REPORTED IF THE SELECT # AND CHANNEL # REGISTER DOES NOT FUNCTION. THIS REGISTER IS CHECKED DURING PIO MODE WITH START PULSE TRIGGERING FOR PROPER CHANNEL INCREMENTATION (CHANNEL COUNT INCREMENTS ONCE FOR EVERY CONVERSION WHEN A/D IS IN AUTOSCAN MODE). IF IT DOES NOT INCREMENT AT ALL, OR IF IT IS INCREMENTING INCORRECTLY, THE AUTOSCAN SIGNALS OR THE MUX CHANNEL LATCH/COUNTER MAY BE AT FAULT. IF A MUX ERROR IS REPORTED, IT IS SUGGESTED THAT THE OPERATOR RUN THE "DG/DAC ANALOG CONVERSION SYSTEM DIAGNOSTIC" (DACAD - LISTING # 096-874) FOR ERROR ISOLATION.
- STATUS ERRORS THAT ARE REPORTED DURING TEST OPERATION INDICATE IMPROPER A/D OPERATION. IF CLOCK OVERRUNS ARE OCCURRING, THIS INDICATES THAT THE CONVERSION RATE IS TOO FAST FOR THE A/D (OCCURS AS A RESULT OF TWO SUCCESSIVE "EOC'S" WITHOUT DATA BEING READ IN). THIS WILL HAPPEN IN INTERNAL/EXTERNAL CLOCK TRIGGERING MODES IF THE CLOCK FREQUENCY IS TOO FAST (MAXIMUM FREQUENCY IS 30 KHZ). REDUCING THE CLOCK FREQUENCY SHOULD ELIMINATE THE PROBLEM.
- IN DCH MODES, LAST CHANNEL SHOULD BE PRESENT AT THE END OF A DATA CYCLE OPERATION. IF NOT, IT INDICATES AN INCOMPLETE CYCLE, A STATUS BIT OR OTHER DCH LOGIC ERROR. INCORRECT BUSY/DONE STATUS INDICATES A/D CONVERSION CYCLE BUSY/DONE LOGIC OR STATUS INFORMATION ERRORS. IF A/D STATUS ERRORS OCCUR DURING LOOP AROUND TESTING, RUN THE ANALOG DIAGNOSTIC (SEE ABOVE).

```

: DCH DATA AND/OR CONVERSION ERRORS CAN OCCUR AS
: A RESULT OF DCH ADDRESS REGISTER, DCH WORD COUNT
: REGISTER OR DCH CONTROL LOGIC/SIGNAL ERRORS. RUN
: THE ANALOG DIAGNOSTIC (DACAD - SEE ABOVE). NOTE:
: DCH PRIORITY (DCHP) MUST BE CORRECTLY JUMPERED
: FOR DATA CHANNEL OPERATIONS.

```

```

: LOOP AROUND SUBROUTINE DESCRIPTIONS:

```

```

: THE FOLLOWING IS A DESCRIPTION OF THE SUBROUTINES
: USED FOR DATA MANIPULATION, DATA/FUNCTION TESTING
: AND OTHER UTILITIES.

```

```

: CALL: ZERO
: ARGUMENTS: NONE
: FUNCTION: SET THE D/A SEND DATA = 000000
:           FOR CHANNELS 0 - 3.
: NOTES: THE D/A SEND DATA RESIDES IN THE "DAPRT"
:        TABLE (DAPRT+10 - DAPRT+15).

```

```

: CALL: AMODE
: ARGUMENTS: CALL + 1 = MODE #
:           (0 - 6)
: FUNCTION: SET THE A/D MODE WORD LOCATION
:           "DOBWD" TO THE SPECIFIED MODE.
: NOTES: A/D MODES USED ARE:
:        0 = PIO/STRT
:        3 = DCH/STRT
:        4 = DCH/DCHI
:        5 = DCH EXT CLK
:        6 = DCH INT CLK
:        DCH MODES ARE NOT TESTED IF THE DG/DAC
:        CHASSIS IS BEING CONTROLLED BY A DCU-50.
:        (THIS INCLUDES TESTING OF THE INT/EXT
:        CLK, SINCE THEY ARE ONLY CHECKED IN
:        DCH MODE).

```

```

: CALL: LCALL
: ARGUMENTS: NONE
: FUNCTION: CALCULATE THE MAXIMUM AND MINIMUM
:           DATA THAT CAN BE SENT TO EACH OF
:           THE FOUR D/A CHANNELS, BEFORE AN
:           A/D DATA OVERFLOW WILL OCCUR IN
:           THE LOOP.
: NOTES: THE MAX/MIN VALUES ARE DETERMINED
:        BY THE LOOP TYPE (CURRENT OR VOLTAGE),
:        THE D/A RANGE AND POLARITY (IF ANY),
:        THE A/D RANGE AND POLARITY, THE MUX
:        GAIN. VALUES ARE STORED IN TABLE
:        "MXMNT".

```

```

: CALL: DASET
: ARGUMENTS: NONE
: FUNCTION: INITIALIZE THE PARAMETERS FOR THE
:           D/A CHANNELS SOFTWARE SIMULATOR
:           "DASIM" FOR THE PRESENT D/A CHANNEL
:           (0 - 3) BEING TESTED.
: NOTES: THE D/A SIMULATOR PARAMETERS MUST BE
:        PROPERLY INITIALIZED FOR EACH D/A
:        CHANNEL SIMULATED, OTHERWISE INVALID
:        CHANNELS SIMULATION WILL OCCUR.

```

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55

```

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

```

PAGE 67

```

DASIM
ON CALL: AC1 = OCTAL DATA FOR CONVERSION
ON RETURN: AC1 = CONVERTED VALUE (MV)
D/A CHANNEL SOFTWARE SIMULATOR.
CONVERTS OCTAL DATA TO ITS MILLIVOLTS
EQUIVALENT VALUE FOR THE PRESENT D/A
CHANNEL UNDER TEST.
NOTES:
THE SIMULATOR PARAMETERS MUST BE
INITIALIZED USING "DASET" (SEE ABOVE)
FOR PROPER SIMULATION. IN THE CASE
OF A CURRENT D/A, THE MILLIVOLT
VALUE IS DETERMINED BY CONVERTING
THE OCTAL DATA TO MICROAMPS, THEN
MULTIPLYING BY THE MUX INPUT RESISTANCE.
THE IS = 100. OHMS FOR THE LOOP
AROUND TEST (SEE THEORY OF OPERATION).
ONCE THE DATA TO BE USED FOR A SPECIFIC SURTEST HAS
BEEN DETERMINED (AND PLACED IN THE SEND TABLE) THE
FOLLOWING SEQUENCE OF SUBROUTINE CALLS WILL BE USED
TO ACTUALLY IMPLEMENT THE TEST:
SEND
;SEND DATA TO D/A CHANNELS
;SCAN MUX CHANNELS (16. X 8.)
CAVG
;CALC MUX CHAN ACTUAL AVERAGES
CONVT
;CALC MUX CHAN EXPECTED AVERAGES
CHECK
;CHECK IF ACTUAL = EXPECTED AVGS
THE ABOVE SEQUENCE IS SET-UP BY THE MACRO "LTEST".
CALL:
ARGUMENTS:
FUNCTION:
SEND
NONE
SEND THE DATA FROM D/A SEND TABLE
TO THE D/A CHANNELS (0 - 3)
THE DATA TO BE USED IS DETERMINED
BEFORE THE SURTEST IS PERFORMED, AND
RESIDES IN THE TABLE "DAPRT"
(DAPRT+10 - DAPRT+13 = D/A SEND
DATA FOR CHANNELS 0 - 3 RESPECTIVELY).
A 50 US WAIT FOLLOWS THE DATA
OUTPUT TO ALLOW FOR SETTLE TIME.
CSCAN
NONE
SCAN AND SAMPLE THE 16. MUX CHANNELS
8. TIMES EACH VIA THE A/D CONVERTER
(128. CONVERSIONS). THE SCAN IS PERFORMED
IN THE A/D MODE (PIO/DCH) AND
TRIGGER SELECT (STR1, DCH1 INT/EXT CLK)
SELECTED BY THE A/D MODE WORD "DORWD".
THE A/D MODE WORD IS SET BY A CALL
TO SUBROUTINE "AMODE" (SEE ABOVE).
CONVERSION TIME OUTS, MULTIPLEXOR
ERRORS, A/D STATUS ERRORS AND DCH
CONVERSION/DATA ERRORS ARE DETECTED
AND REPORTED FORM THIS SUBROUTINE.
SEE SECTION FOR INFORMATION
REGARDING FORMATS AND DESCRIPTIONS
OF THESE TYPES OF ERRORS.

```

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54

```

PAGE 68

```

THE DATA TAKEN BY THE SCAN ROUTINE IS
PLACED SEQUENTIALLY IN THE STORAGE
TABLE "DTBLK" (DTBLK = DTBLK + 177)
IN THE FOLLOWING FORMAT:
LOCATION VALUE
-----
DTBLK MUX CHAN 0 - 1ST SAMPLE
DTBLK+1 MUX CHAN 1 - 1ST SAMPLE
DTBLK+2 MUX CHAN 2 - 1ST SAMPLE
. . .
DTBLK+16 MUX CHAN 16 - 1ST SAMPLE
DTBLK+17 MUX CHAN 17 - 1ST SAMPLE
DTBLK+20 MUX CHAN 0 - 2ND SAMPLE
DTBLK+21 MUX CHAN 1 - 2ND SAMPLE
. . .
DTBLK+37 MUX CHAN 17 - 2ND SAMPLE
. . .
DTBLK+160 MUX CHAN 0 - 8TH SAMPLE
DTBLK+161 MUX CHAN 1 - 8TH SAMPLE
. . .
DTBLK+176 MUX CHAN 16 - 8TH SAMPLE
DTBLK+177 MUX CHAN 17 - 8TH SAMPLE
CAVG
NONE
DETERMINE THE ACTUAL MUX CHANNEL
AVERAGES FROM THE DATA TAKEN BY
THE CHANNELS SCANNER (CSCAN) FOR
MUX CHANNELS 0 - 16.
THE DATA VALUES ARE TAKEN FROM THE
DATA STORED IN "DTBLK" (SEE ABOVE)
AND THE CHANNEL RECEIVE AVERAGES
ARE STORED IN DATA TABLE "ADACT".
CONVT
NONE
CONVERT THE D/A SEND DATA TO A/D
EXPECTED RECEIVE DATA FOR LOOP
CHANNELS (0 - 3). AN EXPECTED
CENTER, MAXIMUM AND MINIMUM
VALUE IS CALCULATED FOR EACH.
THE MUX CHANNEL ACTUAL RECEIVE
DATA AVERAGES (SAMPLED BY "SCANR"
AND AVERAGED BY "CAVG") MUST FALL
WITHIN THESE CALCULATED EXPECTED
RANGES, OTHERWISE DATA TRANSFER
ERRORS ARE REPORTED. THE ALLOWED
DATA ERROR RANGE IS CENTER +/- 8 BITS.

```

```

D/A CHANNELS ARE CONNECTED TO THE
A/D VIA MUX CHANNELS AS FOLLOWS:
MUX CHANNEL
-----
0 0,7,12,15
1 1,4,13,16
2 2,5,10,17
3 3,6,11,18
SEE THEORY OF OPERATION SECTION FOR
MORE INFORMATION REGARDING LOOP
CONFIGURATION AND TESTING.
THE EXPECTED CHANNEL AVERAGES ARE
STORED IN DATA TABLE "ADEXP".

CHECK
RETURNS TO CALL + 1 IF DATA ERROR
IS DETECTED DURING CHECK AND SWITCH
1 = 0 (LOOP ON ERROR), OTHERWISE
RETURNS TO CALL + 2.
CHECK THE MUX CHANNELS ACTUAL RECEIVED
DATA AVERAGES AGAINST THE EXPECTED
MAXIMUM AND MINIMUM RECEIVE DATA
VALUES (CALCULATED BY "CONVT") AND
REPORT A DATA TRANSFER ERROR IF
ANY CHANNEL'S VALUE IS OUT OF RANGE.
DATA TRANSFER ERROR REPORTS INHIBITED
BY SETTING SWITCH 4 = 1.
SWITCH 1 = 0 LOOP IF DATA ERROR
SWITCH 1 = 1 NO LOOP ON ERROR.
WHEN LOOPING ON AN ERROR, ALL 16.
CHANNELS ARE BEING TESTED AND
CHECKED SIMULTANEOUSLY, REGARDLESS
OF WHETHER OR NOT AN ERROR HAS
OCCURRED ON EACH CHANNEL.

```

CALL:
 ARGUMENTS:
 FUNCTION:
 NOTES:

```

8TEST
NONE
PERFORM THE BASIC LOOP DATA TEST.
THE BASIC TESTS CONSISTS OF SEVEN
SEPERATE DATA SUB-TESTS AS FOLLOWS:
TEST 0 - ZERO VALUE TEST
- SEND ALL ZERO DATA TO
  D/A CHANNELS 0 - 3
TEST 1 - MAX VALUE TEST
- SEND MAX VALUES TO D/A
  CHANNELS 0 - 3 (POS)
TEST 2 - MIN VALUE TEST
- SEND MIN VALUES TO D/A
  CHANNELS 0 - 3
  (0 IF UNIPOLAR TEST)
  (NEG IF BIPOLAR TEST)
TEST 3 - LADDER VALUE TEST #1
- CHAN 0 = MAX (POS)
  CHAN 1 = MAX/4
  CHAN 2 = MAX/2
  CHAN 3 = MAX/A
TEST 4 - LADDER VALUE TEST #2
- CHAN 0 = MAX/8
  CHAN 1 = MAX/4
  CHAN 2 = MAX/2
  CHAN 3 = MAX (POS)
TEST 5 - POSITIVE BIT SET TEST
- SHIFT A "1" FROM THE LSB TO
  THE MSB (OR UNTIL DATA
  BECOMES > MAX VALUE) OF THE
  D/A SEND DATA WORD.
TEST 6 - NEGATIVE BIT SET TEST
- SHIFT A "0" FROM THE LSB TO
  THE MSB (BIT 1) (OR UNTIL
  DATA BECOMES < MIN VALUE)
  OF THE D/A SEND DATA WORD.
(DONE ONLY IF BIPOLAR TEST)

EACH SURTEST IS A COMPLETE TEST.
WHEN A DATA TRANSFER ERROR OCCURS
IN ONE OF THESE SUBTESTS, THE
ADDRESS OF THE "CHECK" ROUTINE IN
WHICH THE ERROR WAS DETECTED IS
REPORTED, ALONG WITH THE ADDRESS
OF THE CALL ("8TEST") TO THE BASIC
TESTS. SEE THEORY OF OPERATION SECTION
FOR MORE INFORMATION.

```

CALL:
 ARGUMENTS:
 FUNCTION:
 NOTES:

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52

```

: 8. OPERATING MODES/SWREG,DREG SETTINGS
: 8.0 THERE ARE TWO DATA REGISTERS CONTROLLED BY THE KEYBOARD,
: AND USED FOR PROGRAM DATA AND CONTROL PURPOSES.
: 8.1 THE FIRST IS CALLED DREG AND IS INITIALIZED BY
: OCTAL KEYBOARD INPUT TO A PROGRAM QUERY.
: ONCE INITIALIZED, THE VALUE MAY BE CHANGED DURING
: PROGRAM EXECUTION BY TYPING THE LETTER O, FOLLOWED
: BY ANOTHER OCTAL INPUT. THE MEANING OF THE DREG
: VALUE WILL VARY FROM PROGRAM TO PROGRAM.(SEE PROGRAM
: DESCRIPTIONS) IN GENERAL THE REGISTER WILL BE USED
: FOR PROGRAM DATA PURPOSES.
: 8.1A THE DREG FORMATS ARE SHOWN BELOW FOR THE RESPECTIVE
: TEST START ADDRESSES.
: SA 501,502 DREG FORMAT///
: BITS 0 - 9 = DATA - CURRENT A/D
: RESOLUTION = 10 BITS
: BIT 0 = MSB, BIT 9 = LSB
: BITS 0 - 11 = DATA - VOLTAGE D/A
: RESOLUTION = 12 BITS
: UNIPOLAR - BIT 0 = MSB, BIT 11 = LSB;
: BIPOLAR - BIT 0 = SIGN, BIT 1 = MSB, BIT 11 = LSB
: BITS 14/15 = D/A CHANNEL # (0 - 3)
: SA 503 DREG FORMAT///
: BITS: 0 - 9 CURRENT/0 - 11 VOLTAGE VALUES
: IF DREG BIT 13 = 1, OUTPUT THE FOLLOWING
: TO THE SELECTED D/A CHANNEL:
: ALL 0'S (RESET VALUE) IF DREG BIT 12 = 0
: ALL 1'S (FULL VALUE) IF DREG BIT 12 = 1
: FOR VOLTAGE D/A'S OPERATING IN THE BIPOLAR MODE:
: BIT 0 = 0 PRODUCES POSITIVE FULL SCALE
: BIT 0 = 1 PRODUCES NEGATIVE FULL SCALE
: (NOTE: FOR ANY OTHER TYPE OF D/A, SETTING BIT 0
: WILL DECREASE THE D/A OUTPUT VALUE BY AN AMOUNT
: EQUAL TO THE MSB VALUE.
: BITS: 14,15 = D/A OUTPUT CHANNEL #

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33

```

: SA 504 DREG FORMAT///
: DREG(TIMER VALUE) FORMAT IS:
: BITS: 0 - 9 = TIMER VALUE (BIT 0=MSB, BIT 9=LSB)
: BITS: 14/15 = D/A OUTPUT CHANNEL #
: SA 510 DREG FORMAT///
: BITS 6/7: GAIN (0,1,2,3) = GAIN X (1,2,4,8)
: BITS 8-11: MUX SELECT # (0-17)
: BITS 12-15: MUX CHANNEL # (0-17)
: SA 511 DREG FORMAT///
: BIT 0: A/D MODE: (0 = PIO, 1 = DCH)
: BITS 6/7: GAIN (0,1,2,3) = GAIN X (1,2,4,8)
: BITS 8-11: MUX SELECT # (0-17 OCTAL)
: BITS 14/15: A/D CONVERSION TRIGGER SELECT
: 0 0 = SLOT START
: 0 1 = DCHI
: 1 0 = EXTERNAL CLOCK
: 1 1 = INTERNAL CLOCK
: SA 512 DREG FORMAT///
: BIT 0: TEST MODE POLARITY
: = 0 TEST MODE PLUS
: = 1 TEST MODE MINUS
: BITS 8-11: MUX SELECT # (0-17 OCTAL)
: BITS 12-15: MUX CHANNEL # (0-17 OCTAL)

18.2 THE 2ND REGISTER IS REFERRED TO AS SWREG, AND IS MAINLY USED FOR PROGRAM CONTROL. THE CONTROL OF THE REGISTER IS DESCRIBED BELOW.

LOCATION "SWREG" IS USED TO SELECT THE PROGRAM OPTIONS (NOT SYSTEM CONFIGURATION), WHILE RUNNING UNDER DTOS, THIS LOCATION WILL BE LOADED BY THE MONITOR.

HOWEVER UNDER STAND ALONE AND PROGRAM LOAD MODES THIS LOCATION WILL BE SET ACCORDING TO THE ANSWERS SUPPLIED BY THE OPERATOR. IN ANY CASE THE OPTIONS CAN BE CHANGED OR VERIFIED BY USING ONE OF THE COMMANDS GIVEN IN SEC. 8.23

18.21 SWITCH OPTIONS DIFFERENT BITS AND THEIR INTERPRETATION AT LOCATION "SWREG" IS AS FOLLOWS:

BIT OCTAL BINARY INTERPRETATION VALUE VALUE

2 20000 1 PRINT TO CONSOLE ABORT PRINT OUT TO CONSOLE

5 02000 1 DO NOT PRINT ON THE LINE PRINTER PRINT ON THE LINE PRINTER

OTHER SWITCH MEANINGS WILL VARY FROM PROGRAM TO PROGRAM, AND THEIR MEANINGS WILL BE DESCRIBED FOR THE INDIVIDUAL PROGRAM STARTING ADDRESSES.

18.21A THE ADDITIONAL SWREG MEANINGS ARE SHOWN BELOW FOR THEIR RESPECTIVE TEST START ADDRESSES.

SA'S 505,506

SWREG 0 = 0: OUTPUT THE CONVERTED DATA TO THE TTY WITH THE OUTPUT FORMAT DETERMINED BY SWREG 1:

SWREG 1 = 0: OUTPUT DATA AS AN OCTAL VALUE.

SWREG 1 = 1: OUTPUT DATA AS A VOLTAGE ACCORDING TO THE A/D POLARITY/RANGE. THE VOLTAGE OUTPUT IS A +/- DECIMAL MILLIVOLT VALUE AND IS ACCURATE TO +/- 1 LSB.

SWREG 0 = 1: DO NOT OUTPUT THE CONVERTED DATA TO THE TTY. ONLY TRIGGER CONVERSIONS AT MAXIMUM SPEED. THIS LOOPING IS USED AS AN EXTERNAL SYNCHRONIZATION SIGNAL FOR DIAGNOSIS OF THE A/D SECTION WITH AN OSCILLOSCOPE.

SA 513 SWREG SETTINGS

SWREG 0 = 0 PRINT A/D ERROR DATA IN OCTAL
SWREG 0 = 1 PRINT A/D ERROR DATA IN DECIMAL MILLIVOLTS

SWREG 4 = 0 REPORT ON MUX DATA ERROR
SWREG 4 = 1 INHIBIT DATA ERROR REPORTS

SA'S 515,516 SWREG SETTINGS

SWREG 0 = 0 PRINT A/D ERROR DATA IN OCTAL
SWREG 0 = 1 PRINT A/D ERROR DATA IN DECIMAL MILLIVOLTS

SWREG 1 = 0 LOOP ON ERROR
SWREG 1 = 1 DO NOT LOOP ON ERROR

SWREG 4 = 0 REPORT ON MUX DATA ERROR
SWREG 4 = 1 INHIBIT DATA ERROR REPORTS

SWREG 8 = 0 NO EXTERNAL CLOCK IN SYSTEM
SWREG 8 = 1 EXTERNAL CLOCK IN SYSTEM

SWITCH COMMANDS

ONCE THE PROGRAM STARTS EXECUTING THE STATE OF ANY OF THE BITS CAN BE CHANGED BY HITTING KEYS 1-9, A-F. THE PROGRAM WILL CONTINUE RUNNING AFTER UPDATING THE OPTIONS. EACH KEY WILL COMPLETE THE STATE OF THE BIT AFFILIATED WITH IT, THUS BIT 4 CAN BE ALTERED BY HITTING KEY 4. SETTING OF ANY BIT OF LOCATION "SWREG" WILL SET BIT 0. (DEFAULT MODE IS DEFINED AS ALL BITS OF SWREG SET TO 0)

OTHER COMMANDS (* = CONTROL KEY)

"CR" A "RETURN" CAN BE TYPED TO CONTINUE THE PROGRAM AFTER ITS LOCKED IN A SWITCH MODIFICATION MODE

"D" THIS COMMAND GIVEN AT ANY TIME WILL RESET "SWREG" TO DEFAULT MODE AND RESTART THE PROGRAM.

"R" THIS COMMAND GIVEN AT ANY TIME WILL RESTART THE PROGRAM. SWITCHES ARE LEFT WITH THE VALUES THEY HAD BEFORE THE COMMAND WAS ISSUED.

"O" THIS COMMAND GIVEN AT ANY TIME WILL CAUSE THE PROGRAM CONTROL TO GO TO ODT (NOTE: THIS IS AN OPTIONAL COMMAND AND IS AVAILBLE ONLY IF ODTPK IS PRESENT)

M THIS COMMAND GIVEN AT ANY TIME WILL PRINT THE CURRENT OPERATING MODES.

0 THIS COMMAND GIVEN AT ANY TIME WILL LOCK THE PROGRAM INTO SWITCH MODIFICATION MODE WHERE MORE THAN 1 BIT CAN BE CHANGED.

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59

```

: 8.3 OTHER TTY FUNCTIONS
:
: SA 502///
:
: THERE ARE FIVE DIFFERENT TEST MODES POSSIBLE.
: EACH TEST IS STARTED BY HITTING ITS RESPECTIVE
: TEST NUMBER ON THE TTY KEYBOARD AS FOLLOWS:
:
: ENTER ON TTY:
: -----
: A DREG DUMP ONLY
: (DEFAULT TEST)
:
: B DREG DUMP FOLLOWED
: BY A "CLR" (CLEAR) PULSE
:
: C DREG DUMP FOLLOWED
: BY AN "TORST" **
:
: D DREG DUMP FOLLOWED BY
: OUTPUT OF A 16-BIT RANDOM
: WORD TO A RANDOM SLOT #
: (NOT THE D/A SLOT UNDER TEST)
:
: E DREG DUMP FOLLOWED BY
: OUTPUT OF RANDOM DATA TO A
: RANDOM D/A CHANNEL (NOT
: THE D/A CHANNEL UNDER TEST)
:
: ANY OTHER TTY KEY HIT RESULTS IN NO TEST CHANGE.
: THE DREG DATA IS ALWAYS TO THE D/A
: CHANNEL SELECTED BY DREG BITS 14 & 15.
: SEE SECTION 8.1 FOR DATA/CHANNEL DREG DATA FORMATS.
:
: SA'S 507,514///
:
: T - PRINT HISTOGRAM DATA
: S - PRINT HISTOGRAM DATA AND START NEW HISTOGRAM
:
: SA 511///
:
: ANY KEY EXCEPT 0 (OPENS DREG) STOPS MUX SCAN
: ,FOLLOWING KEY RESUMES SCAN.
:
: SA 512///
:
: ANY KEY EXCEPT 0 (OPENS DREG) ALLOWS PROGRAM TO PROCEED FROM
: PHASE 1 TESTING TO PHASE 2 TESTING.
:
: SA'S 513,515,516///
:
: S - PRINT TEST SETUP INFORMATION
: T - PRINT ERROR/TRANSFER SUMMARY

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46

```

: 9.) OPERATING PROCEDURE/OPERATOR INPUT:
: -----
:
: STARTING ADDRESSES
:
: 500 CHASSIS CONFIGURATION
: 501 D/A CALIBRATION (SWITCH DUMP)
: 502 D/A BASIC FUNCTION TEST
: 503 D/A VARIABLE PULSE HEIGHT
: 504 D/A VARIABLE PULSE WIDTH
: 505 A/D CALIBRATION (STAND ALONE)
: 506 A/D CALIBRATION (W/MUX)
: 507 A/D HISTOGRAM
: 510 MUX CALIBRATION
: 511 MUX CHANNEL SCANNER
: 512 PROGRAMMABLE MUX TRANSDUCER TEST
: 513 MULTIPLEXOR ANALOG INPUT TEST
: 514 A/D HISTOGRAM WITH DCH EXERCIZER*
: 515 D/A TO A/D LOOP AROUND TEST
: 516 LOOP AROUND TEST WITH DCH EXERCISER*
:
: *ICATS IS AUTOMATICALLY SET TO (MEM TOP) - 1375
: (LOCATION 2)
:
: 9.0) OPERATING PROCEDURES:
: -----
:
: 1. LOAD PROGRAM VIA BINARY LOADER OR DTOS TAPE
: (INITIAL STARTING ADDRESS = 200 (500) IF DTOS)
: WILL SIZE CHASSIS CONFIGURATION AND EXIT TO ODT.
: (SEE 11.2 FOR ODT EXPLANATION)
:
: 2. MAKE NECESSARY HARDWARE CONNECTIONS
: PERTAINING TO THE INPUT/OUTPUT TYPES AND OR
: SYSTEM CONFIGURATION.
:
: 3. ENTER THE OCTAL STARTING ADDRESS FOLLOWED
: BY THE LETTER R TO START THE PROGRAM AT ONE
: OF THE VARIOUS STARTING ADDRESSES.
:
: 4. ANSWER QUESTIONS PERTAINING TO CHASSIS
: INITIALIZATION (SECTION 9.1) AND/OR TEST
: INITIALIZATION (SEE SPECIFIC TEST DESCRIPTIONS
: IN SECTION 7).

```



```

01 19.1) PROGRAM/CHASSIS INITIALIZATION
02
03
04 IN THE ABSENCE OF A REAL-TIME CLOCK, THE FOLLOWING
05 IS ASKED TO ESTABLISH THE TIME BASE -
06
07 "TTO BAUD RATE?" (3-DIGIT DECIMAL #)
08
09
10 ON STARTING OF A ROUTINE (EXCEPT SA = 500), THE TEST
11 TITLE WILL BE PRINTED (I.E. *** A/D CALIBRATION ***),
12 FOLLOWED BY:
13
14 "TOP OF MEMORY = (X)"
15 (X = HIGHEST LOGICAL STORAGE ADDRESS IN OCTAL)
16
17
18 ALL TEST SET-UPS ARE PROCEEDED BY THE CHASSIS
19 INITIALIZATION SEQUENCE, UNLESS SPECIFICALLY SKIPPED
20 BY ANSWERING "NO" TO THE FOLLOWING QUESTION-
21
22 "INITIALIZE? - "
23
24 THIS IS THE FIRST QUESTION ASKED WHEN STARTING
25 ANY TEST. IF NO IS THE RESPONSE, THE FOLLOWING
26 QUESTIONS ARE OMITTED (RETAINING THE PREVIOUS
27 CONFIGURATION) AND THE PROGRAM PROCEEDS
28 TO THE INDIVIDUAL TEST SET-UP. OTHERWISE
29 THE FOLLOWING WILL BE ASKED-
30
31 "CHASSIS DEVICE CODE - "
32 (VALID RANGE = 40 - 76; PRIMARY = 40)
33
34 "CHASSIS MASK BIT - " (0 - 17)
35
36 THIS IS THE DEVICE MASK BIT FOR THE 'CPU MASKO'
37 INSTRUCTION AND IS JUMPER SELECTED ON THE CONTROL CARD.
38
39 "DCU? - " (YES OR NO)
40
41 YES INDICATES THAT THE DG/DAC CHASSIS IS BEING
42 CONTROLLED BY A DCU-50 (DATA CONTROL UNIT)
43 AND THE FOLLOWING IS ASKED-
44
45 "DCU DEVICE CODE - "
46 (VALID RANGE = 20 - 76; PRIMARY = 34)
47
48 QUESTIONS ARE RE-TYPED IF INCORRECT RESPONSES ARE
49 SET-UPS AFTER INITIALIZATION.
50
51 NOTE THAT THE INITIALIZATION SEQUENCE MUST BE
52 DONE WHEN STARTING THIS DIAGNOSTIC FOR THE FIRST
53 TIME (I.E. ON INITIAL PROGRAM LOADING). WHEN
54 DOING MULTIPLE TESTS, THE INITIALIZATION CAN
55 GENERALLY BE SKIPPED AFTER THE FIRST TEST SET-UP.
56
57 "DCU HALTED" WILL BE TYPED IF THE DCU IS EITHER
58 NOT IN THE SYSTEM OR THE INCORRECT DEVICE CODE
59 WAS INPUT.

```

```

01 19.2) BASIC A/D TEST INITIALIZATION SEQUENCE
02
03
04 THERE ARE CERTAIN TEST PARAMETERS THAT ARE
05 NEEDED TO ADEQUATELY DESCRIBE THE OPERATING
06 CONDITIONS OF AN A/D SUBSYSTEM. THE FOLLOWING ARE
07 FIVE BASIC SET-UP INFORMATION REQUESTS THAT ARE
08 USED BY THE VARIOUS A/D AND MUX CALIBRATION/TEST
09 ROUTINES. SOME TESTS DO NOT REQUIRE THE
10 ENTIRE SET-UP SEQUENCE. THE SPECIFIC TEST
11 DESCRIPTIONS WILL REFER TO THE QUESTIONS
12 ASKED FROM THE A/D BASIC INITIALIZATION
13 SEQUENCE BY THEIR CORRESPONDING NUMBER.
14
15 1) "A/D SLOT # - " (0-17 OCTAL)
16
17 2) "A/D INPUT TYPE (POLARITY-RANGE) - "
18 RESPOND USING THE FOLLOWING CODES:
19 POLARITY - U FOR UNIPOLAR (DEFAULT)
20 - B FOR BIPOLAR
21 RANGE - L FOR 0-5 UNIPOLAR, +/- 5 BIPOLAR (DEFAULT)
22 - H FOR 0-10 UNIPOLAR, +/- 10 BIPOLAR
23
24 3) "A/D OPERATION (MODE,TRIGGERING) - "
25 RESPOND USING THE FOLLOWING CODES:
26 MODE - P FOR PROGRAMMED I/O (PIO) MODE (DEFAULT)
27 - D FOR DATA CHANNEL (DCH) MODE
28 TRIGGERING - 0 FOR SLOT START (DEFAULT)
29 - 1 FOR DCHI
30 - 2 FOR EXTERNAL CLOCK
31 - 3 FOR INTERNAL CLOCK
32
33 (PIO MODE & DCHI TRIGGERING IS INVALID OPERATION).
34
35 4) "MUX SLOT # - " (0-17 OCTAL)
36 (MUX SLOT # MUST BE > A/D SLOT #)
37 IF THE RESPONSE IS NON-NUMERIC, NO MUX IS
38 ASSUMED AND QUESTION #5 IS NOT ASKED.
39
40 5) "(SELECT #,CHANNEL #,GAIN) OF MUX - "
41 SELECT #/CHANNEL # BOTH 0-17 OCTAL;
42 GAIN = 0,1,2,3 CORRESPONDS TO GAIN X 1,2,4,8
43 (GAIN USED ONLY BY PROGRAMMABLE MUX'S)
44
45 NOTE: FOR QUESTIONS REQUIRING MULTIPLE INPUTS
46 (QUESTIONS 2,3,5), RESPONSES MUST BE
47 SEPERATED BY A COMMA OR SPACE.
48
49 IF THE RESPONSE TO ANY OF THE ABOVE QUESTIONS
50 IS A CARRIAGE RETURN (CR), THEN THE QUESTION IS
51 SKIPPED AND THE PARAMETERS ASSOCIATED WITH THE
QUESTION ARE UNCHANGED.

```

10081 .MAIN

01
02

03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

10082 .MAIN

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31

PAGE 79

PAGE 80

```

19.3) GENERAL INFORMATION
:
: ALL INPUTS TO THE PROGRAM (SUCH AS SLOT #'S, DEVICE
: CODES) ARE EXPECTED TO BE IN OCTAL UNLESS OTHERWISE
: NOTED.
:
: THE FOLLOWING FORMAT IS ALWAYS USED IN THIS PROGRAM FOR
: OCTAL VALUES THAT ARE USED AS DATA, EITHER INPUT OR
: OUTPUT, TO ANY ANALOG DEVICE (A/D OR D/A CONVERTER):
:
: DATA VALUES = XXXXX - ONE FULL OCTAL WORD (16 BITS)
: DATA LEFT JUSTIFIED TO BIT 0 WITH ALL UNUSED BITS = 0.
:
: ANALOG AND DIGITAL CONVERTER VALUE/DATA CORRESPONDANCE
: LEFT JUSTIFIED OCTAL DATA:
:
: -----OCTAL DATA EQUIVALENTS-----
: 12-BIT A/D & D/A 10-BIT D/A
: ANALOG VALUE UNIPOLAR BIPOLAR UNIPOLAR BIPOLAR
: -----
: + FS - 1 LSB 177760 077760 177700 077700
: + 1/2 FS 100000 040000 100000 040000
: + 1 LSB 000020 000020 000100 000100
: 0 (TRUE ZERO) 000000 000000 000000 000000
: - 1 LSB ----- 177760 ----- 177700
: - 1/2 FS ----- 140000 ----- 140000
: - FS ----- 100020 ----- 100100
: ----- 100000 ----- 100000
:
: WHERE: FS = A/D OR D/A FULL SCALE VOLTAGE/CURRENT
: LSB = LEAST SIGNIFICANT BIT

```

```

THE FOLLOWING IS A TABLE OF DATA WORD FORMATS FOR THE
VARIOUS TYPES OF DG/DAC ANALOG DEVICES:
:
: DEVICE TYPE # BITS SIGN BIT MSB LSB RES
: -----
: A/D UNIPOLAR 12 NONE 0 11 12
: A/D BIPOLAR 12 0 1 11 11
: D/A UNIPOLAR 12 NONE 0 11 12
: D/A BIPOLAR 12 0 1 11 11
: D/A CURRENT 10 NONE 0 9 10
:
: MSB/LSB = MOST/LEAST SIGNIFICANT BITS.
: RES = RESOLUTION = THE # OF ACTUAL DATA BITS PER DATA
: WORD (NOT INCLUDING THE SIGN BIT). 2**RES IS THE TOTAL
: # OF INCREMENTS THAT THE FULL SCALE VALUE CAN BE BROKEN
: DOWN INTO. FOR EXAMPLE, A 12-BIT A/D (OR D/A) HAS
: 2**12. = 4096. POSSIBLE DATA VALUES.
:
: THE FOLLOWING IS A TABLE OF ACTUAL RESOLUTION VALUES
: FOR THE VARIOUS MODES OF OPERATION FOR THE DG/DAC
: ANALOG DEVICES:
:
: DEVICE MODE FULL SCALE RESOLUTION
: -----
: A/D-D/A UNIPOLAR 5 V 1.22 MV/BIT
: A/D-D/A BIPOLAR 10 V 2.44 MV/BIT
: A/D-D/A BIPOLAR 5 V 2.44 MV/BIT
: A/D-D/A BIPOLAR 10 V 4.88 MV/BIT
: D/A CURRENT 16 MA 15.625 UA/BIT
: D/A CURRENT 20 MA 15.625 UA/BIT

```

PROGRAM OUTPUTS/ERROR DESCRIPTIONS:

FOLLOWING IS A TABLE CONTAINING THE ROUTINE STARTING ADDRESSES AND A LIST OF ERROR CODES. AN (X) INDICATES THAT THE ERROR TYPE IS REPORTED FOR THE RESPECTIVE ROUTINE. SEE FOLLOWING PAGE FOR FORMATS AND DESCRIPTIONS FOR THE ERROR CODES AND ANY ADDITIONAL ERROR INFORMATION:

```

-----ERROR CODE-----
PROGRAM (A) (R) (C) (D) (E) (F) NOTES
-----
500 ----- NO ERRORS
501 ----- NO ERRORS
502 ----- (1)
503 ----- NO ERRORS
504 ----- NO ERRORS
505 ----- X X X X X X
506 ----- X X X X X X
507 ----- X X X X X X (2)
510 ----- NO ERRORS
511 ----- X X X X X X
512 ----- X X X X X X
513 ----- X X X X X X (3)
514 ----- X X X X X X (2)
515 ----- X X X X X X (4)
516 ----- X X X X X X (4)
-----

```

ERROR FORMATS:

- (A) "SET-UP ERROR: SLOT # = (X) ID = (Y)"
- (B) "CONVERSION TIME OUT
DIA = (A/D STATUS) (MODE/TRIGGER SELECT)
CONVERSIONS: EXPECTED = (X) - RECEIVED = (Y)"
- (C) "DCH CONVERSION ERROR
DIC = (DCH ADDRESS REGISTER)
CONVERSIONS: EXPECTED = (X) RECEIVED = (Y)"
- (D) "DCH DATA ERROR AT (ADDR)"
- (E) "INVALID A/D OPERATION"
- (F) "MUX SELECT ERROR: SLOT # = (X)"

ERROR DESCRIPTIONS:

- (A) MOST ROUTINES CHECK IF THE BOARDS SPECIFIED BY THE OPERATOR AS BEING PART OF A TEST CONFIGURATION ARE IN THE CORRECT SLOTS. IN THE CASE OF A MULTIPLEXOR, A CHECK IS ALSO MADE TO INSURE THAT THE MUX SELECTS PROPERLY. A SET-UP ERROR IS REPORTED IF A BOARD IS NOT IN A SPECIFIED SLOT (WHERE (X) IS THE SLOT # AND (Y) IS THE ID RECEIVED FROM THE SLOT). IF A MUX DOES NOT SELECT PROPERLY, A MUX SELECT ERROR WILL BE REPORTED ALONG WITH THE SLOT # (SEE ERROR F). REPEAT. IF THE ERROR PERSISTS IT IS POSSIBLE TO SET UP A SCOPE LOOP FOR DIAGNOSIS OF THE ERROR WITH AN OSCILLOSCOPE BY SETTING CONSOLE SWITCH "2" TO INHIBIT ERROR MESSAGE PRINTOUT. A/D SET-UP ERROR IS PART OF ROUTINE "SETCK".
- (B) A CONVERSION TIME OUT IS REPORTED IN THE EVENT THAT AN INTERRUPT IS NOT REQUESTED WITHIN A SPECIFIED AMOUNT OF TIME AFTER THE STARTING OF A CONVERSION OR DCH CONVERSION CYCLE. THIS INTERRUPT RESULT IS FROM "END OF CONVERSION" (EOC) IN PIO MODE OR "LAST CHANNEL" (AS A RESULT OF THE LAST CONVERSION OF A DCH CYCLE) IN DCH MODE. THE A/D MODE (PIO OR DCH) AND THE TRIGGER SELECT (STRT, INT CLK, EXT CLK, DCHI) ARE PRINTED AS WELL AS THE A/D STATUS/SLOT # (DIA). SEE SECTION 11.1 FOR A/D STATUS WORD INFORMATION. THE # OF CONVERSIONS EXPECTED AND RECEIVED ARE ALSO REPORTED AS FOLLOWS:
PIO MODE: (1) EXPECTED, (0) RECEIVED
DCH MODE: (1 - 256.) EXPECTED (DEPENDENT ON TEST), (Y) RECEIVED. (Y) IS CALCULATED BY READING THE DCH ADDRESS REGISTER AND SUBTRACTING THE DCH STARTING ADDRESS TO DETERMINE THE ACTUAL # OF CONVERSIONS PERFORMED.

10)

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

```

```

01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ?
28 ?
29 ?
30 ?
31 ?
32 ?
33 ?
34 ?
35 ?
36 ?
37 ?
38 ?
39 ?
40 ?
41 ?
42 ?
43 ?
44 ?
45 ?
46 ?
47 ?
48 ?
49 ?
50 ?
51 ?
52 ?
53 ?
54 ?
55 ?
56 ?
57 ?
58 ?

```

THE CYCLE THAT THE ROUTINE WAS PERFORMING IS REPEATED IN THE CASE OF A TIME OUT. A SCOPE LOOP FOR DIAGNOSIS OF THE ERROR IS ACCOMPLISHED BY SETTING CONSOLE SWITCH "2" TO INHIBIT ERROR MESSAGE PRINTOUT.

IF A TIME OUT OCCURS, FIRST CHECK IF THE TEST CONFIGURATION IS AS SPECIFIED, AND THE CHASSIS POWER SUPPLY IS "ON".

SEE INDIVIDUAL TEST DESCRIPTIONS FOR ALLOWED CONVERSION TIME(S).

(C) AN A/D CONVERTER DCH ADDRESS CHECK IS PERFORMED ON ALL ROUTINES WHEN OPERATING IN DCH MODE TO INSURE THAT THE # OF CONVERSIONS ACTUALLY RECEIVED IS EQUAL TO THE # THAT ARE EXPECTED. IF THEY ARE NOT EQUAL, A DCH CONVERSION ERROR IS REPORTED ALONG WITH THE # EXPECTED AND RECEIVED. THE DCH CYCLE IS THEN ATTEMPTED AGAIN. IF THE ERROR PERSISTS, SCOPE LOOPING IS ACCOMPLISHED BY SETTING CONSOLE SWITCH "2" TO INHIBIT ERROR MESSAGE PRINTOUT.

THE DCH ADDRESS REGISTER CONTENTS (DIC) ARE ALSO REPORTED (OCTAL).

(D) IN ADDITION TO AN ADDRESS CHECK (SEE ABOVE) AFTER A DCH CYCLE, THE DCH DATA BLOCK IS ALSO CHECKED TO MAKE SURE THAT ALL ADDRESSES WERE ACTUALLY WRITTEN INTO WITH A/D DATA. BEFORE A DCH CYCLE, THE DCH DATA BLOCK IS INITIALIZED WITH -1'S (17777). IF AFTER THE DCH CYCLE ANY LOCATION WITHIN THE DEFINED DCH BLOCK (SPECIFIED BY THE DCH STARTING ADDRESS AND WORD COUNT) IS STILL = -1 THEN A DCH DATA ERROR IS REPORTED. (ADDR) IS THE DATA WORD ERROR LOCATION.

(E) INVALID A/D OPERATION IS REPORTED BY SOME ROUTINES WHEN ATTEMPTING TO OPERATE AN A/D IN PIO MODE WITH DCHI TRIGGERING OF CONVERSIONS.

(F) A MUX SELECT ERROR IS REPORTED IF THE MUX SELECT # FOR THE OPERATOR SPECIFIED MUX SLOT CAN NOT BE DETERMINED (DURING "GTMSN" ROUTINE), OR IF THE MUX WILL NOT SELECT FOR THE MUX SLOT # AND MUX SELECT # INPUT BY THE OPERATOR (DURING "SETCK" ROUTINE). IN EITHER CASE, A SCOPE LOOP CAN BE ESTABLISHED BY INHIBITING THE TTY/LPT ERROR MESSAGE PRINTOUT. NOTE THAT SOME TESTS USE BOTH "GTMSN" AND "SETCK" ROUTINES. IN THIS CASE THE MUX SELECT ERROR WILL BE DETECTED IN THE FIRST ROUTINE CALLED ("GTMSN").

```

01 ?
02 ?
03 ?
04 ?
05 ?
06 ?
07 ?
08 ?
09 ?
10 ?
11 ?
12 ?
13 ?
14 ?
15 ?
16 ?
17 ?
18 ?
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?

```

NOTES:

(1) A SET-UP ERROR IS REPORTED IN THE EVENT THAT THE D/A DEVICE CODE LOGIC IS NOT FUNCTIONING CORRECTLY. THE PROGRAM WILL THEN LOOP ON THE ERROR FOR DIAGNOSIS.

(2) IF A CONVERSION TIME OUT OR DCH CONVERSION ERROR IS FOUND, ANY DATA TAKEN AND STORED FROM THAT DCH CYCLE WILL NOT BE SORTED INTO THE HISTOGRAM AND ANOTHER DCH CYCLE WILL BE ATTEMPTED.

(3) SINCE THIS IS A MUX ANALOG INPUT TEST, THIS ROUTINE DETECTS AND REPORTS SPECIAL PURPOSE MULTIPLEXOR ERRORS. FOR THESE ADDITIONAL ERROR TYPES AND OUTPUT FORMATS, REFER TO SECTION 7.10.

(4) THE D/A TO A/D LOOP AROUND TEST HAS SEVERAL TYPES OF ERRORS THAT IT CAN DETECT AND REPORT BESIDES THE ONES LISTED IN THE TABLE. SEE THE SPECIFIC TEST DESCRIPTION FOR OTHER ERROR TYPES AND FORMATS (SECTION 7.11).

```

:11)  DEBUG HELP:
:
:
:11.0)  RECOMMENDED ANALOG DEVICES TEST PROCEDURES
:
:  THE FOLLOWING IS AN OUTLINE FOR TESTING OF
:  THE VARIOUS DG/DAC ANALOG DEVICES:
:
:  A/D CONVERTER AND ANALOG MULTIPLEXORS
:  -----
:
:  FOR EACH A/D - MUX SET-UP:
:
:  1)  RUN THE DG/DAC ANALOG SYSTEM DIAGNOSTIC
:      FOR LOGIC LEVEL AND BASIC FUNCTION TESTING
:
:  2)  CALIBRATE A/D
:
:  2A) (OPTIONAL) RUN LONG VERSION HISTOGRAM FOR
:      A/D STABILITY TESTING
:
:  3)  CALIBRATE MUX(S) (IF ANY)
:
:  4)  (OPTIONAL) RUN MUX ANALOG INPUT TEST
:      (SPECIAL 1125 ANALOG TEST ADAPTER REQUIRED)
:
:  D/A CONVERTER
:  -----
:
:  FOR EACH D/A:
:
:  1)  CALIBRATE CHANNELS 0 - 3
:
:  2)  TEST BASIC FUNCTIONS
:
:  3)  (OPTIONAL) RUN EITHER THE D/A
:      VARIABLE PULSE HEIGHT OR VARIABLE
:      PULSE WIDTH FOR DYNAMIC CHECK OF
:      D/A CHANNELS
:
:  ALL CALIBRATIONS ARE ASSUMED TO BE DONE
:  WITHIN SPECIFIED TOLERANCE LEVELS.
:
:  D/A - A/D (MUX) ANALOG LOOP
:  -----
:
:  USE D/A TO A/D ANALOG LOOP AROUND TEST AS A
:  SINGLE LOOP 60/NO GO ANALOG SYSTEM FUNCTION
:  TEST (REQUIRES 1125 TEST ADAPTERS).

```

```

:11.1)  DG/DAC INSTRUCTION SET
:
:  CHASSIS CONTROLLER INSTRUCTIONS
:
:  DOA  SPECIFY ADDRESS AND CONTEXT
:
:      BIT 0 = 1 SET PENDING CLEAR
:      BIT 8 = 1 PUT CONTROLLER IN ID MODE (DIB)
:      BITS 11 - 15 CONTROL MODE AND ADDRESS
:      - IF = 0 - 17, SELECT A SPECIFIC SLOT
:      - IF > 17, SELECT THE CHASSIS CONTROLLER
:
:  DIA  READ CONTROLLER STATUS
:
:      BIT 0 = BUSY
:      BIT 1 = CHASSIS INTERRUPT
:      BIT 2 = CLEAR PENDING
:      BIT 3 = Y TIME OUT
:      BIT 4 = OVER TEMP
:      BIT 5 = ACTIVE
:      BIT 6 = Y ACTIVE
:      BIT 7 = Y BUSY
:      BIT 8 = POWER FAIL
:      BIT 9 = POWER UP
:      BIT 10 = TIME OUT
:      BITS 11 - 15 = ADDRESS
:
:  ABOVE ARE ACTIVE WHEN CORRESPONDING BITS = 1.
:  CHASSIS CONTROLLER MUST BE SELECTED.
:
:  DIAP IDENTIFY SUBSYSTEM INTERRUPT
:
:      BITS 0 - 15 PREVIOUSLY SELECTED DEVICE STATUS
:
:  DDC  SPECIFY CONTROLLER SUBMASK
:
:      BIT 3 = MODULE SLOT INTERRUPTS
:      BIT 4 = OVER TEMP (CHASSIS) INTERRUPT
:      BIT 5 = ACTIVE DONE (CHASSIS) INTERRUPT
:      BIT 6 = Y ACTIVE DONE (CHASSIS) INTERRUPT
:      BIT 7 = Y BUSY (CHASSIS) INTERRUPT
:      BIT 10 = Y TIME OUT (CHASSIS) INTERRUPT
:
:  ABOVE INTERRUPTS DISABLED WHEN CORRESPONDING
:  BIT = 1. CONTROLLER MUST BE SELECTED.
:
:  DOB  SPECIFY MODULE SUBMASK
:
:      BITS 0 - 15 CORRESPOND TO CHASSIS SLOTS 1 - 16.
:
:  SLOT INTERRUPT DISABLED WHEN CORRESPONDING
:  BIT IS SET. CONTROLLER MUST BE SELECTED.

```

```

01 A/D CONVERTER INSTRUCTIONS
02
03 IDENTIFY MODULE
04 - ID MODE MUST BE SET BY DOA INSTRUCTION
05
06 BITS 10 - 15 A/D CONVERTER DEVICE ID = 41
07
08 SPECIFY CONVERSION
09
10 BIT 0 = INTERRUPT ON CLOCK OVERRUN
11 BIT 1 = MUX BUS ENABLE
12 BITS 2/3 = TRIGGER SELECT
13 - 00 = START (PIO/DCH)
14 - 01 = DCHI (DCH ONLY)
15 - 10 = EXTERNAL CLOCK (PIO/DCH)
16 - 11 = INTERNAL CLOCK (PIO/DCH)
17
18 BIT 4 = MUX CHANNEL AUTOSCAN
19 BIT 5 = DATA CHANNEL MODE (PIO IF 0)
20 BIT 6 = NEGATIVE (PROGRAM MUX TEST MODE)
21 BIT 7 = TEST MODE (PROGRAMMABLE MUX)
22 BITS 8 - 15 = DCH CONVERSION COUNT (1 - 400)
23
24 ABOVE FUNCTIONS ACTIVE IF CORRESPONDING
25 BITS ARE SET.
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48

```

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

```

PAGE 88

```

DOC SPECIFY MUX ADDRESS
- MUX BUS IS ENABLED (SEE DOB)

BITS 8 - 11 = MUX SELECT NUMBER (0 - 17)
BITS 12 - 15 = MUX CHANNEL NUMBER (0 - 17)

OIC READ MEMORY ADDRESS (DCH)
- MUX BUS IS NOT ENABLED (DOB)

BITS 1 - 15 = DCH ADDRESS
READ MUX ADDRESS
- MUX BUS IS ENABLED (DOB)

BITS 8 - 11 = MUX SELECT NUMBER (0 - 17)
BITS 12 - 15 = MUX CHANNEL NUMBER (0 - 17)

MUX INSTRUCTIONS

DIB IDENTIFY MODULE
- CONTROLLER IS IN ID MODE (SEE DOA)

BITS 10 - 15 = MUX DEVICE ID CODE = 42

DIA READ MUX STATUS

BIT 1 = MUX SELECTED (IF = 1)
BITS 12 - 15 = MUX SLOT NUMBER

DOB SPECIFY MUX GAIN
- FOR PROGRAMMABLE MUX ONLY

BITS 14/15 = MUX GAIN
- 00, 01, 10, 11 = MUX GAIN = 1, 2, 4, 8

D/A CONVERTER INSTRUCTIONS

-OIB SPECIFY MODULE
- CONTROLLER IS IN ID MODE (SEE DOA)

BITS 10 - 15 = D/A CONVERTER DEVICE ID = 44

DOB SPECIFY CONVERSION

BITS 0 - 9 = DATA FOR CONVERSION (CURRENT D/A)
BITS 10 - 11 = DATA FOR CONVERSION (VOLTAGE D/A)
BIT 12 = MOST SIGNIFICANT BIT
BITS 14/15 = D/A CONVERTER CHANNEL # (0 - 3)

```

10091 .MAIN

0092 .MAIN

```

01 020D 11.2
02 OCTAL DEBUG TOOL (ODT) .
03
04
05
06 THE DIAGNOSTIC IS EQUIPPED WITH A BUILT IN ODT WHICH CAN
07 BE ACCESSED BY HITTING CONTROL 0 ("0") AT ANY TIME DURING
08 THE EXECUTION OF THE PROGRAM (AFTER SETTING THE PARA-
09 METERS).
10 ON ENTERING ODT THE ADDRESS OF THE LOCATION HAVING THE
11 NEXT INSTRUCTION TO BE EXECUTED WILL BE TYPED-OUT.
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

```

11.2.1 CONVENTIONS AND SYMBOLS
 THE FOLLOWING CONVENTIONS ARE USED BY THE ODT:
 ? PONDING ANY ILLEGAL KEY CAUSES THE ODT TO RES-
 @ ODT IS READY AND AT YOUR SERVICE.

11.2.2 COMMAND STRUCTURE
 AN ODT COMMAND HAS THE FOLLOWING FORMAT:
 (ARGUMENT)(COMMAND)
 AN ARGUMENT MAY BE ONE OF THE FOLLOWING:
 "EXP" AN OCTAL EXPRESSION CONSISTING OF OCTAL NUMBERS
 SEPARATED BY PLUS (+) OR MINUS (-) SIGNS. LEAD-
 ING ZEROS NEED NOT BE TYPED.
 "ADR" AN ADDRESS IS THE SAME AS AN EXPRESSION EXCEPT
 THAT BIT 0 IS NEGLECTED.
 A COMMAND IS A SINGLE TELETYPE CHARACTER

11.2.3 ODT COMMANDS
 THE LOCATIONS THAT CAN BE EXAMINED AND MODIFIED BY THE
 USER ARE CALLED CELLS. THESE CELLS ARE OF TWO TYPES:
 INTERNAL CPU CELLS AND MEMORY LOCATIONS.

11.2.3.1 OPENING INTERNAL CELLS
 THE COMMAND TO OPEN ONE OF THE INTERNAL REGISTERS IS OF
 THE FORM "NA" WHERE N IS ANY OCTAL EXPRESSION BETWEEN
 0 AND 7

0-3 FOR ACCUMULATORS 0-3
 4 FOR PC OF THE NEXT INSTRUCTION TO BE EXECUTED IN
 THE EVENT OF A "P" COMMAND.
 5 CPU AND I/O STATUS
 BIT INTERPRETATION
 15 STATUS OF I/O DONE FLAG
 14 STATUS OF INTERRUPTS (ION FLAG)
 13 STATUS OF CARRY BIT
 6 ADDRESS OF THE LOCATION HAVING THE BREAK POINT (IF
 ANY)
 7 INSTRUCTION AT THE BREAK POINT LOCATION

OTHER COMMANDS TO OPEN CELLS ARE:
 "ADR"/ OPEN THE CELL AND PRINT ITS CONTENTS
 ./ OPEN THE CELL CURRENTLY POINTED TO BY THE POINTER
 AND PRINT ITS CONTENTS.
 .*"ADR"/ ADD "ADR" TO THE POINTER, OPEN THE CELL
 AND PRINT ITS CONTENTS.
 .-"ADR"/ SUBTRACT "ADR" FROM THE POINTER, OPEN
 THE CELL AND PRINT ITS CONTENTS.
 "CR" THE RETURN KEY IS USED TO CLOSE THE OPEN CELL

```

01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59

```

WITH OR WITHOUT MODIFICATION.
 LINE FEED IS USED TO CLOSE THE OPEN CELL WITH OR
 WITHOUT MODIFICATION AND TO OPEN THE SUCCEEDING
 CELL.
 CLOSE THE OPEN CELL WITH OR WITHOUT MODIFICATION
 AND OPEN THE PRECEDING CELL
 CLOSE THE OPEN CELL WITHOUT MODIFICATION, AND
 OPEN THE CELL POINTED TO BY ITS CONTENTS.
 .*"ADR"/ CLOSE THE OPEN CELL WITHOUT MODIFICATION, AND
 OPEN THE CELL POINTED TO BY ITS CONTENTS + "ADR".
 .-"ADR"/ CLOSE THE OPEN CELL WITHOUT MODIFICATION, AND
 OPEN THE CELL POINTED TO BY ITS CONTENTS - "ADR".

11.2.3.2 MODIFICATION OF A CELL
 ONCE A CELL HAS BEEN OPENED ITS CONTENTS CAN BE MODIFIED
 BY TYPING THE NEW VALUE THE CELL IS TO CONTAIN IN THE
 FORM OF AN OCTAL EXPRESSION FOLLOWED BY "CR" OR "LF".
 IF A + OR - IS TYPED AS THE FIRST CHARACTER OF THE EX-
 PRESSION THEN THE VALUE OF THE EXPRESSION IS ADDED TO OR
 SUBTRACTED FROM THE OLD CONTENTS OF THE CELL. THE
 ADDRESS ITSELF OR AN EXPRESSION RELATIVE TO THE ADDRESS
 CAN BE DEPOSITED BY TYPING A " " OR " +/ -OCTAL EXPRESS-
 ION". A RUBOUT COMMAND GIVEN RIGHT AFTER OPENING A CELL
 ALLOWS THE MODIFICATION OF ITS CONTENTS AS IF THEY WERE
 TYPED IN JUST BEFORE THE COMMAND WAS ISSUED.

11.2.3.3 OTHER ODT COMMANDS
 THIS KEY IS USED TO DELETE ERRONEOUSLY TYPED
 DIGITS. EACH TIME THE KEY IS PRESSED THE RIGHT MOST
 DIGIT IS DELETED AND ECHOED ON THE TERMINAL. IF
 THE RUBOUT KEY IS PRESSED RIGHT AFTER OPENING A
 CELL THEN IT DELETES THE RIGHT MOST DIGIT OF THE CELLS
 CONTENTS. THIS ALLOWS THE MODIFICATION OF THE CELL
 AS IF ITS CONTENTS WERE TYPED IN JUST BEFORE THE
 KEY WAS PRESSED.

"ADR" INSERT A BREAK POINT AT LOCATION "ADR".
 ONLY ONE BREAK POINT CAN BE INSERTED AND ANY
 ENTRY TO ODT AFTER EXECUTING A BREAK POINT WILL
 CAUSE IT TO BE DELETED.
 D DELETE THE BREAK POINT IF ANY.
 P RESTART THE EXECUTION OF THE PROGRAM AT LOCATION
 POINTED BY 4A.
 "ADR" START EXECUTING THE PROGRAM AT "ADR" AFTER AN
 I/O-RESET.
 K KILL THE STRING TYPED SO FAR. THE ODT RESPONDS
 WITH A "?" AND THE OPEN CELL IS CLOSED WITHOUT
 MODIFICATION.
 = PRINT THE OCTAL VALUE OF THE INPUT ONLY.
 THIS WILL CLOSE ANY OPEN CELLS WITHOUT
 MODIFICATION AND WILL NOT OPEN A CELL

NOTE: IN PROGRAMS WHICH RELOCATE THEMSELVES THE
 USER SHOULD PLACE BREAK POINTS ONLY IN THE
 ORIGINAL PROGRAM AREA. IF A BREAK POINT IS
 PLACED OUTSIDE THIS AREA THE RESULTS WILL
 BE UNPREDICTABLE.

!0093 .MAIN

01
02
03
04
05
06
07
08
09

!12.
: SPECIAL NOTES/SPECIAL FEATURES:
:-----
: SEE INDIVIDUAL TEST DESCRIPTIONS (SECTION 7).
:-----

!13: RUN TIME:
:-----
: N/A
:-----
: .EOT

0094 .MAIN

**00000 TOTAL ERRORS, 00000 PASS 1 ERRORS

0095 .MAIN

020TD 001551 MC 91/02