AGC-1

# **GENERAL INFORMATION**

First Edition August 1986 PART NO. 800106

FORCE COMPUTERS Inc./GmbH All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted.

Copyright by FORCE Computers®

		1
		1 1 1 1 1 1
		,

#### NOTE

The information in this document has been carefully checked and is believed to be entirely reliable. FORCE COMPUTERS makes no warranty of any kind with regard to the material in this document, and assumes no responsibility for any errors that may appear in this document. FORCE COMPUTERS reserves the right to make changes without notice to this, or any of its products, to improve reliability, performance or design.

FORCE COMPUTERS assumes no responsibility for the use of any circuitry other than circuitry which is part of a product of FORCE COMPUTERS GmbH/Inc.

FORCE COMPUTERS does not convey to the purchaser of the product described herein any license under the patent rights of FORCE COMPUTERS GmbH/Inc. nor the rights of others.

FORCE COMPUTERS Inc. 727 University Avenue Los Gatos, CA 95030 U.S.A.

Phone: (408) 354 34 10

Telex: 172465

FAX : (408) 395 77 18

FORCE COMPUTERS GmbH Daimlerstrasse 9 D-8012 Ottobrunn/Munich West Germany

Phone: (089) 600 91-0 Telex : 524190 forc-d FAX : (089) 609 77 93

FORCE COMPUTERS FRANCE Sarl

ll, rue Casteja 92100 Boulogne France

Phone : (1) 4620 37 37 Telex : 206 304 forc-f

Fax : (1) 4621 35 19

FORCE Computers UK Ltd.

No. 1 Holly Court 3 Tring Road Wendover Buckinghamshire HP22 6NR England

Phone: (0296) 625456

Telex: 838033

Fax : (0296) 624027

#### 1. GENERAL INFORMATION TO THE 63484 ACRTC

The ACRTC is a high performance graphics-controller, compatible to the 68000 family of microprocessors. The ACRTC concept is to incorporate major functionality with effective graphic commands.

High level command language increases performance and reduces software development costs. In this way, the ACRTC converts logical x - y coordinates to physical frame buffer addresses. It supports 38 commands, including LINE, RECTANGLE, POLYLINE, POLYGON, CIRCLE, ELLIPSE, ARC, ELLIPSE ARC, FILLED RECTANGLE, PAINT, PATTERN and COPY. An on-chip 32byte pattern RAM can be used for powerful graphic environments. Conditional drawing functions are useful for drawing patterns, colour mixing and software windowing. The drawing area control supports clipping and hitting. The ACRTC is able to control four hardware windows, zooming and smooth scrolling in both vertical and horizontal directions. The capability of displaying up to 256 colours and the maximum drawing speed of 2 million Pixel per second in monochrome and colour applications allows high performance CAD terminals to be used.

#### Features of the 63484 ACRTC:

- Up to 4096 by 4096 bit map graphic display and/or 256 lines by 256 characters by 32 rasters character display.
- Separate bit map graphic (2Mbyte) and character (128Kbyte) address spaces with combined graphic/character display.
- Three horizontal split screens and one window screen.
   Size and position fully programmable.
- Independent horizontal and vertical smooth scroll for each screen.
- 1 to 16 zoom magnitude independent x and y factors.
- Logical pixel specification as 1, 2, 4, 8 or 16 bits for monochrome, gray scale and colour displays.
- Programmable address increment supports frame buffer memory width up to 128 bits for video bit rates greater than 500 MHz.
- Unique interleaved access mode for "flashless" displays.
- ACRTC provides dynamic RAM refresh.
- Asynchronous bus interface, optimised for the 68000 MPU family and the 68450 DMAC (16bit data bus).
- Separate on-chip 16byte READ and WRITE FIFOs.
- Maskable interrupts including FIFO status.
- Full programmability of CRT timing signals.
- Three raster scan modes.
- Master or Slave synchronization to multiple ACRTCs or other video generating devices.
- Programmable cursor and display timing skew.
- Eight user definable video attributes.
- Light pen detection.

#### 2. IMPLEMENTATION OF THE 63484 ACRTC ON THE AGC-1


The AGC-1 is a highly integrated graphic-system on two double-euroboards, based on the 63484 ACRTC. With the optional SYS68K/AGC-1X board, it offers two bus interfaces and allows the board set to be used in single-processor as well as in high end multi-processor applications.

The board has a jumper selectable access address within the 16Mbyte address range. Also the VMEbus or VMXbus access is selectable. The on-board video RAM of 2Mbyte is dual ported and in this way directly accessible by either the processor or a DMA Controller for high speed display manipulation.

The Pixel clock of 64MHz offers resolutions up to 1024 X 800 non-interlaced with 4 bits per pixel. With the on-board colour palette, the user has the choice of up to 256 colours out of 16 million. With the implementation of the dual access mode, the ACRTC display and drawing accesses are interleaved and so the ACRTC reaches the maximum drawing speed without a "flashing" display. The complex attribute logic offers a great variety of display modes, e.g. blinking, inverse video, conditional blinking.

The AGC-lX board adds powerful character overlay with a separate character and attribute RAM, a software loadable character generator, the 68450 DMA Controller, which is used for VMEbus data transfers, two serial I/O interfaces for printer, mouse or digitizer and the VMXbus interface.

Figure 2-1: Block Diagram of the SYS68K/AGC-1



#### Features of the SYS68K/AGC-1:

- 63484 ACRTC with a clock frequency of 8MHz.
- 3 x AM8151 graphic colour palette with 16/256 entries.
- 68153 Bus Interrupter Module for all local interrupts.
- 2Mbyte of video RAM directly accessible from the VMEbus
- R-, G-, B- and composite SYNC output.
- External synchronization input/output for other AGCs.
- Light pen interface.
- Fully buffered local address, data and control bus.
- VME/P1014 interface (16 bit).
- Software selectable interrupt request level and programmable interrupt vector.

The following table shows the general memory lay-out of the SYS68K/AGC-1:

The board start address (BBA) is jumper selectable in 256Kbyte steps.

Table 2-1: The Address Map

Start Address	End Address	Memory Area
ВВА	BBA + \$33FFF	Occupied for the SYS68K/AGC-1X boards
BBA + \$34000	BBA + \$35FFF	BIM 68153 
BBA + \$36000	BBA + \$37FFF	GCP l red
BBA + \$38000	BBA + \$39FFF	GCP 2 green
BBA + \$3A000	BBA + \$3BFFF	GCP 3 blue
BBA + \$3C000	BBA + \$3FFFF (\$3DFFF)	ACRTC 63484
BBA + \$3E000	BBA + \$3FFFF	Interrupt-Register   VMX-Option
BBA + \$40000	BBA + \$23FFFF	Video-RAM

The Board Base Address is set by default during manufacturing to C00000 (Start Address) / \$E3FFFF (End Address).

# **INSTALLATION**

FORCE COMPUTERS Inc./GmbH All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted.

Copyright by FORCE Computers®

Please read the complete installation procedure before the board is installed in a VMEbus environment, to avoid malfunctions and damage to components.

## TABLE OF CONTENTS

1.	GENE	RAL OVERVIEW	1-1
	1.1	The Function Switch Positions	1-2
	1.2	Connection of the RGB Monitor	1-4
2.	INST	ALLATION IN THE RACK	2-1
	2.1	Power On	2-2

	1.4		

#### 1. GENERAL OVERVIEW

This manual only describes the function of the SYS68K/AGC-lA and SYS68K/AGC-lB boards. For all other functions of the SYS68K/AGC-lX board, please refer to the SYS68K/AGC-lX User's Manual.

Easy installation of the AGC-1 board set is provided because of the default jumper settings. It may be necessary to modify the board base address (BBA) to adapt the board to the various applications.

Both the main board and the slave board are screwed together and have the correct measurements to be plugged into a standard VMEbus backplane. Only the AGC-lA board contains the VMEbus interface.

#### 1.1 The Function Switch Positions

The board contains 2 function switches listed from the top to the bottom:

VME/VMX

RUN/HALT

The two positions of the switches are defined as "up" and "down".

The VMEbus interface will be enabled if all function switches are set to the position "down" (for first installation).

Please toggle each of the switches sometime before installing the board in the rack to detect any damage incurred during transportation.

#### 1.2. Connection of the RGB-Monitor

The terminal has to be connected to the BNC connectors on the main board (right board of the package).

The RGB outputs are compatible to the RS343 standard for connection with RGB monitors. The composite SYNC signal is mixed on all colour outputs so that mostly there is no need for an extra SYNC connection.

Monitors with separate SYNC input must be connected to the SYNC output of the AGC-1.

The SYNC output can be configured to have a positive or negative SYNC signal. This is specified by the jumper settings of B7 (SYNCSEL).

For jumper settings, please refer to section 4.11.4 in the Hardware User's Manual (Register 3).

#### 2. Installation in the Rack

The main (AGC-lA) and the slave (AGC-lB) boards are screwed together and can immediately be mounted into a VME rack.

#### Caution

- A) Switch off power before installing the board to avoid electrical damage to the components.
- b) The main board contains a special ejector (the handles).

The boards have to be plugged in and the screws of the front panel must be tightened to guarantee proper installation.

#### 2.1. Power On

If the board is correctly installed, the switches are in the correct positions, the monitor is connected, the power for the VMEbus rack can be switched on.

If everything has worked, the green RUN LED and the yellow VME LED must turn on.

Now the AGC-1 is accessible from an VMEbus-MASTER under the selected board base address (\$C00000 is set by default during manufacturing.

For initialisation of the ACRTC, please refer to section 4.12 in the Hardware User's Manual (Register 3).

# HARDWARE USER'S MANUAL

FORCE COMPUTERS Inc./GmbH All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted.

Copyright by FORCE Computers®

		1
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

# $\underline{\mathbf{T}} \ \underline{\mathbf{A}} \ \underline{\mathbf{B}} \ \underline{\mathbf{L}} \ \underline{\mathbf{E}} \qquad \underline{\mathbf{O}} \ \underline{\mathbf{F}} \qquad \underline{\mathbf{C}} \ \underline{\mathbf{O}} \ \underline{\mathbf{N}} \ \underline{\mathbf{T}} \ \underline{\mathbf{E}} \ \underline{\mathbf{N}} \ \underline{\mathbf{T}} \ \underline{\mathbf{S}}$

1.	GENERA	L INFORM	ATION1-1
2.	GENERA	L OPERAT	ION2-1
3.	<b>THE 63</b>	484 ACRT	C DESCRIPTION3-1
4.	ACCESS	TO THE	SYS68K/AGC-14-1
	4.1		ase Address Selection4-1
			Standard Memmory Space4-1
			Short I/O Space4-9
	4.2		ize Selection4-14
	4.3		Modifier Selection4-21
	4.4	Function	nal Groups on the SYS68K/AGC-14-25
	4.5		to the Devices on the SYS68K/AGC-14-26
	4.6	Address	ing the Colour Look-up Tables4-27
			Colour Switch Mode4-31
			Blink Switch Mode4-35
	4.7		ing the BIM 681534-38
			Interrupt Structure of the SYS68k/AGC-14-38
	4.8	4.7.2	Programming the BIM on the SYS68K/AGC-14-43
	4.8		ing the Video Memory4-44
	4.9	4.9.1	ing the ACRTC 634844-53
		4.9.1	Address Register4-59 Status Register4-60
		4.9.3	FIFO Entry4-62
		4.9.4	Command Control Register4-63
		4.9.5	Operation Mode Register4-66
		4.9.6	Display Control Register4-70
		4.9.7	Raster Count Register4-75
*		4.9.8	Horizontal Sync Register4-76
		4.9.9	Horizontal Display Register4-78
			Horizontal Window Display Register4-78
		4.9.10	Vertical Sync Register4-80
		4.9.11	Vertical Display Register4-81
		4.9.12	Vertical Window Display Register4-83
		4.9.13	Split Screen Width Register4-85
		4.9.14	Blink Control Register4-87
		4.9.15	Memory Width Register4-88
		4.9.16 4.9.17	Start Address Register4-89
			Zoom Factor Register
		4.9.18 Drawing	Light Pen Address Register4-92
		4.10.1	Control Register4-93 Pattern RAM4-95
		4.10.1	Colour Ø Register4-96
		4.10.3	Colour 1 Register4-96
		4.10.4	Colour Comparison Register4-97
		4.10.5	Edge Colour Register4-97
		4.10.6	Mask Register4-98
		4.10.7	Pattern RAM Control Register4-99
		4.10.8	Area Definition Register4-101
		4.10.9	Read-Write Pointer4-102
		4.10.10	Drawing Pointer4-103
		4.10.11	Current Ponter4-104

## $\underline{T} \ \underline{A} \ \underline{B} \ \underline{L} \ \underline{E} \qquad \underline{O} \ \underline{F} \qquad \underline{C} \ \underline{O} \ \underline{N} \ \underline{T} \ \underline{E} \ \underline{N} \ \underline{T} \ \underline{S} \qquad \underline{Cont'd}$

5.	COMMA	ND OVERVIEW5-1
	5.1	Register Access Commands5-2
	5.2	Data Transfer Commands5-3
	5.3	Modify Mode5-4
	5.4	Graphic Drawing Commands5-5
	5.5	Operation Mode5-7
	5.6	Colour Mode5-8
	5.7	Area Mode5-9
6.	MISCE	LLANEOUS6-1
	6.1	Miscellaneous Jumper Settings6-1
	6.2	Light Pen Interface6-4
	6.3	External Synchronization6-6
	6.4	Display Monitor Interface6-8
_		
7.	CALCU	LATING THE SCREEN PARAMETERS7-1
	7.1	Horizontal Timing7-4
	7.2	Vertical Timing7-7
	7.3	Display Control RAM7-9
	7.4	Control Registers7-12

### $\underline{L} \ \underline{I} \ \underline{S} \ \underline{T} \qquad \underline{O} \ \underline{F} \qquad \underline{F} \ \underline{I} \ \underline{G} \ \underline{U} \ \underline{R} \ \underline{E} \ \underline{S}$

1-1:

Photo of the SYS68K/AGC-1A Board......1-2

2-1:	Block Diagram of the SYS68K/AGC-12	2-2
4-1: 4-2: 4-3: 4-4: 4-5: 4-6: 4-7: 4-8: 4-9: 4-10: 4-11: 4-12: 4-13:	Jumper Location Diagram of Address Selection	1-11 1-15 1-22 1-29 1-36 1-39 1-45 1-45 1-49
6-1: 6-2: 6-3:	Jumper Location Diagram of RAS/CAS Generation	5-7
7-1:	Display Screen Specification	7-3
	LIST OF TABLES	
4-1: 4-2: 4-3: 4-4: 4-5: 4-6: 4-7: 4-8: 4-10: 4-11: 4-13A: 4-13B: 4-14: 4-15: 4-17:	Jumper Settings for Board Base Address	l-8 l-12 l-13 l-19 l-23 l-37 l-42 l-42 l-48 l-48 l-52 l-54
5-1:	Graphic Drawing Commands5	5-6
6-1: 6-2:	Jumper Settings for RAS/CAS Generation	5-3 5-5

#### 1. GENERAL INFORMATION

This high performance VMEbus-based GRAPHIC board combines the powerful graphic processor, the 63484 ACRTC with 2 Mbyte Video-RAM, 3 digital-to-analogue Converters and 3 colour-look-up tables with 256 entries each.

The implementation of the so called DUAL ACCESS MODE (see description of the 63484 ACRTC) allows Video-RAM accesses during display without `flashing' display and so speeds up drawing operations.

The also built-in direct Video-RAM access via the VMEbus during display supports very fast updating or loading of the FRAME BUFFER.

Two graphic bit modes in conjunction with the colour-look-up tables make it possible to simultaneously display up to 256 colours out of a total range of 16 million.

A sophisticated attribute logic offers a wide variety of display manipulation, such as blinking of specified colours or objects and switching the look-up tables. Also supported is a smooth scroll in horizontal and vertical directions and independent zooming in both directions.

The local control, consisting of a Bus Interrupter Modul (BIM) offers software control for programming the ACRTC and updating the Frame Buffer or the colour-look-up tables during vertical retrace period.


To provide all of these features, the AGC-1 consists of two double Eurocard boards, the main board and the slave board. On the main board the bus interface, the graphic processor, the colour-look-up tables and the Digital to Analogue coverters are installed.

The slave board contains the 2 Mbyte Video-RAM as well as the parallel-to-serial shift registers.

The photo of the SYS68K/AGC-1 shows the main board in detail, and Figure 1-1 outlines the block diagram of AGC-1.

This manual provides a general operating description of the SYS68K/AGC-l hardware. Follow manufacturer's installation instructions for use and troubleshooting.

Figure 1-1: Photo of the SYS68K/AGC-1A Board



#### 2. GENERAL OPERATION


The SYS68K/AGC-1 board set contains the powerful 63484 ACRTC with 2 MByte of Video-RAM, three DAC's with colour look-up tables and powerful attribut capabilities.

One BIM (68153 Bus Interrupter Module) is used to support fully asynchronous operation to the VMEbus.

The SYS68K/AGC-1 boards are fully VMEbus Rev. C (IEEE Pl014) compatible.

See Figure 2-1 for the general block diagram of the SYS68K/AGC-1 board set.

Figure 2-1: Block Diagram of the SYS68K/AGC-1



#### Features of the SYS68K/AGC-1

- 63484 ACRTC with 8 MHz Clock Frequency.
- 2 Mbyte dynamic Video-RAM with 120ns access time for up to 2048 \* 2048 pixel (in 4 bit/pixel mode).
- Direct video memory access from the VMEbus during display time.
- Zoom logic for magnification in horizontal and vertical direction (up to 16).
- Smooth scroll logic (pixel-wise) for vertical and horizontal direction.
- Video interface bus for upgrading with character overlay.
- 3 Graphic Colour Palette AM8151 with 256 entries for each colour and 64 MHz Pixel clock frequency.
- Bus Interrupter Module for all local Interrupt sources.
- Interrupt handling via programmable interrupt vectors.
- Each VMEbus IRQ level can be enabled/disabled via software.
- Fully decoding of the address modifiers.
- Jumper selectable access address for short I/O (Al6 mode) or standard memory (A24 mode).
- RUN/LOCAL switch for complete isolation from the VMEbus.
- Fully VMEbus Rev.C and IEEE Pl014 compatible

	*		

#### 3. THE 63484 ADVANCED GRAPHIC CONTROLLER DESCRIPTION

The 63484 ACRTC contains 38 high level commands including 23 drawing commands for fast generation of polylines, circles, ellipses, circle and ellipse arcs and filled areas. Fast copy and clear commands are very useful for animated graphics. The maximum drawing speed with 8 MHz clock is 2 Million Pixel/second.

He supports up to 2 MByte of video RAM and up to 128 KByte of character RAM.

The built-in bit pattern RAM allows the generation of patterns with 16 \* 16 pixel or line-types with 256 pixel pattern length.

Also supported are four hardware windows and functions such as zooming, scrolling, hiting and clipping.

The automatic conversion from logical X/Y coordinates to physical frame buffer addresses eases the programming of graphics.

The non-multiplexed address and data bus are fully asynchronous to allow optimized hardware interfacing to the used VMEbus.

Two 16 Byte FIFO's (read an write) for commands and parameters speed up the accesses from a host processor as well as the DMA-interface for connection with a direct memory access controller.

#### 4. Access to the SYS68K/AGC-1

The SYS68K/AGC-l can be accessed when it is inserted in the VMEbus motherboard and the toggle switches on the front panel are switched to RUN (green LED lights) and VME (yellow VME LED lights).

To access the board, the address bits A18-A23 must match the Board Base Address jumper setting and the Address Modifier Code must match the Address Modifier decoding jumper settings. The SYS68K/AGC-l board is delivered with the default Board Base Address of \$C00000 and is accessible with any Address Modifier Code.

The SYS68K/AGC-1 board occupies an address range of 2.256 MBytes, beginning with the Board Base Address. Read, write and read-modify-write accesses are supported with byte and word operands.

An access to any location in the 2.256 MBytes address range is a legal bus cycle and no bus error will be forced.

#### 4.1 Board Base Address Selection

The Base Address of the SYS68K/AGC-1 board is jumper selectable mainly in two different ways described in Chapter 4.1.1 and 4.1.2.

#### 4.1.1 Board Base Address Selection in the STANDARD MEMORY SPACE


The Base Address of the SYS68K/AGC-1 is jumper selectable in 256kbyte steps within the 16 Mbyte address space. To select the board, the address on the address lines A18-A23 must match the base address jumper settings at jumperfield B3.

B3 is the jumper field defining the address bits A18 to A23 of the Board Base Address.

Fig. 4-1 displays the location of the jumper field on the PC board.

Table 4-1 shows the connection assignments and Table 4-2 shows the memory map for standard memory access.

Figure 4-1: Jumper Location Diagram A



## Jumper Description:

B1 and B2: BOARD SIZE SELECTION
B3: BOARD BASE ADDRESS SELECTION
B4: ADDRESS MODIFIER CODE SELECTION

B6 : SHORT I/O ADDRESS SELECTION

## <u>Table 4-1: Jumper Settings for Board Base Address (BBA)</u>

a) BBA=\$000000 b) BBA=\$040000 c) BBA=\$080000 d) BBA=\$0C0000

12

11

9

e) BBA=\$100000 f) BBA=\$140000 q) BBA=\$180000 h) BBA=\$1C0000

1	 12	1	12	1	12	1	12
		2		2		2	
	<del></del>	3		3		3	
4	 9	4	9	4	9	4	9
5	 8	5	8	5	8	5	8
6	 7	6	7	6	7	6	7

i) BBA=\$200000 j) BBA=\$240000 k) BBA=\$280000 l) BBA=\$2C0000

1	12	1	12	1 12	1	12
2	11	2	11	2 11	2	11
3	10	3	10	3 10	3	10
4	9	4	9	4 9	4	9
5	8	5	8	5 8	5	8
6	7	6	7	6 7	6	7

m) BBA=\$300000 n) BBA=\$340000 o) BBA=\$380000 p) BBA=\$3C0000

1	12	1	12	1	12	1	12
2	11	2	11	2	11	2	11
3	10	3	10	3	10	3	10
4	-	4	9	4	9	4	9
5	8	5	8	5	8	5	8
6	7	6	7	6	7	6	7

q) BBA=\$400000 r) BBA=\$440000 s) BBA=\$480000 t) BBA=\$4C0000

## Table 4-1: Jumper Settings for Board Base Address (BBA)

1	12	1	12	1	12	1	12
2	11	2 :	11	2	11	2	11
3	10	3 3	10	3	10	3	10
4	9	4	9	4	9	4	9
5	8	5	8	5	8	5	8
6	7	6	7	6	7	6	7

## C) BBA=\$700000 D) BBA=\$740000 E) BBA=\$780000 F) BBA=\$7C0000

1	12	1 12	1 12	1 12
2	11	2 11	2 11	2 11
3	10	3 10	3 10	3 10
4	9	4 9	4 9	4 9
5	8	5 8	5 8	5 8
6	7	6 7	6 7	6 7

### G) BBA=\$800000 H) BBA=\$840000 I) BBA=\$880000 J) BBA=\$8C0000

#### K) BBA=\$900000 L) BBA=\$940000 M) BBA=\$980000 N) BBA=\$9C0000

## Table 4-1: Jumper Settings for Board Base Address (BBA, Jumper B3)

# Table 4-1: Jumper Settings for Board Base Address (BBA)

9) BBA=\$F00000 a) BBA=\$F40000 b) BBA=\$F80000 c) BBA=\$FC0000

1	- 12	1	12	1	12	1	12
2 -	- 11	2	11	2	11	2	11
3	10	3	10	3	10	3	10
4	9	4	9	4	9	4	9
5	8	5	8	5	8	5	8
6	7	6	7	6	7	6	7

The following table shows the memory lay-out of AGC-1 for Standard Memory Access:

The Board Base Address (BBA) is jumper selectable in 256K steps.

Table 4-2: MEMORY MAP FOR STANDARD MEMORY ACCESS

Start Address	End Address	Memory Area
BBA	BBA + \$35FFF	BIM 68153
		13.824 times
BBA + \$36000	BBA + \$37FFF	GCP 1 red
		l6 times
BBA + \$38000	BBA + \$39FFF	GCP 2 green
		le times
BBA + \$3A000	BBA + \$3BFFF	GCP 3 blue
		l6 times
BBA + \$3CØØØ	BBA + \$3FFFF	ACRTC 63484
		4096 times
BBA + \$40000	BBA + \$23FFFF	Video-RAM
•		l time
BBA + \$3C000	BBA + \$3FFFF	16 times   ACRTC 63484   4096 times   Video-RAM

#### 4.1.2 Board Base Address Selection for SHORT I/O MEMORY

The second way of accessing the SYS68K/AGC-1 is by using the SHORT I/O address range.

All devices except the Video RAM area can be accessed via SHORT I/O addressing.

In this case the Board Size has to be defined to \$000000 (see Table 4-5)

The SYS68K/AGC-1 then occupies 3,5 Kbyte of the 64 Kbyte SHORT I/O memory.

The Board Start Address is then jumper selectable in 4 Kbyte steps.

For SHORT I/O addressing the address bits Al2-Al5 must match the Board Base Address for SHORT I/O (B6) and the Address Modifier Code must match the Address Modifier decoding jumper settings for SHORT I/O (see Section 4.2).

B6 is the jumper field defining bits 12 to 15 of the Board Base Address.

Fig. 4-2 shows the location of the jumper area B6 on the PC board.


Table 4-3 gives all possible jumper settings.

The default jumper setting of B6 is for STANDARD MEMORY access. Please be careful, especially that jumper position 5,6 is <u>disconnected</u> in this case.

Table 4-4 gives the memory map for short I/O access.

Figure 4-2 Jumper Location Diagram B

B6 : BOARD BASE ADDRESS SELECTION FOR SHORT I/O MEMORY



### Table 4-3: Board Base Address Selection for SHORT I/O Memory

a) STANDARD MEMORY b) BBA=\$FF0000 c) BBA=\$FF1000 d) BBA=\$FF2000

# Default Condition

e) BBA=\$FF3000 f) BBA=\$FF4000 g) BBA=\$FF5000 h) BBA=\$FF6000

1	 10	
2	 9	
3	8	
4	7	
_	 6	

j) BBA=\$FF8000 k) BBA=\$FF9000 l) BBA=\$FFA000

5 --

i) BBA=\$FF7000

- 1 -- 10 2 --3 --5 --5 --

- m) BBA=\$FFB000
- n) BBA=\$FFC000 o) BBA=\$FFD000 p) BBA=\$FFE000

3 --

4 --

5 --

5 --

4 --

d) BBA=\$FFF000

The following table shows the memory lay-out of AGC-1 for Short I/O Memory Access:

The Board Base Address (BBA) is jumper selectable in  $\,4\mbox{K}\,$  steps using the short I/O decoding.

Table 4-4: Memory Map for Short I/O Access

Start Address	End Address	Memory Area
BBA	BBA + \$5FF	BIM 68153
		96 times
BBA + \$600	BBA + \$7FF	GCP l red
		l time
BBA + \$800	BBA + \$9FF	GCP 2 green
		l time
BBA + \$AØØ	BBA + \$BFF	GCP 3 blue
		1 time
BBA + \$C00	BBA + \$DFF	ACRTC 63484
		l 128 times
only accessible	via ACRTC 63484	   Video-RAM 

#### 4.2 Board Size Selection

For special applications it could be necessary to decrease the memory space occupied by the SYS68K/AGC-1 board. This could be done by setting the jumpers Bl and B2. In doing this it is possible to fade out the Video Memory or parts of it. Nevertheless the Video Memory can be accessed via the 63484 ACRTC.


The Board Size can be decreased in 64 Kbyte steps.

Fig. 4-3 displays the locations of the jumper fields on the PC board.

Table 4-5 shows the possible jumper settings for the Board Size (BS)

# Figure 4-3 JUMPER LOCATIONS DIAGRAM C

Bl and B2: BOARD SIZE SELECTION



### Table 4-5 Board Size Selection Jumper Settings

## Table 4-5 Board Size Selection Jumper Settings

### <u>Table 4-5</u> Board Size Selection Jumper Settings

### K) BS=\$000000

Table 4-6: Address Modifier Codes

HEX	Address   5 <b>4</b> 3			Function
3F	   H H H   H H H	H H H L L H L L		Standard Supervisory Block Transfer   Standard Supervisory Program Access   Standard Supervisory Data Access   Reserved   Standard Non-Privileged Block Transfer   Standard Non-Privileged Program Access   Standard Non-Privileged Data Access   Reserved
37   36   35   34   33   32   31   30	H H L   H H L	H H H L H L H L L H L H	L H L H	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved
2F   2E   2D   2C   2B   2A   29   28	H L H   H L H	H H H L H L H L H L H	L H L H	Reserved Reserved Short Supervisory Access Reserved Reserved Reserved Short Non-Privileged Access Reserved
27   26   25   24   23   22   21   20	H L L   H L L   H L L   H L L   H L L   H L L   H L L   H L L   H L L   H L L   H L L   H L L   H L L   H L L	H H H L H L L H L L	H L H L H L	Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved

L = low signal level H = high signal level

HEX Code	Addre	ss Mo			Function
1F   1E   1D   1C   1B   1A   19   18	L H L H L H L H L H L H	H H H H H H H L H L H L	H L L H H L		User Defined
17   16   15   14   13   12   11   10	L H	L H L H L H L L L L L L	H L H H L	L H	User Defined
     ØF   ØE   ØD   ØC   ØB   ØA   Ø9   Ø8	L L L L L L L L L L L L L L L L L L L	H H H H H H H L H L H L	H L L H H L		Extended Supervisory Block Transfer   Extended Supervisory Program Access   Extended Supervisory Data Access   Reserved   Extended Non-Privileged Block Transfer   Extended Non-Privileged Program Access   Extended Non-Privileged Data Access   Reserved   Reserved   Extended Non-Privileged Data Access   Extended Data Acces
 	L L L L L L L L L L L L L L L L L L L	L H L H L H L L L L L L	L H H	H L H L H L	Reserved

L = low signal level H = high signal level

#### 4.3 Address Modifier Code Selection

The SYS68K/AGC-1 has a jumper selectable Address Modifier Code. Table 4-6 shows the VMEbus AM codes. Each allowed AM Code or combinations of allowed AM Codes can be set. The selection is coded by jumper settings in the field at B4.

Fig. 4-4 shows the location of the jumper field on the PC board.


Table 4-6 shows the VMEbus AM Codes.

Table 4-7 shows the jumper selectable connections.

When selecting the SHORT I/O AM Codes, the Base Address jumper selection on B3 is ignored. The Base Address for SHORT I/O access is jumpered with the jumper field B6. Please be make sure that the board size jumper setting is set to \$00000 for SHORT I/O access.

Figure 4-4: Jumper Location Diagram of Address Modifier Selection

JUMPER B4: ADDRESS MODIFIER CODE SELECTION



### TABLE 4-7: Address Modifier Code Selection

1 16	1 16	1 16	1 16
2 15	2 15	2 15	2 15
3 14	3 14	3 14	3 14
4 13	4 13	4 13	4 13
5 12	5 12	5 12	5 12
6 11	6 11	6 11	6 11
7 10	7 10	7 10	7 10
8 9	8 9	8 9	8 9

1	16	1	16	1	16	1	16
2	15	2	15	2	15	2	15
3	14	3	14	3	14	3	14
4	13	4	13	4	13	4	13
5	12	5	12	5	12	5	12
6	11	6	11	6	11	6	11
7	10	7	10	7	10	7	
8	9	8	9	8	9	8	9

1 16	1 16	1 16	1 16
2 15	2 15	2 15	2 15
3 14	3 14	3 14	3 14
4 13	4 13	4 13	4 13
5 12	5 12	5 12	5 12
6 11	6 11	6 11	6 11
7 10	7 10	7 10	7 1Ø
8 9	8 9	8 9	8 9

# Table 4-7: ADDRESS MODIFIER CODE SELECTION

a) AM Code= 14	b) AM Code= 3D,39	c) AM Code= 2D,29	d) AM Code= 3A,39,38
1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9	1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 default se	1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9	1 16 2
a) AM Code= 3E,3D,3C	b) AM Code= 3E,3A	c) AM Code= 3E 3F,3E,3D,3C 3B,3A,39,38	d) AM Code= don`t care
1 16 2 15 3 14 4 13 5 12 6 11	1 16 2 15 3 14 4 13 5 12 6 11 7 10	1 16 2 15 3 14 4 13 5 12 6 11	1 16 2 15 3 14 4 13 5 12 6 11

## 4.4 Functional Groups on the SYS68K/AGC-1

The SYS68K/AGC-1 board is considered to consist of the following functional groups:

- Graphics Processor
- 3 Colour Look-up Tables
- Video Memory

The Graphics Processor consists of:

- the ACRTC 63484
- two interrupt channels of the BIM

A Colour Look-up Table consists of:

- 256 Byte of colour value RAM

The Video Memory consists of:

- 2M Byte of DRAM

#### 4.5 Access to the Devices on the SYS68K/AGC-1 Board

There are six addressable devices installed:

ACRTC	63484
BIM	68153
GCP-red	8151
GCP-green	8151
GCP-blue	8151
Video-RAM	

All user accessible registers and RAM areas are directly addressable on the SYS68K/AGC-1.

All devices and the RAM area have a 16 bit wide data bus.

The BIM and the three GCP's are accessible only on the lower byte  $(D\emptyset-D7)$ .

Read, write and read-modify-write accesses are supported. (the limitations are documented in the device data sheets).

The access addresses of accessible Registers and RAM areas on the board are given in Chapter 4.1.

#### 4.6 Addressing of the Colour Look-up Tables

The 3 Colour Look-up tables for red, green and blue are fully independent of each other, and they are all identical in their functions.

The 256 colour entries provide 256 colours (in 8 bit/pixel mode) or 16 different tables with 16 colours (in 4bit/pixel mode). This makes it possible to display 256 colours (16 colours in 4 bit/pixel mode) out of 16.777216 million.

The colour look-up tables are addressed in word mode. The lower byte contains the colour value, the upper byte is always \$FF. A byte-wide addressing is possible but then every even address represents a colour entry.

The bit value of a given pixel points on the respective colour entry of the colour look-up tables.

Example: The look-up table for the RED colour is located at address \$BFA000

#### 4 bit/pixel mode

Pixel value	Look-up table address		
\$04	\$BFA008		
\$ØA	\$BFA014		
\$ØF	\$BFA01E		

## 8 bit/pixel mode

Pixel value	Look-up table address
\$10	\$BFA020
\$55	\$BFAØAA
\$FF	\$BFA1FE


To avoid a `flickering' display the colour look-up tables should be loaded before the initialisation of the ACRTC or during the vertical retrace period. This could be done Interrupt-driven or by polling the Raster Count register of the ACRTC (see Chapter 4.7.1 and 4.9.7).

Figure 4-5 shows the timing diagram of an access to the colour look-up table access.

This page is intentionally left blank.

Figure 4-5: Access to the Colour Look-up Table

READ CYLE FOLLOWED BY WRITE CYCLE



Characteristics	   min. 	max.
AS low to DTACK low	   250ns 	310ns
DS low to DTACK low	   230ns 	290ns
AS low to GCPEN1 low	   110ns 	150ns
DS low to GCPEN1 low	   110ns 	150ns
Access Cycle Time AS low to DTACK high	510ns	630ns

#### 4.6.1 Colour Switch Mode


In the 4 bit/pixel mode the look-up tables can be switched in the horizontal retrace period (see Chapter 4.9.8). By doing this it is possible to display 256 different colours in one picture using the 4 bit mode. The restriction is that only one colour look-up table set-up per line can be used. The switching is done by setting the attribut bits  $\emptyset$ -3 in the Display Control Register of the ACRTC to 1 (see Chapter 4.9.6).

This switch colour mode can be chosen by the jumper settings of B18.

Fig. 4-6 shows the jumper location on the board.

Table 4-8 gives the correct jumper settings.

Figure 4-6: Jumper Location Diagram of Jumperfield B18



## Table 4-8: Jumper Settings of Bl8 (SCM)

- a)  $SCM = \emptyset$ 
  - Number of tables = 1
    DEFAULT
    - 1 8 2 7 3 6

- b) SCM=1
- Number of tables = 2
  - 1 8 2 7 3 6 4 -- 5

- c) SCM = 2
  - Number of tables = 4

- d) SCM=3
- Number of tables = 8

e) SCM = 5

Number of tables = 16

#### 4.6.2 Blink Switch Mode


In this mode the Blink Feature of the ACRTC is supported (see Chapter 4.9.14). Depending on the Blink Mode of the ACRTC the Colour Look-up table is switched and so certain symbols or areas of the frame may appear in another colour. This feature can be used in the 4 bit/pixel mode. In the 8 bit/pixel mode the number of bits/pixel will be reduced respectively (see Chapter 4.9.6).

The Blink Switch Mode is enabled through the jumper settings of B8.

Fig. 4-7 shows the jumper location on the board.

Table 4-9 gives the correct jumper settings.

Figure 4-7: Jumper Location Diagram of B8 (Blink Switch Mode)



## Table 4-9: Jumper Settings of B8 (BCM)

a)  $BCM = \emptyset$ 

BLINKl	disabled
BLINK 2	disabled

- 1 -- 2 3 4 -- 5 6 7 8 9 10 -- 11 12 13 -- 14 15
- c) BCM = 2

BLINK1 disabled BLINK2 enabled

b) BCM=1

BLINK1 enabled BLINK2 disabled

- 1 2 -- 3 4 -- 5 6 7 8 9 10 -- 11 12 13 -- 14 15
- d) BCM=1

BLINK1 enabled BLINK2 enabled

#### 4.7.1 Interrupt Structure of the SYS68K/AGC-1

The VMEbus supports interrupting with seven interrupt request lines IRQ1-IRQ7. The seven lines represent seven interrupt request levels. IRQ1 has the lowest priority, IRQ7 has the highest. More than one board can access the same IRQ line at the same time, one board may request interrupts on several levels simultaneously.

When the interrupt handler enters the interrupt acknowledge cycle to honour an interrupt request, it asserts the /IACK line, puts the level code on the address lines Al-A3 and drives /AS low.

The interrupters have to decide which one has been acknowledged by the interrupt handler.

The VMEbus defines a Daisy Chain structure for the interrupters. Each interrupter has an /IACKIN and an /IACKOUT pin. The /IACKOUT pin of a slot is connected to the /IACKIN pin of the next slot on the motherboard. When the board has an interrupt pending on the level being acknowledged, it puts the Interrupt Vector onto the data bus and asserts the /DTACK line. The interrupt acknowledge cycle terminates when the interrupt handler clears the /AS line.

When an interrupter receives the /IACKIN input signal, and does not have an interrupt pending on the level being acknowledged, it asserts its /IACKOUT output signal.

The SYS68K/AGC-1 board can drive an interrupt request on each of the 7 IRQ lines of the VMEbus. Several lines may be asserted simultaneously.

Interrupt requests can be generated by the status report of the ACRTC as well as on the VSYNC phase of the display.

By the last for example, it is possible to load new colour look-up-tables during the vertical retrace period so as to avoid a `flashing' display.

The two not used channels of the BIM are reserved for expansion with the SYS68K/AGC-1X board.

The interrupt level and the interrupt vector is software programmable for both interrupts.

Figure 4-8 shows the BIM access timing diagram.

Figure 4-9 shows the Interrupt request timing.

Figure 4-8: Access to the BIM 68153

READ CYCLE FOLLOWED BY WRITE CYCLE




Table 4-10: Access Times for a Read Cycle to the BIM 68153

   Characteristics 	   min. 	max.
AS low to DTACK low	   260ns 	300ns
DS low to DTACK low	   230ns 	270ns
AS low to BIMEN low	   90ns	110ns
DS low to BIMEN low	70ns	90ns
READ Cycle Time AS low to DTACK high	58Øns	640ns
   WRITE Cycle Time     AS low to DTACK high	570ns	590ns

Figure 4-9: Interrupt Cycle Timing of the BIM 68153

VSYNC REQUESTS FOR INTERRUPT




Table 4-11: Access Times of a Interrupt Acknowledge Cycle

Characteristics min. max. VSYNC low to IRQ low | 150ns | 180ns IACK low to DTACK low 370ns 430ns IACKIN low to DTACK low | 250ns | 270ns IACK low to IRQ high 650ns 710ns IACKOUT high to AS high | 10ns 20ns IACK Cycle Time 730ns 790ns IACK low to DTACK high |

#### 4.7.2 Programming the BIM (68153) on the SYS68K/AGC-1

The Bus Interrupter Modul (BIM) on the board transmits Interrupt Request Signals of the ACRTC and the VSYNC signal to the VMEbus.

The reset state of the BIM blocks all interrupting activity from the board to the VMEbus. The initialisation allows the software selection of the interrupt level for each interrupt signal individually. The interrupt vector is supplied by the BIM and therefore the BIM Control Register have to be programmed for internal vector generation.

The BIM is accessed word by word, but only the lower 8 data bits contain the register values, the upper bits are always \$FF.

Table 4-12 shows the address locations of the respective registers.

Please refer to the Data Sheet of the BIM 68153 for programming the control and vector registers.

Table 4-12: Address Location of the BIM 68153

   BBA + \$0000	CONTROL REGISTER 1	reserved
BBA + \$0002	CONTROL REGISTER 2	ACRTC Interrupt
BBA + \$0004	CONTROL REGISTER 3	VSYNC Interrupt
   BBA + \$0006	CONTROL REGISTER 4	reserved
BBA + \$0008	VECTOR REGISTER 1	reserved
   BBA + \$000A	VECTOR REGISTER 2	ACRTC
BBA + \$000C	VECTOR REGISTER 3	VSYNC
   BBA + \$000E 	VECTOR REGISTER 4	reserved

#### 4.8 Adressing the Video Memory

The Video Memory consists of 2M Byte contigous dynamic Memory. The correct RAS-, CAS- and WRITE- Timing is selected through the jumper settings of Bl4, Bl5, Bl6, Bl7. All jumper settings of this jumperfield must not be modified.

The correct jumper settings are given in Table 4-11.

The memory organisation is word by word, but byte accesses are although possible. Depending on the chosen pixel mode, up to 4 pixel can be modified with one Read-Modify-Write Access.

The video memory is accessible in two ways via the ACRTC or direct via the VMEbus interface.

The access through the ACRTC is always possible, the access via the VMEbus is only supported if the board is jumpered for Standard Memory Access and the Video Memory is not blanked out (see Chapter 4.1).

The implementation of the DUAL ACCESS MODE (see hardware manual ACRTC 63484) together with the `dual port` mechanism of the video RAM avoids a `flickering` display when there are accesses during the display period.

The video memory area is located at address BBA + \$40000.

Fig. 4-10A and B shows the timing for the VMEbus access and Table 4-13A and B lists the time values.

The timing for the ACRTC access is shown in Fig.4-11 and the corresponding time values are outlined in Table 4-14.

Fig. 4-12 shows the jumper locations of Bl4, Bl5, Bl6 and Bl7.

Table 4-15 lists the correct jumper settings.

Figure 4-10: VMEbus Access to the Video RAM READ CYCLE




Table 13A: Time Values of a Video RAM Read Cycle

Characteristics	   min. 	   max.
AS low to DTACK low	   750ns 	   1000ns
DS low to DTACK low	   730ns 	   980ns
AS low to RAS low	   480ns 	700ns
DS low to RAS low	   460ns 	680ns
READ Cycle Time   AS low to DTACK high 	     1020ns	1330ns

Figure 4-10: VMEbus Access to the Video RAM WRITE CYCLE




Table 4-13B: Time Values of a Video RAM Write Cycle

Characteristics	   min. 	max.
AS low to DTACK low	   700ns 	1180ns
DS low to DTACK low	   680ns	1160ns
AS low to RAS low	700ns	   1140ns
DS low to RAS low	68Øns	1120ns
   WRITE Cycle Time     AS low to DTACK high	1010ns	1250ns

Figure 4-11: ACRTC Drawing Access to the Video RAM
READ-MODIFY-WRITE CYCLE





Table 4-14: Time Values of A ACRCT Drawing Cycle to the Video RAM

Characteristics	   min. 	max.
VAS low to RAS low	   30ns 	   60ns
VAS low to CAS low	   50ns	   100ns
RAS low to CAS low	   20ns	40ns
CAS low to WRITE low	90ns	   110ns
   WRITE Pulse Duration 	30ns	60ns
RAS Recovery Time	   70ns	   120ns
RMW Cycle Time	710ns	73Øns

Figure 4-12: Jumper Locations Diagram of B14, B15, B16 AND B17



# Table 4-15: Jumper Settings of Bl4, Bl5, Bl6 AND Bl7

JUMPER	B14	Jt	JMPER 1	315
DEFAULT	CONDITION	DI	EFAULT	CONDITION
1	16	1	2	3
2	15	4	5	6
3	14	7	8	9
4	13	10	11	12
5	12	13	14	15
6	11	16	17	18
7	10	19	20	21
8	9	22	23	24
JUMPER	B16	JU	JMPER 1	317
DEFAULT	CONDITION	DE	EFAULT	CONDITION
1	8	1	2	3
2	7	4	5	6
3	6	7	8	9
4	5	10	11	12
		13	14	15
		16	17	18
		19	20	21

#### 4.9 Addressing the ACRTC 63484

The ACRTC incorporates more than 200 byte of internal control registers and control RAM which is accessible by the host processor.

There is a distinction between two ways of accessing these registers. At first there are the direct addressable registers, the STATUS Register, the ADDRESS Register and the FIFO ENTRY. The STATUS and the ADDRESS register are distinguished by the R/W-Signal. The Status register is read-only and the Address registers are write only. The addresses of these registers are located at address BBA + \$3C000 for Standard Memory access (see Chapter 4-1).

The second group are the indirect addressable registers, which are partioned in two groups.

#### a) Directly Accesible Register

These registers are accessed by writing the register address into the ADDRESS register and reading and writing the data over the FIFO ENTRY.

#### b) FIFO Accessible Register

These registers are accessed by writing the FIFO address (\$00) into the ADDRESS register. After operation, the READ or WRITE PARAMETER REGISTER command with the respective register address written into the FIFO.

The programming model is shown in Table 4-16 and the time values are listed in Table 4-16.

Figure 4-13 shows the access timing from the VMEbus to the 63484 ACRTC.

For the detailed register descriptions in this chapter, the following terminology is used.

For directly accessible registers, the register address is shown as `rNN` where NN is interpreted as an 8 bit hexadecimal value. For example, the Zoom Factor register address is \$EA hexadecimal, so the ZFRs register address is shown as `rEA`.

For FIFO accessible Drawing Parameter registers, the register address is shown as `PrNN`. For example, the Colour Comparison register is addressed as parameter register \$2 hex, so the CMP register address is shown as `Pr02`.

When register diagrams are shown, unused bits will be marked with X. Unless stated otherwise, unused bits may be freely written with any value, and that value will be returned on subsequent reads of the register.

Table 4-16: PROGRAMMING MODEL




Table 4-16: (con't) Programming Model

cs	RS	RW	Reg.	Re	gister Name	Abbre.	1,5			DATA		1.0		Ι.,				(L)		, ,	_	
_	ļ	H	No.	ļī	-		15	14			11 10	9	8	7	6	5	4	3	2	1	0	
1	0	-	- AD	Addre	Register	AR.											4.2					
_	0			Status I		SR								CEDI	400	JOED		ress	050	WED)	MIC	
ч	-	1/0		FIFO E		FE	├							E	ARL	CED	LPU	KFF	RFR	MLK	WI	
- 1		1/0			nd Control	CCR	ADT	Dec	DOM	CDM	DPC	GBM			ADE	CEE	I DC	DEE	DDE	WDE	WE	
		1.0		Operation		OMR											LPE					
ĺ		1/6 1/6		Display		DCR		SE1		WSS E0	CSK SE2		SK	RAM		GAI		T R	,IVI	RSM		
		-	r08	(undefin		-	USF	SEI		-0			E3									
ì		1		Raster		RÇR									R C							
1		1, ö	r82	Horizont	al Sync.	HSR				Н	С								HSV	/		
1			r84	Horizont	al Display	HDR		HDS HDW								O W						
- 1		1,0	r86	Vertical	Sync.	VSR		v c														
1		1/0	r88	Vertical	Display	VDR										VSV	7					
	i	l,o l,o l,ó	r8A r8C r8E	Split Sc	reen Width	ssw								S	P	)					_	
		> 0 1√0		Blink Co		BCR		BO			- D	DFF1				2 0N2			BOF			
			r92			HWR		ВО	14.1	ни		Jr F I			В	JNZ	<u> </u>	w w	BUI	r Z		
- 1		1/0	r94	Horizonta	Window Display	HWK				H V	15			l		W W 0		N W				
		1.0		Vertical	Window Display	VWR		• • • • • •								V W S						
İ		1/0	r96				-		• • • • •							V W W						
1			r98		_					C X										_		
- 1		1/0		Graphic	Cursor	GCR	C Y S															
1		1,0	r9C				C Y E															
		-	r9E rA0 rBE	(undefin	ed)	-																
0	1	1.0	rCO		Raster Addr. 0	RARO	<del>†</del>			LRAO							F	RA	0			
١,	1	1. 0	rC2	Upper	Memory Width 0	MWRO	CHR	R						4	М	W O						
- 1				Screen							S I	) A 0					SAOH SRAO					
1	- 1	1/0	rC6		Start Addr.0	SAR0							SA	0 L								
i	-	1,0	rC8		Raster Addr. 1	RAR1					LRA	1					T	F	RA	1		
į	- 1	1 0	rCA	Base	Memory Width 1	MWR1	CHR	-		- 1					M	W 1	-					
- !				Screen							SI	) A 1		T			Τ	SA	H/SI	RAI		
ì			rCE		Start Addr. 1	SAR1				1			SA				-					
i			rD0		Raster Addr.2	RAR2			-		LRA	2					-	F	RA	2		
1				Lower	Memory Width 2	MWR2	CHR			. 1					М	W 2						
				Screen			Ι,				SI	A 2					Γ	SAZ	2H/SF	RA2		
ì			rD6		Start Addr.2	SAR2							SA	2 L								
į			rD8		Raster Addr. 3	RAR3				Ι	LRA	3					1	F	RA	3		
		1 0		Window	Memory Width 3		CHR			- 1					M	<b>W</b> 3						
- 1	1			Screen			· ·				SI	) A 3					T	SAS	H/SI	RA3		
			rDE		Start Addr.3	SAR3	-			1			SA	3 L			L					
ij			rFO	Dist. 2		DOUE:	В	C W 1		Ţ	BCS	R 1		T			1	В	CEF	₹ 1		
1	-		rE2	Block C	ursor l	BCUR1				L			ВС	À 1			<b>-</b>				-	
			rF4	Block C	ursor 2	BCUR2	В	C W 2			BCS	R 2	ВС	A 2				В	CEI	₹ 2	_	
į	1	1 o			Definition	CDR	С	М		CON1		OFF	1				CON2	2	(	OFF2		
		1 0	rEA	Zoom F	actor	ZFR	R HZF VZF															
		1	ICC	Light Po	en Address	LPAR							LP	CHR A L			•	Ι	L P	A H	_	
	- 1		rF0		ed)																	

Note 1 ..... "High" level 0 ..... "Low" level

Register	Read/	Name of Register	Abbr.	Data	a (H)	Data	a (L)						
Ño.	Write	Name of negister	Abbr.	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0						
Pr00	R/W	Color 0	CLO	CLO									
PrO1	R/W	Color 1	CL1	CL1									
PrO2	R/W	Color Comparison	ССМР		CCI	MP							
Pr03	R/W	Edge Color	EDG		ED	)G							
Pr04	R/W	Mask	MASK		MA	SK							
Pr05	R/W		PRC	PPY	PZCY	PPX	PZCX						
1		Pattern RAM Control		PSY		PSX							
Pr07				PEY	PZY	PEX	PZX						
Pr08	R/W		ADR	XMIN									
1		Area Definition **			YM	1IN	N						
					XM	AX	·X						
PrOB					YM	AX							
PrOC	R/W	Read Write Pointer	RWP	DN		RV	/PH						
PrOD		head write Foiliter			RWPL								
PrOE	_		_		-	_							
PrOF						_							
Pr10	R	Danisia - Baintas	DP	DN		DP	AH						
Pr11		Drawing Pointer			DPAL		DPD						
Pr12	R	Current Pointer **	СР		>	(							
Pr13		Current Fointer		Y									
Pr14	_		_		_	_							
Pr15	1				_	_							

Always set to "0"

Set binary complements for negative values of X and Y axis.

This page is intentionally left blank.

Figure 4-13: Access to the 63484 ACRTC

READ CYCLE FOLLOWED BY WRITE CYCLE




Table 4-17: Time values of a VMEbus access to the 63484 ACRCT

Characteristics   	min.   	max.
   AS low to DTACK low 	   310ns 	370ns
DS low to DTACK low	   28Øns 	   360ns 
AS low to CRTEN low	   90ns 	110ns
DS low to CRTEN low	   70ns 	90ns
READ Cycle Time  AS low to DTACK high	     660ns 	69Øns
WRITE Cycle Time   As low to DTACK high	     610ns 	69Øns

#### 4.9.1 ADDRESS Register (AR) Write Only

High-order												Low-order																					
	15		14		13		12	     	11	     	10		9		8		7		6		5			4		3		2		1		Ø	
	х	     	X		х		х	     	Х		х		X		х						<b>A</b> . ]	D	D	R	. I	 E S	5 8	S					

The AR is a write only register used to specify the address (\$0-\$FF) of the ACRTC control register to be accessed.

AR should be loaded with Ø to access the READ and WRITE FIFO's.

The Timing Control RAM and Display Control RAM occupy the register address space from r80-r9F and rC0-rEF respectively.

To support block move type initialisation/access of these registers, reads and writes to the register address space r80-rFF results in automatic incrementing of the AR. Therefore, the programmer need not explicitly address each register for sequential access.

AR is not incremented for accesses from r00 to r7F.

#### 4.9.2 Status Register (SR) Read Only

High-order											Low-order									
	15	   14 		13 	12	   11 	   10 	   9 	   8 	   7	   6 	   5 	   4 	   3 	   2 	   1 				
	Х	   X 	}	\ \ 	X	   X 	   X 	   X 	   X 	  CER 	  ARD 	  CED	  LPD 	  RFF 	  RFR 	  WFR 	  WFE  			

The SR is a read-only register containing 8 bits which reflect the state of internal status flags. If enabled by an interrupt enable bit in the CCR, a 1 bit in the corresponding SR flag will cause an interrupt to be generated.

After a hardware reset, the CED, WFE and WFR bits are set to 1 and all other bits are reset to  $\emptyset$  (\$FF23). The status register bits are briefly described below:

#### \* Command Error Flag (CER: bit 7)

CER set to 1 indicates that the ACRTC has detected an undefined command or invalid parameter.
CED is cleared by setting the ABT bit in the CCR = 1.

#### \* Area Detect Flag (ARD: bit 6)

ARD is set to 1 depending on the AREA mode programmed for ACRTC graphic drawing commands. The ARD flag allows the host to detect whether the ACRTC has performed clipping or hitting during graphic drawing. ARD is cleared by execution of the RPR (Read Parameter Register) command or by setting the ABT bit in the CCR = 1.

#### \* Command End (CED: bit 5)

CED set to 1 indicates that the ACRTC is able to accept a new command.
CED is cleared by writing a command to the write FIFO.

#### \* Light Pen Detect (LPD: bit 4)

LPD set to 1 indicates that the light pen strobe has occured and the Light Pen Address Register contains the latched address.

LPD is cleared by reading the LPAR or setting the ABT bit in CCR to 1.

#### \* Read FIFO Full (RFF: bit 3)

RFF set to 1 indicates that the read FIFO is full (contains 8 words of data).

RFF is cleared by reading at least one word from the FIFO or setting the ABT bit in CCR to 1.

#### \* Read FIFO Ready (RFR: bit 2)

RFR set to 1 indicates that the read FIFO contains one or more words of data.
RFR is cleared by reading all data from the read FIFO.

### \* Write FIFO Ready (WFR: bit 1)

WFR set to 1 indicates that the write FIFO is not full, and host writes can occur. WFR is also set to 1 when the ABT bit in CCR is set to 1.

WFR is cleared when the write FIFO contains 8 words of data.

#### \* Write FIFO Empty (WFE: bit 0)

WFE set to 1 indicates that the write FIFO is empty. WFE is also set to 1 when the ABT bit in CCR is set to 1. WFE is cleared when a 16 bit word data is written to the write FIFO.

### 4.9.3 FIFO Entry (FE: r00-r01)

High-order								Low-order 							
15	   14 	   13 	   12 	   11	!   10 	   9 	   8 	   7 	   6 	   5 	   4 	3	   2 	   1 	ø
							F	Е					- Nov		     

When the AR contains the FIFO Entry addres (r00), reads and writes to the ACRTC utilize the corresponding 8 word read or write FIFO.

In DMA transfer mode, the read and write FIFO's are selected regardless of the contents of AR and AR remains unchanged.

#### 4.9.4 Command Control Register (CCR: r02-r03)

High-order   									]	Low-	ordei	: 				
15	   14 	1 13	   12 	   11 	   10	   9 	   8 	   7 	   6 	   5 	   4 	   3 	   2 	   1 		
ABT	  PSE 	  DDM 	   Ø 	  DRC 	   G	В	м М	  CRE 	  ARE 	l  CEE 	  LPE 	  RFE 	  RRE 	  WRE	 	

CCR controls command processing and enabling and disabling of interrupt requests. The 8 interrupt enable bits in the lower byte of CCR correspond directly to the 8 status flags in the Status register.

After hardware reset, the ABT bit is initialised to 1 and all other CCR bits are initialised to  $\emptyset$ .

\* Abort (ABT: bit 15)

ABT

#### FUNCTION

- ACRTC command execution is enabled. When ABT is changed from 0 to 1, the ACRTC cannot access the FIFO's until the Host issues a com and.
- ACRTC command execution is aborted and the read/write FIFOs are cleared. The Status register is set to \$23. Setting the ABT bit to 1 is equivalent to hardware reset assertion.
- \* Pause (PSE: bit 14)

PSE

#### **FUNCTION**

- Ø ACRTC command execution is resumed.
- ACRTC command execution is halted until PSE is reset to 0. ACRTC DMA (Data and Parameter) is halted until PSE is reset to 0.

#### \* DATA DMA Mode (DDM: bit 13)

DDM FUNCTION

- Ø Data DMA transfer mode is disabled.
- Data DMA transfer mode is enabled. Whether DMA is burst or cycle steal mode is determined by DRC (bit 11). DDM must be set before DMA data transfer commands are issued.

#### \* DMA Request Control (DRC: bit 11)

DRC FUNCTION

- Burst Mode:
   /DREQ is designated as a level signal. A maximum of 8
  words data is transferred per DMA request.
- Cycle Steal Mode:
   /DREQ is designated as a pulse signal. /DREQ is output
   for each word.

#### \* Graphic Bit Mode (GBM: bit 10 - bit 8)

111

GBM	Mode	# of colours	Pixel/word	
000	<pre>l bit/pixel</pre>	1	16	not supported
001	2 bit/pixel	4	8	not supported
010	4 bit/pixel	16	4	supported
011	<pre>8 bit/pixel</pre>	256	2	supported
100	<pre>16 bit/pixel</pre>	65536	1	not supported
101				
		INV	ALID	
•				

## Interrupt Enable Bit (IE: bit 7 - bit 0)

An interrupt is generated when an event flag in the Status register and the corresponding interrupt enable bit are both set to 1.

Bit		Name	Set to 1 enables interrupt for									
7	Command Error	CRE	Command Error									
6	Area Detect	ARE	Clipping and Hitting detection									
5	Command End	CEE	Command Termination									
4	Light Pen Detect	LPE	Light Pen Strobe asserted									
3	Read FIFO Full	RFE	Read FIFO Full									
2	Read FIFO Ready	RRE	Read FIFO Ready									
1	Write FIFO Ready	WRE	Write FIFO Ready									
Ø	Write FIFO Empty	WEE	Write FIFO Empty									

#### 4.9.5 Operation Mode Register (OMR: r04-r05)

High-order									Low-order   								
   15 	1 14	4   13   12   11   10 		   10				7   6   5   4				   2 	1   0				
  M/S	  STR 	  ACP 	   Ø 	CSK		   D\$ 	SK	   Ø 	   Ø 	   1	   1 	   A	CM	   R	SM		

OMR determines major operating parameters and modes of the ACRTC. The two most significant bits (M/S and STR) are reset to  $\emptyset$  and all other bits are unaffected by a hardware reset.

#### \* Master/Slave (M/S: bit 15)

M/S defines whether the ACRTC operates as a master or slave when combined with other ACRTCs or video generating devices.

M/S

#### FUNCTION

- Ø Slave Mode:
   ACRTC internal operations are reset on the rising edge
   of the /EXSYNC input.
- Master Mode:
   /EXSYNC is defined as an output. For non-interlace
   modes, the /EXSYNC output timing is the same as /VSYNC
   output timing. For interlace modes, the /EXSYNC output
   timing is generated by the /VSYNC output for the odd
   field.

#### \* Start (STR: bit 14)

The STR bit is used to start and stop ACRTC operation. Initializing of registers which control basic ACRTC operation should only be performed when STR is reset to  $\emptyset$ .

STR

#### FUNCTION

- Ø ACRTC display and drawing operations are halted. The DRAM refresh address is output on the MAD lines and the internal time base for CRT control signals is reset.
- 1 ACRTC starts display and drawing operations. Drawing commands halted when STR was reset to 0 are resumed.

#### \* Drawing Access Priority (ACP: bit 13)

ACP determines whether or not the ACRTC executes drawing operations on the frame during the display refresh period.

ACP FUNCTION

- Display Priority Mode: During the display period, the ACRTC halts drawing operations. Thus `flashing` due to simultaneously display and drawing access of the video memory is eliminated. Drawing operations are performed during horizontal and vertical retrace. Interleaved Access Mode drawing `flashing', since simultaneously with display, without display and drawing accesses to the video memory are interleaved. In Superimposed Access Mode, flashless Background screen drawing may occur during idle window display cycles.
- Drawing Priority Mode:
  Drawing is performed during display period. To reduce the 'flashing' effect caused by drawing-display contention the ACRTC may be programmed to drive the /DISP signals to the inactive high level during drawing operations.

#### \* Cursor Delay Skew (CSK: bit 11 - bit 10)

CSK defines the delay time for /CUD1 and /CUD2 in units of memory cycles independent of the video memory access mode. The /CUD1 and /CUD2 skew allows compensating for delays due to the video memory, character generator or other external logic access time.

CSK FUNCTION

- 00 No skew. /CUD2 output is always high.
- 01 /CUD1, /CUD2 are skewed by one memory cycle.
- /CUD1, /CUD2 are skewed by two memory cycles.
- /CUD1, /CUD2 are skewed by three memory cycles.

\* Display Skew (DSK: bit 9 - bit 8)

DSK defines the /DISP1, /DISP2 delay in units of memory cycles independent of video memory access mode.

DSK FUNCTION

- 00 No skew.
- Øl /DISP1, /DISP2 are skewed by one memory cycle.
- 10 /DISP1, /DISP2 are skewed by two memory cycles.
- 11 /DISP1, /DISP2 are skewed by three memory cycles.

#### \* Access Mode (ACM: bit 3 - bit 2)

The ACRTC provides three frame buffer access modes - Single, Interleaved and Superimposed. Only the last two are supported by the SYS68K/AGC-1.

ACM FUNCTION

- Interleaved Access Mode (Double Access Mode 0):
  The video memory is accessed twice every display cycle.
  Display and Drawing cycles are interleaved during each phase of the display cycle. The window has the highest priority and overlaps the Background screens.
- Il Superimposed Access Mode (Double Access Mode 1):
  The video memory is accessed twice every display cycle.
  The first phase accesses the Background screen, the
  second phase accesses the Window screen. In this
  case Background and Window have equal priority and
  are superimposed.
  This mode is only supported with the AGC-1X-board.

In Interleaved and Superimposed access modes the horizontal display width of the Background screen and the Window screen must be even. Also, for these modes, the relation between the starting position of the horizontal display on the Background screen and the starting position of the horizontal display on the window screen must be even number/even number or odd number/odd number.

#### \* Raster Scan Mode (RSM: bit 1 - bit 0)

RSM selects the ACRTC raster scan mode. The Interlaced Sync Mode simply repeats each raster address for both the odd and the even field. The Interlaced Sync & Video Mode displays alternate even and odd rasters on alternate even and odd fields. Note that for Interlaced modes the refresh frequency for a given dot on the screen is one-half that of the Non-Interlaced mode. Interlaced modes normally require a more persistant phosphor to avoid a flickering display.

RSM	FUNCTION
00 01	Non-Interlace Mode
10	Interlace Sync Mode
11	Interlace Sync & Video Mode

### 4.9.6 Display Control Register (DCR: r06-r07)

High-order								Low-order									
15	   14 		12   	11	10	   9 	   8 	   7 	   6 	   5 	   4 	   3 	   2 	   1 	   Ø 		
DSP	  SE1 			   SE2 		   SE3   		     	A	TTRIBUTE						-       	

DCR controls ACRTC screen organisation and 8 bits of user defined video attributes.

Logically, the ACRTC has a Background screen (Upper, Base, Lower) and a Window screen.

DCR allows the screens to be enabled, disabled and blanked. If the Upper, Lower and Window screens are disabled, they do not have to be defined.

### \* DISP Signal Control (DSP: bit 15)

 $\emptyset$  DSP defines the output mode of the /DISP1 and /DISP2 display timing signals.

DSP FUNCTION

- Ø DSPl is driven active low during the display period of the Background screen (combined horizontal and vertical display). /DISP2 is controlled similary for the window screen. This mode is supported with the AGC-IX board (optional available).
- 1 /DISPl is driven active low during the horizontal
  display of both the Background and the Window
  screens.
  /DISP2 is driven active low during the vertical
  display period of both the Background and the Window
  screen.

\* Split Enable 1 (SE1: bit 14)

SEl allows the Base screen to be blanked. Base screen drawing can occur when the Base screen is blanked since video memory display access is suppressed. Note that the Base screen parameters must be defined, even when the Base screen is always blanked.

SE1 FUNCTION

- The ACRTC inhibits the the display enable timing and the display address outputs associated with the Base screen. The area of the Base screen, though blanked, remains on the CRT screen.
- 1 The ACRTC outputs display enable timing and display addresses for the Base screen.
- \* Split Enable Ø (SEØ: bit 13 bit 12)

SEØ allows the Upper split screen to be enabled, disabled and blanked. If always disabled, the Upper screen parameters need not be defined.

SEØ FUNCTION

- ØX The ACRTC disables the Upper screen. Therefore, the Background screen contains two parts maximum - the Base and the Lower screen. The Base screen is moved upward by the number of rasters in the disabled Upper screen.
- 10 The display enable timing outputs and display address outputs are inhibited for the Upper screen. The area of the Upper screen, though blanked, remains on the screen.
- 11 The ACRTC outputs display enable timing and display addresses for the Upper screen.

\* Split Enable 2 (SE2: bit 11 - bit 10)

SE2 allows the Lower split screen to be enabled, disabled and blanked. If always disabled, the Lower screen parameters need not be defined.

SE2 FUNCTION

- ØX The ACRTC disables the Lower screen. Therefore, the Background screen contains two parts maximum - the Base and the Upper screen. The Base screen is extended downward by the number of rasters in the disabled Lower screen.
- 10 The display enable timing outputs and display address outputs are inhibited for the Lower screen. The area of the Lower screen, though blanked, remains on the screen.
- 11 The ACRTC outputs display enable timing and display addresses for the Lower screen.

#### \* Split Enable 3 (SE3: bit 9 - bit 8)

SE3 allows enabling, disabling and blanking of the Window screen. When disabled or blanked, the overlapped Background screens are displayed.

SE3 FUNCTION

- ØX The ACRTC disables the Window screen and overlapped Background screens are displayed. If always disabled, the Window parameters need not be defined.
- 10 The display enable timing outputs and display address outputs are inhibited for the Window screen. The area of the Window screen, though blanked, remains on the screen. For superimposed access modes (only supported with the AGC-IX board), the overlapped Background screens are displayed.
- 11 The ACRTC outputs display enable timing and display addresses for the Window screen.

#### \* Attribute Control (ATR: bit 7 - bit 0)

These 8 bits can be freely programmed as user defined video attributes. They are output at the beginning of each raster and so programmed dynamically, ATR allows video attributes to be controlled on a raster by raster basis.

On the SYS68K/AGC-1 these bits are used to control the following functions:

ATTØ - ATT3: Colour Look-up Table Control (CTC: bit 7 - bit 5)

These bits are used for the colour look-up table switching in the 4 bit/pixel mode.

CTC			FU	UNCTION
0000	Colour	look-up	table	$\emptyset$ is used for display
0001	Colour	look-up	table	l is used for display
0010	Colour	look-up	table	2 is used for display
0011	Colour	look-up	table	3 is used for display
0100	Colour	look-up	table	4 is used for display
0101	Colour	look-up	table	5 is used for display
0110	Colour	look-up	table	6 is used for display
0111	Colour	look-up	table	7 is used for display
1000	Colour	look-up	table	8 is used for display
1001	Colour	look-up	table	9 is used for display
1010	Colour	look-up	table	10 is used for display
1011	Colour	look-up	table	ll is used for display
1100	Colour	look-up	table	12 is used for display
1101	Colour	look-up	table	13 is used for display
1110	Colour	look-up	table	14 is used for display
1111	Colour	look-up	table	15 is used for display

#### ATT4 - ATT6: Display Mode Control (DMC: bit 4 - bit 6)

The DMC bits control the way of displaying the pixels on the screen.

DMC FUNCTION

- 000 8 bit/pixel mode:
  In this mode 256 colours are displayable simultaneously. The maximum screen resolution is 800 x 600 pixel with 50 Hz noninterlaced.
- 001 4 bit/pixel mode 1:
   In this mode 16 colours are displayed simultaneously. The
   maximum screen resolution is 1024 x 800 pixel with 60 Hz
   noninterlaced.
- 010 4 bit/pixel mode 2:
   This mode enables the SWITCH COLOR and BLINK SWITCH mode
   respectively (see Chapter 4.6)
- 8 bit/pixel mode 2:
   In this mode the 8 bit video data can blanked out bit by
   bit and replaced through ATT0 ATT3 or BLINK (i.e. 6 bit
   video data + ATT0 + ATT1 for colour look-up table
   switching).

Reserved for expansion with the SYS68K/AGC-1X

ATT7: Smooth Scroll Bit 5 (SS5: bit 7)

100

111

This bit, together with the SDA bits in the Start Address Register (see Chapter 4.9.16) is used for horizontal smooth scroll in the 4 bit/pixel mode. It represents the least significant bit of the Start Dot Address.

#### 4.9.7 Raster Count Register (RCR: r80-r81)

High-order							Low-order 									
	15	   14 	   13 	   12 	   11 	   10 	   9 	   8 	   7   	6	   5 	   4 	   3 	   2 	   1 	ø     ø
	X	   X 	   X 	   X 	   		R A	s T	E R	C (	ט נ	N T	Olym Clase Silver Silver 1	-		     

RCR is a read-only register which contains the number of the raster currently being scanned on the CRT. Note that the initial RCR value after hardware reset is undefined. If RCR read operation is desired, the HSW should be set greater than or equal to 3. RCR should only be read when HSYNC is high. RCR is updated depending on the ACRTC raster scan modes as shown.

#### Non-Interlace:

RCR starts counting at  $\emptyset$  and increments by 1 sequentially.

#### Interlace Sync:

RCR starts counting at 0 and increments by 1 sequentially in both the even and the odd fields. Because a dummy raster is added to the even field, the maximum raster number for the even field is one greater than for that for the odd field.

#### Interlace Sync & Video:

RCR starts counting at 0 in the even field and at 1 in the odd field, and incremented by 2 sequentially in both fields. The even field always has even raster numbers and the odd field always has odd raster numbers. A dummy raster is added to the even field as in Interlace Sync mode.

High-order								Low-order									_
	15	   14 	   13 	   12 		   10 		   8 	   7 	   6 	   5 	4	   3 	   2 	   1 	   Ø 	
			Н	С						   			Н	s W			

 $\operatorname{HSR}$  defines the Horizontal Cycle (HC) and the Horizontal Sync Width (HSW).

# \* Horizontal Cycle (HC: bit 15 - bit 8)

HC specifies the horizontal scan time (including the horizontal retrace period) in units of memory cycles (MC). On the SYS68K/AGC-1 one memory cycle is equivalent to 250 ns. HC is set depending on the specifications of the CRT display device. If H memory cycles are to be specified, HC should be set to H-1. When using interlaced scan modes, H should be an even number.

HC	Memory Cycle No.	Time
0000000	1	Ø.25 usec
00000001	2	0.50 usec
11111110	255	63.75 usec
11111111	256	64.00 usec

# \* Horizontal Sync Width (HSW: bit 4 - bit 0)

HSW specifies teh /HSYNC active low time in units of memory cycles. HSW is set depending on the specifications of the CRT display device. Valid values for HSW are 2-31. When using the RCR register, HSW must be 3 or greater.

HSW	Memory Cycle No.	Time
00010	2	0.50 usec
00011	3	0.75 usec
11110	30	7.50 usec
11111	31	7.75 usec

# 4.9.9 Horizontal Display Register (HDR: r84-r85) Horizontal Window Display Register (HWR: r92 - r93)

	High-order	Low-order
	13   12   11   10   9   8	7   6   5   4   3   2   1   0
	H D S	   H D W 
	High-order	Low-order
	13   12   11   10   9   8	
	H W S	   H W W

HDR specifies the horizontal display start position and horizontal display width in units of memory cycles (1 MC = 250ns).

HWR specifies the horizontal WIndow start position and horizontal Window width in units of memory cycles.

# \* Horizontal Display Start (HDS: r84)

HDS defines the interval between the rising edge of /HSYNC and the horizontal display starting point in units of memory cycles. If the Horizontal Display Start is HS memory cycles, HDS should be set to HS-1.

#### \* Horizontal Window Start (HWS: r92)

HWS defines the interval between the rising edge of /HSYNC and the horizontal Window display starting point in units of memory cycles. If the horizontal window display starting point is HS memory cycles, HWS should be set to HS-1.

HDS/HWS	Memory Cycle No.	Time
00000000	1	0.25 usec
00000001	2	0.50 usec
11111110	255	63.75 usec
11111111	256	64.00 usec

#### \* Horizontal Display Width (HDW: r85)

HDW defines the display period for one raster in units of memory cycles. If the horizontal display width is HW memory cycles, HDW should be set to HW-1.

# \* Horizontal Window Width (HWW: r93)

HDW defines the window display period for one raster in units of memory cycles. If the horizontal window display width is HW memory cycles, HWW should be set to HW-1.

HDW/HWW	Memory Cycle No.	Time
00000000	1	Ø.25 usec
00000001	2	0.50 usec
11111110	<b>2</b> 55	63.75 usec
11111111	256	64.00 usec

#### 4.9.10 Vertical Sync Register (VSR: r86-r87)

High-order								Low-order								
	15	   14 	   13 	   12	11	   10 	   9 	   8 	   7 	   6	   5 	   4 	   3 	2	1	ø
	x	   X 	   X 	   x 	   			V	С				-			

VSR defines the period of the vertical scan cycle in units of rasters.

# \* Vertical Cycle (VC: bit ll - bit 0)

VC defines the vertical scan cycle period (including vertical retrace) in units of rasters. VC is set depending on the specifications of the CRT display device. The way VC is programmed depends on the ACRTC raster scan mode. VC should be programmed with a non-zero value.

Non-Interlace Mode When the number of rasters is V, VC is set to V.

#### Interlace Sync Mode

When the number of rasters in one field (odd or even) is V, VC is set to V. The total rasters in one frame is 2V+1 due to one dummy raster operation.

Interlace Sync & Video Mode When the number of rasters in one frame (even field + odd field + dummy raster) is V, VC is set to V.

VC	Number of rasters
000000000001	1
0000000000010	2
111111111110	4094
111111111111	4095

# 4.9.11 Vertical Display Register (VDR: r88-r89)

High-order									<u> </u>	:	Low-	orde	r 			
	15	   14 	   13 	   12 	   11 	   10 	   9 	   8 	   7 	   6 	   5 	   4 	   3 	   2 	1	ø
			,	v d s					   	     	   	     		v s	w	     

VDR defines the vertical sync width and vertical display start and width in units of rasters.

# \* Vertical Display Start (VDS: r88)

VDS defines the period from the rising edge of /VSYNC to the vertical display start position in units of rasters. If the vertical display start position is the VS raster, VDS is set to VS-1. The way to program VDS depends on ACRTC raster scan modes as described for VSR (r86 - r87).

VDS Number of rasters
00000000
00000001 2
· 1
11111110 255
11111111 256

\* Vertical Sync Width (VSW: r89 bit 4 - bit 0)

VSW defines the /VSYNC low pulse width in units of rasters. VSW is set depending on the CRT display device specifications. VSW should be set to a non-zero value.

VSW	Number	of	rasters
00001		1	
00010		2	
11110 11111		3Ø 31	

4.9.12 <u>Vertical Window Display Register (VDR: r94-r97)</u>

_			Hiç	gh-ord	der	Low-order   											
1	15 	14	   13 	   12 	11	   10 	   9 	   8 	   7 	   6	   5 	   4 	   3 	   2 	   1 	   Ø 	
-			     	   	v w s												

High-order										:	Low-	orde	r 			
	15	   14 	   13 	   12	11	10	   9 	   8 	   7 	   6 	   5 	   4 	   3 	   2 	   1 	
		   	   		V W W											     

VWR is a read/write register that defines the vertical Window start position and width in units of rasters.

# \* Vertical Window Start (VWS: r94 - r95)

VWS defines the period from the rising edge of /VSYNC to the vertical Window start position in units of rasters. When the vertical window start position is the VS raster, VWS is set to VS-1. Note that VWS must be greater or equal to VDS.

VC	Number of rasters
000000000000	1
000000000000	2
111111111110	4095
111111111111	4096

# \* Vertical Window Width (VWW: r96 - r97)

VWW defines the vertical display period of the window screen in units of rasters. When the vertical window width is VW rasters, VWW is set to VW.

VC	Number of rasters
0000000000001	1
000000000010	2
111111111110	4094
111111111111	4095

4.9.13 Split Screen Width Register (VDR: r8A-r8F)

	High-order									Low-order							
										7   6   5   4   3   2   1   0							
		     	     	   					-	S P Ø (Base Screen)							
			Hiç	gh-ord	ler		   	Low-order									
	15	14	   13 	12	11	   10   	9	   8 	     	7   6   5   4   3   2   1   0							
			   		S P 1 (Upper Screen)												
			Hiç	jh-ord	ler		   	Low-order									
	15	14	13	   12	11		9	   8 		7   6   5   4   3   2   1   Ø							
									-	S P 2 (Lower Screen)							

SSW defines the vertical display width of the Upper (split screen 0), Base (split screen 1) and Lower (split screen 2) screens.

\* Split Screen Width (SP0: r8A - r8B bit 11 - bit 0) (SP1: r8C - r8D bit 11 - bit 0) (SP2: r8E - r8F bit 11 - bit 0)

SPØ, SPl and SP2 define the vertical display period of the Upper, Base and Lower screens respectively in units of rasters. If the vertical screen width is SW rasters, SPØ/SP1/SP2 are set to SW.

SP1/SP2	Number of rasters
000000000001	1
000000000000000000000000000000000000000	2
!	!
i	
111111111110	4094
11111111111	4095

For the Base screen  $SP\emptyset = \emptyset$  also can be used.

### 4.9.14 Blink Control Register (VDR: r90-r91)

		Hiç	gh-ord	der	Low-order											
15	   14 	   13 	   12 	   11	   10 	   9 	   8 	   7 	6	   5 	   4 	   3 	   2 	   1 	   Ø 	
	BOI	N 1			BOFF	1		     	BOI	1 2		     I	BOFF	2		

BCR defines the blink on and blink off period for the Blink 1 and Blink 2 video attributes.

\* Blink On (BON 1: r90 bit 15 - bit 12) (BON 2: r91 bit 7 - bit 4)

BON 1/2 defines the BLINK 1/2 attribute active high (on) period. The unit is 4 field periods. BLINK 1/2 is always low (OFF) when BON  $1/2 = \emptyset$  is programmed.

\* Blink Off (BOFF 1: r90 bit 11 - bit 8) (BOFF 2: r91 bit 3 - bit 0)

BOFF 1/2 defines the BLINK 1/2 attribute active low (OFF) period. The unit is 4 field periods. BLINK 1/2 is always high (on) when BON  $1/2 = \emptyset$  are programmed.

BON 1/2 BOFF 1/2	Blink high/low Level No. of Fields											
0 0 0 0	BLINK 1/2 always high											
0 0 0 1	8											
0 0 1 0	12											
0 0 1 1	16											
1 1 1 0	60											
1 1 1 1	64											

# 4.9.15 Memory Width Register (MWR0: rC2 - rC3) Upper Screen (MWR1: rCA - rCB) Base Screen (MWR2: rD2 - rD3) Lower Screen (MWR3: rDA - rDB) Window Screen

High-order										Low-order							
	15	   14 	   13	   12 	   11 	   10 	   9 	   8 	   7 	   6 	   5 	   4 	   3 	   2 	   1 	   Ø 	
	Ø	   X 	   X 	   X 				- Con Con Con Con		 м W							

MWR defines the number of physical 16 bit frame buffer words which comprise all logical pixel X addresses for a single Y address. For example, if a screen is defined with 1024 logical pixel range in the X direction (X may vary from 0 to 1023), and 4 bits per pixel are assumed, that screens MWR value should be 256.

MWR should be greater than or equal to the Horizontal Disply Width (HDW - r85). MWR must be greater than HDW to perform horizontal smooth scroll. MWR maximum value is 4095.

#### \* Memory Width (MW: bit ll - bit Ø)

MW	No. of Words								
00000000000	Ø								
00000000001	1								
1									
11111111110	4094								
11111111111	4095								

4.9.16 Start Address Register (SAR0: rC4 - rC7) Upper Screen (SAR1: rCC - rCF) Base Screen (SAR2: rD4 - rD7) Lower Screen (SAR3: rDC - rDF) Window Screen

High-order										]	Low-(	orde	r 				
	15	14	   13 	   12 	   11 	   10 	   9 	   8 	   7 	   6 	   5 	   4 	   3 	   2 	   1 	   Ø 	
	X	X	l I X I	   X 	   	S D	A		   X 	   X 	   X 	   X 	   S 	А Н			

		Hiç	gh-ord	der				! !	]	Low-	orde	c 				
15	   14 	   13 	   12 	11	   10 	   9 	   8 	   7 	   6 	   5 	   4 	   3 	   2 	1	   Ø 	
					s	A 1										

SAR defines the first frame buffer address for each screen. SAR $\emptyset$ -3 apply to screens  $\emptyset$  - 3, the Upper, Base, Lower and Window screens respectively.

The screens have a 1M byte by 16 bit physical address space. SAR can take on any address. The memory addresses will `wraparound` to 0 when the physical address space limit is reached independent of the split screen position.

#### \* Start Address Low (SAL: bit 15 - bit 0)

SAL contains the least significant 16 bits of the 20 bit start address.

#### \* Start Address High (SAH: bit 3 - bit 0)

SAH provides the most significant 4 bits of the 20 bit start address.

Vertical smooth scroll is done by simply increment or decrement the start address. The number of words is the same as defined in the Memory Width Register (MWR)

# \* Start Dot Address (SDA: bit 11 - bit 8)

SDA is used to define a start dot horizontal offset for the horizontal smooth scroll circuit on the SYS68K/AGC-1. In the 8 bit/pixel mode SDA can vary between 0 and 15. This value corresponds with the number of pixels read out in one memory cycle. In the 4 bit/pixel mode, the number of pixel read out during one memory cycle is 32 and therefore the least significant bit to scroll pixel by pixel is provided by attribut bit 7 in the Display Control Register (DCR r06 - r07).

CD 3	Number	of pixels	offset
SDA	8 bit/pixel		4 bit/pixel
0000	Ø		Ø
0001	1		2
0010	2		4
0011	3		6
0100	4		8
0101	5		10
Ø11Ø	6		12
0111	7		14
1000	8		16
1001	9		18
1010	10		20
1011	11		22
1100	12		24
1101	13		26
1110	14		28
1111	15		30

#### 4.9.17 Zoom Factor Register (ZFR: rEA - rEB)

		Hi	gh-ord	der				   	I		orde	r 				
15	14	   13 	   12 	   11	   10	   9 	   8 	   7 	6	   5 	   4 	   3 	   2 	   1 	   Ø 	
	н z	F		   	V Z I	 ?		   X 								

ZFR determines the horizontal and vertical multipliers (1-16) for zooming up. Zooming can only applied to the Base screen. HZF and VZF should be set to  $\emptyset$  for no-zoom and \$F for 16 times zoom.

Note that zooming and scrolling horizontally together only can be done due to the following equations:


With N <u>must</u> be an integer value.

#### \* Horizontal Zoom Factor (HZF: bit 15 - bit 12)

 ${\tt HZF}$  defines the horizontal zoom factor in units of memory cycles. The ACRTC will output a single display address  ${\tt HZF}$  times.

#### \* Vertical Zoom Factor (VZF: bit 11 - bit 8)

VZF defines the vertical zoom factor. The ACRTC performs the vertical zoom by modifying is video memory address so that multiples of the same raster data are displayed.



		Hiç	gh-ord	ler			ļ	i i	I	_o <u>_</u> _c	order	•					
   15 	   14 	   13 	12	11	   10 	   9 	   8 	   7 	6	   5 	   4 	3		2	1		ø
X	   x 	   X 	l x	l X	   X	   X 	l l X	   Ø 	X	   X 			]	L P	A	Н	
		Hiç	gh-ord	ler				   	]	Low-c	order						
   15 	   14 	   13 	   12 	   11 	   10 	   9 	   8 	   7 	6	   5 	   4 	3		2	1		ø
						L P	A L										1

LPAR is a read only register. When the ACRTC LPSTB input is asserted, the current display address is latched into the LPAR. The value in LPAR will differ from the actual display address under the light pen depending on various hardware delay times. Thus, the LPAR value should be adjusted by host software depending on system configuration.

- \* Light Pen Address High (LPAH: rED bit 3 bit 0)
  - LPAH is only valid if bit  $7 = \emptyset$  and contains the most significant 4 bits of the  $2\emptyset$  bit graphic screen display address.
- \* Light Pen Address Low (LPAL: rEE rEF)

LPAL contains the least significant bits of the 20 bit graphic screen display address.

#### 4.10 Drawing Control Registers

The ACRTC refers to a number of registers during graphic drawing operations.

- a) Pattern RAM
- b) Drawing Parameter Registers

Colour Ø Register (CLØ)
Colour l Register (CLl)
Colour Comparison Register (CMP)
Edge Colour Register (EDG)
Mask Register (MASK)
Pattern RAM Control Regiser (PRC)
Area Definition Register (ADR)
Read/Write Pointer (RWP)
Drawing Pointer (DP)
Current Pointer (CP)

The Pattern RAM is accessed using the Read and Write Pattern (RPTN, WPTN) commands (see Appendix I). The Drawing Parameter Registers are accessed using the Read and Write Parameter Register (RPR, WPR) commands.

Table 4-13 shows the Drawing Parameter Register locations.

SF	RS	RW	Reg.	Re	gister Name	Abbre.				-	(H)							DATA			
7	4	_	No.				15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (
_	_	-	- A D	Addus	— Damintan				•••	• • • • • •							••••			••••	
-	_	0			Register	AR									OFF.	400	1055	Add		DEC	wes!
+	-	-		Status		SR										ARL	CED	LPU	RFF	RFR	WFR W
	+	1/0		FIFO E		FE	ADT	DOF	0014	0014	000		0014	F		100	loee.	l. DE	055	200	woelw
-	ŀ	1 0			nd Control on Mode	CCR			ACP		DRC		GBM			AKE					WRE W
		1 0		Display		OMR DCR							DS		RAM		GAI		AC	M	RSM
	ŀ	. 0	r08	Display	CONTROL	DCR	USP	SE1	SE	-0	SE	2	SE	3				<u> </u>	_к		
		-	rŽE	(undefir		_								••••	• • • • •						
	-	1		Raster		RÇR										R C					
		l, o		Horizon		HSR				Н								<u> </u>	ı	HSW	
	1		r84		tal Display	HDR				H C	S							H D	W		
İ		1 0		Vertical		VSR										۷С					
1		1,0	r88	Vertical	Display	VDR				V D	S								1	/ S W	
Ì		1,0	r8A													Ρ:					
		1/0		Split Sc	reen Width	SSW										Ρ (					
		¹, ó	r8E												S	P 2					
		1 0	r90	Blink Co		BCR		ВО	N1	]		BOF	F1			BC	N2			BOF	F2
	L-	1/0	r92	Horizonta	l Window Display	HWR				ΗМ	/ S							ни	W		
		1.0	r94	Vertical	Window Display	VWR											V W S				
-		1/0	r <b>9</b> 6	Vertical	William Display	****											V W V				
İ		1 0	r98							C X	Ε							C X	S		
		1.0	r9A	Graphic	Cursor	GCR											CYS				
	1	<sup>1</sup> , o	r9C		***************************************				• • • •								CYE				
	-	-	r9E rA0 rBE	(undefin	ned)	_															
١.	Ė	1. o			Raster Addr.0	RARO						RAC		—-г						RAG	·
1	L	0	100	Upper			CHR					A					WO	1		KAU	·
	F	0		Screen	Memory Width 0	WIWING	CHK					S D	A 0			IVI		Т	CAC	OH/SF	240
	- 5		rC6	Screen	Start Addr.0	SARO						3 0		A C				L	SAC	JH / SF	KAU
:	- 1		rC8		Raster Addr. 1	RAR1						R A 1		, , ,				T	F	RA	1
i I	-	_ <u></u> -		Base	Memory Width 1		CHR					` ^ .					W 1	<u> </u>		^ ^	1
į	į.			Screen			Crit					S D	Δ 1	—т	******			T	C A 1	H/SR	Α1
į.			rCE	JCI EEII	Start Addr. 1	SAR1				l		30	***********	S A 1					SAI	п/ <b>3</b> К	WI
i			rD0		Raster Addr.2	RAR2			1		( 1	R A 2		, , , 1				T		RA	2
ļ				Lower	Memory Width 2	MWR2											W 2		r	N M	
-	-			Screen			3.11			-+		S D	A 2					Τ	SAS	H/SR	Δ2
i			rD6	30.0011	Start Addr.2	SAR2						50		A 2				1	JAZ		, 16
			rD8		Raster Addr. 3	RAR3					1 1	RA3		1				T	F	RA:	3
	1	1 0		Window	Memory Width 3		CHR			. 1							W 3	1			
ĺ	1			Screen			1					S D	A 3		<u>·</u>			T	SAR	H/SR	A3
			rDE		Start Addr.3	SAR3				1				A 3				L			
į		1 0	rE0	n	•	DOI:5:	В	W 1			ВС	ŚR		T	<u> </u>			T	R	CER	1
!	ī		rE2	Block C	ursor l	BCUR1								C A	1						
	1	0	rE4	Di : =		DOI:25	В	W 2			ВС	SR		Ť				T	В	CER	2
i	1	1 0	rE6	Block C	ursor 2	BCUR2								C A	2			L			
l Ì	ī	0		Cursor	Definition	CDR	C	М	(	CON1		CC	FF1	Ť			T	CON2		С	OFF2
İ	į	0		Zoom F		ZFR		HZ		5,11		V Z		-+			<b>+</b>				
	}-	1	rEC					!-4							CHR					LΡ	A H
	+	1	rEE	Light P	en Address	LPAR								L P							<u> </u>
1	F	+	rF0			<del> </del>															
		- 1	rFE	(undefin	ed)									· · · · · ·		• • • •					

Note 1 ····· "High" level 0 ····· "Low" level

Table 4-13: Drawing Parameter Registers

#### 4.10.1 Pattern RAM

The ACRTC contains a 32 byte pattern RAM. The Pattern RAM is used for pre-defining data for the graphic drawing operations.

A 16 by 16 bit pattern (or 16 sets of 16 by 1 bit) can be stored in the Pattern RAM as a binary representation of screen data. In this case, a two entry colour 'palette' corresponding to 0 and 1 data values is defined using the Colour 0 (CL0) and Colour 1 (CL1) registers.

To store colour patterns in the Pattern RAM it is divided into four equal segments of either 4 by 4 bit patterns or 4 sets of 4 by 1 bit patterns. In this case, during drawing the colour coded contents of the Pattern RAM are directly written to the video memory. The particular segment used is defined by the Pattern RAM Control register (PRC).


When multiple drawing commands use a common pattern, pattern continuity can be achieved by adjusting the pattern scanning pointer.

#### 4.10.2 Colour 0 Register (CL0: Pr00)

_																							<b>.</b>							
1		1	١		1		1		1		١		١		1		1		1		1		ı		١		1		I	1
1	15	14		13	1	12	I	11	1	10	1	9	١	8	1	7	1	6	1	5	1	4	I	3	1	2	1	1	(	0
!		i	1		1		ı				1		I				١		l				I		I		1		l	ļ
																														!
1										(	٠,	г. (	X																	
i										•	, ,		,																	- ;

When logical drawing data =  $\emptyset$ , the contents of CL $\emptyset$  are stored in the video memory. The value of CL $\emptyset$  corresponds with the bits/pixel mode used. For example in 4 bits/pixel mode CL $\emptyset$  contains the colour value for 4 pixel. If all pixel should be painted in the same colour, it is necessary to store the respective colour 4 times in the Colour  $\emptyset$  register.

# 4.10.3 Colour 1 Register (CL1: Pr01)




When logical drawing data = 1, the contents of CL1 are stored in the video memory. The value of CL1 corresponds with the bits/pixel mode used. For example in 4 bits/pixel mode CL1 contains the colour value for 4 pixel. If all pixel should be painted in the same colour, it is necessary to store the respective colour 4 times in the Colour 1 register.

#### 4.10.4 Colour Comparison Register (CMP: Pr02)

15	     	14	     	13		12		11		1Ø		9		- <b>-</b> -		 7		6		5		4		3		2		1		 Ø	
									_	С	С	М	P	<del>-</del>																	

CMP defines a comparison colour for use with conditional drawing operations. Conditional drawing applies various logical comparisons between the drawing data and CCMP to determine if drawing should occur (refer to Appendix J-3). The value of CMP corresponds with the bits/pixel mode used and has to be programmed as the Colour registers respectively.

# 4.10.5 Edge Colour Register (EDG: Pr03)



EDG defines the boundary edge colour for use with the PAINT command. In one mode, the edge is defined as the colour contained in the EDG. In another mode, the edge is defined as any colour except the colour contained in the EDG register. The values of EDG corresponds with the bits/pixel mode used and has to be programmed as the Colour registers respectively.

#### 4.10.6 Mask Register (MASK: Pr04)

-		1		l	1	1		1	١		1	ı		1	1			1	1	- 1		1	1
1	15	]	4	13 	1:	2	11	1 10	ĺ	9	8	1	7	6	1 5	5	4	1 3	2	ı	1	Ø	I
-		1		i	1	ĺ		1	Ì		İ	İ		İ	Ì		ĺ	İ	Ì	Ì		Ì	Ì
١																							1
																							I
									M	S K													
1																							I

When performing data transfer and drawing of the video memory, MSK is used to mask bits upon which drawing and other logical operations should not be performed. If MSK bit is  $\emptyset$ , the corresponding video memory bit is excluded from any logical operation. The values of EDG corresponds with the bits/pixel mode used and has to be programmed as the Colour registers respectively.

4.10.7 Pattern RAM Control Register (PRC: Pr05 - Pr07)

	11   10   9   8   7   6		
	PZCY   P	P X	P P Y
15   14   13   12   	11   10   9   8   7   6	5   4   	3   2   1   0   
PSY	Ø	s x	
		i i i 	i i i i  I I
	11   10   9   8   7   6 PZY   P	i i i 	3   2   1   0     1   0     1   1   0     P Z X

PRC specifies the size of the patterns used for drawing and the start point within the Pattern RAM for the pattern scan. The pattern size can be independently specified in X and Y dimemsions (maximum 16 by 16 bits).

\* Pattern Start X (PSX: PrØ6 bit 7 - bit 4) Pattern Start Y (PSY: PrØ6 bit 15 - bit 12)

PSX and PSY specify the pattern scan starting point horizontal and vertical addresses respectively. These should be set between 0-15 for Colour register direct drawing and between 0-3 for Pattern RAM direct drawing.

\* Pattern End X (PEX: Pr07 bit 7 - bit 4)
Pattern End Y (PEY: Pr07 bit 15 - bit 8)

PEX and PEY specify the pattern scan ending point horizontal and vertical addresses respectively. These should be set between  $\emptyset-15$  for Colour register indirect drawing and between  $\emptyset-3$  for Pattern RAM direct drawing.

\* Pattern Zoom X (PZX: PrØ7 bit 3 - bit Ø)
Pattern Zoom Y (PZY: PrØ7 bit 11 - bit 8)

PZX and PZY specify the magnification coefficient applied to the contents of the Pattern RAM. PZX, PZY =  $\emptyset$  specifies no magnification, while PZX, PZY = \$F specifies by 16 magnification.

\* Pattern Zoom Count X (PZCX: PrØ5 bit 3 - bit Ø)
Pattern Zoom Count Y (PZCY: PrØ5 bit 11 - bit 8)

PZCX and PZCY specify the initial magnification counter values in the horizontal and vertical dimensions respectively. Normally, PZCX and PXCY should be set to 0.

\* Pattern Pointer X (PPX: PrØ5 bit 7 - bit 4)
Pattern Pointer Y (PPY: PrØ5 bit 15 - bit 12)

The current reference point within the Pattern RAM is specified by PPX and PPY. When using PSX, PSY to define a pattern scan starting point, the following relationships must be maintained:

PSX = PPX = PEX

and PSY = PPY = PEY

4.10.8 Area Definition Register (ADR: Pr08 - Pr0B)

15     15	   14 	   13 	1 12		10   	9   8	    3   7 	   6 	   5 	4	   3   	2	1	Ø
   					X M I	. N							· — — -	
       15	     14 	   13	   12	         11	     10   	9   8	       7	     6	     5	     4		2   2	1	 
       					Y M I									
15	     14	   13	1 12	   11	     10	9   8	     7	     6	     5	     4	       3	     2	1	   ø
					X M A									
15	     14	   13	   12	         11	10	9   8	3   7	     6	5	     4	   3     1	     2	1	   Ø
<b></b>	· ·				Y M A	E se dier dier dies dies di								

ADR is used to define a drawing area using logical X-Y addresses relative to the origin defined with the ORG command. The ACRTC will check logical drawing addresses against ADR depending on the AREA mode specified in the graphic drawing command.

# 4.10.9 Read Write Pointer (RWP: PrØC - PrØD)

   15	     1 <i>1</i>	     13	     12	     11	     10	     0	     Ω	   ! 7		     5	     1	     3		 	 	
														<u> </u>	 	
D	N	Х	X	X	   X 	X   X	X	   			R I	W P	H		 	

	   14 	1	.3	1	11	1	10	1	9	1	8	ı	7	1	6	1	5	ĺ	4	1	3	1 2	2	1	1	Ø	1
				 		R	WE	PI					- <b></b>							•		•		•	•	х	•

RWP specifies a 20 bit physical video memory address for use with the data transfer commands.

# \* Display Number (DN: PrØC bit 15 - bit 14)

DN specifies the logical screen containing the data to be transferred.

DN	Functions
ØØ	Upper Screen
<b>Ø1</b>	Base Screen
10	Lower Screen
11	Window Screen

\* Read Write Pointer High (RWPH: PrØC bit 7 - bit 0)
Read Write Pointer Low (RWPL: PrØD bit 15 - bit 4)

RWPH and RWPL define the initial 20 bit video memory address used with the data transfer commands.

		13			•	•	•	•	•	•	•		•	•	•	-	
D :	N	Х	x	   x 	   X 	   x 	   x 					D :	P A	Н			

																			_
15	   14 	   13 	   12 	11	10	   9 	8	Ι.	7	6	5	-	4	3		2   1	1	   Ø 	
				1	D P A									   	 I	) F	D		-       

The ACRTC uses DP for containing the physical drawing address calculated during drawing commands. When executing a drawing command, DP is updated as the Current Pointer (CP), specifying the current logical X-Y drawing address, is moved.

\* Display Number (DN: Prl0 bit 15 - bit 14)

DN specifies the screen for graphic drawing. Interpretation is the same as DN in the Read Write Pointer (RWP) register.

- \* Drawing Pointer Address High (DPAH: Prl0 bit 7 bit 0) Drawing Pointer Address Low (DPAL: Prl1 bit 15 - bit 4)
  - DPAH and DPAL specify the 20 bit physical drawing pointer address.
- \* Drawing Pointer Dot (DPD: Prll bit 3 bit 0)

DPD specifies the physical pixel address to locate a logical pixel within the 16 bit word addressed by DPAH, DPAL. Interpretation depends on the specified reletionship between logical pixels and physical frame buffer bits as determined by the Graphics Bit Mode (GBM). In the 4 bits/pixel mode, DPD specifies 1 of 4 logical pixels using the most significant 2 bits of DPD. The 2 least significant bits are not used. In the 8 bits/pixel mode DPD specifies 1 of 2 logical pixels using the most significant bit of DPD.

# 4.10.11 Current Pointer (CP: Pr12 - Pr13)

	15		14		13		12		11		1Ø		9		8		 7 		6		5		4		3		2		1		 Ø   
													х 												-						   
-	15		14		13		12		11		10		9		8		7		6		5		4		3		2		1		 0   
													Y																		

CP specifies the logical X-Y coordinates of the current drawing address. As drawing proceeds, the ACRTC calculates the physical frame buffer address for each X-Y addressed logical pixel. The physical address corresponding to CP is stored in the Drawing Pointer (DP) register. Two`s-complement format is used to indicate positive and negative values.

#### 5. Command Overview

The ACRTC interprets and processes commands issued by the host. These commands are classified into three groups.

- 1. Register Access Commands
- 2. Data Transfer Commands
- 3. Graphic Drawing Commands

ACRTC commands consist of a 16 bit op-code, optionally followed by 1 ore more 16 bit parameters.

Commands and parameters can be issued to the ACRTC in the following ways:

#### \* Software Polling (WFR, WFE interrupts disabled)

- a) The host program checks the Status Register for Write FIFO Ready (WFR) flag = 1, and then writes one word of command or parameters.
- b) The host program checks the Status Register for Write FIFO Empty (WFE) flag = 1, and then writes one to eight words of commands or parameters.

# \* Interrupt Driven (WFR, WFE interrupts enabled)

- a) The host WFR interrupt service routine writes one word of command or parameters.
- b) The host WFE interupt service routine writes one to eight words of commands or parameters.

In the specific case of Register Access Commands and an initially empty write FIFO, host writes need not be sychronized to the write FIFO status. The ACRTC can fetch and execute these commands faster than the host can issue them.

# 5.1 Register Access Commands

Registers associated with the Drawing processor (the Pattern RAM and the Drawing Parameter Registers) are accessed through the read and write FIFO's using Register Access Commands.

Command	Function
ORG	Initialize the relation between the origin point in the X-Y coordinates and the physical address.
WPR	Write into the parameter register
RPR	Read parameter register
WPTN	Write into pattern RAM
RPTN	Read the pattern RAM

For command codes and optionally parameters please refer to Appendix J-1.

#### 5.2 Data Transfer Commands

Data Transfer Commands are used to move blocks of data between the host system memory and the ACRTC video memory or within the video memory itself. Before issuing these commands, a physical 20 bit frame buffer address must be specified in the Read Write Pointer (RWP) register.

The DMA Data Transfer Commands (DRD, DWT and DMOD) are used to send large amounts of data between system and video RAM. The programmer specifies the command and the X and Y logical pixel dimensions of the video memory data block. The ACRTC will automatically control an external DMAC (installed on the optionally available SYS68K/AGC-lX board) to request data transfers via the read and write FIFO`s.

Note that DMA data transfers can be performed without an external DMAC, i.e. under host program control. In this case, the data DMA handshaking (DREQ, DACK and DONE) signals are disabled by resetting the DDM bit in the CCR to 0. After issuing a DMA transfer command, the host reads or writes the appropriate data to the ACRTC FIFO's under program control. The programmer must ensure that the amount of data transferred equals the amount specified as parameters to the command. Also note that the ACRTC will go into an indefinite wait state after the last transfer of a DRD command. Then, the command should be aborted (by setting the ABT bit in the CCR to 1) and the next command issued.

Command	Function
DRD	DMA read of the video memory
DWT	DMA write into the video memory
DMOD	DMA modify of the video memory data (bit maskable)
RD	One word read from the video memory
WT	One word write into the video memory
MOD	One word modify of the video memory (bit maskable)
CLR	Clear of video memory area
SCLR	CLear of video memory area (bit maskable)
СРУ	Copy of video memory area into another area
SCPY	Copy of video memory area into another area (bit maskable)

#### 5.3 Modify Mode

The DMOD, MOD, SCLR and SCPY commands allow 4 types of bit level logocal operations to be applied to video memory data. The modify mode is encoded in the lower two bits (MM) of these op-codes. The bit positions within each video memory word to be modified are selectable using the MASK register (MSK). Bits masked with 1 are modifiable, those masked with 0 are not.

MM	Modify Mode
ØØ	Replace video memory data with command parameter data
Øl	OR video memory data with command parameter data and rewrite to the video memory.
10	AND video memory data with command parameter data and rewrite to the video memory.
11	EOR video memory with command parameter data and rewrite to the video memory.

Refer to Appendix J-2 for examples showing the use of the REPLACE, OR, AND and EOR modify modes.

#### 5.4 Graphic Drawing Commands

The ACRTC has 23 separate graphic drawing commands. Graphic drawing is performed by modifying the contents of the video memory based upon microcoded drawing algorithms in the ACRTC Drawing processor.

Most coordinate parameters for graphic drawing commands are specified using logical X-Y addressing. The complex task of translating a logical pixel address to a linear video memory word address, and further selecting the appropriate sub-field of the word (for example, a given logical pixel in 4 bits/pixel mode might reside in bits 8-11 of a video memory word) is performed at high speed by ACRTC hardware.

Most instructions allow specification of X-Y coordinates with either absolute or relative X-Y coordinates. In both cases, two compliment numbers are used to represent positive and negative values.

a) Absolute Coordinate Specification

The screen address (X,Y) is specified in units of logical pixels relative to an origin point defined with the ORG command.

b) Relative Coordinate Specification

The screen address (dX,dY) is specified in units of logical pixels relative to the current drawing pointer (CP) position.

A graphic drawing command consists of an 8 bit command code, an Area Mode specifier (3 bits), a Colour Mode specifier (2 bits) and an Operation Mode specifier (3 bits).

The Area Mode allows versatile clipping and hitting detection. A drawing area can be defined, and should drawing operations attempt to enter or leave that area, a number of programmable actions can be taken by the ACRTC.

The Colour Mode determines whether the Pattern RAM is used indirectly to select the Colour Registers or is directly used as the colour information.

The Operation Mode defines one of eight logical operations to be performed between the video memory read data and the colour data in the Pattern RAM to determine the drawing data to be rewritten to the video memory.

Table 5-1 shows the Graphic Drawing Commands.

Please refer to Appendix J-1 for detailed information.

<u>Table 5-1: Graphic Drawing Commands</u>

Command Function

**AMOVE** 

Movement of current points

**RMOVE** 

ALINE

Drawing of straight lines

RLINE

ARCT

Drawing of rectangles

RRCT

APLL

Drawing of polylines

RPLL

APLG

Drawing of polygones

RPLG

CRCL Drawing of circles

ELPS Drawing of ellipses

**AARC** 

Drawing of arcs

RARC

**AEARC** 

Drawing of ellipse arcs

REARC

**AFRCT** 

Painting of rectagle areas (Tiling)

RFRCT

PAINT Painting of arbitrary areas (Tiling)

DOT Making of dots

PTN Drawing of basic patterns (rotation angle: 45)

**AGCPY** 

RGCPY

Graphic copy between video memories (rotation angle: 90 /mirror turnover)

# 5.5 Operation Mode

The  $\ensuremath{\mathsf{OPM}}$  bits of the Graphic Drawing Command specify the  $\ensuremath{\mathsf{logical}}$  drawing condition.

C	PN	1	Operation Mode
Ø	Ø	Ø	REPLACE: Replaces the video memory data with the colour data.
Ø	Ø	1	OR: ORs the video memory data with the colour data. The result is rewritten to the video memory.
Ø	1	Ø	AND: ANDs the video memory data wit the colour data. The result is rewritten to the video memory.
Ø	1	1	EOR: EORs the video memory data with the colour data. The result is rewritten to the video memory.
1	Ø	Ø	CONDITIONAL REPLACE (P = CMP): When the video memory data at the drawing position (P) is equal to the comparison colour (CMP), the video memory is replaced with the colour data.
1	Ø	1	CONDITIONAL REPLACE (P <> CMP): When the video memory data at the drawing position (P) is not equal to the comparison colour (CMP), the video memory data is replaced with the colour data.
1	1	Ø	CONDITIONAL REPLACE (P < CL): When the video memory data at the drawing position (P) is less than the colour register data (CL), the video memory data is replaced with the colour data.
1	1	1	CONDITIONAL REPLACE (P > CL): When the video memory data at the drawing position (P) is greater than the colour register data (CL), the video memory data is replaced with the colour data.

Refer to Appendix J-3 to show examples of each of the eight operation modes. In these examples, 4 bits/logical pixel is assumed.

#### 5.6 Colour Mode (COL)

The COL bits specify the source of the drawing colour data as directly or indirectly (using the Colour Registers) determined by the contents of the Pattern RAM.

COL	Colour Mode
Ø Ø	When Pattern RAM data = $\emptyset$ , Colour Register $\emptyset$ is used. When Pattern RAM data = $1$ , Colour Register $1$ is used.
Ø 1	When Pattern RAM data = $\emptyset$ , drawing is suppressed. When Pattern RAM data = $1$ , Colour Register $\emptyset$ is used.
1 0	When Pattern RAM data = $\emptyset$ , drawing is suppressed. When Pattern RAM data = $1$ , Colour Register $1$ is used.
1 1	Pattern Ram contents are directly used as colour data.

The Colour Mode chooses the source for colour information based on the contents (Ø or 1) of a particular bit in the 16 bit by 16 bit Pattern RAM (see Appendix J-4). A sub-pattern is specified by programming the Pattern RAM Control Register (PRC) with the start (PSX, PSY) and end (PEX, PEY) points which define the diagonal of the sub-pattern. Furthermore, a specific starting point for Pattern RAM scanning is specified by PPX and PPY.

Normally, the colour registers (CL) should be loaded with one colour data based on the number of bits per pixel. For example, if 4 bits/pixel are used, the 4 bit colour pattern (e.g. 0001) should be replicated four times in the colour register, i.e.

Colour Register = 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1

By doing this, the colour changes due to changing dot address are avoided.

#### 5.7 Area Mode (AREA)

Prior to drawing, a drawing area may be defined (Area Definition Register). Then, during Graphics Drawing Operation the ACRTC will check if the drawing point is attempting to enter or exit the defined drawing area. Based on eight Area Modes, the ACRTC will take appropriate action for clipping and hitting.

AREA	Drawing Area Mode
0 0 0	Drawing is executed without Area checking.
0 0 1	When attempting to exit the Area, drawing is stopped and the ARD (Area Detect) and CED (Command End) flags are set
Ø 1 Ø	Drawing is suppressed outside the Area - drawing operation continues and the ARD flag is not set.
Ø 1 1	Drawing operation is suppressed outside the Area - drawing operation continues and the ARD flag is set.
1 0 0	Same as AREA = $\emptyset$ $\emptyset$ $\emptyset$ .
1 Ø 1	When attempting to enter the Area, drawing operation is stopped and the ARD and CED flags are set.
1 1 Ø	Drawing is suppressed inside the Area - drawing operation continues and the ARD flag is not set.
1 1 1	Drawing is suppressed inside the Area - drawing operation continues and the ARD flag is set.

Refer to Appendix J-5 for an example of the execution of a CRCL command using various Area Modes. It is assumed, that the Area Definition Register has been loaded to define the Area bounded by Xmin, Ymin and Xmax, Ymax.

#### 6. Miscallaneous

# 6.1 <u>Miscallaneous Jumper Settings</u>


The RAS/CAS and WRITE timing for the DRAMs of the video memory is specified through the jumper settings of Bl3, Bl4, Bl5, Bl6 and Bl7. B5 controls the synchronization between ACRTC and host accesses to the video RAM.

Note: These jumpers have a default setting and are not user definable.

Jumper B12 has a default setting for enabling horizontal smooth scroll and zooming together (Scroll Mode 1). When using large zoom factors, it could occur that the display jumps to the right side of the display monitor. This phenomen can only be suppressed when horizontal smooth scroll and zooming are not used together. This mode is selected through jumper B12 (Scroll Mode 2). In the scroll mode 2 scrolling is only possible with no magnification.

- Fig. 6-1 shows the jumper locations of B5 and B12 B17 on the SYS68K/AGC-1.
- Table 6-1 lists the default jumper settings.

Figure 6-1: Jumper Location Diagram D



Jumper B12	Jumper B12
Scroll Mode 1	Scroll Mode 2
12 3	1 23
Default Set-up	

Jumpe	r B5	Jump	er Bl3	Jumpe	r B14
10	-1	1	14	16	1
9	2	2	13	15	2
8	3	3	12	14-	3
7	4	4	11	13	4
6	5	5-	10	12	5
		6	9	11	6
		7	8	10	7
				9-	8

Jun	mper 1	в15	Ju	ımper	в17	Jump	er Bl6
1	2	3	1	2	3	8	1
4	5	6	4	5	6	7	2
7	8	9	7	8	9	6	3
10	11-	12	10-	11	12	5	4
13	14	15	13	14	15		
16	17	18	16	17	18		
19	20	21	19	20-	21		
22	23	24					

Table 6-1: <u>Jumper Settings of B5, B12, B13, B14, B15, B16, B17</u>

#### 6.2 Light Pen Interface

The Light pen interface is also realized on the SYS68K/AGC-1. It can be connected via the 15 pin DSUB connector (P4) on the front panel. The light pen must generate a positive or negative TTL-compatible pulse. Jumper B9 specifies the polarity of that pulse.

Jumper B9

Jumper B9

positive Pulse

negative Pulse

1---2 3

1 2---3

Default Set-up

A light pen strobe pulse will occur when the CRT electron beam passes under the light pen during display refresh. When these pulse occur, the contents of the ACRTC display refresh address counter which then will be latched into the Light Pen Address register along with the logical screen (character or graphics) designator.

The various system and ACRTC delays will cause the latched address to differ slightly from the actual light pen position. The light pen address can be corrected using software, based on the system specific delays. Or, if the application does not require the highest light pen resolution, software can `bound' the light pen address by specifying a range of values associated with a given area of the screen.

Table 6-2 shows the pin assignments of connector P4.

Figure 6-2 lists the jumper location of B9.

Note: Only Pins 7 and 8 have to be connected. All other pins must not be connected. These pins are reserved for future enhancements and for usage of multiple AGC-1.

Table 6-2: Pin Assignment of Connector P4

DISP1	1		
/11/03/33/0	2	9	GND
/HSYNC	2	10	64M
CLK31	3		
2CLK	4	11	/64M
		12	NC
/EXSYNC	5	13	NC
	6	13	NC
. 5**	~	14	NC
+5V	7	15	NC
Light Pen	8	_ •	210

# 6.3 External Synchronisation

The SYS68K/AGC-1 allows the sychronization of multiple AGC's (up to 3). The ACRTC may be programmed as a single master or as one of a number of slave devices.


To sychronize multiple AGC's, connect them via P4 (Pin l=5), select through Jumper BlØ the Board as a master or slave device, set jumper Bll for internal or external pixel clock and program the ACRTC respective (in a system with 3 AGC's there exists one master and two slaves).

Jumper BlØ	Jumper BlØ
Master	Slave
12 3	1 23
Default Set-up	

Jumper Bll	Jumper	Bll
Master	Slave	
internal Clock	external	Clock
34	3 4	
21	2 1	
Default Set-up	•	

Fig. 6-2 shows the jumper locations of B10 and B11 on the board. Table 6-2 lists the pin assignments of connector P4.

Figure 6-2: Jumper Location Diagram of BlØ (Light Pen) and Bll



# 6.4 Display Monitor Interface

The display monitor is connected with the SYS68K/AGC-l over the BNC-connectors on the front panel. A composite Sync-signal is mixed on the RGB-outputs and easing the interfacing. The outputs are capable of driving 75 Ohm lines compatible to RS 434. Monitors with separate SYNC-input should be connected with the composite SYNC-output of the SYS68K/AGC-l. The polarity of the SYNC-signal is jumper selectable through jumper B7.

В7 В7


negative polarity positive polarity

1---2 1 2

Default Set-up

Fig. 6-3 shows the jumper location of B7 on the board.

Figure 6-3: Jumper Location Diagram of B7 (SYNCSEL)



		P	

#### 7. Calculating the Screen Parameters

This chapter gives a brief explanation of calculating the screen parameters for a given display monitor and initializing the SYS68K/AGC-l (see also Chapter 8). Before starting the configuration of the timing registers, it is necessary to completely specify the requirements of the display monitor hardware and system design.

Two fundamental points are:

- (1) All horizontal values used by the ACRTC are in units of memory cycles.
- (2) All vertical values are in units of scan lines (rasters)

It is therefore necessary to convert all specifications for the monitor hardware from their time domain values into these units before any registers can be configured.

The timing control RAM (see Chapter 4.9) holds the values that time and configure the display screen.

Fig. 7-1 shows how the display screen is specified in terms of the register values.

For clarification, there follows a worked example. Only the Base Screen will be implemented.

To recap: SYSTEM SPEC

Scan standard 1333 lines interlaced

Scan rate 40 KHz

Field rate 60 Hz

Frame rate 30 Hz

Horizontal resolution 1280 pixels

Vertical resolution 1239 lines

Displayed vertical resolution 1024 lines

Video memory capacity 2M Byte (64 of 64kx4 DRAM)

Video memory cycle period 250 ns


ACRTC clock frequency 8 MHz

Pixel rate 64 Mhz

# Monitor parameters :

Line period	2	25.0	usec
Horizontal Sync width		2.0	usec
Horizontal back porch		2.0	usec
Horizontal front porch		1.0	usec
Vertical Sync width	min.	200	usec
Vertical front porch		99Ø	usec
Vertical back porch	1.	375	msec

Figure 7-1: Display Screen Specification



#### 7.1 Horizontal Timing

SET VIA:

HSYNC = 2.0 usec = 8.0 %

HC

BACK PORCH = 2.0 usec = 8.0 %

HSW

FRONT PORCH = 1.0 usec = 4.0 %

HDS

ACTIVE DISPLAY PERIOD = 20.0 usec = 80.0 %

HDW

LINE PERIOD = 25.0 usec = 100 %

HC

The video memory cycle time is 250 nsec

#### (i) Line Period:

This is set via HC, the Horizontal Cycle Field:

250 nsec

note:

As this is an even number, it is suitable for interlaced operation. HC is loaded with one less than this value, thus:

$$100 - 1 = 99 = $63$$

# (ii) Horizontal Sync Period:

This is set via HSW, the Horizontal Sync Field,

Note:

- This is greater than 3, so it will allow the RCR to be read.

(iii) Horizontal Back Porch:

Set via HDS, the Horizontal Display Start Field.

HDS is loaded with one less than this value, thus:

$$====>$$
 8 - 1 = 7 = \$\text{97} \frac{\text{HDS}}{---} = \frac{\frac{\frac{\text{97}}{\text{7}}}{---}}{---}

(iv) Active Display Period:

Set via HDW, the Horizontal Display Width Field.

HDW is loaded with one less than this value, thus:

====> 
$$80 - 1 = 79 = $4F$$
  $\frac{\text{HDW}}{\text{HDW}} = $4F$ 

(v) Front Porch

This is not specified directly as it is the remainder from the othe values.

Front Porch = HC - (HSW + HDS + HDW)

Note:

This equation uses the values calculated, not the ones loaded because sometimes they are one less.

Front Porch = 25.0 usec - (2.0 usec + 2.0 usec + 20.0 usec)

Summary, the four values are therefore:

- 1. HC = \$63
- 2. HSW = \$08
- 3. HDS = \$07
- $4. \quad HDW = $4F$

HC and HSW are combined in r82 (HSR).

HDS and HDW are combined in r84 (HDR).

This results in the two registers having the following values:

r82 = \$6308

r84 = \$074F

# 7.2 Vertical Timing

Normally, the vertical flyback period occupies about 7% of the vertical period. In the case of 1333 lines system example, 94 lines are lost per frame, that is 47 lines per field. So only 1239 lines can be used for displaying. As the resolution will have 1024 lines, then the front and the back porches will have 100-115 lines. This should place the displayed lines almost centrally on the display monitor tube face.

#### (i) Frame Rasters:

Set by VC, the Vertical Cycle Field;

1333 lines required: V = 1333 cycles per frame

Note:

V = VC for interlaced sync and video mode.

#### (ii) Vertical Back Porch:

Set by VDS, the Vertical Display Start Field;

100 lines required: 100 = \$64

Note:

VDS should be loaded with one less than the value required:

====> 
$$100 - 1 = 99 = $63$$
  $\underline{VDS} = $63$  \_\_\_\_\_ (using interlace sync & video mode)

#### (iii) Vertical Sync Period:

Set by VSW, the Vertical Sync Width Field:

47 lines required per display field (i.e.: 94 lines per display frame).

$$====> \qquad \underline{VSW} = \underline{47} = \underline{\$2F}$$

## (iv) Display Period:

Set by SPØ, the Split Screen Width Field:

1024 lines required: SP0 = 1024 = \$400

Note: Only the Base Screen is in use.

### (v) Front Porch:

This is not specified directly, as it is the remainder from the other values.

Front Porch =  $VC - (VDS + SP\emptyset + 2 \times VSW)$ 

Note: This equation uses values calculated, not the ones loaded, as sometimes these are one less. VSW is specified in lines per field.

Front Porch = 1333 - (100 + 1024 + 94)

Front Porch = 115 lines per frame

As the split screens are not in use, SPl and SPØ does not have to be defined. As the address register auto-increments, it is easier to load these registers r8C and r8E with say, \$0000 than to specifically skip them.

This also applies to the blink control, window display and graphic cursor control registers (see Chapter 4). However, if most of these functions are not to be used, then it is better to skip a continuous group of registers by reloading the address register. The unused functions can be left undefined. The registers so far initialised, (r80 - r8A) are the minimum necessary for the timing control RAM to produce a stable raster timing. The result of the vertical timing calculations are:

VC = \$535 VSW = \$2F

VDS = \$63 SPØ = \$400

VDS and VSW are combined in register r88 (VDR). The result is, that the three register have the following values.

r86 = \$0535 r88 = \$632F

r8A = \$0400

This completes the programming of the Timing Control RAM.

# 7.3 Display Control RAM (rC0 - rEB)

The display format is specified through the use of this registers. In the example that follows, only the Base Screen will be used for simplicity. The other screens do not need to be defined, even it is not enabled. Configuration is further simplified as the character mode (only with the lx-option) is not used and neither are the cursors.

The following therefore, represents the minimum amount of initialization of the Display Control RAM:

rCØ - rC6	Upper screen - not defined
rC8 - rCe	Base screen - to be defined
rDØ - rD6	Lower screen - not defined
rD8 - rDE	Window screen - not defined
rEØ - rE8	Cursor - not defined
rEA	Zoom factor - to be defined
rEB	Light pen - read only

#### Base Screen Definition:

rCA - Memory Width of the Base Screen

The hardware supports 2 Mbyte of video memory. We only need to consider the Base screen.

The display is  $1280 \times 1024$  pixels, each of 4 bits. As the base screen occupies the whole of this, it represents 640 Kbyte of data, nearly a third of the video memory capacity. If no other screen is defined, there are many possibilities for configuring the base screen in relation to the video memory.

The horizontal display width is

 $1280 \times 4 \text{ bits} = 320 \text{ words}$ 

Recall that HDW was set to 80 cycles and using a GAI = +8 and Dual Access Mode 0

$$80 \times 8$$
 $+DW = ----- = 320 \text{ words}$ 

The base screen memory width can be made greater or equal to this value.

(i) If the memory width is made equal to the dislay width MW = 320 words

As the video memory capacity = 1 Mwords it will support:

This will allow vertical scrolling, but no horizontal scrolling.

(ii) If the memory width is made twice that of the display width,  $MW = 2 \times 320 = 640 \text{ words}$ 

Frame buffer capacity = 1 Mwords, so it will support:

This will will allow the display to be scrolled horizontally and vertically.

The offset has both horizontal (X) and vertical (Y) components.

<u>(X)</u>

The memory width is 640 words, the display width is 320 words.

$$640 - 320 = 320$$
 words total margin

Equally divided between left and right margins gives:

$$X = \frac{320}{----} = 160$$
 words, the horizontal offset

Likewise, the memory supports 1638 rasters, the display uses 1024 rasters.

$$1638 - 1024 = 614 \text{ rasters total margin}$$

Equally divided between top and bottom margins give:

Y = 
$$\frac{614}{2}$$
 = 307 rasters, the vertical offset

Choosing the latter result, means that the memory width of the base screen must be set to 640 words:

$$MWB = $280$$

Hence rCA = \$0280

#### Start Address:

If the display screen is to be positioned about central to the video memory, the screen start address must be offset from that of the video memory.

It is now necessary to calculate the word address of the starting point of the screen from these values if offset:

The start of the 308th raster will be 640 words x 307 = 196480 words from the start of memory, adding a horizontal offset of 160 words.

196480 + 160 = 196640 words from the start of memory, because the memory starts at address \$0.

#### Base Screen Start Address = \$30020

This value is split between registers rCC and rCE, because no smooth horizontal scrolling can be applied, the start dot address (SDA) is \$0 because it has a 20 bit range.

Therefore  $\underline{rCC} = \$0003$ 

 $\underline{rCE} = \$0020$ 

#### Zoom Factor - rEA

This is the only remaining part of the Display Control RAM that requires initialization for this minimum configuration example. As no zooming is to be applied, both zoom factor are zero.

rEA = \$0000

This completes the programming of the Display Control RAM.

#### 7.4 Control Registers

The final stage, if initialization involves the 3 control registers CCR, OMR and DCR. The address register does not auto-increment when referencing these control registers, so before each write it is necessary to point to the required control register by suitable loading of the address register.

The preferred order of initialization is:

- (1) Command Control Register (CCR: r02)
- (2) Display Control Register (DCR: r06)
- (3) Operation Mode Register (OMR: rØ4)

Together these registers hold 30 fields of control bits and each must carefully be considered in relation to the application. Chapter 4.9 gives detailed explanation on the function of each field. The following example applies to the example system and represents a simple application for clarity.

#### (1) Command Control Register (r02)

Reset left this register with the value \$8000 i.e.: ABORT set and all others cleared.

#### Bits $7 - \emptyset$ :

Enable/disable the interrupt sources. This example uses polled status to control transfers and so all this can be disabled.

#### Bits 8 - 10:

Graphic Bit Mode, this sets the number of bits per pixel. This example uses 4 bits per pixel, and so the mode is `010` i.e. \$3.

#### Bits 11 - 13:

The DMA control bits, as DMA is not used these are all  $\emptyset$ .

#### Bit 14 PAUSE:

This bit halts the command execution, it must be  $\emptyset$  in order to permit commands to be processed later.

#### Bit 15 ABORT :

Reset left this bit set, it must now be cleared to enable command execution later.

The above values can now be written into the CCR.

The resulting value is thus: CCR = \$0200

#### (2) <u>Display Control Register (r06)</u>

The DCR controls the screen organization and provides 8 bits for video attributes.

Bits ∅ - 3 Colour Look-up Table Control:

In this example LUT  $\emptyset$  is used for display, so this bits must be set to  $\$\emptyset$ .

Bits 4 - 6 Display Mode Control:

Since 4 bits per pixel are displayed, the value of these bits is set to `001' i.e. \$1.

Bits 8 - 13 Split Enables:

As these screens are not used, therefore they not defined, they are all cleared to disable these screens.

Bit 14 Split Enable 1 (Base):

This bit enables the base screen. As this screen is in use, it must be set = \$1.

Bit 15 DISP Control:

The DISP signals, together with the HSYNC and VSYNC signals, allow blanking of the video signals and generation of front and back porches. These can be used for driving display monitors.

DISP 1 provides a combined horizontal and vertical blanking signal for both background and window screens when this bit is set. In fact, this example only uses the base screen, the bit could also be cleared, when DISP1 only applies to the background screen(s) and DISP2 to the window screen.

In order to allow a window screen to be used later, this bit is set to \$1.

Therefore the value of the DCR is:

 $\underline{DCR} = \$C\emptyset1\emptyset$ 

#### (3) Operation Mode Register (rØ4)

Reset left the two most significant bits cleared, but did not change any others.

#### Bits 0 - 1 Raster Scan Mode:

In order to operate in interlace sync & video mode, these must both set i.e.: \$3.

#### Bits 2 - 3 Access Mode:

For improved drawing speed the SYS68K/AGC-1 uses interleaved access mode (DA0), hence these have the value \$2.

# Bits 4 - 6 Graphics Increment Mode:

Because of the hardware structure of the SYS68K/AGC-1 128 bits are obtained from the video memory per display access, hence the addressing must increment by 8 words, so set GAI = \$3.

#### Bits 7 - 12:

These bits are all set to \$0 because of the hardware design of the SYS68K/AGC-1.

# Bit 13 Access Priority:

To avoid disruption of the displayed image due to drawing operations, the display process will be given priority over drawing, hence this bit will be \$0.

#### Bit 14 START:

This bit was left cleared by reset to stop all drawing and displaying. In order to activate these processes, it is necessary to set this bit = \$1.

#### Bit 15 Master/Slave:

As this example system will not be sychronized from an external source, this bit will be set so as the ACRTC acts in master mode.

Therefore the resulting value for the Operation Mode Register is:

#### OMR = \$C03B

The initialisation of the SYS68K/AGC-1 is now completed.

# APPENDIX TO THE HARDWARE USER'S MANUAL

FORCE COMPUTERS Inc./GmbH All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted.

Copyright by FORCE Computers®

A.	SPECIFICATION OF THE SYS68K/AGC-1A-1
В.	MEMORY MAP OF THE SYS68K/AGC-1B-1 B.1. Standard Memory AccessB-1 B.2. Short I/O AccessB-2
С.	ADDRESS ASSIGNMENTS AND MEMORY LAYOUT OF THE DEVICESC-1
D.	CIRCUIT SCHEMATICS OF THE SYS68K/AGC-1D-1
Е.	CONNECTOR PIN ASSIGNMENTS OF THE SYS68K/AGC-1 BOARDSE-1 E.1. Master Board P1
F.	COMPONENT PART LIST OF THE SYS68K/AGC-1 BOARDSF-1
G.	LITERATURE REFERENCE
н.	DEFAULT JUMPER SETTINGSH-1

			1

#### APPENDIX A

#### SPECIFICATION OF THE SYS68K/AGC-1

- 63484 ACRTC with 8 MHz Clock Frequency
- 2 Mbyte dynamic Video-RAM with 120ns access time for up to 2048 \* 2048 pixel (in 4 bit/pixel mode)
- Direct video memory access via VMEbus during display time
- Zoom logic for magnifications in horizontal and vertical direction up to 16
- Smooth scroll logic for vertical and horizontal direction
- Video interface bus for upgrading with character overlay
- 3 Graphic Color Palette AM8151 with 256 entries for each color and 64 MHz Pixel clock
- Bus Interrupt Modul for all local Interrupt sources
- Interrupt handling via programmable interrupt vectors
- Each VMEbus IRQ level can be enabled/disabled via software
- Fully decoding of the address modifiers
- Jumper selectable access for short I/O or standard memory access
- RUN/LOCAL switch for complete isolation
- Fully VMEbus and IEEE Pl014 compatible

- Board Dimensions 234x160mm (9.2x6.3")
No. of Slots used 2
Thickness 38mm (1.39")

....

#### APPENDIX B

### MEMORY MAP OF THE SYS68K/AGC-1

#### STANDARD MEMORY ACCESS

The Board Base Address (BBA) is jumper selectable in 256K steps

Start Address	End Address	Memory Area	
C00000	C35FFF	BIM 68153	
		13.824 times	
C36000	C37FFF	GCP 1 red	
		l 16 times	
C38000	C39FFF	GCP 2 green	
		l 16 times	
C3AØØØ	C3BFFF	GCP 3 blue	
		l 16 times	
C3C000	C3FFFF	ACRTC 63484	
		   4096 times	
C40000	E3FFFF	Video-RAM	
		l l time	

#### APPENDIX B

#### SHORT I/O MEMORY ACCESS

The Board Base Address (BBA) is jumperselectable in 4K steps

Start Address	End Address	Memory Area	
C00000	CØØ5FF	BIM 68153	
		96 times	
C00600	CØØ7FF	GCP l red	
		l times	
C00800	COO9FF	GCP 2 green	
		l times	
CØØAØØ	CØØBFF	GCP 3 blue	
		l times	
COOCOO	COODFF	ACRTC 63484	
·		l 128 times	
only accessible via ACRTC 63484		   Video-RAM 	

#### APPENDIX C

# ADDRESS ASSIGNMENTS AND REGISTER LAYOUT OF THE DEVICES FOR STANDARD MEMORY ACCESS


The BIM Register Layout


Default   Address 	Register Name	Function 	Reset   Value
   C00000 	   CONTROL REGISTER 1	   reserved 	   \$00 
CØØØØ2	CONTROL REGISTER 2	ACRTC Interrupt	\$00
C00004	CONTROL REGISTER 3	   VSYNC Interrupt	   \$00 
C00006	CONTROL REGISTER 4	reserved	   \$00
C00008	VECTOR REGISTER 1	reserved	   \$0F
C0000A	VECTOR REGISTER 2	ACRTC	   \$ØF
CØØØØC	VECTOR REGISTER 3	VSYNC	   \$0F
CØØØØE	VECTOR REGISTER 4	   reserved	   \$ØF


#### The ACRTC Register Layout


Default Address	Register Name	Reset     Value
   C3C000	ADDRESS REGISTER 1	\$FF 23
C3C002	FIFO ENTRY	\$0000   


# APPENDIX D CIRCUIT SCHEMATICS OF THE SYS68K/AGC-1 BOARDS






















	A T	В		C		D	
	^	B				U .	
•	245			710101		0.70	
	D15 1_P3a	D14 1 P3b	D13 1 P3c D12 2 P3c	IAC1B/ 1_P6a	CDACK/ 1 P6b	CAT3 1_P6c	
	LDS/ 2 <sub>— P3a</sub> R/W/ 3 <sub>— P3a</sub>	DBCLK 2P3b MA19 3P3b		CGEN/ 2 P6a CREN/ 3 P6a	AM0	AM42_ P6c P6c	
	VPRZ 4 P3a	MA18 4—P3b	D10 4 P3c	ABEN/ 4 P6a	AM2 4 P6b	RUN/ 4 P6c	
	DGTEO/ 5_ P3a	MA17 5 P3b		AREN/ 5 P6a	OWN1/ 5 P6b	DREGO/ 5 <sub>mP6c</sub>	
	ZCL1 6 <sub>—</sub> P3a	MA16 6 P3b	D8 _6P3c	DMAEN/ 6 P6a	RESET/ 6 P6b	DTAC1/ 6 P6c	
	SPREN 7 P3a	GBPEN/ 7 P3b		IRG1/7 <sub>—P6a</sub>	LWORD/ 7 P6b	DONE/ 7 P6c	
	GND8	DGTE1/ 8 P3b		BDEN5/ 8 P6a	DERR/ 8 P6b	READY/ 8 P6c	
	MRD 9 <sub>□ P3a</sub>	DRAW/ 9_P3b	D5P3c	IRG1B/ 9 <sub>— P6a</sub>	CLK3 9—P6b	ATT3 9—P6c	
	CHR 10_P3a	VDD8 10—P3b	<u>D4</u> 10P3c	DACKO/ 10 P6a	DCEN 10 P6b	AS1/10P6c	
		MA13 11_P3b	D3 11_P3c	DDIR 11_P6a	BR/ 11 P6b	DTACK/ 11_P6c	
	GND   12 P3a	MA12 12P3b	<u>D2 12</u> P3c	LAS/ 12_P6a	CLK2 12 P6b	MA20 12 P6c	
2	SMCYC 13 P3a	MA11 13—P3b	<u>D1 13</u> P3c	CLK31 13_P6a	<sup>13</sup> — P6b	<sup>13</sup> — P6c	
	GBDEN 14 P3a	MA10 14 P3b	<u>D0 14</u> P3c	UDS1/ 14_P6a	ATT7 14 P6b	<sup>1</sup> 4 <u></u> □ P6c	
	BPAEN/ 15 □ P3a	MA9 15 □ P3b	VAS 15 P3c	<sup>15</sup> —P6a	LD4-2 15 <sub>□</sub> P6b	15 <u></u> —P6c	
	BPGEN1 16 P3a	MAB 16 P3b	RCKA 16 P3c	LDS1/ 16_P6a	LD4-1 16_P6b	16 <u></u> — P6c	
	BPGENO 17_P3a	MA14 17 <sub>□ P3b</sub>	W/ 17 <sub>□</sub> P3c	CDC0 17_P6a	17_—P6b	<sup>17</sup> —P6c	
	VTDIR 18—P3a	MA15 18 p3b	CAS/ 18P3c	CDC1 18 P6a	CAT0 18P6b  CAT1 19P6b	<sup>18</sup> — P6c	
7	GND <b>  19</b> □ P3a	VDD7 19P3b	RAS/ 19P3c	<sup>19</sup> — P6a		19P6c	
	<sup>20</sup> □P3a A18	<u>VDD6 20</u> P3b A17	UDS/ 20P3c MA5 21P3c	20_— P6a DSEN1 P6a	CAT2 20 <sub>— P6b</sub> 21 <u>— P6b</u>	<sup>20</sup> ,— P6c <sup>21</sup> ,— P6c	
	A20 22 P3a	A19 22 P3b	MA4 22 P3c	DISP2 22 P6a	22 <u>—</u> P6b	22 <u>—</u> P6c	
	A10 23 <sub>—P38</sub>	A9 23 P3b	MA3 23 □ P3c	23 <sub>— P6a</sub>	23 <sub>— P6b</sub>	HSYNC/ 23 P6c	
	A12 24 p3a	A11 24 <sub>CP3b</sub>	MA2 24 <sub>□ P3c</sub>	24 <sub>-P6a</sub>	CLK1 24 P6b	24 <sub>—P6c</sub>	
	A14 25 P3a	A13 25 P3b		25 <u></u>	25 <u></u> —P6b	25 <u>—</u> P6c	
	A16	A15 26 P3b	MAO 26 P3c	DTAC2/ 26_P6a	26P6b	26P6c	
3	A2 27 <sub>—</sub> P3a	A1 27 p3b	MA6 27_P3c	<sup>27</sup> — P6a	27 <u>—</u> P6b	27 <u>—</u> P6c	
	A428 <sub>— P3a</sub>	A328 <sub>— P3b</sub>	<u>MA7 28</u> ₽3c	28 <u></u> ∟ P6a	28 <u></u> _ P6b	<sup>28</sup> ੁ P6c	
	A6P3a	A5 29 <sub>⊏1</sub> P3b	CLK21 29P3c	<sup>29</sup> _— P6a	<sup>29</sup> _ P6b	<sup>29</sup> _□ P6c	
	A8P3a	<u> А7 30</u> рзь	HSYNC 30_ P3c	<sup>30</sup> ⊏ P6a	<sup>30</sup> ⊏ P6b	<sup>30</sup> ़⊟P6c	
	<u>VDD4</u> 31_ P3a	<u>VDD2 31</u> P3b	<u>-12V 31</u> P3c	<sup>31</sup> _□ P6a	ISIO/ 31_P6b	31P6c	
	<u>VDD5</u> 32 <sub>—</sub> P3a	VDD3 32—P3b	VDD1 32_P3c	<sup>32</sup> _□ P6a	IASIO/ 32 P6b	<sup>32</sup> ़⊏P6c	
		-					
	POOTN/						
	BG00U/ 5-P1b						
	<b>—</b> :						
İ	BG1IN/ 6—P1b BG10U/ 7—P1b						
4	BG2IN/ 8 P1b				DATE NAME		REV.
	8620U/ 9_P1b				21.3.86 S.E./J.B.		HEV.
	BG3IN/ 10 P1b				3.6.86 S.E.	SYS68K/AGC-1A	
	BG30U/ 11_P1b				15.9.86 S.E.		
					FORCE		SHEET
					i i		FROM
L					COMPUTERS		9 SHE
	Α	В		;			15 5,12
































APPENDIX E

# CONNECTOR PIN ASSIGNMENTS OF THE SYS68K/AGC-1 MASTER BOARD P1

PIN   NUMBER	ROW A SIGNAL MNEMONIC	ROW B SIGNAL MNEMONIC	ROW C SIGNAL MNEMONIC
   1   2   3   4	DØØ DØ1 DØ2 DØ3	/BGØIN	DØ8 DØ9 D1Ø D11
5   6   7   8	DØ4 DØ5 DØ6 DØ7	/BGØOUT /BG1IN /BG1OUT /BG2IN	D12 D13 D14 D15
9   10   11   12	GND GND /DS1	/BG3IN /BG3OUT	GND /SYSRESET
13   14   15   16	/DSØ /WRITE GND /DTACK	AMØ	/LWORD AM5 A 23 A 22
17   18   19   20	GND /AS GND /IACK	AM1 AM2 AM3 GND	A21 A2Ø A19 A18
   21   22   23   24	/IACKIN /IACKOUT AM4 AØ7	GND /IRQ7	A17 A16 A15 A14
25   26   27   28	AØ6 AØ5 AØ4 AØ3	/IRQ6 /IRQ5 /IRQ4 /IRQ3	A13 A12 A11 A10
29   30   31   32	AØ2 AØ1 -12V +5V	/IRQ2 /IRQ1 +5VSTDBY +5V	A09 A08 +5V

# CONNECTOR ASSIGNMENTS OF THE AGC-1

# MASTER BOARD P2

PIN NUMBER	ROW A SIGNAL MNEMONIC	ROW B SIGNAL MNEMONIC	ROW C SIGNAL MNEMONIC
1		+5V	
1 2 3		GND	
3 4			
4			
5			
6			
7			
8			
9			
10			
11			
12		GND	
13		+5V	
14			
15			
16			
17			
18			
19			
20			
21			
22		GND	
23			
24			
25			
26			
27			
28			
29		der. Dies des Sant Sant des Ges dem Ges des Ges des Ges des des des des Ges des Ges des des	
30			
31		GND	
32		+5V	

# CONNECTOR ASSIGMENTS OF THE AGC-1 MASTER BOARD P3

PIN	ROW A SIGNAL	ROW B SIGNAL	ROW C SIGNAL
NUMBER	MNEMONIC	MNEMONIC	MNEMONIC
   1   2   3   4	D15 /LDS R/W/ VPRZ	D14 DBCLK MA19 MA18	D13 D12 D11 D10
5	DTGEØ/	MA17	DØ9
6	ZCL1	MA16	DØ8
7	SPREN	GBPEN/	DØ7
8	GND	DGTE1/	DØ6
9	MRD	DRAW/	DØ5
10	CHR	VDD8	DØ4
11	ZPR1/	MA13	DØ3
12	GND	MA12	DØ2
13	SMCYC	MA11	DØ1
14	GBDEN	MA10	DØØ
15	BPAEN/	MA09	VAS
16	BPGEN1	MA08	RCKA
17   18   19   20	BPGENØ VTDIR GND	MA14 MA15 VDD7 VDD6	W/ CAS/ RAS/ UDS/
21	A18	A17	MA 5
22	A20	A19	MA 4
23	A10	A09	MA 3
24	A12	A11	MA 2
25	A14	A13	MA1
26	A16	A15	MAØ
27	A02	A01	MA6
28	A04	A03	MA7
29	AØ6	AØ5	CLK21
30	AØ8	AØ7	HSYNC
31	VDD4	VDD2	-12V
32	VDD5	VDD3	VDD1

# CONNECTOR ASSIGNENTS OF THE AGC-1 MASTER BOARD P4

PIN   NUMBER	SIGNAL   MNEMONIC
1   2   3   4	DISP1 /HSYNC CLK31 2CLK
5	/EXSYNC
6   7   8	+5V LIGHT PEN
9   10   11   12	GND 64M /64M
13   14   15	

# CONNECTOR ASSIGNENTS OF THE AGC-1

#### MASTER BOARD P6

PIN NUMBER	ROW A SIGNAL MNEMONIC	ROW B SIGNAL MNEMONIC	ROW C SIGNAL MNEMONIC
   1   2   3   4	IAC1B/ CGEN/ CREN/ ABEN/	CDACK/ AMØ AM1 AM2	CAT3 AM4 R/W1 RUN/
5   6   7   8	AREN/ DMAEN/ IRQ1/ BDEN5/	OWN1/ RESET/ LWORD/ DERR/	DREQØ/ DTAC1/ DONE/ READY/
9   10   11   12	IRQ1B/ DACKØ/ DDIR LAS/	CLK3 DCEN BR/ CLK2	ATT3 AS1/ DTACK/ MA20
13   14   15   16	CLK31 UDS1/ LDS1/	ATT7 LD4-2 LD4-1	
17   18   19   20	CDCØ CDC1	CATØ CAT1 CAT2	
21   22   23   24	DSEN1 DISP2	CLK1	HSYNC/
25   26   27   28	/DTAC 2		
29   30   31   32		ISIO/ IASIO/	

## $\underline{\text{CONNECTOR}} \ \underline{\text{ASSIGNMENTS}} \ \underline{\text{OF}} \ \underline{\text{THE}} \ \underline{\text{AGC--1}}$

### SLAVE BOARD Pl

PIN NUMBER	ROW A SIGNAL MNEMONIC	ROW B SIGNAL MNEMONIC	ROW C SIGNAL MNEMONIC
i   1   2   3			
4		BGØIN	
5   6   7   8		BGØOUT BG1IN BG1OUT BG2IN	
9   10   11   12	GND GND	BG2OUT BG3IN BG3OUT	GND
13   14   15   16	GND		
17   18   19   20	GND GND	GND	
21   22   23   24	IACKIN IACKOUT	GND	
25   26   27   28			
29   30   31   32	-12V +5V	+5VSTDBY +5V	+5V

# CONNECTOR ASSIGNMENTS OF THE AGC-1

### SLAVE BOARD P2

   PIN   NUMBER 	ROW A SIGNAL MNEMONIC	ROW B SIGNAL MNEMONIC	ROW C SIGNAL MNEMONIC
   1   2   3   4		+5V GND	
5   6   7   8			
9   10   11   12		GND	
13   14   15   16		+5 <b>v</b>	
17   18   19   20			
21   22   22   23   24		GND	
25   26   27   28			
29   30   31   32	·	GND +5V	

#### CONNECTOR ASSIGNMENTS OF THE AGC-1

### SLAVE BOARD P3

PIN	ROW A SIGNAL	ROW B SIGNAL	ROW C SIGNAL
NUMBER	MNEMONIC	MNEMONIC	MNEMONIC
1	D15	D14	D13
2	/LDS	DBCLK	D12
3	R/W/	MA19	D11
4	VPRZ	MA18	D10
5	DTGEØ/	MA17	DØ9
6	ZCL1	MA16	DØ8
7	SPREN	GBPEN/	DØ7
8	GND	DGTE1/	DØ6
9	MRD	DRAW/	DØ5
10	CHR	VDD8	DØ4
11	ZPR1/	MA13	DØ3
12	GND	MA12	DØ2
13	SMCYC	MA11	DØ1
14	GBDEN	MA10	DØØ
15	BPAEN/	MA09	VAS
16	BPGEN1	MA08	RCKA
17 18 19 20	BPGENØ VTDIR GND	MA14 MA15 VDD7 VDD6	W/ CAS/ RAS/ UDS/
21	A18	A17	MA 5
22	A20	A19	MA 4
23	A10	A09	MA 3
24	A12	A11	MA 2
25	A14	A13	MA1
26	A16	A15	MAØ
27	A02	A01	MA6
28	A04	A03	MA7
29	AØ6	AØ5	CLK21
30	AØ8	AØ7	HSYNC
31	VDD4	VDD2	-12V
32	VDD5	VDD3	VDD1

# APPENDIX F COMPONENT PART LIST SYS68K/AGC-1A

<u>ICs</u>

Location	Туре	Manufacturer
J1	   74ALS645-1	   TI
ј ј2	   74ALS645-1	   TI
J3	74ALS645-1	TI
J4	74ALS645-1	TI
J5	74ALS641-1	TI
J6	74LS682	TI, MOT
J7	74LS283	TI, MOT
J8	74LS283	TI, MOT
J9	74LS682	TI, MOT
   J10	74LS125A	TI, MOT
J11	74FØ8	MOT, FAIR, VALVO
J12	74LSØ4	TI, MOT
J13	74LS74	TI, MOT
   J14	74LS32	TI, MOT
J15	74FØ8	MOT, FAIR, VALVO
J16	74ALS645-1	TI
J17	PAL 16L8A	NAT, MMI
J18	PAL 20L10CN	NAT, MMI
J19	PAL 20L10CN	NAT, MMI
ј ј ј	74LS112A	TI, MOT
J21	74AS646	TI
ј ј22	74AS646	TI
ј ј ј	745244	TI, MOT

#### COMPONENT PART LIST SYS68K/AGC-1A

<u>ICs</u>

Location	Type	Manufacturer
ј   J24		NAT, MMI
J25	   74F74	MOT, FAIR, VALVO
J26	74FØ2	MOT, FAIR, VALVO
J27	74LSØ8	MOT, TI
Ј Ј28	74FØ4	MOT, FAIR, VALVO
Ј Ј29	PAL 20L8A	NAT, MMI
J30	74F164	MOT, FAIR, VALVO
ј ј31	68153 BIM	MOT
Ј Ј32	74LS21	TI, MOT
J33	74LS139	TI, MOT
Ј34	74LS112A	TI, MOT
J35	74LSØ8	TI, MOT
J36	74LS85	TI, MOT
J37	74LS74	TI, MOT
J38	7406	TI, MOT
ј39	74LS195A	TI, MOT
J40	74F32	MOT, FAIR, VALVO
J41	74FØ8	MOT, FAIR, VALVO
J42	AM 8151 GCP	AMD
J43	AM 8151 GCP	AMD
J44	AM 8151 GCP	AMD
J45	74F244   	MOT, FAIR, VALVO

<u>ICs</u>

Location	l Type	Manufacturer
   J46	   74F244	   MOT, FAIR, VALVO
J47	74F245	MOT, FAIR, VALVO
J48	74F245	MOT, FAIR, VALVO
J49	PAL 16L8A	NAT, MMI
J50	PAL 16R4A	NAT, MMI
J51	74F245	MOT, FAIR, VALVO
J52	74F175	MOT, FAIR, VALVO
J53	74F257	MOT, FAIR, VALVO
J56	MC 7905	VARIOUS
J57	MC 7905	VARIOUS
J58	MC 7905	VARIOUS
J59	MC 7905	VARIOUS
J60	HD63484 ACRTC	HITACHI
J61	74LS125A	TI, MOT
J62	74ALS645-1	TI
Ј J63	74F04	MOT, FAIR, VALVO
J64	74F241	MOT, FAIR, VALVO
J65	74F163	MOT, FAIR, VALVO
J66	74LS373	TI, MOT
J67	74ALS374	TI
J68	74LS373	TI, MOT
ј   J69 	74ALS374	TI

<u>ICs</u>

Location	Type	Manufacturer
   J70	74Ls375	TI, MOT
J71	74F157	MOT, FAIR, VALVO
J72	F10016	FAIR
J73	F10124	FAIR
J74	74F164	MOT, FAIR, VALVO
J75	F10124	FAIR
J76	74F74	MOT, FAIR, VALVO
J77	MC10125	FAIR, MOT
J78	MC10105	FAIR, MOT
J79	MC10104	FAIR, MOT
J8Ø	74F74	MOT, FAIR, VALVO
J81	74F153	MOT, FAIR, VALVO
J82	PAL 16L8A	NAT, MMI
J83	74F164	MOT, FAIR, VALVO
J84	74F251	MOT, FAIR, VALVO
J85	74F251	MOT, FAIR, VALVO
J86	74F164	MOT, FAIR, VALVO
ј Ј J87	74F164	MOT, FAIR, VALVO
J88	74F251	MOT, FAIR, VALVO
J89	74F251	MOT, FAIR, VALVO
ј ј ј90	74F164	MOT, FAIR, VALVO
ј Ј	74F74	MOT, FAIR, VALVO

<u>ICs</u>

Location	Туре	Manufacturer
]   J92	   74F74	MOT, FAIR, VALVO
J93	74F164	MOT, FAIR, VALVO
   J94	   74F164	MOT, FAIR, VALVO
]   J95	74F164	MOT, FAIR, VALVO
J96	74F86	MOT, FAIR, VALVO
ј Ј97	74FØ4	MOT, FAIR, VALVO

#### RESISTOR NETWORKS

Location	Туре	Manufacturer
Nl	9 * 3.3K OHM	   VARIOUS
N2	9 * 3.3K OHM	VARIOUS
N3	9 * 3.3K OHM	VARIOUS
N4	9 * 3.3K OHM	VARIOUS
<b>N</b> 5	9 * 3.3K OHM	VARIOUS
<b>N6</b>	9 * 3.3K OHM	VARIOUS
N7	9 * 100 OHM	VARIOUS
И8	9 * 33Ø OHM	VARIOUS
N9	9 * 150 OHM	VARIOUS
NlØ	9 * 3.3K OHM	VARIOUS
Nll	9 * 150 OHM	VARIOUS
N12	9 * 27Ø OHM	VARIOUS
N13	9 * 27Ø OHM	VARIOUS
N14	9 * 150 OHM	VARIOUS
El	5 * 27 OHM	10 PIN SLIM LINE
E2	5 * 27 OHM	10 PIN SLIM LINE
Е3	5 * 27 OHM	10 PIN SLIM LINE
E 4	5 * 27 OHM	10 PIN SLIM LINE

#### RESISTORS

Location	T	/pe	Manufacturer
Rl	2.2K O	НM	   VARIOUS
R2	2.2K O	НM	VARIOUS
R3	2.ØK O	HM 1%	VARIOUS
R4	2.ØK O	HM 1%	VARIOUS
R5	2.0K O	HM 1%	VARIOUS
R6	27 0	НM	VARIOUS
R7	27 0	HM	VARIOUS
R8	33Ø O	HM	VARIOUS
R <b>9</b>	22Ø O	нм	VARIOUS
R1Ø	68Ø O	HM	VARIOUS
Rll	l lk o	HM	VARIOUS
R12	l lk o	HM	VARIOUS
R13	68 0	HM	VARIOUS

Note: All resistors are type RGU mini 2.54 RM.

# **CAPACITORS**

	Manufacturer
100 nF KER	VARIOUS
ELKO 220uF/6V	VARIOUS
47 pF	VARIOUS
470 pF + 10%	VARIOUS
100 nF	VARIOUS
10 pF + 10%	VARIOUS
ELKO 100uF/>12V	VARIOUS
5.08mm RM. 10 uf 6.3 V TAN	VARIOUS
220 pF + 10%	VARIOUS
470 pF + 10%	VARIOUS
lnF	VARIOUS
	ELKO 220uF/6V   5.08mm RM.

#### CRYSTALS

ļ	Location	ı	Туре			Manufacturer	
	Ql	   	16.000 MHz		SE,	JAUCH	
	Q2	   	64.000 MHz		SE,	JAUCH	1

# DIODES

Location	Туре	Manufacturer
LD1	   550 - 2206	   LED GREEN
LD2	   550 - 2406	LED RED
LD3	   550 - 2306	LED YELLOW
Dl	   1n 4148	DIODE
Tl	2n 2905	TRANSISTOR
Т2	   2n 2222	TRANSISTOR

Location	Type	Manufacturer
J17	   20 PIN SOCKET	VARIOUS
J18 - J19	24 PIN SLIM     SOCKET	VARIOUS
ј ј24	24 PIN SLIM     SOCKET	VARIOUS
   J29 	24 PIN SLIM   SOCKET	VARIOUS
J31	40 PIN SLIM SOCKET	VARIOUS
J42 - J44	40 PIN SLIM SOCKET	VARIOUS
J49 - J50	20 PIN SOCKET	VARIOUS
J60	64 PIN SLIM SOCKET	VARIOUS
J82	20 PIN SOCKET	VARIOUS

Location	Type	Manufacturer
   P1   	VG MALE   CONNECTOR   96 PIN 90 DEGREE   2 x SCREW 2.5/10   2 x MOTHER 2.5	VARIOUS
   P2       	VG MALE   CONNECTOR   96 PIN 90 DEGREE   2 x SCREW 2.5/10   2 x MOTHER 2.5	VARIOUS
P3	FORCE 983040	VARIOUS
!   P3 !	FORCE 983041	VARIOUS
   P4     	D FEMALE CONNECTOR 15 PIN 90 DEGREE 2 PLATED SCREW 2.9/9.5mm	VARIOUS
   P6     	VG FEMALE   CONNECTOR   96 PIN Nr 983064   2 x SCREW 2.5/10   2 x MOTHER 2.5	VARIOUS (without wire wrap)
   Bl	DW 8	VARIOUS
В2	DW 8	VARIOUS
l   B3	DW 12	VARIOUS
l   B4	DW 16	VARIOUS
l   B5 	DW 10	VARIOUS
I   В6	DW 10	VARIOUS
I   в7 	EW 2	VARIOUS

Location	Туре I	Manufacturer
	<u> </u>	
B8   	TW 15	VARIOUS
B9 	EW 3	VARIOUS
B10	EW 3	VARIOUS
B11	DW 4	VARIOUS
В12	EW 3	VARIOUS
В13	DW 14	VARIOUS
B14	DW 16	VARIOUS
B15	TW 24	VARIOUS
   B16	DW 8	VARIOUS
B17	TW 21	VARIOUS
B18	DW 8	VARIOUS
BNC1	BNC- CONNECTOR	WITH ISOLATED MOUNTING
BNC2	BNC- CONNECTOR	WITH ISOLATED MOUNTING
BNC3	BNC- CONNECTOR	WITH ISOLATED MOUNTING
BNC4	BNC- CONNECTOR	WITH ISOLATED MOUNTING
   Frontpanel	FRBL AGC-lA	VARIOUS
!	PC-Board AGC-lA	VARIOUS
Cooling Panel	   Specially designed	VARIOUS
   SW1	   Switch ATE-lD-RA	KNITTER
   SW2	   Switch ATE-lD-RA	KNITTER
   Bx		VARIOUS
1	1	

<u>ICs</u>

Location	Type	Manufacturer
j J1	   74F138	MOT, FAIR, VALVO
Ј2	74F138	MOT, FAIR, VALVO
ј Ј ј3	74F161	MOT, FAIR, VALVO
   J4	74F244	MOT, FAIR, VALVO
J5	74F244	MOT, FAIR, VALVO
ј ј ј6	74LS374	TI, MOT
J7	74F373	MOT, FAIR, VALVO
]   J8	74LS374	TI, MOT
ј ј ј9	74F374	MOT, FAIR, VALVO
J10	74LS374	MOT, FAIR, VALVO
J11	74F374	MOT, FAIR, VALVO
J12	74LS374	TI, MOT
J13	74F374	MOT, FAIR, VALVO
ј ј J14	74LS374	MOT, FAIR, VALVO
J15	74F374	MOT, FAIR, VALVO
J16	74LS374	MOT, FAIR, VALVO
J17	74F374	MOT, FAIR, VALVO
J18	74LS374	MOT, FAIR, VALVO
J19	74F374	MOT, FAIR, VALVO
ј ј ј20	74LS374	MOT, FAIR, VALVO
ј Ј J21	74F374	MOT, FAIR, VALVO
ј Ј J22	74LS374	MOT, FAIR, VALVO
   J23 	   74F374 	MOT, FAIR, VALVO

<u>ICs</u>

Location	Туре	Manufacturer
   J24	   74LS374	   TI, MOT
J25	   74F374	MOT, FAIR, VALVO
ј ј ј26	74LS374	MOT, FAIR, VALVO
ј ј27	   74F374	MOT, FAIR, VALVO
ј ј ј28	74LS374	MOT, FAIR, VALVO
J29	74F374	MOT, FAIR, VALVO
J30	74LS374	MOT, FAIR, VALVO
J31	74F374	MOT, FAIR, VALVO
ј ј32	74LS374	MOT, FAIR, VALVO
ј ј33	74F374	MOT, FAIR, VALVO
J34	74LS374	MOT, FAIR, VALVO
J35	74F374	MOT, FAIR, VALVO
J36	74LS374	MOT, FAIR, VALVO
ј ј37	74F374	MOT, FAIR, VALVO
J38	   74F374	MOT, FAIR, VALVO
Ј39	74ALS645-1	TI
ј ј ј40	74ALS645-1	TI
J41	74ALS645-1	TI
Ј J42	74ALS645-1	   TI
ј ј ј43	74ALS645-1	   TI
]   J45	74ALS645-1	TI
]   J44	74ALS645-1	TI
J46	74ALS645-1	TI
   J47	   74ALS645-1	   TI

<u>ICs</u>

Location	l Type	Manufacturer
ј	   74ALS645-1	TI
   J49	   74ALS645-1	TI
   J50	74ALS645-1	TI
J51	74ALS645-1	TI
J52	74ALS645-1	TI
J53	74ALS645-1	TI
J54	74ALS645-1	TI
J55	74F74	MOT, FAIR, VALVO
J56	74FØ4	MOT, FAIR, VALVO
J57	74LS244	TI
J58	74F245	MOT, FAIR, VALVO
J59	74F245	MOT, FAIR, VALVO
J60	74AS646	TI
J61	74AS646	TI
J62	74F373	MOT, FAIR, VALVO
J63	74F157	MOT, FAIR, VALVO
J64	74F138	MOT, FAIR, VALVO
J65	PAL 20L8A	MMI, NS
J66	PAL 20L8A	MMI, NS
J67	AM2966	AMD
J68	AM2966	AMD
   J69 	   74F373 	MOT, FAIR, VALVO

<u>ICs</u>

Location	Type	Manufacturer
]   J70	   74F157	MOT, FAIR, VALVO
J71	74F138	   MOT, FAIR, VALVO
J72	PAL 20L8A	   MMI, NS
J73	74F244	MOT, FAIR, VALVO
J74	AM 2966	I AMD
J75	AM 2966	i AMD
J76	74F373	MOT, FAIR, VALVO
J77	74F245	MOT, FAIR, VALVO
J78	74F245	MOT, FAIR, VALVO
J79	41464P-12	HIT
J80	41464P-12	HIT, NEC
J81	41464P-12	HIT, NEC
J82	41464P-12	HIT, NEC
J83	41464P-12	HIT, NEC
J84	41464P-12	HIT, NEC
J85	41464P-12	HIT, NEC
J86	41464P-12	HIT, NEC
ј ј ј87	41464P-12	HIT, NEC
]   J88	41464P-12	HIT, NEC
J89	41464P-12	HIT, NEC
ј Ј Ј90	41464P-12	HIT, NEC
ј ј ј91	41464P-12	HIT, NEC
1	ı	I

<u>ICs</u>

Location	l Type	Manufacturer
J92	   41464P-12	HIT, NEC
J93	   41464P-12	HIT, NEC
J94	   41464P-12	HIT, NEC
Ј Ј95	   41464P-12	HIT, NEC
J96	   41464P-12	HIT, NEC
ј Ј <b>Ј</b> 97	   41464P-12	HIT, NEC
Ј98	   41464P-12	HIT, NEC
J98	   41464P-12	HIT, NEC
J99	   41464P-12	HIT, NEC
   J100	   41464P-12	HIT, NEC
J101	   41464P-12	HIT, NEC
J102	41464P-12	HIT, NEC
J103	41464P-12	HIT, NEC
J104	41464P-12	HIT, NEC
J105	   41464P-12	HIT, NEC
J106	41464P-12	HIT, NEC
   J107	   41464P-12	HIT, NEC
J108	   41464P-12	HIT, NEC
J109	   41464P-12	HIT, NEC
   J110	   41464P-12	HIT, NEC
J111	   41464P-12	HIT, NEC
   J112	   41464P-12	HIT, NEC

<u>ICs</u>

Location	Туре	Manufacturer
J113	   41464P-12	HIT, NEC
   J114	   41464P-12	HIT, NEC
J115	   41464P-12	HIT, NEC
J116	41464P-12	HIT, NEC
J117	41464P-12	HIT, NEC
J118	41464P-12	HIT, NEC
J119	41464P-12	HIT, NEC
J120	41464P-12	HIT, NEC
J121	41464P-12	HIT, NEC
J122	41464P-12	HIT, NEC
J123	41464P-12	HIT, NEC
J124	41464P-12	HIT, NEC
J125	41464P-12	HIT, NEC
J126	41464P-12	HIT, NEC
J127	41464P-12	HIT, NEC
J128	41464P-12	HIT, NEC
J129	41464P-12	HIT, NEC
J130	41464P-12	HIT, NEC
J131	41464P-12	HIT, NEC
J132	41464P-12	HIT, NEC
J133	41464P-12	HIT, NEC
J134	41464P-12	HIT, NEC

<u>ICs</u>

	Location	Type	Manufacturer	
	J135	   41464P-12	HIT, NEC	
	J136	   41464P-12	HIT, NEC	
	J137	   41464P-12	HIT, NEC	
	J138	   41464P-12	HIT, NEC	
	J139	   41464P-12	HIT, NEC	
	J140	   41464P-12	HIT, NEC	
	J141	   41464P-12	HIT, NEC	
	J142	   41464P-12	HIT, NEC	

#### RESISTOR NETWORKS

	Location		Туре	Manufacturer	-   -!
	N1	!	9 * 3.3K OHM	   VARIOUS	
	N2		9 * 3.3K OHM	VARIOUS	
	N3		9 * 470 OHM	VARIOUS	

#### CAPACITORS

-	Location	 	Туре	   	Manufacturer	
	C1 - C69	1	100 nF KER	   	VARIOUS	

Location	l Type	Manufacturer			
J1 - J3	   16 PIN SOCKET	VARIOUS			
J4 - J37	20 PIN STACKED     DIP SOCKET	Т & В			
J38	20 PIN SOCKET	VARIOUS			
J39 - J54	20 PIN STACKED   DIP SOCKET	Т & В			
J55 - J56	14 PIN SOCKET	VARIOUS			
J57 <b>-</b> J59	20 PIN STACKED DIP SOCKET	Т & В			
J60 - J61	24 PIN SLIM   SOCKET	VARIOUS			
J62 - J63	20 PIN STACKED DIP SOCKET	Т & В 			
   J64	l 16 PIN SOCKET	VARIOUS			
J65 - J66	24 PIN SLIM   SOCKET	VARIOUS			
] 	20 PIN STACKED   DIP SOCKET	Г <b>Т</b> & В			
J70 - J71	16 PIN SOCKET	   VARIOUS			
J72	24 PIN SLIM   SOCKET	VARIOUS			
J73 - J142	20 PIN STACKED   DIP SOCKET 	   T&B 			
20 PIN STACKED DIP SOCKETS TOTAL OF 64 PIECES					

Location	Type	Manufacturer
Pl	VG MALE CONNECTOR 2 x SCREW 2.5/10 2 x MOTHER 2.5	FORCE 983039
P2	VG MALE CONNECTOR 2 x SCREW 2.5/10 2 x MOTHER 2.5	FORCE 983038
Р3	VG FEMALE CONNECTOR 96 PIN Nr 983064 2 x SCREW 2.5/10 2 x MOTHER 2.5	VARIOUS   
в1 - в2	   TW 9 	VARIOUS
Frontpanel	   FRBL AGC-1B	   VARIOUS 
	PC-Board AGC-1B JUMPER 3x	VARIOUS   

#### APPENDIX G

#### LITERATURE REFERENCE


Please refer to the following books for further more detailed information.

- 1) User's manual of the 63484 ACRTC, including description of the instructions M-01-85--1.ACRTC(680-1-31) HITACHI
- 3) HD63484 ACRTC APPLICATION NOTE I 680-3-08 HITACHI
- 4) HD63484 ACRTC APPLICATION NOTE II 680-3-07 HITACHI
- 5) VMEbus specifications 2618 S Shannon Tempe Arizona 85282 (602) 966-5936

DEFAULT JUMPER SETTINGS ON THE SYS68K/AGC-1 BOARDS

APPENDIX H


Description	Jumpers	Default	Schematics	See Page
Board Size Selection	в1	1-8   2-7   3 6   4-5	   1-C2 	1-19
Selection	B2	1 8   2 7   3 6   4 5	   1-C3 	1-19
Base Address   Selection   \$C00000	     B3 	1-12   2-11   3-10   4-9   5 8   6 7	       1-D1 	1-9
Address Modifier  Selection  AM-Code = 3D,3E	В4	1-16   2-15   3-14   4 13   5 12   6-11   7 10   8-9	     2-C3   	1-26
Access- Synchronisation Setting	B5	1-10   2 9   3 8   4 7   5 6	     3-A3 	
Short I/O-Access	В6	1-10   2-9   3-8   4-7   5 6	     3-C3 	1-15
CSYNC Polarity	B7	   1-2 	   4-C1	1-127



DEFAULT JUMPER SETTINGS ON THE SYS68K/AGC-1


Description	Jumpers	Default	Schematics	See Page
Blink Switch   Mode	В8	1 2-3   4 5-6   6 7 8   9 10 11	   4-D2 	   1-39 
Light Pen Strobe Polarity	   B9 	   1-2 3 	   5-A3 	   1-123 
Master/Slave       Mode	B10	   1-2 3	   5-A4	   1-126
	в11	1-2   3-4	   6-A1	   1-126
   Scroll Clock	в12	1-2 3	   7-C1 	   1-120 
       BLANK Delay   	в13	1 14   2 13   3 12   4 11   5-10   6 9   7 8	       7-C1 	         
         RAS - Timing   	B <b>14</b>	1 16   2 15   3 14   4 13   5 12   6 11   7 10   8 9	         7-C2   	           
       CAS - Timing   	в15	1 2 3   4 5 6   7 8 9  10 11-12  13-14 15  16 17 18  19 20 21  22 23 24	       7-c3   	           

APPENDIX H



APPENDIX H
DEFAULT JUMPER SETTINGS ON THE SYS68K/AGC-1

Description	Jumpers	Default	Schematics	See Page
Register Timing	в16	1-8   2 7   3 6   4 5	   7-D3 	 
     WRITE - Timing   	в17	1 2 3   4 5 6   7 8 9  10-11 12  13 14 15  16 17 18  19 20-21	       7-D3   	         
   Switch Colour     Mode	B18	1 8   2 7   3-6   4-5	   4-c3 	   1-36 



# THE GRAPHIC COMMAND SUMMARY

# FORCE COMPUTERS Inc./GmbH All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted.

Copyright by FORCE Computers®

# TABLE OF CONTENTS

#### GRAPHIC COMMANDS SUMMARY


1.	Modify Mode Examples	1-1
2.	Operation Mode Examples	2-1
3.	Colour Mode Examples	3-1
	Area Mode Examples	
5.	Graphic Commands	5-1

#### 医外侧侧 医海绵 医二氯甲基甲基甲基甲基

.

#### GRAPHIC COMMANDS SUMMARY


#### 1. Modify Mode



The read data bit positions for which the MASK register contains '1' is REP-LACED with the command parameter modifier data. The result is rewritten to the read data location in the frame buffer.

Figure 6.5(a) REPLACE Modify Mode






The read data bit positions for which the MASK register contains '1' is ORed with the command parameter modifier data. The result is rewritten to the read data location in the frame buffer.


Figure 6.5(b) OR Mofify Mode





The read data bit positions for which the MASK register contains '1' is ANDed with the command parameter modifier data. The result is rewritten to the read data location in the frame buffer.

Figure 6.5(c) AND Modify Mode




1 0 1 0 0

The read data b't positions for which the MASK register contains '1' is EORed with the command parameter modifier data. The result is rewritten to the read data location in the frame buffer.


Figure 6.5(d) EOR Modify Mode

## 2. Operation Mode Examples




One pixel of the frame buffer read data is REPLACED with the corresponding color register data and the result is rewritten to the frame buffer read data location. The dot pointer serves to extract the pixel from the frame buffer word — in this example, 4 bits/pixel.

Figure 6.9(a) REPLACE Operation Mode




One pixel of the frame buffer read data is ORed with the corresponding color register data and the result is rewritten to the frame buffer read data location. The dot pointer serves to extract the pixel from the frame buffer word — in this example, 4 bits/pixel.

Figure 6.9(b) OR Operation Mode




One pixel of the frame buffer read data is ANDed with the corresponding color register data and the result is rewritten to the frame buffer read data location. The dot pointer serves to extract the pixel from the frame buffer word — in this example, 4 bits/pixel.


Figure 6.9(c) AND Operation Mode



One pixel of the frame buffer read data is EORed with the corresponding color register data and the result is rewritten to the frame buffer read data location. The dot pointer serves to extract the pixel from the frame buffer word — in this example, 4 bits/pixel.


Figure 6.9(d) EOR Operation Mode






One pixel of the frame buffer read data is compared with the corresponding one pixel contents of the Color Comparison Register (CCMP). If equal, the read data is replaced with the color data and the result is rewritten to the read data location in the frame buffer. If not equal, the read data (unmodified) is rewritten to the read data location in the frame buffer. The dot pointer serves to extract the pixel from the frame buffer word — in this example, 4 bits/pixel.


Figure 6.9(e) P=CCMP Operation Mode






One pixel of the frame buffer read data is compared with the corresponding one pixel contents of the Color Comparison Register (CCMP). If not equal, the read data is replaced with the color data and the result is rewritten to the read data location in the frame buffer. If equal, the read data (unmodified) is rewritten to the read data location in the frame buffer. The dot pointer serves to extract the pixel from the frame buffer word — in this example, 4 bits/pixel.


Figure 6.9(f)  $P \neq CCMP$  Operation Mode






One pixel of the frame buffer read data is compared with the corresponding one pixel contents of the color data (CL). If the read data is LESS than the color data, the read data is replaced with the color data and the result is rewritten to the read data location in the frame buffer. If the read data is GREATER than or EQUAL to the color data, the read data (unmodified) is rewritten to the read data location in the frame buffer. The dot pointer serves to extract the pixel from the frame buffer word — in this example, 4 bits/pixel.

Figure 6.9(g) P<CL Operation Mode





One pixel of the frame buffer read data is compared with the corresponding one pixel contents of the color data (CL). If the read data is GREATER than the color data, the read data is replaced with the color data and the result is rewritten to the read data location in the frame buffer. If the read data is LESS than or EQUAL to the color data, the read data (unmodified) is rewritten to the read data location in the frame buffer. The dot pointer serves to extract the pixel from the frame buffer word — in this example, 4 bits/pixel.

Figure 6.9(h) P>CL Operation Mode






Figure 6.10 Operation Mode Example

## 3. Colour Mode Examples




If the scanned Pattern RAM bit is equal '0', Color Register 0 (CL0) determines the color information. If the scanned Pattern RAM bit is equal '1', Color Register 1 (CL1) determines the color information.

Figure 6.11(a) Color Mode = 00



If the scanned Pattern RAM bit is equal '0', the drawing operation is suppressed and the frame buffer is not changed. If the scanned Pattern RAM bit is equal '1', Color Register 1 (CL1) determines the color information.

Figure 6.11(b) Color Mode = 01



If the scanned Pattern RAM bit is equal '1', the drawing operation is suppressed and the frame buffer is not changed. If the scanned Pattern RAM bit is equal '0', Color Register 0 (CL0) determines the color information.

Figure 6.11(c) Color Mode = 10





Figure 6.11(d) Color Mode = 11

In the former three color modes (Pattern RAM indirect), the actual color information is stored in the color registers (CL0, CL1) and selection is based on the 0 or 1 bit value during Pattern RAM scanning.


In color mode = 11 (Pattern RAM direct), the Pattern RAM contents are directly used to generate color information. This is accomplished by remapping of the Pattern RAM so that it is interpreted as containing up to 4 by 4 logical pixel color patterns, each of which contains 16 bits of color information.

# 4. Area Mode Examples




Drawing is executed without area checking.

Figure 6.12(a) Area Mode = X00




Drawing is executed as long as the CP (Current Pointer) resides in the defined area. When the drawing operation causes the CP to go outside the defined area, the drawing instruction is terminated and the ARD (Area Detect) and CED (Command End) flags in the Status Register (SR) are set to '1'.

Figure 6.12(b) Area Mode = 001




Wheh the CP (Current Pointer) is outside the defined area, drawing is suppressed but the drawing operation continues. When CP is inside the defined area, drawing operation is enabled. When the drawing instruction execution is completed, the CED (Command End) bit in the Status Register (SR) is set to '1'. The ARD bit (Area Detect) bit in the Status Register is not set to '1' at any time during the drawing instruction execution regardless of whether CP goes inside or outside the defined area.

Figure 6.12(c) Area Mode = 010




This mode is the same as AREA MODE = 010 in that drawing is enabled when CP (Current Pointer) is inside the defined area and suppressed when CP is outside the defined area. However, if at any time during the drawing instruction execution, CP goes outside the defined area, the ARD (Area Detect) bit in the Status Register (SR) will be set to '1'. The ARD bit can be monitored to determine when the CP goes outside the defined area.

Figure 6.12(d) Area Mode = 011




Drawing is executed as long as the CP (Current Pointer) resides outside the defined area. When the drawing operation causes the CP to go inside the defined area, the drawing instruction is terminated and the ARD (Area Detect) and CED (Command End) flags in the Status Register (SR) are set to '1'.

Figure 6.12(e) Area Mode = 101



When the CP (Current Pointer) is inside the defined area, drawing is suppressed but the drawing operation continues. When CP is outside the defined area, drawing operation is enabled. When the drawing instruction execution is completed, the CED (Command End) but in the Status Register (SR) is set to '1'. The ARD bit (Area Detect) bit in the Status Register is not set to '1' at any time during the drawing instruction execution regardless of whether CP goes inside or outside the defined area.

Figure 6.12(f) Area Mode = 110



This mode is the same as AREA MODE = 110 in that drawing is enabled when CP (Current Pointer) is outside the defined area and suppressed when CP is inside the defined area. However, if at any time during the drawing instruction execution, CP goes inside the defined area, the ARD (Area Detect) bit in the Status Register (SR) will be set to '1'. The ARD bit can be monitored to determine when the CP goes inside the defined area.

Figure 6.12(g) Area Mode = 111

TYPE	MNEMONIC	COMMAND NAME	OPERATION CODE	PARAMETER	# (words)	~ (cycles)
	ORG	Origin	0 0 0 0 0 1 0 0 0 0 0 0 0 0 0	DPH DPL	3	8
Register	WPR	Write Parameter Register	0 0 0 0 1 0 0 0 0 0 0 RN	D	2	6
Access	RPR	Read Parameter Register	0 0 0 0 11 1 0 0 0 0 0 RN		1	6
Command	WPTN	Write Pattern RAM	0 0 0 1 1 0 0 0 0 0 0 0 PRA	n D <sub>1</sub> ,,D <sub>n</sub>	n+2	4n+8
	RPTN	Read Pattern RAM	0 0 0 1 1 1 0 0 0 0 0 0 PRA	n	2	4n+10
	DRD	DMA Read	0 0 1 0 0 1 0 0 0 0 0 0 0 0 0	AX AY	3	(4x+8)y+12[x·y/81]+(62~68)
	DWT	DMA Write	0 0 1 0 1 0 0 0 0 0 0 0 0 0 0	AX AY	3	$(4x+8)y+16[x\cdot y/8\uparrow]+34$
	DMOD	DMA Modify	0 0 1 0 1 1 0 0 0 0 0 0 0 MM	AX AY	3	$(4x+8)y+16[x\cdot y/8\uparrow]+34$
1	RD	Read	0 1 0 0 0 1 0 0 0 0 0 0 0 0 0		1	12
Data Transfer	WT	Write	0 1 0 0 1 0 0 0 0 0 0 0 0 0 0	D	2	8
Command	MOD	Modify	0 1 0 0 1 1 0 0 0 0 0 0 0 MM	D	2	8
00,,,,,,	CLR	Clear	0 1 0 1 1 0 0 0 0 0 0 0 0 0 0	D AX AY	4	(2x+8)y+12
	SCLR	Selective Clear	0 1 0 1 1 1 0 0 0 0 0 0 0 MM	D AX AY	4	(4x+6)y+12
	CPY	Сору	0 1 1 0 S DSD 0 0 0 0 0 0 0 0	SAH SAL AX AY	5	(6x+10)y+12
	SCPY	Selective Copy	0 1 1 1 S DSD 0 0 0 0 0 MM		5	(6x+10)y+12
	AMOVE	Absolute Move	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		3	56
	RMOVE	Relative Move	1 0 0 0 0 1 0 0 0 0 0 0 0 0 0		3	56
	ALINE	Absolute Line	1 0 0 0 1 0 0 0 AREA COL OPM	X Y	3	P·L+18
	RLINE	Relative Line	1 0 0 0 1 1 0 0 AREA COL OPM	dX dY	3	P·L+18
	ARCT	Absolute Rectangle	1 0 0 1 0 0 0 0 AREA COL OPM	X Y	3	2P(A+B)+54
	RRCT	Relative Rectangle	1 0 0 1 0 1 0 0 AREA COL OPM	dX dY	3	2P(A+B)+54
	APLL	Absolute Polyline	1 0 0 1 1 0 0 0 AREA COL OPM	n X1, Y1, Xn, Yn	2n+2	Σ[P·L+16]+8
	RPLL	Relative Polyline	1 0 0 1 1 1 0 0 AREA COL OPM	n dX1, dY1, . dXn, dYn	2n+2	Σ[P·L+16]+8
	APLG	Absolute Polygon	1 0 1 0 0 0 0 0 AREA COL OPM	n X1, Y1, Xn, Yn	2n+2	Σ[P·L+16] +P·Lo+20
	RPLC	Relative Polygon	1 0 1 0 0 1 0 0 AREA COL OPM	n dX1, dY1,dXn, dYn	2n+2	Σ[P·L+16]+P·Lo+20
Graphic	CRCL	Circle	1 0 1 0 1 0 0 C AREA COL OPM	r	2	8d+66
Command	ELPS	Ellipse	1 0 1 0 1 1 0 C AREA COL OPM	a b dX	4	10d+90
	AARC	Absolute Arc	1 0 1 1 0 0 0 C AREA COL OPM	Xc Yc Xe Ye	5	8d+18
	RARC	Relative Arc	1 0 1 1 0 1 0 C AREA COL OPM	dXc dYc dXe dYe	5	8d+18
	AEARC	Absolute Ellipse Arc	1 0 1 1 1 0 0 C AREA COL OPM	a b Xc Yc Xe Ye	7	10d+96
	REARC	Relative Ellipse Arc	1 0 1 1 1 1 0 C AREA COL OPM	a b dXc dYc dXe dYe	7	10d+96
	AFRCT	Absolute Filled Rectangle		X Y	3	(P·A+B)B+18
	RFRCT	Relative Filled Rectangle	1 1 0 0 0 1 0 0 AREA COL OPM	dX dY	3	(P+A+B)B+18
1	PAINT	Paint	1 1 0 0 1 0 0 E AREA COL OPM		1	(18A+102)B-58 *1)
	DOT	Dot	1 1 0 0 1 1 1 0 0 AREA COL OPM		1	8
	PTN	Pattern	1 1 0 1 SL SD AREA COL OPM	SZ *2)	2	(P·A+10)B+20
1	AGCPY	Absolute Graphic Copy	1 1 1 0 S DSD AREA 0 0 OPM	Xs Ys DX DY	5	((P+2)A+10)B+70
	RGCPY	Relative Graphic Copy	1 1 1 1 S DSD AREA 0 0 OPM	dXs dYs DX DY	5	((P+2)A+10)B+70

<sup>\*1)</sup> In case of rectangular filling


<sup>\*2)</sup> SZ: SZy SZx SZy, SZx: Pattern Size
n: number of repetition x/y: drawing words of x-direction/y-direction
E: [E=0 (stop at Edge color), E=1 (stop at excepting Edge color)] C: [C=1 (clock wise), C=0 (reverse)] [1]: rounding up  $P = \begin{cases} 4: OPM-000 \sim 011 \\ 6: OPM-100 \sim 111 \end{cases}$ 

		ORC	}
[1] ORG (Origin)		PAGE	ORG-1
< FUNCTION> Associates a logical X-Y screen origin with a physical frame buffer address. < MNEMONIC> ORG DPH,DPL	<b>i</b> -	TYPE	Register Access Command
COMMAND CODE hexadecimal notation  15	EXE	RD NUMI In=3 CUTION n=8	
< DESCRIPTION>			

The ORG command must be issued to the ACRTC prior to graphic drawing. ORG defines the logical X-Y coordinate origin upon which all graphic drawing addresses are based and sets the screen number in which to draw.

The DPH and DPL (Drawing Pointer High, Low) parameters establish the physical address in the frame buffer at which the origin is set. This physical address is composed of the following three components — DN (Screen Number) is a screen designator, DPAH, DPAL (Drawing Pointer Address High, Low) is a 20 bit address selecting one of 1 megawords in the frame buffer and DPD (Drawing Pointer Dot) specifies the bit field associated with the addressed logical pixel.

The ORG command initializes the Drawing Pointer (DP) to the origin and clears the Current Pointer (CP).



- The origin address of the X-Y coordinates is set with the 20-bit linear address using to DPAH and DPAL.
- DPD determines the dot position in 16-bit data addressed by DPAH/DPAL.
- DN sets screen number for drawing.


Figure C1-1 ORG

**ORG** ORG (Origin) PAGE ORG-3 <EXAMPLE> The origin for the Upper screen (screen number 0) is set to bit position 4-7 at frame buffer word address \$25. 4 bits per logical pixel and Memory Width (MW) = \$10 are assumed. COMMAND CODE 15 00000100000000000 (\$ 0 4 0 0) **COMMAND PARAMETERS** 15 00000000000000000 (\$0000) 15 0000001001010100 (\$0254) Figure C1-2 ORG Execution Example

		WPF	<u> </u>
[2] WPR (Write Parameter Register)		PAGE	WPR-1
< FUNCTION > Write the contents of the Drawing Parameter Registers.  < MNEMONIC > WPR (RN) D		TYPE	Register Access Command
<pre> <format>  COMMAND CODE</format></pre>	WORI Wn EXECT	er Ycles	
15 0 D (Data)			
< DESCRIPTION >     The Drawing Parameter Register number to be written is sp Number) field of the op-code. The contents of the parameter (D) is ister.	ecified written	in the F to the s	N (Register elected reg-

	WPI	R
WPR (Write Parameter Register)	PAGE	WPR-2
< EXAMPLE> The value \$1111 is written to the CL1 (Color 1) of the drawing p	arameter registe	er.
COMMAND CODE		
150		
00001000000001 (\$0801)		
COMMAND PARAMETERS		
15 0		
000100010001 (\$111)		
Color Register> RN=01 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 Figure C2-1 WPR Execution Example		
rigure C2-1 WPK Execution Example		

		RPF	<u> </u>
[3] RPR (Read Parameter Register)		PAGE	
< FUNCTION > Read the contents of the Drawing Parameter Registers.  < MNEMONIC > RPR (RN)		TYPE	Register Access Command
<pre> COMMAND CODE</pre>	EXE	RD NUMI	
CDESCRIPTION > The Drawing Parameter Register number to be read is specified in the field of the command code. After execution, the contents of the specified ister is loaded into the Read FIFO.			



				WPI	ΓN
[4] WPTN (Write Pattern RAM)			Р	AGE	WPTN-1
< FUNCTION > Write data to the Pattern RAM.  < MNEMONIC > WPTN (PRA) n, D1, D2, Dn			Т	YPE	Register Access Command
< FORMAT>  COMMAND CODE  15  0 0 0 1 1 0 0 0 0 0 0 0 PRA	0 ]	exadecimal notation (\$ 1 8 0 X)	WORD NUMBER Wn=n+2  EXECUTION CYCLI Cn=4n+8		2 I CYCLES
15 n (Number of Words)  15 D1 (Pattern Data)	o ] o				
15 : Dn (Pattern Data)	o ]				


#### < DESCRIPTION>

WPTN command is used to write data into the Pattern KAIVI.

Pattern RAM Address (PRA) of 0~\$F is allocated to the Pattern RAM and each PRA represents 1 word (16 bits) of pattern RAM.

The PRA (Pattern RAM Address) field of the command code selects the Pattern RAM word-address at which writing starts. The first parameter is n, the number of words to be written. This is followed by n data words (D1-Dn).

For the 8-bit interface, 1 word is divided into high and low bytes. The pattern data is sent in the order of the high byte, then the low byte. The first parameter n must be set to (the number of words)  $\times$  2. (In this case writing in unit of byte is not allowed.)



		RPT	N
[5] RPTN (Read Pattern RAM)		PAGE	RPTN-1
< FUNCTION> Read Data from the Pattern RAM.  < MNEMONIC> RPTN (PRA) n		TYPE	Register Access Command
COMMAND CODE       hexadecimal notation         15       0         0 0 0 1 1 1 0 0 0 0 0 0 PRA       (\$ 1 C 0 X)         COMMAND PARAMETERS       0         15       0         n (Number of word)	EX	ORD NUME 2 ECUTION Cn=4n+	N CYCLES


#### < DESCRIPTION>

RPTN command is used to read the data in the Pattern RAM.

Pattern RAM address (PRA) of \$0~\$F is allocated to the Pattern RAM and each PRA represents 1 word (16 bits) of Pattern RAM.


The PRA (Pattern RAM Address) field of the command code select the Pattern RAM word address at which reading starts. The parameter n specifies the number of words to be read. The specified Pattern RAM contents are loaded into the Read FIFO.

For the 8 bit interface, 1 word of the pattern RAM is divided into high and the low bytes. The pattern data is put into the Read FIFO in the order of the high byte, the low byte.



		DRD	)
[6] DRD (DMA Read)		PAGE	DRD-1
< FUNCTION> Transfer data from the frame buffer to the MPU system memory.  < MNEMONIC> DRD AX, AY		TYPE	Data Transfer Command
<pre> COMMAND CODE</pre>	EXEC	RD NUME (n=3) CUTION ( (4x+8)y + (62~ x =  AX y =  AY	EYCLES $t + 12 \left( \frac{x \cdot y}{8} \right)$ $68)$ $t + 1$
OESCRIPTION > DRD command causes the ACRTC to enter DMA Data Transfer M will control the external DMAC to transfer data (in unit of words) from the frame buffer to the MPU memory. The frame buffer data origin must be Write Pointer (RWP). The parameters of the command define the frame units of physical frame buffer words. At the end of DRD command executive. RWPe.	he rect e pred buffer	angular a lefined in r area to l	rea in the the Read be read in

# DRD (DMA Read) PAGE DRD-2



\* If minus values are set in AX and AY, the read direction becomes negative.

## <NOTE>

The status of the ACRTC Read FIFO should be checked to insure the Read FIFO is empty before the DRD command is issued. If any data is in the Read FIFO before the DRD command issued, that data is read out incorrectly by the DMAC as the first data of the DRD command.

#### Reading direction

- (1) X:+, Y:+
- (2) X:+, Y:-
- (3) X:-, Y:+
- (4) X:- Y:-










	t and the second second second second second second second second second second second second second second se	DW.	Τ
[7] DWT (DMA Write)		PAGE	DWT-1
< FUNCTION > Transfer data from the MPU system memory to the frame but < MNEMONIC > DWT AX, AY	ffer.	TYPE	Data Transfer Command
COMMAND CODE       hexadecimal notation         15       0         0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0       (\$ 2 8 0 0)         COMMAND PARAMETERS         15       0         AX         15       0         AY	WORD NUN Wn=3  EXECUTION Cn= $(4x+$ $+34$ $\begin{cases} x = \\ y = \end{cases}$	CYCLES 8)y+10	$3\left[\frac{xy}{8}\right]$

DWT command causes the ACRTC to enter DMA Data Transfer Mode in which the ACRTC will control the external DMAC to transfer data (in unit of words) from the MPU memory to the rectangular area in the frame buffer. The frame buffer data origin must be predefined in the Read Write Pointer (RWP). The parameters of the command (AX, AY) define the frame buffer area to be written in units of physical frame buffer words. At the end of DWT command execution, RWP will be set to RWPe.

# **DWT DWT (DMA Write)** PAGE DWT-2



System Memory

ACRTC

Frame Buffer

\* For AX and AY, negative value can also be set.

# <NOTE>

After DWT is issued, no further commands should be issued until the DMA data is transferred and the DWT command terminates.

Writing direction

(1) X:+, Y:+ (2) X:+, Y:- (3) X:-, Y:+









			DMC	OD
[8] DMOD (DMA Modify)			PAGE	DMOD-1
<pre><function> Transfer data from the MPU system memoral ject to logical modification. </function></pre> <pre><mnemonic> DMOD (MM) AX, AY</mnemonic></pre>	ry to the frame bu	uffer sub-	TYPE	Data Transfer Command
<pre><format> COMMAND CODE 15</format></pre>	hexadecimal notation (\$ 2 C O X)	WORD NUM Wn=3  EXECUTION Cn=(4x +3  x= y=	N CYCLES + 8)y+ 1	$6\left(\frac{xy}{8}\right)$


# < DESCRIPTION>


DMOD causes the ACRTC to enter DMA Data Transfer Mode in which the ACRTC will control the external DMAC to modify data in the rectangular area in the frame buffer using data in the MPU memory (in unit of words). The frame buffer data origin must be predefined in the Read Write Pointer (RWP). The parameters of the command (AX, AY) define the frame buffer area to be written in units of physical frame buffer words. At the end of DMOD command execution, RWP will be set to RWPe.

The MM (Modify Mode) field of the command code specifies the DMA data transfer modify mode. Each pixel transferred from MPU system memory is logically operated on the corresponding pixel from the frame buffer, and the result is rewritten to the frame buffer. Logic operation can be enabled and disabled on a bit by bit basis based on the contents of the MASK register.


# DMOD **DMOD (DMA Modify)** PAGE DMOD-2 RWPe Write Mask BMLU RWP System Memory ACRTC Frame Buffer <NOTE> Afrer DMOD is issued, no further commands should be issued until the DMA data is transferred and the DMOD command terminates.


		RD	
P] RD (Read)		PAGE	RD-1
< FUNCTION> Read one word of data from the frame buffer and load the word into Re FIFO.  MNEMONIC> RD	ad	TYPE	Data Transfer Command
COMMAND CODE hexadecimal notation 15 0 01000100000000000 (\$4400)  COMMAND PARAMETER - NON -	WORD NUMBER Wn=1  EXECUTION CYCLES Cn=12		
< DESCRIPTION >     RD reads one word (16 bits) of data from the frame buffer. The be read must be predefined in the Read Write Pointer (RWP) befo issued. The results are loaded into the Read FIFO.     The result may be read from the Read FIFO by the MPU anytime a issued. If the Read FIFO is full when the command is executed, the ACR until space becomes available in the Read FIFO.     At the end of the RD command execution, the ACRTC increments	re the Ifter th TC wil	RD con e RD cor l enter a v	nmand is





		WT	
[10] WT (Write)		PAGE	WT-1
< FUNCTION> Write one word of data to the frame buffer.  < MNEMONIC> WT D		TYPE	Data Transfer Command
COMMAND CODE hexadecimal notation  15 0 EXEC		RD NUMBER /n=2 CUTION CYCLES n=8	
VT writes one word (16 bits) of data to the frame buffer. The fr written must be predefined in the Read Write Pointer (RWP) before issued. The command parameter (D) is the data to be written. At the end of the WT command execution, the ACRTC incremental across the command execution.	re the	WT cor	mmand is






		MOI	D
[11] MOD (Modify)		PAGE	MOD-1
< FUNCTION > Perform logical operation on one word in the frame buffer.  < MNEMONIC > MOD (MM) D		TYPE	Data Transfer Command
COMMAND CODE       hexadecimal notation         15       2 1 0         0 1 0 0 1 1 0 0 0 0 0 0 0 MM       (\$ 4 C 0 X)         COMMAND PARAMETER         15       0         D (16 bits)	EXI	DRD NUN Wn=2 ECUTION Cn=8	MBER CYCLES

# < DESCRIPTION >

The MM (Modify Mode) field of the command code specifies the data transfer modify mode. This command performs logical operation on one word in the frame buffer with the data given the parameter and writes the result back in the frame buffer. The frame buffer word address to be modified must be predefined in the Read Write Pointer (RWP).

The word is read from the frame buffer, then the logical operation defined by MM is performed between the data read from the frame buffer and the command parameter (D) for those bits not masked in the MASK register, and the result is rewritten to the frame buffer.

At the end of the MOD command execution, the ACRTC increments the RWP by one.





- The frame buffer 20-bit linear address is separated into high order RWPH (8 bits) and loworder RWPL (12 bits).
- Specify the Screen No. where drawing is executed.

# Figure C11-1 RWP Set


## <EXAMPLE>


OR all bits of the frame buffer word at physical address \$56 with the 16-bit data word \$AAAA. MM = 01 specifies OR modify mode. All bits are selected for logical operation by assuming the MASK register to \$FFFF. For this example, Memory Width (MW) is assumed to be \$10.






	[	CLR	
[12] CLR (Clear)	PA	GE	CLR-1
< FUNCTION> Initialize a frame buffer area with a data in the command parameter.  < MNEMONIC> CLR D, AX, AY	ТҮІ	PE	Data Transfer Command
COMMAND CODE hexadecimal notation	(x =	1 ON C 2x+8  AX	
< DESCRIPTION>     The frame buffer area defined by the physical origin (RWP) and word address (AX and AY) parameters is filled with the data parameter (I Since the ACRTC performs the clear using 16 bit words, multiple lipixel then 4 pixels) are cleared in one access. D is normally specified to (if 4 bits/pixel then 4 copies) of the color information for a single color clear At the end of CLR command execution, RWP will be set to RWPe.	o). Ogical p contain	ixels	(if 4 bits/







			SCL	R
13] SCLR (Selective Clear)			PAGE	SCLR-1
< FUNCTION > Initialize a frame buffer area with a consmodification.  < MNEMONIC > SCLR (MM) D, AX, AY	stant value subject to lo	gical	TYPE	Data Transfer Command
<format></format>		1	RD NUM	BER
COMMAND CODE	hexadecimal notation			
15 C	)	EXECUTION CYCLES		
0101110000000000	(\$ 5 C O X)	i	n = (4x +	-
COMMAND PARAMETERS			$\begin{cases} x =  A\rangle \\ y =  A\rangle \end{cases}$	(   + 1 (   + 1
15	)		<u> </u>	·
D (16 bits)				
15	)			
AX (16 bits)				
15	)			
	7			

The MM (Modify Mode) field of the command code specifies the data transfer modify mode. The frame buffer area defined by the RWP origin and the physical frame buffer word address (AX and AY) parameters is selectively cleared. The contents of the frame buffer are read, and that data is logically operated on with the D parameter (excepts bits masked in the MASK register) using the logical operation defined by MM. The result is rewritten to the frame buffer.

Since the ACRTC performs the selective clear using 16-bit words, multiple logical pixels (if 4 bits/pixel then 4 pixels) are cleared in one access. D is normally specified to contain multiple copies (if 4 bits/pixel then 4 copies) of the color information for a single color selective clear.

At the end of SCLR command execution, RWP will be set to RWPe.




Figure C13-1 Command Parameter Set


The operation is specified by the above operation mode, and is set with bits 1, 0 in the command code.

This command can be utilized for clearing the character code, the specific attribute bits, and the specific color plane in the graphic display.

The RWP needs to be specified in advance as follows.

DN:

DN	Screen Number
00	Upper Screen
01	Base Screen
10	Lower Screen
11	Window Screen



- The frame memory is a 20-bit linear address separated into high order RWPH (8 bits) and low order RWPL (12 bits).
- Specify the Screen No. where drawing is executed.

Figure C13-2 RWP Set

	SCL	R
SCLR (Selective Clear)	PAGE	SCLR-3

# <EXAMPLE>

For this example 4 bits per logical pixel is used, the Memory Width (MW) is \$10, the MASK register contains \$F0F0 and the selective clear operation is to start at address \$56 on screen 0.

Based on MM, a logical operation (REPLACE, OR, AND or EOR) is defined and SCLR is executed as shown.

# 

Figure C13-3 Examples of RWP and MASK Setting





Figure C13-4 Notation of Data

	SCL	R
CLR (Selective Clear)	PAGE	SCLR-4
EXECUTION EXAMPLE>		L
COMMAND CODE		
150		
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		
COMMAND PARAMETERS		
0		
000100010001 (\$1111)		
0 (2.7.7.2)		
1 1 1 1 1 1 1 1 1 1 1 1 0 0 (\$ FFFC)		
150		
1 1 1 1 1 1 1 1 1 1 1 0 1 0 (\$ F F F A)		



		CPY	
[14] CPY (Copy)		PAGE	CPY-1
<pre>&lt; FUNCTION&gt;   Copy frame buffer data from one area (source area) to another a   (destination area). &lt; MNEMONIC&gt;   CPY (S, DSD) SAH, SAL, AX, AY</pre>	rea	TYPE	Data Transfer Command
COMMAND CODE       hexadecimal notation         15       12 11 10 8 7       0         0 1 1 0 S D S D 0 0 0 0 0 0 0 0 0       (\$ 6 X 0 0)         COMMAND PARAMETERS         15       8 7       0         0 0 0 0 0 0 0 0 SAH (8 bits)         15       0         SAL (12 bits)       0 0 0 0 0         15       0         AX (16 bits)       0	Wn EXEC Cn=	D NUMBI 1=5 UTION C = (6x+1 1 =  AX 2 =  AY	YCLES 0)y+12  + 1

# < DESCRIPTION>

The parameters to the command define the source area. The RWP must be predefined to point to the destination area (including screen number). The source area resides in the same screen as that of the destination area as defined in RWP.

The source area is defined by the origin address (SAH/SAL) and physical frame buffer word (AX and AY) dimensions.

To allow rotation and proper operation for overlapping during copying, the command code contains fields which define the source and destination scanning direction. The S (Source Scan Direction) and DSD (Destination Scan Direction) fields of the command code define the source and destination scanning direction respectively as shown next page.


At the end of the CPY command, RWP is set to RWPe.

(1) Pss (SAH, SAL) is set to be a 20-bit linear address separated into 2 words, high order SAH (8 bits) and low order SAL (12 bits).

RWP:

DN:


DN	Screen Number
00	Upper Screen
01	Base Screen
10	Lower Screen
11	Window Screen




The frame buffer 20-bit linear address is separated into high order RWPH (8 bits) and low order RWPL (12 bits).

Specify the Screen No. where drawing is executed.

Figure C14-1 Pss and RWP Set





As shown in Table C14-2, the scanning direction in frame buffer of the destination area is decided by the relation between bit 10 to 8 in the command code and the RWP.

Upon termination of the command, RWPe, end point of the RWP moves as shown in Table C14-2.

#### Relation to Linear Address

Fig. C14-2 provides the relation between CPY and specified value when S=1 and DSD = 000.





Figure C14-2 Relations with Linear Addresses

		CPY	
CPY (Copy)		PAGE	CPY-5
<b>EXAMPLE</b> >    For this example 4 bits per logical pixel is use operation source area (SAH/SAL) start is frame but (RWP) start is frame buffer address \$BO on screening direction is specified as DSD = 000.	uffer address \$89 while the co een O.	opy destin	ation area
RWP			
15 0	(\$ 0 0 0 0)		
15 0	(\$ O B O O)		
Figure C14-3 Example of	Read Write Pointer Setting	l	
COMMAND CODE			
15 0	(\$ 6 8 0 0)		
COMMAND PARAMETERS			
15 0	(\$ 0 0 0 0)		
15 0 0 0 0 1 0 0 0 1 0 0 1 0 0 0	(\$ 0 8 9 0)		
15 0	(\$ 0 0 0 3)		
15 0	(\$ 0 0 0 6)		



		so	PY
[15] SCPY (Selective Copy)		PAGE	SCPY-1
<b>FUNCTION</b> >    Copy frame buffer data from one area (source area) (destination area) subject to logical modification. The stination areas must reside on the same screen. <b>MNEMONIC</b> > SCPY (S, DSD, MM) SAH, SAL, AX, AY	- 1	TYPE	Data Transfer Command
FORMAT >       COMMAND CODE       hexadecontaitor         15       11 10 8 7       2 1 0         0 1 1 1 S D S D 0 0 0 0 0 0 M M       (\$ 7 X 0)	Wn=	NUMBEI = 5	3
COMMAND PARAMETERS	EXECU	TION CY : (6x+10	
0 0 0 0 0 0 0 0 SAH (8 bits)		=  AX   =  AY	•
15 0 SAL (12 bits) 0 0 0 0		12.23	
15 O AX (16 bits)			
15 O AY (16 bits)			

## < DESCRIPTION>

The parameters to the command define the source area. The RWP must be predefined to point to the destination area (including screen number). The source area resides in the same screen as that of the destination area as defined in RWP.

The source area is defined by the origin address (SAH/SAL) and physical frame buffer word (AX and AY) dimensions.

To allow rotation and proper operation for overlapping during copying, the command code contains fields which define the source and destination scanning direction. The S (Source Scan Direction) and DSD (Destination Scan Direction) fields of the command code define the source and destination scanning direction respectively as shown next page.

The MM (Modify Mode) field of the command code specifies the data transfer modify mode. Based on MM, logical operation is performed (except for bits masked in the MASK register) between the source data and the destination data, and the result is written to the destination.


At the end of the CPY command, RWP is set to RWPe.

SCPY (Selective Copy)

PAGE SCPY-2

The source address and Read/Write Pointer need to be specified as follows prior to the execution.

#### Pss:




(1) Pss (SAH, SAL) is set to be a 20-bit linear address separated into 2 words, high order SAH (8 bits) and low order SAL (12 bits).

# DN:

DN	Screen Number
00	Upper Screen
01	Base Screen
10	Lower Screen
11	Window Screen


# RWP:




The frame buffer 20-bit linear address is separated into high order RWPH (8 bits) and low order RWPL (12 bits).

Specify the Screen No. where drawing is executed.

Figure C15-1  $P_{SS}$  and RWP Set



			SCP	Y
SCPY (Selective Co	oy)		PAGE	SCPY-4
(b) Scanning Direction of	f Destination Area (DSD: [	Destination Scan Direction		
COMMAND CODE				
15 10 9 8	0			
	Table C15-2 Destir	nation Scan Direction		
DSD = 000	DSD = 001	DSD = 010	DSD	= 011
1				•
DSD = 100	DSD = 101	DSD = 110	DSD	= 111
		_		
		: RWP		RWPe
decided by the relation be Upon termination of C15-2.	etween bit 10 to 8 in the the command, RWPe, end	tion in frame buffer of the command code and the R d point of the RWP moves (MM) and is specified by b	RWP. s as shown	in Table



	SCPY	
SCPY (Selective Copy)	PAGE	SCPY-6

# <EXAMPLE>

For this example 4 bits per logical pixel is used, the Memory Width (MW) is \$10, the MASK register contains \$F0F0 and the copy operation source area (SAH/SAL) start is frame buffer address \$85 while the copy destination area (RWP) start is frame buffer address \$80 on screen 0.

The source area scanning direction is specified as S=1 and the destination area scanning direction is specified as DSD=000.

# 

Figure C15-3 RWP and MASK Setting





Figure C15-4 Operation of SCPY

	·	SCP	Y
SCPY (Selective Copy)		PAGE	SCPY-7
COMMAND CODE			
0 1 1 1 1 0 0 0 0 0 0 0 0 MM	(\$ 7 8 0 X)		
COMMAND PARAMETERS			
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(\$ 0 0 0 0)		
0 0 0 0 1 0 0 0 0 1 0 1 0 0 0	(\$ 0 8 5 0)		
0 0 0 0 0 0 0 0 0 0 0 0 0 0 1	(\$ 0 0 0 1)		
0 0 0 0 0 0 0 0 0 0 0 0 1 1 0	(\$ 0 0 0 6)		



			AMO	OVE
[16] AMOVE (Absolute Move)		P	AGE	AMOVE-1
< FUNCTION> Move the Current Pointer (CP) to an absolute logical pixel  < MNEMONIC> AMOVE X, Y	X-Y address.	Т	YPE	Graphic Command
15 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	nal notation	VORD N Wn=; XECUTI Cn=5	ON C,	
15 0 Y (16 bits)				

The parameters (X, Y) of the AMOVE command specify the new value for the CP. The address is specified using logical pixel X-Y addresses relative to the origin defined by the ORG command.




Figure C16-1 Function of AMOVE Command




Figure C16-2 Example of AMOVE Execution

[17] RMOVE (Relative Move)			VE
		PAGE	RMOVE-1
< FUNCTION> Move the Current Pointer (CP) to a relative logical pixel X-Y address.  < MNEMONIC> RMOVE dX, dY		TYPE	Graphic Command
<pre><format>  COMMAND CODE hexadecimal notation 15 0</format></pre>	1	D NUMBE =3	i.
1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		JTION CY =56	CLES
15 0 dX (16 bits)			
15 0 dY (16 bits)			
<b>DESCRIPTION</b> >    The parameters (dX, dY) of the RMOVE command are used to cathe CP. The address is specified using logical pixel X-Y displacements of the CP. The address is specified using logical pixel X-Y displacements of the CP. The address is specified using logical pixel X-Y displacements of the CP. The address is specified using logical pixel X-Y displacements of the CP. The address is specified using logical pixel X-Y displacements of the CP. The address is specified using logical pixel X-Y displacements of the CP. The address is specified using logical pixel X-Y displacements of the CP. The address is specified using logical pixel X-Y displacements of the CP. The address is specified using logical pixel X-Y displacements of the CP. The address is specified using logical pixel X-Y displacements of the CP. The address is specified using logical pixel X-Y displacements of the CP. The address is specified using logical pixel X-Y displacements of the CP. The address is specified using logical pixel X-Y displacements of the CP. The address is specified using logical pixel X-Y displacements of the CP. The company of the CP. The address is specified using logical pixel X-Y displacements of the CP. The company of the C			value for





Figure C17-1 Function of RMOVE



ALINE [18] ALINE (Absolute Line) PAGE | ALINE-1 <FUNCTION> Draw a straight line from CP to a command specified end point. Graphic TYPE Command < MNEMONIC> ALINE (AREA, COL, OPM) X, Y <FORMAT> WORD NUMBER Wn=3COMMAND CODE hexadecimal notation 15 8 7 54 32 1 0 0 0 1 0 0 0 AREA COL OPM (\$88XX) EXECUTION CYCLES Cn=P·L+18 COMMAND PARAMETERS 15 X (16 bits) 15 Y (16 bits)

## < DESCRIPTION>

The parameters (X, Y) define the line end point as absolute logical pixel X-Y addresses relative to the origin defined with the ORG command.

As the line is drawn, CP is moved to Pe. However, the logical pixel at position Pe is not drawn.




Figure C18-1 Function of ALINE

		RLII	VE	
[19] RLINE (Relative Line)		PAGE	RLINE-1	
< FUNCTION > Draw a straight line from CP to a command specified end point.  < MNEMONIC > RLINE (AREA, COL, OPM) dX, dY		TYPE	Graphic Command	
COMMAND CODE       hexadecimal notation         15       8 7       5 4       3 2       0         1 0 0 0 1 1 0 0 AREA COL OPM       (\$ 8 C X X)	WORD NUMBER Wn=3  EXECUTION CYCLES Cn=P·L+18			
COMMAND PARAMETERS  15  0  dX (16 bits)				
15 O dY (16 bits)				

The parameters (dX, dY) define the line end point as relative logical pixel X-Y displacements from the CP.

As the line is drawn, CP is moved to Pe. However, the logical pixel at position Pe is not drawn.





Figure C19-1 Function of RLINE



		ARC	T
[20] ARCT (Absolute Rectangle)		PAGE	ARCT-1
< FUNCTION>			
Draw a rectangle defined by CP and the command specified diagonal point.	onal	TYPE	Graphic Command
< MNEMONIC> ARCT (AREA, COL, OPM) X, Y			Command
< FORMAT>	WORE	NUMBE	:R
COMMAND CODE hexadecimal notation			
15 <u>8754320</u>			
1 0 0 1 0 0 0 0 AREA COL OPM (\$ 9 0 X X)	1	JTION CY = 2p(A+1	
COMMAND PARAMETERS		•	•
15 0			
X (16 bits)			
15 0			
Y (16 bits)			

The parameters (X, Y) define the diagonal point of the rectangle as absolute logical pixel X-Y addresses relative to the origin defined by the ORG command.

As the rectangle is drawn, CP is moved to Pe (which is the same as CP). However, the logical pixel at position Pe is not drawn.

Drawing starts in the X direction first, and is drawn in the direction shown below. The initial X direction is determined by the relationship between CP and (X, Y).





Figure C20-1 Function of ARCT



		RRC	T
[21] RRCT (Relative Rectangle)		PAGE	RRCT-1
< FUNCTION > Draw a rectangle defined by CP and the command specified diagon point.  < MNEMONIC > RRCT (AREA, COL, OPM) dX, dY	nal	TYPE	Graphic Command
< FORMAT>  COMMAND CODE hexadecimal notation  15 87 54 32 0  1 0 0 1 0 1 0 0 AREA COL OPM (\$ 9 4 X X)	Wn=	NUMBE = 3 ITION CY = 2P(A+1	CLES
COMMAND PARAMETERS  15  0  dX (16 bits)  0			
dY (16 bits)			

The parameters (dX, dY) define the diagonal point of the rectangle as relative logical pixel X-Y displacements from the CP.

As the rectangle is drawn, CP is moved to Pe. However, the logical pixel at position Pe is not drawn.

Drawing starts in the X direction first, and is drawn in the direction show below. The initial X direction is determined by the relationship between CP and (dX, dY).





Figure C21-1 Function of RRCT



			APL	L I
22] APLL (Absolute Polyline)			PAGE	APLL-1
FUNCTION > Draw a polyline (multiple contiguous segment command specified points.  MNEMONIC > APLL (AREA, COL, OPM) n, X1, Y1 Xn, Yn	ents) from the CP throu	ugh	TYPE	Graphic Command
FORMAT>		1	NUMBE	ir
COMMAND CODE	hexadecimal notation	Wn	=2n+2	
15 8 7 5 4 3 2 0 1 0 0 1 1 0 0 0 AREA COL OPM	(\$ 9 8 X X)	1	JTION C` =Σ{P·L+	
COMMAND PARAMETERS				
15 O n (16 bits)				
15 0				
X <sub>1</sub> (16 bits)				
15 0	P1			
Y <sub>1</sub> (16 bits)				
15 O X <sub>2</sub> (16 bits)				
15 0	P2			
Y <sub>2</sub> (16 bits)				
15 : 0	:			
Xn-1 (16 bits)	•			
15 0	Pn-1			
Yn-1 (16 bits)				
15 0				
Xn (16 bits)				
15 0	Pe			
Yn (16 bits)				
P <sub>2</sub> n+1				
n is specified by the absolute value of a 16-bits binary	y number.			

	APLL	
APLL (Absolute Polyline)	PAGE	APLL-2

The first parameter (n) specifies the number of line segments, that is, n = 1 specifies one line segment. The following parameters (Xn, Yn) are absolute logical pixel X-Y addresses, which specify each segments end point relative to the origin defined by the ORG command.

As the polyline is drawn, CP is moved to Pe. However, the logical pixel at position Pe is not drawn.




Figure C22-1 Function of APLL

		APLI	L
APLL (Absolute Polyline)		PAGE	APLL-3
< EXECUTION EXAMPLE> If the CP is at (-8, -6) on the split screen, n is X3 to 16 and Y3 to -8, then the APLL command			Y2 to 6,
COMMAND CODE  15 8 7 5 4 3 2 0  1 0 0 1 1 0 0 0 AREA COL OPM			
COMMAND PARAMETERS			
15 0	(\$ 0 0 0 3)		
15 0	(\$ F F F C)		
000000000000000000000000000000000000000	(\$ 0 0 0 4)		
15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(\$ 0 0 0 8)		
0000000000000110	(\$ 0 0 0 6)		
0 0 0 0 0 0 0 0 0 0 1 0 0 0 0	(\$ 0 0 1 0)		
15 0	(\$ F F F 8)		
Y	P <sub>2</sub> (8,6)		
P <sub>1</sub> (-4,4)	G(0,0) X		
CP(-8,-6)	16		
Figure C22-2 Examp	$P_{e(16,-8)}$ le of APLL Execution		

		RPL	L
[23] RPLL (Relative Polyline)		PAGE	RPLL-1
< FUNCTION> RPLL command draws a polyline which connects the Start point rent pointer, and each relative coordinate point.  < MNEMONIC> RPLL (AREA, COL, OPM) n, dX1, dY1, dXn, dYn	, cur-	TYPE	Graphic Command
< FORMAT>  COMMAND CODE hexadecimal notation	Wn	NUMBE = 2n+2	R
15 87 54 32 0 C 10011100 AREA COL OPM (\$98 X X)		JTION C\ =Σ{P·L+	
COMMAND PARAMETERS  15  n (16 bits)			
15 O dX <sub>1</sub> (16 bits)			
15 O P <sub>1</sub> .			
15 0 dX <sub>2</sub> (16 bits)			
0 P <sub>2</sub> dY <sub>2</sub> (16 bits)			
15 : 0 : dX <sub>n-1</sub> (16 bits)			
15 O P <sub>n-1</sub>			
15 O dXn (16 bits)			
15 O Pe dYn (16 bits)			
P <sub>2</sub> n+1			
Set "n" in binary absolute values of 16 bits.			

	RPLL	
RPLL (Relative Polyline)	PAGE	RPLL-2

As shown in figure below, the relative poly line command (RPLL) draws a poly line which connects the Start point CP, and each relative coordinate ( $P_1, P_2, P_3, \dots, P_{n-1}, P_n$ ).

The total number of points is set in the 1st command parameter (n<sub>1</sub>). X and Y components of each point are set in the command parameters in the order the lines are drawn. CP moves to the End point Pe as the lines are drawn. However, a dot is not drawn at Pe.






Figure C23-1 Function of RPLL



			APL	G
[24] APLG (Absolute Polygon)			PAGE	APLG-1
<b>FUNCTION</b> > APLG draws a polygon which connects th absolute coordinate. <b>MNEMONIC</b> > APLG (AREA, COL, OPM) n, X1, Y1 Xn, Y1		ch	TYPE	Graphic Command
<format></format>			NUMBE	R
COMMAND CODE	hexadecimal notation	vvn-	= 2n+ 2	
15 8 7 5 4 3 2 0 1 0 1 0 0 0 0 0 AREA COL OPM			ITION CY	
COMMAND PARAMETERS		Cn=2	{P•L+ 1	6}+P•L0+20
15 0 n (16 bits)				
15 0 X <sub>1</sub> (16 bits)				
15 0	Pı			
Y <sub>1</sub> (16 bits)				
X <sub>2</sub> (16 bits)	P <sub>2</sub>			
15 O Y <sub>2</sub> (16 bits)				
15 : 0 X <sub>n-1</sub> (16 bits)	:			
15 0 Y <sub>n-1</sub> (16 bits)	P <sub>n</sub> - 1			
15 0				
Xn (16 bits)	Pn			
Yn (16 bits)				
P₂n+1 Set "n" in binary absolute values of 16 bits.				








Figure C24-1 Function of APLG

As shown in above figure, the APLG command draws a polygon line which connects the start point, CP, and each absolute coordinate ( $P_1$ ,  $P_2$  .....,  $P_{n-1}$ ,  $P_n$ ), then back to CP.

The total number of points are set in the first command parameter. X and Y components of each point are set in the command parameters in the order the lines are drawn. CP moves to the end point CPe to draw a poly line. However a dot is not drawn at Pe. CP is the same point as Pe.



			RPL	3
[25] RPLG (Relative Polygon)			PAGE	RPLG-1
< FUNCTION> APLG draws a polygon which connects the relative coordinate.  < MNEMONIC> RPLG (AREA, COL, OPM) n, dX1, dY1, dXn,	·	ch	TYPE	Graphic Command
< FORMAT>  COMMAND CODE	hexadecimal notation	ſ	NUMBE = 2n + 2	IER
15 8 7 5 4 3 2 0 1 0 1 0 0 1 0 0 AREA COL OPM	(\$ A 4 X X)		JTION C	
COMMAND PARAMETERS  15  n (16 bits)		Cn=	Σ{Ρ•L+1	6}+P·LO+20
15 0 dX <sub>1</sub> (16 bits)				
15 O dY <sub>1</sub> (16 bits)	P₁			
15 0 dX <sub>2</sub> (16 bits)				
15 O dY <sub>2</sub> (16 bits)	P <sub>2</sub>			
15 : 0 dX <sub>n-1</sub> (16 bits)	÷			
0 dY <sub>n-1</sub> (16 bits)	Pn-1			
15 O dXn (16 bits)	De			
15 0 dYn (16 bits)	Pn			
$P_2n+1$ Set "n" in binary absolute values of 16 bits.				








Figure C25-1 Function of RPLG

As shown in above figure, the RPLG command draws a polygon line which connects the start point, CP, and each related coordinate  $(P_1, P_2, P_3, ..., P_{n-1}, P_n)$ , then back to CP.

The total number of points are set in the first command parameter. X and Y components of each point are set in the command parameters in the order the lines are drawn. CP moves to the end point Pe as the lines are drawn. However a dot is not drawn at Pe. CP is the same point as Pe.



		CRC	L
[26] CRCL (Circle Command)		PAGE	CRCL-1
<pre><function>   CRCL Command draws a circle of the radius R placing the CP at t center.  <mnemonic>   CRCL (C, AREA, COL, OPM) r</mnemonic></function></pre>	he	TYPE	Graphic Command
COMMAND CODE       hexadecimal notation         15       987       54       32       0         1 0 1 0 1 0 0 C AREA COL OPM       C = 1 : (\$ A 9 X X) C = 0 : (\$ A 8 X X)	Wn	D NUMBE = 2 JTION C\ = 8d+66	CLES
COMMAND PARAMETERS  15  0  r (16 bits)			
< DESCRIPTION >     The Circle Command (CRCL) draws a circle placing the Current Poin command parameter r specifies a radius in units of pixels.     First the CP moves in the X-direction from the center for the length point is named Ps. The circle drawing starts at Ps and finishes at P1 (= P at P1. After the circle has been drawn, the CP moves back to the cer finished. The position of the CP and Pe are the same.     Bit 8 (C) of the command code specifies whether a circle is drawn c wise. When C= 1, it is drawn clockwise, when C = 0, counterclockwise. The parameter radius r is allocated 16 bits, but only the low order.	of the s). But, nter and lockwis se as sl	radius r. a dot is n d the cor se or cour hown ne	Now this not drawn is not drawn is noterclock-kt page.



**ELPS** [27] ELPS (Ellipse Command) PAGE | ELPS-1 <FUNCTION> ELPS Command draws an ellipse placing the CP at the center. Graphic **TYPE** Command <MNEMONIC> ELPS (C, AREA, COL, OPM) a, b, DX COMMAND CODE WORD NUMBER hexadecimal notation Wn=4987 54 32 0 C = 1 : (\$ A D X X)1 0 1 0 1 1 0 C AREA COL OPM C = 0 : (\$ A C X X)**EXECUTION CYCLES** Cn = 10d + 90**COMMAND PARAMETERS** 15 0 a (16 bits) 15 b (16 bits) 0 15 dX (16 bits) < DESCRIPTION> The Ellipse Command (ELPS) draws an ellipse placing the current pointer (CP) at the center. On the X-Y coordinates, if the center of an ellipse is CP (A, B), the major axis is dX, and the minor axis is dY. An ellipse is drawn according to Equation (1) as shown next page.  $\frac{(X-A)^2}{dX^2} + \frac{(Y-B)^2}{dY^2} = 1 \dots (1)$ In Equation (1), letting the ratio of squared dX and dY be a, b;  $a:b=dX^2:dY^2......(2)$ Then substituting (2) for Equation (1);  $\frac{(X-A)^2}{a} + \frac{(Y-B)^2}{b} = \frac{dX^2}{a}$ .....(3)

ELPS (Ellipse Command) PAGE ELPS-2

The ELPS Command draws an ellipse according to Equation (3). The a, b, dX are specified in units of pixels.




Figure C27-1 Function of ELPS

As shown in figure below, the CP moves in the X-direction from the center for the length of dX. This point is named Ps. The ellipse drawing starts at Ps and finishes at  $P_1$  (=Ps). But, the dot is not drawn at  $P_1$ . After the ellipse has been drawn, the CP moves back to the center, and the command is finished. The first position of the CP and Pe are the same.




Figure C27-2 Drawing Direction of ELPS

	ELP	S
ELPS (Ellipse Command)	PAGE	ELPS-3

#### <EXAMPLE>

Bit 8 (c) of the command code specifies whether an ellipse is drawn clockwise or counterclockwise. When C=1, it is drawn clockwise, when C=0, counterclockwise as shown in previous page.

If the bit length of a, b, dX are  $\ell$ a,  $\ell$ b,  $\ell$ dX, then the bit length of these parameters must be as follows;

$$\ell a + \ell dX \le 13$$
  
 $\ell b + \ell dX \le 13$ 


## < EXECUTION EXAMPLE>


If the absolute coordinate of CP is (16, 10) on the split screen, a is set to 9, b to 4, dX to 9 in the command parameter, then the ELPS Command (C=0) draws an ellipse as shown below.

## COMMAND CODE

15 C											
	1	0	1	0	1	1	0 0	AREA	COL	ОРМ	(\$ A C X X)

#### COMMAND PARAMETERS





$$9:4=9^2:6^2$$





Figure C27-3 Example of ELPS Execution

		AARC			
[28] AARC (Absolute Arc)		PAGE	AARC-1		
<b>FUNCTION</b> > AARC draws an arc by current pointer (start point), end point, and context ter point of the absolute coordinate. <b>MNEMONIC</b> > AARC (C, AREA, COL, OPM) Xc, Yc, Xe, Ye	en-	ТҮРЕ	Graphic Command		
COMMAND CODE  15	EXECU	D NUMBE = 5 UTION CY = 8d+ 18	<b>YCLES</b>		

As shown in Fig. C28-1, the AARC command draws an arc from the current pointer, CP, to Pe of the absolute coordinate, the absolute coordinates CC (Xc, Yc) being the center point. The X and Y components of the absolute coordinates CC and Pe are set in the first and second paraneters in units of pixels. After the arc drawing, current pointer moves to Pe. However a dot is not drawn at Pe. The command code bit 8 (C) selects whether an arc is drawn clockwise or counterclockwise. When C is "1", the arc is drawn clockwise, and when C is "0", the arc is drawn counterclockwise as shown in Fig. C28-1.



The command parameters are allocated 16 bits, but only the low order 13 bits are effective.






Figure C28-1 Function of AARC Command

#### <EXAMPLE>

If the coordinate of CP is at (12, 4) on the split screen, Xc is set to 12, Yc to 10, Xe to 6, and Ye to 10 in the command parameter, then the AARC Command (C = 0) draws an arc as shown in figure next page.

# COMMAND CODE





		RAR	C	
[29] RARC (Relative Arc)	F	PAGE	RARC-1	
<b>FUNCTION</b> > RARC draws an arc by current pointer (start point), end point, and context ter point of the relative coordinate. <b>MNEMONIC</b> > RARC (C, AREA, COL, OPM) dXc, dYc, dXe, dYe	,	YPE	Graphic Command	
<pre> <format>  COMMAND CODE</format></pre>	WORD NUMBER Wn=5  EXECUTION CYCLES Cn=8d+18			
COMMAND PARAMETERS  15  O  dXc (16 bits)				
15 0 dYc (16 bits)				
15 O dXe (16 bits)				
15 dYe (16 bits)				

As shown in Fig. C29-1, the RARC command draws an arc from the current pointer, CP, to Pe (A+dXe, B+dYe) of the relative coordinates, the relative coordinates CC (A+dXc, B+dYc) being the center points. The X and Y components of the relative coordinates CC and Pe are set in the first and second parameters in units of pixels. CP moves to the end point Pe when an arc is drawn. However a dot is not drawn at Pe. The command code bit 8(C) selects whether an arc is drawn clockwise or counterclockwise. When C is "1", the arc is drawn clockwise, and when C is "0", the arc is drawn counterclockwise as shown in Fig. C29-2.



# **RARC (Relative Arc)**

The command parameters are allocated 16 bits, but only the low order 13 bits are effective.






Figure C29-1 Function of RARC

#### <EXAMPLE>

If the coordinate of CP is at (6, 10) on the split screen, dXc is set to 6, dYc to 0, dXe to 6, and dYe to 6 in the command parameter, then the RARC command (C = 0) draws an arc as shown next page.

## COMMAND CODE





		AE	ARC
30] AEARC (Absolute Ellipse ARC)		PAGE	AEARC-
<pre>FUNCTION &gt;    AEARC draws an ellipse ARC. &lt; MNEMONIC &gt;    AEARC (C, AREA, COL, OPM) a, b, Xc, Yc,</pre>	Xe, Ye	TYPE	Graphic Command
<format></format>			
COMMAND CODE	hexadecimal notation	WORD NUM Wn=7	BEK
15 987 54 32 0 1 0 1 1 1 0 0 C AREA COL OPM	C = 1 : (\$ B 9 X X) C = 0 : (\$ B 8 X X)	EXECUTION Cn=10d-	
COMMAND PARAMETERS			
15 0 a (16 bits)			
15 0			
b (16 bits)			
15 0 Xc (16 bits)			
15 0			
Yc (16 bits)			
15 0 Xe (16 bits)			
15 0			
Ye (16 bits)			

The AEARC command draws an arc from the current pointer, CP, to Pe of the absolute coordinate, the absolute coordinates CC (Xc, Yc) being the center point. the X and Y components of the absolute coordinates CC and Pe are set in the command parameters in units of pixels.

CP moves to the end point Pe when an arc is drawn. However a dot is not drawn at Pe.

**AEARC** 

# **AEARC (Absolute Ellipse ARC)**

PAGE | AEARC-2

The command code bit 8(C) selects whether an arc is drawn clockwise or counterclockwise. When C is "1", the arc is drawn clockwise, and when C is "0", the arc is drawn counterclockwise as shown in Fig. C30-1.




Figure C30-1 Function of AEARC

#### < RELATED EQUATIONS>

In the X-Y coordinate, let the center point of the ellipse be CC(Xc, Yc), let the length of the X-axis be dX, and let the length of the Y-axis be dY. Depending on (1), an ellipse ARC is drawn as shown in Fig. C30-2.

$$\frac{(X - Xc)^2}{dX^2} + \frac{(Y - Yc)^2}{dY^2} = 1 \dots (1)$$

When letting dX2 and dY2 be a and b,

then  $a:b=dX^2:dY^2$  ..... (2)

by substituting (2) for (1), the result is

$$\frac{(X-X_c)^2}{a} + \frac{(Y-Y_c)^2}{b} = \frac{dX^2}{a}$$
 ..... (3)

The AEARC draws an ellipse ARC according to Equation (3).

**AEARC** 

# **AEARC (Absolute Ellipse ARC)**

PAGE AEARC-3




Figure C30-2 Notation of an Ellipse (1)




Figure C30-3 Notation of an Ellipse (2)

When setting CP (A, B) and CPe (Xe, Ye) as shown in Fig. C30-3 for an ellipse arc drawing, the following equations are applicable.

	AEARC	
AEARC (Absolute Ellipse ARC)	PAGE	AEARC-4

$$A = \frac{dXdY \cos \theta}{\sqrt{dX^2 \sin^2 \theta + dY^2 \cos^2 \theta}} + Xc \dots (4)$$

$$B = \frac{dXdY \sin \theta}{\sqrt{dX^2 \sin^2 \theta + dY^2 \cos^2 \theta}} + Yc \dots (5)$$

$$Xe = \frac{dXdY \cos \alpha}{\sqrt{dX^2 \sin^2 \alpha + dY^2 \cos^2 \alpha}} + X_C \dots (6)$$

$$Ye = \frac{dXdY \sin \alpha}{\sqrt{dX^2 \sin^2 \alpha + dY^2 \cos^2 \alpha}} + Yc \dots (7)$$

a, b, Xc, Yc, Xe and Ye are given as a parameter to the AEARC command in units of pixels. When setting the command parameters, CC (Xc, Yc) of an ellipse, and CP (A, B) and Pe (Xe, Ye) and ellipse ARC must meet the above (4), (5), (6) and (7) equations.

		REA	RC
31] REARC (Relative Ellipse ARC)		PAGE	REARC-
< FUNCTION > REARC draws an ellipse ARC.  < MNEMONIC > REARC (C, AREA, COL, OPM) a, b, dXc, dYc, dXe, dYe		TYPE	Graphic Command
COMMAND CODE hexadecimal notation 15 987 54 32 0 1 0 1 1 1 1 0 C AREA COL OPM C = 1 : (\$ B D X X) C = 0 : (\$ B C X X)	EXEC	RD NUMB n=7 CUTION C =10d+	YCLES
COMMAND PARAMETERS  15			
15 0 dXc (16 bits)			
15 O dYc (16 bits)			
15 0 dXe (16 bits)			
15 O dYe (16 bits)			

As shown in Fig. C31-1, the REARC command draws an arc from the current pointer, CP, to Pe (dXe, dYe) of the relative coordinate, the relative coordinates CC (dXc, dYc) being the center point.

The X and Y components of the relative coordinates CC and Pe are set in the command parameters in units of pixels.

PAGE REARC-2

# REARC (Relative Ellipse ARC)

The command code bit 8 (C) selects whether an arc is drawn clockwise or counterclockwise. When C is "1", the arc is drawn clockwise, and when C is "0", the arc is drawn counterclockwise as shown in Fig. C31-1.




Figure C31-1 Function of REARC

		AFR	СТ
[32] AFRCT (Absolute Filled Rectangle)		PAGE	AFRCT-1
< FUNCTION>     AFRCT command paints the rectangular area specified with CP (Cur Pointer) and the command parameter (the absolute coordinates) according to a figure pattern stored in the Pattern RAM. < MNEMONIC> AFRC (AREA, COL, OPM) X, Y		TYPE	Graphic Command
COMMAND CODE       hexadecimal notation         15       87       54       32       0         1 1 0 0 0 0 0 0 AREA COL OPM       (\$ C 0 X X)         COMMAND PARAMETERS         15       0         X (16 bits)       0         Y (16 bits)       0	WORD NUMBER Wn=3  EXECUTION CYCLES Cn=(P·A+8)B+18		YCLES

The Absolute Filled Rectangle Command (AFRCT) paints the rectangle area according to the color information in the pattern RAM. The sizes of the rectangle are parallel to the coordinate axis. Two corner points on the diagonal are CP and Pc (X, Y) at the absolute coordinate point from the origin.

Pc (X, Y) expressed in the absolute X-Y coordinates from the origin are given by the command parameter in units of pixels.




Figure C32-1 Function of AFRCT

		AFRCT	
AFRCT (Absolute Filled Recangle)	PAGE	AFRCT-2	

Painting in a rectangular area depends on the position of CP and Pc, as shown in Fig. C32-2. In Fig. C32-2, painting between CP and Pc is performed. CP is moved to Pe at the termination of the command. The drawing at the end point Pe is not performed.






Figure C32-2 Painting Direction of AFRCT

## <EXAMPLE>

If the absolute coordinate of CP is (A, B) on the split screen, X is set to  $X_1$  and Y to  $Y_1$  in the command parameter, and the drawing parameter register for the pattern RAM is set to the following, the pattern start point (PSX, PSY), the pattern end point (PEX, PEY), the graphic pattern pointer (PPX, PPY), then, the rectangular area is painted with the AFRCT command as shown next page.

## **COMMAND CODE**





(STUNCTION) REPRCT command paints in the rectangular area specified with CP (Curent Pointer) and the command parameter (the relative coordinates) according to a figure pattern stored in the Pattern RAM. (SMNEMONIC)		Graphic	
RFRCT command paints in the rectangular area specified with CP (Cu rent Pointer) and the command parameter (the relative coordinates) according to a figure pattern stored in the Pattern RAM.	1		
< MNFMONIC>		Command	
RFRCT (AREA, COL, OPM) dX, dY			
<format></format>	WORD NUMBER Wn=3		
COMMAND CODE hexadecimal notation			
15 <u>87 54 32 0</u>			
1 1 0 0 0 1 0 0 AREA COL OPM (\$ C 4 X X)			
COMMAND PARAMETERS			
150			
dX (16 bits)			
150			
dY (16 bits)			

The Relative Filled Rectangle Command (RFRCT) paints the rectangular area according to the color information in the pattern RAM. The sizes of the rectangle are parallel to the coordinates axis. Two corner points on the diagonal are CP and Pe (A+dX, B+dY) at the relative coordinate point from CP.

Pe (dX, dY) expressed in the relative coordinate from CP is given by the command parameter in units of pixels.




Figure C33-1 Function of RFRCT

RFRCT (Relative Filled Rectangle) PAGE RFRCT-2

Painting in a rectangular area depends on the position of CP and Pe, as shown in Fig. C33-2. In Fig. C33-2, painting between CP and Pe is performed. CP is moved to Pe at the termination of the command. The drawing at the end point Pe is not performed.





Figure C33-2 Painting Direction of RFRCT

#### <EXAMPLE>

If the absolute coordinate of CP is (A, B) on the split screen, dX is set to  $dX_1$  and dY to  $dY_1$  in the command parameter, and the drawing parameter register for the pattern RAM is set to the following, the pattern start point (PSX, PSY), the pattern end point (PEX, PEY), the graphic pattern pointer (PPX, PPY), then, the rectangular area is painted with the RFRCT command, as shown in Fig. C33-3.

## 



	PAINT		
[34] PAINT (Paint)		PAGE	PAINT-1
<pre><function> PAINT command paints the closed area surrounded by edge color u the figure pattern stored in the pattern RAM. </function></pre> <pre><mnemonic> PAINT (AREA, COL, OPM)</mnemonic></pre>	sing	TYPE	Graphic Command
COMMAND CODE       hexadecimal notation         15       987       54       32       0         1 1 0 0 1 0 0 E AREA COL OPM       (\$ C X X X)    COMMAND PARAMETERS — NON —	Wr Comi numb Cn=	WORD NUMBER Wn=1  Command execution cycl number  Cn=(18·A+102)B-58  (When painting rectangle	


The "Paint" command (PAINT) paints the closed area surrounded by edge color defined in the parameter register (EDG: edge color), using the figure pattern stored in the pattern RAM. If the CP is inside the closed area, the paint operation is performed only inside the closed area. If the CP is outside, the paint operation is performed outside the closed area. Color code stored in color registers (CLO or CL1) are also considered to be an edge during PAINT execution. (See < Complex Figure Painting>.) When an unpaintable area is detected during this command, the coordinates are put in the Read FIFO and painting is continued. Therefore, a complex figure can be completely painted by re-issuing PAINT commands using the coordinate data put in the Read FIFO.

# < Definition of Edge Color>

E = 0: The edge color is defined by the data in the EDG register. (See figure next page)


 ${\sf E}=1$ : The edge color is defined to be all colors except for the color in the EDG register. (See figure next page)

# PAINT (Paint) PAGE PAINT-2



E = 0: "red" is set to the EDG register. PAINT is executed at E=0.

Figure C34-1 Paint Function (E=0)



E = 1: "black" is set to the EDG register.
PAINT is executed at E=1.

Figure C34-2 Paint Function (E=1)

# < Paint Using a Pattern>

The PAINT command paints using a pattern stored in the pattern RAM. As the scan point in the pattern RAM moves corresponding to the movement of the drawing point, the figure is repeatedly drawn.




Figure C34-3 Paint Function Using Figure Pattern

PAINT (Paint)

PAGE PAINT-3

# < Paint Procedure >




Figure C34-4 Paint Procedure

Painting is continuously performed parallel to the X axis (left to right), and in the Y direction, dot by dot. Fig. C34-2 shows an example of painting the encircled area. First, painting begins from points S on a line which is parallel to the X axis from CP. Next, painting is executed on the adjacent line which is above or below the first line. This drawing is repeated and painting proceeds. In this way, the whole encircled area is painted. The current pointer, CP, moves to the end point Pe at the finish.

## < Complex Figure Painting>

The PAINT command checks the outlined area for any un-painted areas during painting. If there are any during painting, the coordinates of the areas are pushed into the internal stack. Figure below shows a case of four coordinates being pushed into the stack.





Figure C34-5 Paint Stack Function

	PAII	NT
PAINT (Paint)	PAGE	PAINT-4

The ACRTC can store four such coordinates. If the points are within four, one PAINT command can completely paint a complex figure.

If the points are five or more all coordinates cannot be pushed into the stack. The un-stacked coordinates are put in the Read FIFO to be read out by the MPU the MPU reads out the coordinates and issues another PAINT command to paint the un-painted areas using these coordinates after the initial PAINT command is finished. The coordinate for one point put in the Read FIFO consists of the following 3 words.




If the Read FIFO is full, the command execution remains halted until the MPU reads out the coordinates. When the Read FIFO has data before "PAINT" is instructed, only two or less coordinates can be pushed into the stack. Therefore, it is recommended that the read FIFO be empty before instructing A "PAINT" command.

The following two cases are the state of termination of the command.

- Data is not written in the Read FIFO (The outlined area is completely painted.)
- ② Data is written in the read FIFO (An un-paintable area exists.)

In the case of(2) any un-painted area should be painted by issuing the PAINT command again.



	PAI	VT .
PAINT (Paint)	PAGE	PAINT-6

# < PAINT Area Detection Mode>

PAINT Area Detection modes have each of the following functions.


AREA	PAINT Command Execution
000	Not check the specified area.
001	AREA flag is set and the command execution is truncated, if CP moves outside the specified area during painting.
010	Paint only inside the specified area. AREA flag is not set.
011	Paint only inside the specified arera.  If CP meets the edge of the specified area, AREA flag is set.
100	Not check the specified area.
101	AREA flag is set and the command execution is truncated, if CP moves inside the specified area.
110	Paint only outside the specified area.  AREA flag is not set.
111	Paint only outside the specified area.  If CP meets the edge of the specified area, AREA flag is set.

	PAINT	
PAINT (Paint)	PAGE	PAINT-8

# <EXAMPLE> (In the case of E = "0")

If a circle of the same color as specified in the edge color register (EDG) is drawn on the split screen, the pattern shown in Fig. C34-7 fetched from the pattern RAM is used and the pattern pointer (PP) is in the position shown in Fig. C34-7. Then the PAINT command with bit-8= "0", CP in the position shown in Fig. C34-8 is executed as shown in Fig. C34-8.

# **COMMAND CODE**







Figure C34-7 Setting of Pattern RAM



	PAINT	
PAINT (Paint)	PAGE	PAINT-10

## <EXAMPLE> (In the case of E = "1")

If a circle of the same color as specified in the edge color parameter register (EDG) is drawn on the split screen and the inside of the circle is also painted in the same color and the surround of the circle is not the same color as the edge, Fig. C34-10 (A), and the pattern shown in Fig. C34-9 is in the pattern RAM, the pattern pointer (PP) is in the position shown in Fig. C34-9. Then the PAINT command with bit 8= "1", CP in the position shown in Fig. C34-10 (A) is executed as shown in Fig. C34-10 (B).





Figure C34-9 Setting of Pattern RAM



		DOT	
[35] DOT (Dot Command)		PAGE	DOT-1
< FUNCTION > DOT Command marks a dot on the coordinates where the CP point  < MNEMONIC > DOT (AREA, COL, OPM)	S.	TYPE	Graphic Command
COMMAND CODE       hexadecimal notation         15       87       54       32       0         1       1       0       0       AREA COL OPM       (\$ C C X X)         COMMAND PARAMETERS         -       NON       -	WORD NUMBER Wn=1  EXECUTION CYCLES Cn=8		

The Dot Command (DOT) marks a dot on the coordinate where the Current Pointer (CP) indicates. After dot drawing, the CP doesn't move. So, Pe, the dotting-finishing point, is the same point as the CP.






Figure C35-1 Function of DOT



## <EXAMPLE>

In the case of the absolute coordinate of the CP is (10, 8) on the split screen, the DOT Command marks a dot as shown in Fig. C35-2.

#### **COMMAND CODE**



## **COMMAND PARAMETERS**

- NON -




figure C35-2 Example of DOT Execution

The LINE Commands and ARC Commands do not draw a dot at the finishing points, Pe. The DOT Command can be used to draw a dot at the Pe to draw a complete line or arc.

# **COMMAND CODE**

# **EXAMPLE**




Figure C35-3 DOT Command for the End Point


	PTN	PTN		
[36] PTN (Pattern)	PAGE	PTN-1		
< FUNCTION> The graphic pattern defined in the pattern RAM is drawn onto the r tangular area specified by the current pointer and by the pattern size.  < MNEMONIC> PTN (SL, SD, AREA, COL, OPM) S	l l	Graphic Command		
COMMAND CODE       hexadecimal notation         15       12 11 10 8 7 5 4 3 2 0         1 1 0 1 SL SD AREA COL OPM       (\$ D X X X)         COMMAND PARAMETERS       15 8 7 0 SZx, SZy         SZ       SZy         SZx       Setting: 0~255 Meaning: 1~256 in units of pixels	WORD NUMB Wn=2  EXECUTION C Cn=(P·A+	YCLES		


As shown in Fig. C36-1, the Pattern command (PTN) is used to draw the graphic pattern defined in the pattern RAM onto the rectangular area specified by the current pointer (CP) and by the parameter (SZ: SZy, SZx). The pattern to be taken out of the pattern RAM is set by the pattern start point (PS) and pattern end point (PE).


The point at which to start pattern RAM scan to obtain color information is set by the pattern pointer (PP). The color information is set on color registers "0" and "1" for execution of pattern drawing.


Parameter SZ is divided into X component (SZx) and Y component (SZy), each component being set in units of pixels.


The PTN command has the CP scan direction set up in units of 45° in the operation code, together with the choice of 45° slanted pattern drawing. After pattern drawing, the CP is moved to the Pe (see Table C36-1).





















		AGCPY			
[37] AGCPY (Absolute Graphic Copy)			PAGE	AGCPY-1	
<a href="#"> <a href="#">             FUNCTION &gt;             AGCPY command copies a rectangular area specified by the absolute coordinates to the address specified by CP (Current Pointer)</a></a>		lute	TYPE	Graphic Command	
<mnemonic> AGCPY (S, DSD, AREA, COL, OPM) Xs, Ys, DX, D</mnemonic>	Y				
<format></format>		WORD NUMBER Wn=5			
COMMAND CODE hexa	decimal notation		Ū		
15 12 11 10 8 7 5 4 3 2 0 1 1 1 0 S D S D AREA 0 0 OPM (\$	E X X X)	EXECUTION CYCLES  Cn={(P+2)A+10}B+7			
COMMAND PARAMETERS					
150					
Xs					
150					
Ys					
150					
DX					
150					

The Absolute Graphic Copy Command (AGCPY) copies data from an rectangular area in the frame buffer (the source area) to another location in the frame buffer (the destination area) with the initial starting point CP. The size of the source rectangular area is parallel to the coordinate axis. Two diagonal corner points are Pss (Xs, Ys) at the absolute coordinate point from the origin and Pse (Xs+DX, Ys+DY) at the relative coordinate point from Pss.

Pss (Xs, Ys) expressed by absolute X-Y coordinates from the origin are set in the command parameter in units of pixels.

Pse (DX, DY) expressed by relative X-Y coordinates from Pss are set in the command parameter in units of pixels.




**AGCPY** 

## **AGCPY (Absolute Graphic Command)**

PAGE AGCPY-3


Table C37-1 Direction of Source Data Scan



The direction of scan on the frame buffer in the source area is determined with bit 11 in the command code and the position of Pss and Pse, as shown in Table C37-1.

(b) DSD (Destination Scan Direction)

#### COMMAND CODE




#### **AGCPY**

#### **AGCPY (Absolute Graphic Copy)**

PAGE AGCPY-4

Table C37-2 Direction of Destination Data Scan




As shown Table C37-2, the direction of scan on the frame buffer in the destination area is determined with bits 10 through 8 in the command code and position of CP and Pe.

After termination of the command, Pe, the end point of CP, is moved to the point shown in Table C37-2.

#### <EXAMPLE>

If the absolute coordinates of CP is (4, 2) on the split screen, Xs is set to 18, Ys is set to 2, DX is set to 13 and DY is set to 7 in the command parameter. Then, the drawing is copied by the AGCPY command (S = 1, DSD = 000), as shown in Fig. C37-2 (B).



			RGC	PY
[38] RGCPY (Relative Graphic Copy)			PAGE	RGCPY-1
< FUNCTION> RGCPY command copy a rectangular area coordinates based on CP (Current Pointer) to CP.			TYPE	Graphic Command
<mnemonic> RGCPY (S, DSD, AREA, COL, OPM) dXs, dY</mnemonic>	s, DX, DY			
<pre> <format>  COMMAND CODE  15</format></pre>	hexadecimal notation (\$ F X X X)	EXEC	RD NUME n=5 CUTION ( = {(P+2)	

The Relative Graphic Copy Command (RGCPY) copies data from an rectangular area in the frame buffer (the source area) to another location in the frame buffer (the destination area) with the initial starting point CP. The size of the source rectangular area is parallel to the coordinate axis. Two diagonal corner points are Pss (A+dXs, B+dYs) at the absolute coordinate point from CP and Pse (A+dXs+DX, B+dYs+DY) at the relative coordinate point from Pss.

Pss (dXs, dYs) expressed by the relative X-Y coordinates from CP are set in the command parameter in units of pixels.

Pse (DX, DY) expressed by the relative X-Y coordinates from Pss are set in the command parameter in units of pixels.

PAGE RGCPY-2





Figure C38-1 Function of RGCPY

#### < DIRECTION OF POINTER SCAN>

S-bit and DSD bit in the RGCPY command have the same function as those in the AGCPY command. Refer to the description about the AGCPY command for details.

#### <EXECUTION EXAMPLE>

If the absolute coordinate of CP is (4, 2) on the split screen, dXs is set to 18, dYs to 2, DX to 12 and DY to 6 in the command parameter. Then, the drawing is executed by the RGCPY command (S = 1, DSD = 000), as shown in Fig. C38-2 (B).



O Use of Arcs and Ellipse Arcs Commands


How to Calculate Parameters of Arc Commands

AARC Xc, Yc, Xe, Ye; RARC dXc, dYc, dXe, dYe;

(Command Issuing Procedure)

CP is moved to the start point (CPx, CPy) by MOVE, then ARC is issued.

[Example 1] Given center coordinates (Xc, Yc), radius r, drawing start angle  $\theta_1$  and drawing end angle  $\theta_2$ , calculate as follows (counterclockwise rotation):



(Parameter calculation: (1) absolute addressing)

· Calculate the start point (CPx, CPy):

$$CPx = Xc + [r \cos \theta_1 \uparrow]$$

$$CPy = Yc + [r \sin \theta_1 \uparrow]$$

· Calculate the end point (Xe, Ye):

$$Xe = Xc + [R \cos \theta_2 \downarrow]$$
  
 $Ye = Yc + [R \sin \theta_2 \downarrow]$  (where,  $R = \sqrt{(CPx - Xc)^2 + (CPy - Yc)^2} = r$ )

(Parameter calculation: (2) relative addressing)

· Calculate the start point (CPx, CPy):

$$CPx = Xc + [r \cos \theta_1]$$

 $CPy = Yc + [r \sin \theta_1]$  Same as in absolute addressing

· Calculate the center coordinates (dXc, dYc):


$$dXc = - [r \cos \theta_1 \uparrow]$$

$$dYc = - [r \sin \theta_1 \uparrow]$$

· Calculate the end point (dXe, dYe):

dXe = dXc + [R cos 
$$\theta_2 \downarrow$$
]  
dYe = dYc + [R sin  $\theta_2 \downarrow$ ] where, (R =  $\sqrt{(CPx - Xc)^2 + (CPy - Yc)^2} \rightleftharpoons$ r)

[Example 2] Given center coordinates (Xc, Yc), start point (CPx, CPy) and drawing angle  $\theta$ , calculate as follows (counterclockwise rotation):



(Parameter calculation: (1) absolute addressing)

· Calculate the end point (Xe, Ye):

$$Xe = Xc + [R \cos (\theta + \theta_1) \downarrow]$$

$$Ye = Yc + [R \sin (\theta + \theta_1) \downarrow]$$
where, 
$$R = \sqrt{(CPx - Xc)^2 + (CPy - Yc)^2}$$

$$\theta_1 = \tan^{-1} \left(\frac{CPy - Yc}{CPx - Xe}\right)$$

(Parameter calculation: 2) relative addressing)

· Calculate the center coordinates (dXc, dYc):

$$dXc = Xc - CPx$$
  
 $dYc = Yc - CPy$ 

· Calculate the end point (dXe, dYe):

$$dXe = dXc + [R \cos (\theta + \theta_1) \downarrow]$$

$$dYe = dYc + [R \sin (\theta + \theta_1) \downarrow]$$

$$where, R = \sqrt{(CPx - Xc)^2 + (CPy - Yc)^2}$$


$$\theta_1 = \tan^{-1} \left(\frac{CPy - Yc}{CPx - Xe}\right)$$

[Example 3] Calculate parameters for an Arc that

passes 3 points, (CPx, CPy), (X, Y) and (Xe, Ye). (Xe, Ye)

(Parameter calculation: Relative addressing)

$$\begin{cases} dX = X - CPx \\ dY = Y - CPy \end{cases}$$
$$\begin{cases} dXe = Xe - CPx \\ dYe = Ye - CPy \end{cases}$$




· Calculate the center coordinates (dXc, dYc):

O Calculating Parameters of Ellipse Arc Commands

(Command Issuing Procedure)

[Example 1] Given center coordinates (Xc, Yc), X direction axial length A, Y direction axial length B, drawing start angle θ<sub>1</sub> and drawing end angle θ<sub>2</sub>, calculate as follows (counterclockwise rotation):



(Parameter calculation: (1) absolute addressing)

- Calculate the axial length square ratio (a/b):
   The ratio should be an integral ratio satisfying a/b = A²/B².
- · Calculate the start point (CPx, CPy):

$$\begin{cases} CPx = Xc + [A \cos \theta_1 \uparrow] \\ CPy = Yc + [B \sin \theta_1 \uparrow] \end{cases}$$

· Calculate the end point (Xe, Ye):

$$\begin{cases} Xe = Xc + \left[\sqrt{a} \ R' \cos \theta_2 \ \right] \\ Ye = Yc + \left[\sqrt{b} \ R' \sin \theta_2 \ \right] \end{cases}$$
 where 
$$R' = \sqrt{\frac{(CPx - Xc)^2}{a} + \frac{(CPy - Yc)^2}{b}} \stackrel{.}{\rightleftharpoons} \frac{A}{\sqrt{a}} \text{ or } \frac{B}{\sqrt{b}}$$

(Parameter calculation: (2) relative addressing)

· Calculate the start point (CPx, CPy):

$$\begin{cases}
CPx = Xc + [A \cos \theta_1 \downarrow] \\
CPy = Yc + [B \sin \theta_1 \downarrow]
\end{cases}$$
\(\sigma Same as in absolute addressing)


· Calculate the center coordinates (dXc, dYc):

$$\begin{cases} dXc = - [A \cos \theta_1] \\ dYc = - [B \sin \theta_1] \end{cases}$$

· Calculate the end point (dXe, dYe):

$$\begin{cases} dXe = dXc + \left[\sqrt{a} R' \cos \theta_2\right] \\ dYe = dYc + \left[\sqrt{b} R' \sin \theta_2\right] \end{cases}$$
where  $R' = \sqrt{\frac{(CPx - Xc)^2}{a} + \frac{(CPy - Yc)^2}{b}} = \frac{A}{\sqrt{a}} \text{ or } \frac{B}{\sqrt{b}}$ 

[Example 2] Given center coordinates (Xc, Yc), axial length square ratio a/b, drawing start point (CPx, CPy) and drawing angle  $\theta$ , calculate as follows (counterclockwise roration):



(parameter calculation: (1) absolute addressing)

· Calculate the end point (Xe, Ye):

$$\begin{cases} Xe = Xc + \left[\sqrt{a} R' \cos (\theta + \theta_1)\right] \\ Ye = Yc + \left[\sqrt{b} R' \sin (\theta + \theta_1)\right] \end{cases}$$
where  $R' = \sqrt{\frac{(CPx - Xc)^2 + (CPy - \theta_1)^2}{(CPx - Xc)^2 + (CPy - \theta_1)^2}}$ 

where R' = 
$$\sqrt{\frac{(CPx-Xc)^2}{a} + \frac{(CPy-Yc)^2}{b}}$$
  
 $\theta_1 = \tan^{-1} \left( \sqrt{\frac{a}{b}} \cdot \frac{CPy-Yc}{CPx-Xc} \right)$ 

(Parameter calculation: 2) relative addressing)

· Calculate the center coordinates (dXc, dYc):

$$\begin{cases} dXc = Xc - CPx \\ dYc = Yc - CPy \end{cases}$$


· Calculate the end point (dXe, dYe):

$$\begin{cases} dXe = dXc + \left[\sqrt{a} R' \cos (\theta + \theta_1)\right] \\ dYe = dYc + \left[\sqrt{b} R' \sin (\theta + \theta_1)\right] \end{cases}$$

where R' = 
$$\sqrt{\frac{(CPx-Xc)^2}{a} + \frac{(CPy-Yc)^2}{b}}$$

$$\theta_1 = \tan^{-1} \left( \sqrt{\frac{a}{b}} \cdot \frac{CPy - Yc}{CPx - Xc} \right)$$

[Example 3] Calculate parameters for an ellipse arc that passes 3 points, (CPx, CPy), (X, Y) and (Xe, Ye) (axial length square ratio: a/b).



(Parameter calculation: Relative addressing)

$$\begin{cases} dX = X - CPx \\ dY = Y - CPy \end{cases} \begin{cases} dXe = Xe - CPx \\ dYe = Ye - CPy \end{cases}$$

· Calculate the center coordinates (dXc, dYc):

$$\begin{cases} \frac{\triangle X^2}{a} + \frac{\triangle Y^2}{b} = r^2 \\ \frac{(\triangle X + dX)^2}{a} + \frac{(\triangle Y + dY)^2}{b} = r^2 \\ \frac{(\triangle X + dXe)^2}{a} + \frac{(\triangle Y + dYe)^2}{b} = r^2 \end{cases}$$
we get
$$dXc = [-\triangle X\uparrow]$$

$$= [\frac{1}{2b} \cdot \frac{(b \cdot dX^2 + a \cdot dY^2) \cdot dYe - (b \cdot dXe^2 + a \cdot dYe^2) \cdot dY}{dX \cdot dYe - dXe \cdot dY} \uparrow]$$

$$dYc = [-\triangle Y\uparrow]$$

$$= [\frac{1}{2a} \cdot \frac{(b \cdot dXe^2 + a \cdot dYe^2) \cdot dX - (b \cdot dX^2 + a \cdot dY^2) \cdot dXe}{dX \cdot dYe - dXe \cdot dY} \uparrow]$$

#### Note:

- [ † ]: With sign unchanged, rounding the absolute value to the integer.
- [ † ]: With sign unchanged, round up the absolute value to the integer.
- [] : With sign unchanged, truncate the absolute value to the integer.

## **COPIES OF DATA SHEETS**

FORCE COMPUTERS Inc./GmbH All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted.

Copyright by FORCE Computers®



## TABLE OF CONTENTS

		Page
1.	63484 ACRTC	•
2.	68153 BIM	•
3.	8151 GCP	•

# **HD 63484**

Advanced CRT Controller (ACRTC)

## **@HITACHI**

The Advanced CRT Controller (ACRTC) is a CMOS VLSI microcomputer peripheral device capable of controlling raster scan type CRTs to display both graphics and characters. The ACRTC is also a new generation CRT controller that is based on a bit-mapped technology and has more display control functions than those of an HD6845S (CRTC).

The ACRTC prepares the mechanisms to use at one of three modes; character only, graphic only and multiplexed character/graphic modes. Therefore, the ACRTC can be applied to many applications, from character only display devices to large full-graphic systems, as the key devices.

The ACRTC can reduce a CPU software overhead and enhance system throughput.

#### **■ FEATURES**

- High speed graphic drawings
  - · Drawing rate : Maximum 500 ns/pixel (Color drawing)
  - · Drawn graphics : Dot, Line, Rectangle, Poly-line, Poly-gon,
    - Circle, Ellipse, Paint, Copy, etc.
  - Drawn colors : 16-bit/word


1-, 2-, 4-, 8-, 16-bit/pixel (5 types)


monochrome to max. 64k colors.


- Large frame memory space
  - · Maximum 2M bytes graphic memory
    - 128k bytes character memory
  - separated from the MPU memory
  - · Available to maximum 4096 x 4096 high-resolution CRT (1 bit/pixel mode)
- Various CRT display controls
  - · Split screens (3 displays and 1 window)
  - · Zooming up (1 to 16 times)
  - · Scroll (Vertical and horizontal)
- External synchronization
  - · Synchronization between ACRTCs or between the ACRTC and external device (ex. TV system or other controller)
- DMA interface
- Two programmable cursors
- Three scan modes
  - Non-interlace, Interlace Sync. and Interlace Sync. & Video modes
- Interrupt request to MPU
- 256 characters/line, 32 rasters/line, 4096 rasters/screen
- Maximum clock frequency 8 MHz
- CMOS, +5V single power supply

#### **■ TYPE OF PRODUCTS**

ACRTC	Clock Frequency (2CLK)
HD63484-4	4 MHz
HD63484-6	6 MHz
HD63484-8	8 MHz









1

#### **■ PIN ARRANGEMENT**

HD63484, HD63484P PIN ARRANGEMENT





**■ ABSOLUTE MAXIMUM RATINGS** 

ltem	Symbol	Rating	Unit
Supply Voltage	V <sub>cc</sub> *	-0.3~+7.0	· V
Input Voltage	V <sub>in</sub> *	-0.3~V <sub>cc</sub> +0.3	V
Allowable Output Current	101**	5	mA
Total Allowable Output Current	ΣΙο ***	120	mA
Operating Temperature	T <sub>opr</sub>	0~+70	°C
Storage Temperature	T <sub>stq</sub>	<del>-55~+150</del>	°C

(Top View)

(Note) Using an LSI beyond its maximum ratings may result in its permanent destruction. LSI's should usually be used under recommended operating conditions. Exceeding any of these conditions may adversely affect its reliability.

#### **■** RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Supply Voltage	V <sub>cc</sub> *	4.75	5.0	5.25	V
Input "Low" Level Voltage	V <sub>IL</sub> *	0	_	0.7	V
Input "High" Level Voltage	V <sub>IH</sub> *	2.2	_	V <sub>cc</sub>	V
Operating Temperature	T <sub>opr</sub>	0	25	70	°C


<sup>\*</sup> This value is in reference to Vss = 0V.

#### ■ Timing Measurement

The timing measurement point for the output "low" level is defined at  $0.8 \mbox{V}$  throughout this specification.

The output "low" level at stable condition (DC characteristics) is defined at 0.5V.

The output "high" level is defined at  $V_{CC}-2.0V$ .





This value is in reference to Vss = 0V.

<sup>\*\*</sup> The allowable output current is the maximum current that may be drawn from, or flow out to, one output terminal or one input/output common terminal.

The total allowable output current is the total sum of currents that may be drawn from, or flow out to, output terminals or input/output common terminals.

#### ■ ELECTRICAL CHARACTERISTICS

## • DC CHARACTERISTICS ( $V_{CC}=5.0V\pm5\%$ , $V_{SS}=0V$ , $T_{a}=0$ to $+70^{\circ}$ C unless otherwise noted)

				4 MHz	4 MHz Version		Version	8 MHz	Version	
item		Symbol Measuring Condition		HD63	HD63484-4		484-6	HD63484-8		Unit
			Condition	min	max	min	max	min	max	
Input "High" Level Voltage	All Inputs	V <sub>IH</sub>		2.2	V <sub>cc</sub>	2.2	V <sub>cc</sub>	2.2	V <sub>cc</sub>	٧
Input "Low" Level Voltage	All Inputs	V <sub>IL</sub>		-0.3	0.7	-0.3	0.7	-0.3	0.7	٧
Input Leak Current	R/W, CS, RS, RES, DACK, 2CLK, LPSTB	l <sub>in</sub>	V <sub>in</sub> =0~V <sub>CC</sub>	-2.5	2.5	- 2.5	2.5	- 2.5	2.5	μΑ
Three State (Off State) Input Current	D <sub>0</sub> ~D <sub>15</sub> , EXSYNC, MAD <sub>0</sub> ~MAD <sub>15</sub>	I <sub>TSI</sub>	V <sub>in</sub> =0.4~V <sub>CC</sub>	-10	10	-10	10 -	-10	10	μΑ
Output "High" Level Voltage	D <sub>0</sub> ~D <sub>15</sub> , MAD <sub>0</sub> ~MAD <sub>15</sub> , CUD <sub>1</sub> , CUD <sub>2</sub> , DREQ, DTACK, HSYNC, VSYNC, EXSYNC,	V <sub>OH</sub>	$I_{OH} = -400\mu A$	V <sub>CC</sub> - 1.0	_	V <sub>CC</sub> -1.0	<u>-</u>	V <sub>CC</sub> -1.0	_	V
Output "Low" Level Voltage	DISP <sub>1</sub> , DISP <sub>2</sub> , CHR, MRD, DRAW, AS, MCYC, RA <sub>4</sub> , MA <sub>16</sub> /RA <sub>0</sub> ~ MA <sub>19</sub> /RA <sub>3</sub>	V <sub>OL</sub>	I <sub>OL</sub> =2.2mA	_	0.5	-	0.5	_	0.5	٧
Output Leak Current (Off State)	IRQ, DONE	I <sub>LOD</sub>	V <sub>OH</sub> =V <sub>CC</sub>	_	10	_	10	_	10	μΑ
Input Capacity	D <sub>0</sub> ~D <sub>15</sub> EXSYNC, MAD <sub>0</sub> ~MAD <sub>15</sub>	C <sub>in</sub>	V <sub>in</sub> =0V, Ta=25°C, f=1.0MHz	-	17	_	17	_	17	pF
	R/W, CS, RS, RES, DACK, 2CLK, LPSTB		V <sub>in</sub> =0V, Ta=25°C, f=1.0MHz	_	17	_	17	_	17	
Output Capacity	ĪRQ, DONE	C <sub>out</sub>	V <sub>in</sub> =0V, Ta=25°C, f=1.0MHz	_	15	_	15	_	15	pF
Current Consumption		I <sub>cc</sub>	· Chip not selected · Display in progress	-	60	_	80	_	100	mA
			Data bus in read/write operation     Display in progress     Command execution in progress	_	60	_	80	_	100	

## ullet AC CHARACTERISTICS (V<sub>CC</sub> = 5.0V $\pm$ 5%, V<sub>SS</sub> = 0V, Ta = 0 to +70°C unless otherwise noted)

			T	4 MHz Version		6 MHz	6 MHz Version		8 MHz Version	
No.	o. ltem	Symbol	Measuring	HD63484-4		HD63484-6		HD63484-8		Unit
			Condition	min	max	min	max	min	max	
	Operation Frequency of 2CLK	f		1	4	1	6	1	8	MHz
1	Clock Cycle Time	t <sub>cyc</sub>	<del> </del>	250	1000	167	1000	125	1000	ns
2	Clock "High" Level Pulse Width	·t <sub>PWCH</sub>	-	115	500	75	500	55	500	ns
3	Clock "Low" Level Pulse Width	t <sub>PWCL</sub>	- ├ Fig. 1	115	500	75	500	55	500	ns
4	Clock Rise Time	t <sub>Cr</sub>	1	_	10	_	10	_	10	ns
5	Clock Fall Time	t <sub>Cf</sub>	1	_	10	_	10	<u> </u>	10	ns
6	R/W Setup Time	t <sub>RWS</sub>	<del>                                     </del>	70	<del>   </del>	60	_	50	_	ns
7	R/W Hold Time	t <sub>RWH</sub>	-	0	<u> </u>	0	_	0	_	ns
8	RS Setup Time	t <sub>RSS</sub>	Fig. 2,	70	<u> </u>	60		50	_	ns
9	RS Hold Time	t <sub>RSH</sub>	Fig. 3	0	<b> </b>	0	_	0	_	ns
10	CS Setup Time	t <sub>CSS</sub>	-	50	<b> </b>	40	_	40	_	ns
11	CS "High" Level Width	twcsh	1	80	_	70	_	60	_	ns
12		Wesn						<del>                                     </del>		
13	Read Wait Time	t <sub>RWAI</sub>		0	<b>†</b> –	0	_	0.	_	ns
14	Read Data Access Time	t <sub>RDAC</sub>		_	120	_	100	_	80	ns
15	Read Data Hold Time	t <sub>RDH</sub>	Fig. 2	10	<b> </b>	10	_	10	_	ns
16	Read Data Turn Off Time	t <sub>RDZ</sub>	-	_	60	_	60		60	ns
17	DTACK Delay Time (Z to L)	t <sub>DTKZL</sub>	Fig. 2, Fig. 3	_	90	_	80	_	70	ns
18	DTACK Delay Time (D to L)	t <sub>DTKDL</sub>	Fig. 2	0	_	0	_	0	_	ns
19	DTACK Release Time (L to H)	t <sub>DTKLH</sub>	Fig. 2,	_	1:00	<del>                                     </del>	90	_	80	ns
20	DTACK Turn Off Time (H to Z)	t <sub>DTKZ</sub>	Fig. 3	_	100	_	100	_	100	ns
21	Data Bus 3 State Recovery Time 1	t <sub>DBRT1</sub>	Fig. 2	0	_	0	_	0	_	ns
22	Write Wait Time	t <sub>WWAI</sub>		0	_	0	_	0	_	ns
23	Write Data Setup Time	t <sub>WDS</sub>	Fig. 3	80	_	60	_	40	_	ns
24	Write Data Hold Time	t <sub>WDH</sub>	1	10	_	10	_	10	_	ns
25	DREQ Delay Time1	t <sub>DRQD1</sub>			150	_	130	-	110	ns
26	DREQ Delay Time2	t <sub>DRQD2</sub>	1	_	90	_	80	_	70	ns
27	DMA R/W Setup Time	t <sub>DMRWS</sub>	- - 	70	_	60	_	50	_	ns
28	DMA R/W Hold Time		Fig. 4, Fig. 5	0		0		0		ne
		<sup>†</sup> DMRWH				<del> </del>		<b> </b>		ns
29	DACK Setup Time	t <sub>DAKS</sub>	-	50		40		40	_	ns
30	DACK "High" Level Width	twdakh		80		70	_	60	_	ns
31	DMA Read Wait Time	•	<b>_</b>	0	<b> </b>	0		-		
32		t <sub>DRW</sub>		0	120	<del>                                     </del>	100	0		ns
33	DMA Read Data Access Time	<sup>t</sup> DRDAC	Fig. 4	-	120	10	100	10	80	ns
34	DMA Read Data Hold Time	<sup>t</sup> DRDH •	-	10	-	10	-	10	- 60	ns
35	DMA Read Data Turn Off Time	t <sub>DRDZ</sub>	Fig. 4	_	60		60		60	ns
36	DMA DTACK Delay Time (Z to L)	t <sub>DDTZL</sub>	Fig. 4, Fig. 5	_	90	_	80	_	70	ns
37	DMA DTACK Delay Time (D to L)	t <sub>DDTDL</sub>	Fig. 4	0		0	_	0		ns
38	DMA DTACK Release Time (L to H)	t <sub>DDTLH</sub>			100		90		80	ns
39	DMA DTACK Turn Off Time (H to Z)	t <sub>DDTHZ</sub>	Fig. 4,		100	_	100		100	ns
40	DONE Output Delay Time	t <sub>DND</sub>	Fig. 5		90		80	<u> </u>	70	ns
41	DONE Output Turn Off Time (L to Z)	t <sub>DNLZ</sub>			100		90		80	ns

(to be continued)



				4 MHz		6 MHz Version		8 MHz		
No.	Item	Symbol	Measuring	HD63484-4		HD634		HD63484-8		Unit
			Condition			min max		min max		1
42	Data Bus 3 State Recovery Time 2	t <sub>DBRT2</sub>	Fig. 4	0	_	0	_	0	_	ns
43	DONE Input Pulse Width	t <sub>DNPW</sub>	Fig. 4, Fig. 5	2	_	2	_	2	_	Clk. Cyc.
44	DMA Write Wait Time	t <sub>DWW</sub>		0	_	0	_	0	-	ns
45	DMA Write Data Setup Time	t <sub>DWDS</sub>	Fig. 5	80	_	60	_	40	_	ns
46	DMA Write Data Hold Time	t <sub>DWDH</sub>		10	_	10	_	10	_	ns
47										
48	AS "Low" Level Pulse Width	t <sub>PWASL</sub>	Fig. 6∼ Fig. 9	80	_	40	_	25	_	ns
49	Memory Address Hold Time 2	t <sub>MAH2</sub>	Fig. 7, Fig. 8	10	_	10	_	10	_	ns
50	AS Delay Time 1	t <sub>ASD1</sub>	_		90		75		65	ns
51	AS Delay Time 2	t <sub>ASD2</sub>	Fig. 6∼		90		75		65	ns
52	Memory Address Delay Time	t <sub>MAD</sub>	Fig. 9		95		80		70	ns
53	Memory Address Hold Time 1	t <sub>MAH1</sub>		10		10	_	10	_	ns
54	Memory Address Turn Off Time (A to Z)	t <sub>MAAZ</sub>	Fig 6, 7 Fig. 9	_	50	_	50	_	50	ns
55	Memory Address Data Setup Time	t <sub>MRDS</sub>	Fig. 7	60	_	50		40	_	ns
56	Memory Read Data Hold Time	t <sub>MRDH</sub>	1 ig. /	10		10		10	_	ns
57	MA/RA Delay Time	t <sub>MARAD</sub>	Fig. 6∼ Fig. 9		100	_	90	_	80	ns
58	MA/RA Hold Time	t <sub>MARAH</sub>	Fig. 6∼ Fig. 8	10	_	10	_	10	_	ns
59	MCYC Delay Time	t <sub>MCYCD</sub>	Fig. 6∼ Fig. 10		60	_	50	_	50	ns
60	MRD Delay Time	t <sub>MRDD</sub>		_	90	_	80	_	70	ns
61	MRD Hold Time	t <sub>MRH</sub>	Fig. 6∼	10	_	10		10	_	ns
62	DRAW Delay Time	t <sub>DRWD</sub>	Fig. 9	_	90		80		70	ns
63	DRAW Hold Time	t <sub>DRWH</sub>		10	_	10	_	10		ns
64	Memory Write Data Delay Time	t <sub>MWDD</sub>	Fig. 8	_	90	_	80		70	ns
65	Memory Write Data Hold Time	t <sub>MWDH</sub>	119.0	10	_	10		10	_	ns
66			Fig. 9~							
67 j	HSYNC Delay Time	t <sub>HSD</sub>	Fig. 11	_	90	_	80	_	70	ns
68	VSYNC Delay Time	t <sub>VSD</sub>			90	_	80		70	ns
69	DISP <sub>1</sub> , DISP <sub>2</sub> Delay Time	t <sub>DSPD</sub>		_	90		80		70	ns
70	CUD <sub>1</sub> , CUD <sub>2</sub> Delay Time	t <sub>CUDD</sub>	Fig. 10		90	_	80		70	ns
71	EXSYNC Output Delay Time	t <sub>EXD</sub>		20	90	20	80	20	70	ns
72	CHR Delay Time	t <sub>CHD</sub>		_	90	_	80	_	70	ns
73										
74								ļ	ļ	
75	EXSYNC Input Pulse Width	t <sub>EXSW</sub>	_	3	_	3	_	3	_	Clk. Cyc.
76	EXSYNC Input Setup Time	t <sub>EXS</sub>	Fig. 11	60	_	60	_	50	_	ns
77	EXSYNC Input Hold Time	t <sub>EXH</sub>		30	_	30	_	30		ns
78	LPSTB Uncertain Time 1	t <sub>LPD1</sub>		70	_	70	_	70		ns
79	LPSTB Uncertain Time 2	t <sub>LPD2</sub>	Fig. 12	10	_	10	_	10	_	ns
80	LPSTB Input Hold Time	t <sub>LPH</sub>	1 19. 12	10	_	10	_	10	_	ns
81	LPSTB Input Inhibit time	t <sub>LPI</sub>		4	_	4	_	4	- he conti	Clk. Cyc.

				4 MHz Version		6 MHz	Version	8 MHz Version		
No.	Item	Symbol	ymbol Measuring Condition				HD63484-6		HD63484-8	
				min	max	min	max	min	max	
82 1	DACK Setup Time for RES	t <sub>DAKSR</sub>	·	100	_	100		100	_	ns
83	DACK Hold Time for RES	t <sub>DAKHR</sub>	Fig. 13	0	_	0	_	0	_	ns
84 <sup> </sup>	RES Input Pulse Width	t <sub>RES</sub>		10	_	10	_	10	_	Clk. Cyc.
85	ĪRQ Delay Time 1	t <sub>IRQ1</sub>	Fig. 14	_	250	_	200	_	150	ns
86	IRQ Delay Time 2	t <sub>IRQ2</sub>	1 1g. 14		500	-	500		500	ns
87	ATR Delay Time 1	t <sub>ATRD1</sub>	Fig. 9	_	100	-	90	_	80	ns
88	ATR Hold Time 1	t <sub>ATRH1</sub>	Fig. 5	10	_	10	-	10	_	ns
89 I										
90	ATR Delay Time 2	t <sub>ATRD2</sub>	Fig. 9	_	100	_	90	_	80	ns
91	ATR Hold Time 2	t <sub>ATRH2</sub>	Fig. 5	10	_	10	-	10		ns
100	CS Cycle Time	t <sub>CSC</sub>		4	_	4	_	4	_	Clk. Cyc.
101	CS "Low" Level Width	twcsL	Fig. 2, Fig. 3	2	_	2	_	2	_	Clk. Cyc.
102	CS "High" Level Width	<sup>t</sup> wcsн		2	_	2	_	2	_	Clk. Cyc.
104	DACK Cycle Time	t <sub>DACKC</sub>		4	_	4	_	4	_	Clk. Cyc.
105	DACK "Low" Level Width	<sup>t</sup> WDACKL	Fig. 4A, Fig. 5A	2	_	2	_	2	_	Clk. Cyc.
106	DACK "High" Level Width	t <sub>WDACKH</sub>		2	_	2	_	2	_	Clk. Cyc.





Figure 1 2CLK Waveform




(Note 1)  $\overline{\text{CS}}$  "high" width must satisfy the specification 1).

Unless satisfying the spec 102,  $\overline{\text{DTACK}}$  and read data responses to the succeeding cycle are delayed.

(Note 2) When the ACRTC is used with the synchronous bus timing, the specifications 100 and 102 must be satisfied.

Figure 2 MPU Read Cycle Timing (MPU ← ACRTC)




(Note 1)  $\overline{\text{CS}}$  "high" width must satisfy the specification 11.

Unless satisfying the spect 102,  $\overline{\text{DTACK}}$  response to the succeeding cycle is delayed.

(Note 2) When the ACRTC is used with the synchronous bus timing, the specifications 100, 101 and 102 must be satisfied.

Figure 3 MPU Write Cycle Timing (MPU → ACRTC)



(Note) When the MPU read cycle immediately follows the MPU write cycle execution, DTACK and the read data responses are delayed (by 3 cycles of 2CLK) even though the spec. (102) is satisfied.

Figure 3A MPU Read/Write Cycle Timing (MPU → ACRTC)

2CLK

Tn-2

DRC="1"

Tn .





Figure 4 DMA Read Cycle Timing (Memory ← ACRTC)



\* $\overline{\text{DONE}}$  needs to be asserted "Low" while  $\overline{\text{DACK}}$  remains "Low".  $\overline{\text{DONE}}$  "Low" width must satisfy the spec 4.

(Note) DACK ("high" width must satisfy the spec 30. Unless satisfying the spec. 106, DTACK and the read data responses to the succeeding cycle are delayed.

When the ACRTC is used with the synchronous bus timing, the specifications 104, 105 and 106 must be satisfied.

Figure 4A DMA Read Cycle Timing (Memory ← ACRTC): Burst Mode





Figure 5 DMA Write Cycle Timing (Memory → ACRTC)



\*  $\overline{\text{DONE}}$  needs to be asserted "Low" while  $\overline{\text{DACK}}$  remains "low".  $\overline{\text{DONE}}$  "low" width must satisfy the spec 3.

(Note) DACK "high" width must satisfy the spec, (3) . unless satisfying the spec. (106), DTACK response to the succeeding cycle is delayed.

When the ACRTC is used with the synchronous bus timing, the specification 104 105 and 106 must be satisfied.

Figure 5A DMA Write Cycle Timing (Memory → ACRTC): Burst Mode




Figure 6 Screen Display Cycle Timing




Figure 7 Frame Memory Read Cycle Timing (ACRTC ← Frame Memory)






Figure 8 Frame Memory Write Cycle Timing (ACRTC → Frame Memory)




Figure 9 Frame Memory Refresh/Attribute Control Information Output Cycle Timing







Figure 10 Display Control Signal Output Timing



(When the leading edge of  $\overline{\text{EXSYNC}}$  enters this period, ACRTC shifts the internal phase according to the above sequence.)

Figure 11 EXSYNC Input Timing







Figure 12 LPSTB Input Timing

#### Interleave Mode/Superimpose Mode



Note 1: When LPSTB rises in the period (1), memory address "M + 1" is set in the Light Pen Address register.

Note 2: When LPSTB rises in the period (2), memory address "M + 2" is set in the "Ligyt Pen Address register.

Note 3: In the Interleave Mode, memory address "M", "M + 1", "M + 2" denote the display address.

In the Superimpose Mode, memory address "M", "M + 1", M + 2" denote the display address of the background screen.

Figure 12A LPSTB Input Timing






Figure 13 RES Input and DACK Input Timing (System Reset and 16-bit/8-bit Selection)





Figure 14 IRQ Output Timing



Signal	Load Condition
D <sub>0</sub> ~D <sub>15</sub> DTACK	
DREQ	
MAD <sub>0</sub> ∼MAD <sub>15</sub>	$R_L = 1.8k\Omega$
$MA_{16}/RA_0\sim MA_{19}/RA_3$	C = 40pF
RA₄	$R = 10k\Omega$
VSYNC, HSYNC	
EXSYNC	All diodes are
MCYC, AS, MRD	1S2074H)'s or the
DRAW, CHR	equivalent.
DISP <sub>1</sub> , DISP <sub>2</sub>	
CUD, CUD,	·

Figure 15 Test Load Circuit A




Figure 16 Test Load Circuit B

#### NOTE FOR USE

 Power-on Sequence
 Following condition needs to be satisfied when the power turns-on.




Figure 17 Power-on Sequence

#### (2) Output Waveform

In case that ringing noise occurs beyond tolerance on CRT data buses  $(MAD_0 \sim MAD_{15}, MA_{16}/RA_0 \sim MA_{19}/RA_3, RA_4)$ , damping resistors may be required for data buses as shown in the figures below.




Figure 18 Ringing Noise

Note: The ringing level depends on the load capacity, and it can be  $V_{OH}\,+\,0.1V$ .




Figure 19 Damping Resistors

#### (3) Power Supply Circuit

When designing  $V_{CC}$  and  $V_{SS}$  pattern of the circuit board, the capacitors need to be located nearest to pin 14 ( $V_{CC}$ ) and pin 16 ( $V_{SS}$ ) or pin 51 ( $V_{SS}$ ) and pin 49 ( $V_{CC}$ ) as shown in the figure 20.




Figure 20 Note for Designing Power Supply Circuit

#### ■ ACRTC INTRODUCTION

#### • HD63484 (ACRTC) FEATURES

Powerful visual interfaces are a key component of advanced system architectures. A proven technique uses raster scanned CRT technology for the display of graphics and text information.

Systems which use first generation CRT Controllers (CRTCs) are constrained by hardware/software design time, manufacturing cost, and limited MPU bandwidth.

To meet the functional requirements for powerful visual interfaces, and to support their use in high volume, cost sensitive applications, advanced circuit design and VLSI CMOS manufacturing technologies have been used to create a next generation CRTC, the HD63484 ACRTC (Advanced CRT Controller).

The ACRTC concept is to incorporate major functionality, formerly requiring external hardware and software, on-chip. In this way, both higher performance and reduced system cost benefits are achieved.

- \* High Level Command Language Increases Performance and Reduces Software Development Cost.
  - ACRTC Converts Logical X-Y Coordinates to Physical Frame Buffer Addresses.
  - 38 Commands including 23 Graphic Drawing Commands LINE, RECTANGLE, POLYLINE, POLYGON, CIRCLE, ELLIPSE, ARC, ELLIPSE ARC, FILLED RECTANGLE, PAINT, PATTERN and COPY.
- On-chip 32 Byte Pattern RAM.
- Conditional Drawing function (8 conditions) for Drawing Patterns, Color Mixing and Software Windowing.
- Drawing Area Control with Hardware Clipping and Hitting.
- Maximum Drawing Speed of 2 Million Logical Pixels per



Second is the same for Monochrome and Color applications.\*
\* High Resolution Display with Advanced Screen Control

- Up to 4096 by 4096 Bit Map GRAPHIC Display and/or 256
   Line by 256 Character by 32 Raster CHARACTER Display.
- Separate Bit Map GRAPHIC (2M byte) and CHARACTER (128k byte) Address Spaces with Combined GRAPHIC/ CHARACTER Display.
- Three Horizontal Split Screens and One Window Screen.
   Size and Postition Fully Programmable.
- Independent Horizontal and Vertical Smooth Scroll for each Screen
- 1 to 16 Zoom Magnitude Independent X and Y Zoom Factors.
- Logical Pixel Specification as 1, 2, 4, 8 or 16 Bits for Monochrome, Gray Scale and Color Displays.
- Programmable Address Increment Supports Frame Buffer Memory Widths to 256 Bits for Video Bit Rates > 500 MHz. (ACRTC R MASK is limit to 128 Bits.)
- Unique Interleaved Access Mode for Screen Superimposition or 'Flashless' Displays.
- ACRTC provides Dynamic RAM Refresh Address.
- \* High Performance MPU Interface
- Optimized Interface with the HD68000 MPU and HD68450 DMAC.
- 8 or 16 Bit Bus Compatible With Other MPUs.
- Separate on-chip 16 Byte READ and WRITE FIFOs.
- Maskable Interrupts Including FIFO status.
- \* Versatile CRT Interface
- Full Programmability of CRT Timing Signals.
- Three Raster Scanning Modes.
- Master or Slave Synchronization to Multiple ACRTCs or Other Video Generating Devices.
- Two Hardware Cursors. Three Cursor Modes.
- Programmable Cursor and Display Timing Skew.
- Eight User Defineable Video Attributes.
- Light Pen Detection.
- \* VLSI CMOS Process

#### • APPLICATIONS




Figure 21 ACRTC vs. CRTC

The overall function of a visual interface is logically partitioned into layers. At the lowest layer are CRT timing and control signal generation. At the top layer are general purpose drawing procedures which provide a high-level interface to the users OS or application software. At this layer, a number of popular standards have emerged including GKS, CORE, NAPLP, GSX and others.

Figure 21 shows how the ACRTC performs the key functions or logical drawing algorithm and physical drawing execution. Formerly, these function were performed by external hardware and/ or MPU software.

As shown, the ACRTC reduces the 'gap' between device functionality and high level graphics procedures. Since the ACRTC device itself provides capabilities closely related to those of high level graphics packages, the effort (hardware and software design time and cost) required to develop a visual interface is significantly reduced.

Noting the traditional and emerging applications for visual interfaces, Figure 22 shows that a single ACRTC is suitable for a broad range of products in both alphanumeric and graphics areas.

Multiple ACRTCs can achieve performance beyond that of any first generation CRTC configuration.




Figure 22 Application Spectrum

#### • SYSTEM CONFIGURATION

Existing CRTCs provide a single bus interface to the frame buffer which must be shared with the host MPU. However, the refresh of large frame buffers and the requirement to access the frame buffer for drawing operations can quickly saturate this shared bus bandwidth.


As shown, the ACRTC uses separate host MPU and frame buffer bus interfaces. This allows the ACRTC full access to the frame buffer for display refresh, DRAM refresh and drawing operations while minimizing the ACRTCs usage of the MPU system bus. Thus, overall system performance is maximized. A related benefit is that a large frame buffer (2M byte for each ACRTC) is useable even if the host MPU has a smaller address space or segment size restriction.

The ACRTC can utilize an external DMA Controller. This increases system throughput when large amounts of command, parameter and data information must be transferred to the ACRTC. Also, advanced DMAC features, such as the HD68450 DMACs 'chaining' modes, can be used to develop powerful graphics system architectures.

However, more cost sensitive or less performance sensitive applications do not require a DMAC. The interface to the ACRTC can be handled completely under MPU software control.

While both ACRTC bus interfaces (Host MPU and Frame Buffer) exploit 16 bit data paths for maximum performance, the ACRTC also offers an 8 bit MPU mode for easy connection to popular 8 bit bus structures.





## Figure 23 System Configuration

#### **■ INTERNAL FUNCTIONS**

#### BLOCK DIAGRAM

The ACRTC consists of five major functional blocks. These functional blocks operate in parallel to achieve maximum performance. Two of the blocks perform the external bus interface for the host MPU and CRT respectively.

#### o MPU Interface

Manages the asynchronous host MPU interface including the programmable interrupt control unit and DMA handshaking




Figure 24 Block Diagram



control unit.

o CRT Interface

Manages the frame buffer bus and CRT timing input and output control signals. Also, the selection of either display refresh address or drawing address outputs is performed.

The other three blocks are separately microprogrammed processors which operate in parallel to perform the major functions of drawing, display control and timing.

**Drawing Processor** 

Interprets commands and command parameters issued by the host bus (MPU and/or DMAC) and performs the drawing operations on the frame buffer memory. This processor is responsible for the execution of ACRTC drawing algorithms and conversion of logical pixel X-Y addresses to physical frame buffer addresses.

Communication with the host bus is via separate 16 byte read and write FIFOs.

Display Processor

Manages frame buffer refresh addressing based on the user programmed specification of display screen organization. Combines and displays as many as 4 independent screen segments (3 horizontal splits and 1 window) using an internal high speed address calculation unit. Controls display refresh address outputs based on GRAPHIC (physical frame buffer address) or CHARACTER (physical frame buffer address + row address) display modes.

Timing Processor

Generates the CRT synchronization signals and other timing signals used internally by the ACRTC.

The ACRTCs software visible registers are similarly partitioned and reside in the appropriate internal processor depending on function. The registers in the Display and Timing processors are loaded with basic display parameters during system initialization. During operation, the host primarily communicates with the ACRTCs Drawing processor via the on-chip FIFOs.

#### SIGNAL DESCRIPTION

Following is a brief description of the ACRTC pin functions organized as MPU Interface, DMAC Interface, CRT Interface and Power Supply.

## **MPU INTERFACE**

RES - Input

Hardware reset input to the ACRTC.

 $D_0 \sim D_{15} - Input/Output$ 

The bidirectional data bus for communication with the host MPU or DMAC. In 8 bit data bus mode,  $D_0 \sim D_7$  are used.  $R/\overline{W}$  — Input

Controls the direction of host ↔ ACRTC transfers.

CS - Input

Enables data transfers between the host and the ACRTC. RS - Input

Selects the ACRTC register to be accessed and is normally connected to the least significant bit of the host address bus. DTACK - Output

Provides asynchronous bus cycle timing and is compatible with the HD68000 MPU DTACK input.

IRQ — Output

Generates interrupt service requests to the host MPU.

#### **DMAC INTERFACE**

DREQ - Output

Generates DMA service requests to the host DMAC.

DACK - Input

Receives DMA acknowledge timing from the host DMAC.

DONE - Input/Output

Terminates DMA transfer and is compatible with the HD68450 DMAC DONE signal.

#### **CRT INTERFACE**

2CLK - Input

Basic ACRTC operating clock derived from the dot clock.

 $MAD_0 \sim MAD_{15} - Input/Output$ 

Multiplexed frame buffer address/data bus.

AS - Output

Address strobe for demultiplexing the frame buffer address/ data bus  $(MAD_0 \sim MAD_{15})$ .

 $MA_{16}/RA_0 \sim MA_{19}/RA_3$  — Output The high order address bits for graphic screens and the raster address outputs for character screens.

RA<sub>4</sub> - Output

Provides the high order raster address bit (up to 32 rasters) for character screens.

CHR - Output

Indicates whether a graphic or character screen is being accessed.

MCYC - Output

Frame buffer memory access timing - one half the frequency of 2CLK.

MRD - Output

Frame Buffer data bus direction control.

DRAW - Output

Differentiates between drawing cycles and CRT display refresh

 $\overline{\text{DISP}}_1$ ,  $\overline{\text{DISP}}_2$  — Output

Programmable display enable timing used to selectively enable, disable and blank logical screens.

 $\overline{\text{CUD}}_1$ ,  $\overline{\text{CUD}}_2$  – Output

Provides cursor timing determined by ACRTC programmed parameters such as cursor definition, cursor mode, cursor address, etc.

VSYNC - Output

CRT device vertical synchronization pulse.

HSYNC - Output

CRT device horizontal synchronization pulse.

EXSYNC - Input/Output

For synchronization between multiple ACRTCs and other video signal generating devices.

LPSTB - Input

Connection to an external light pen.

#### **VIDEO ATTRIBUTES**

The ACRTC outputs 20 bits of video attributes on MAD<sub>0</sub> ~  $MAD_{15}$  and  $MA_{16}/RA_0 \sim MA_{19}/RA_3$ . These attributes are out-




Figure 25 Video Attributes



put at the last cycle prior to the rising edge of HSYNC and should be latched externally. Thus, video attributes can be set on a raster by raster basis.

## Attribute Code (ATC0 $\sim$ ATC7:MAD<sub>0</sub> $\sim$ MAD<sub>7</sub>)

These are user defined attributes. The programmed contents of the Attribute Control bits (ATR) of the Display Control Register (DCR) are output on these lines.

Note) The data written into ATR can be externally used after the completion of current raster scanning.

#### Attribute Code (ATC7~ATC0) Application

ATC is one of the function to provide the with application to the user and appropriate data need to be employed depending on the system requirement.

Followings show some of application example.

- (1) Amount of horizontal dot shift for window smooth scroll.
- (2) Horizontal width of crosshair cursor and the amount of horizontal dot shift (including Block cursor).
- (3) Frame buffer specification in blocks (used for the base register).
- (4) Back screen color or character color code.
- (5) Display screen selection during screen blink (used with SPL).
- (6) Interrupt vector address storage.
- Polarity selection of horizontal/vertical synchronization signal etc.
- (8) Blinking signal like lamps used in the system.
- (9) Code storage (max. 8 bit) or selection signal etc.

## Horizontal Scroll Dot (HSD0~HSD3:MAD<sub>8</sub> ~ MAD<sub>11</sub>)

These are used in conjunction with external circuitry to implement smooth horizontal scroll. These lines contain the encoded start dot address which is used to control the external shift register load timing and data. HSD usually corresponds to the start dot address of the background screens. However, if the window smooth scroll (SWS) bit of OMR (Operation Mode Register) is set to 1, HSD outputs the start dot address of the window screen segment.

Note) HSD outputs the valid value only within the specified raster area. Changing the register contents during the scanning does not cause any external effects, because the value loaded at the beginning of the area is reserved.

#### Horizontal Zoom Factor (HZ0~HZ3:MAD<sub>12</sub> ~ MAD<sub>15</sub>)

These lines output the encoded (1-16) horizontal zoom factor as stored in the Zoom Factor Register (ZFR). Horizontal zoom is

accomplished by the ACRTC repeating a single display address and using the HZ outputs to control the external shift register clock. Horizontal zoom can only be applied to the Base screen.

## Split Position (SPL1 $\sim$ SPL2:MA<sub>16</sub> $\sim$ MA<sub>17</sub>)

These lines present the encoded information showing the enabled background screen currently being displayed by the ACRTC.

SPL2	SPL1	•
0	0	Background Screen not enabled or displayed
0	1	Base Screen
1	0	Upper Screen
1	1	Lower Screen

Even if the split screen display is prohibited, SPL is output if the area is specified.

#### Blink (BLINK1~BLINK2: $MA_{18} \sim MA_{19}$ )

The lines alternate from high to low periodically as defined in the Blink Control Register (BCR). the blink frequency is specified in units of 4 field times. A field is defined as the period between successive VSYNC pulses. These lines are used to implement character and screen blink.

#### • ADDRESS SPACE

The ACRTC allows the host to issue commands using logical X-Y coordinate addressing. The ACRTC converts these to physical linear word addresses with bit field offsets in the frame buffer.

Figure 26 shows the relationship between a logical X-Y screen address and the frame buffer memory, organized as sequential 16 bit words. The host may specify that a logical pixel consists of 1, 2, 4, 8 or 16 physical bits in the frame buffer. In the example, 4 bits per logical pixel is used allowing 16 colors or tones to be selected.

Up to four logical screens (Upper, Base, Lower and Window) are mapped into the ACRTC physical address space. The host specifies a logical screen physical start address, logical screen physical memory width (number of memory words per raster), logical pixel physical memory width (number of bits per pixel) and the logical origin physical address. Then, logical pixel X-Y addresses issued by the host or by the ACRTC Drawing processor are converted to physical frame buffer addresses. The ACRTC also performs bit extraction and masking to map logical pixel operations (in the example, 4 bits) to 16 bit word frame buffer accesses.



Display Screen

Logical Addressing



Figure 26 Logical/Physical Addressing

#### • REGISTERS




Figure 27 Programming Model



Table 1 Programming Model (Hardware Access, Direct Access Registers)

			Reg.	Τ _		T				DATA	(H)		T			ATA	(L)		
CS	RS	RW	No.	Re	egister Name	Abbre.	15	14	13	12		9 8	7	6	5	4	3	2	1 0
1	†-	1-	-																
0	0	0	AR	Address	Register	AR	<del></del>						<del>                                     </del>			Addr	ess		
0		1		Status		SR						CER ARD CED			CEDII	LPD RFF RFR WFR WFE			
۲	Ť	1/0		FIFO E		FE						F	E	7110					
		1.6			nd Control	CCR	ART	PSF	DDN	CDM	DBC	GBM		ARE	FELI	PF	REFIE	RE	WRE WEE
		1/2	r04		on Mode	OMR				WSS		DSK	RAM		GAI		ACN		RSM
		1.0	r06			DCR	DSP			E0	SE2	SE3	KAIVI		GAI	A T			KOW
		1,6	r08	Display	Control	DCK	USF	SEI		EU	JE2	J SES	L				Т		
	ļ	-	1	(undefii	ned)	_													
			rŽΕ	(=::==:::	,														
		1	r80	Raster	Count	RÇR								R C					
ŀ		10	r82	Horizon	tal Sync.	HSR				Н	С				- 1		Н	SW	
			r84	Horizon	tal Display	HDR				H C	S					H D	W		
		1.0	r86	Vertical	Sync.	VSR								V C				-	
		1.0	r88	Vertical	Display	VDR				V C	S				[		٧	SW	•
İ		10	r8A										S	P 1					
		10	r8C	Split So	reen Width	ssw							S	P 0					
		1, 0	r8E										S	P 2					
		1 0	r90	Blink Co	ontrol	BCR	BON1				В	DFF1	Γ	BON	2	T		BOF	F2
		1/0	r92		l Window Display	HWR				Η۷						НW			
		1.0	r94				<del>  .</del>						L	V	WS				
		1.0	r96	Vertical	Window Display	VWR									w w				
	ļ	10	r98							C X	F			<u>-</u>		СХ	<u> </u>		
		1.0		Graphic	Cursor	GCR	<del>-</del>				<u> </u>		L		ΥS				
	1	1, 0	r9C	ar aprilic	Ourson	don	-								ΥE				
		·> 0	r9E				-												
		H	rAO																
		-	i	(undefir	ned)	-									•				
	i		rBE																
0	1	1.0	rC0	Linner	Raster Addr.0	RAR0	-	• • • • •	•		LRA	. 0	•••				F	RAC	)
		1 0	rC2	Upper Screen	Memory Width 0	MWR0	CHR			-				M W	0				
İ					Start Addr.0	SAR0				SDA0					SA0H/SRA0		A0		
	!	10	rC6		Start Audi.0	SANO						S A	0 L						
1	ĺ	1.0	rC8		Raster Addr. 1	RAR1	-				LRA	1					FI	RA	1
1	!	1 0	rCA	Base	Memory Width 1	MWR1	CHR	-		-				M W	1				
		1. 0	rCC	Screen	C1 A 1	SAR1					S D A 1 SA1H				1/SR	A1			
1	!		rCE		Start Addr. 1 S		S A 1 L												
i			rD0		Raster Addr.2	RAR2	-			T	LRA		-		T		FI	R A :	2
1				Lower	Memory Width 2	MWR2	CHR	-				VI		M W	2.				
1				Screen						+	SI	) A 2					SA2H	L/SR	A2
1		1 0	rD6		Start Addr.2	SAR2						SA	2 L						<del>-</del>
ì			rD8		Raster Addr. 3	RAR3	-			Τ	LRA						FF	? A :	3
		1 0		Window	Memory Width 3		CHR							M W					
1		1 0		Screen							SI	) A 3					SA3F	L/SR	<b>A</b> 3
1		1 0	rDE	20.0011	Start Addr.3	SAR3				1		SA	L		L.		J. 131	. 5.1	
1		1 0	rE0				R C	W 1		Τ	BCS		T		T		ВС	FD	1
		1 0	rE2	Block C	ursor l	BCUR1				1		B C	A 1				<u> </u>	<u> </u>	
1		1 ^	rF4				R C	W 2		Τ	BCS				T		ВС	FP	2
1	1 o rE6			Block C	BCUR2		***		L	503	B C	L				- B C			
1		- 0		Cursor	Definition	CDR		1		CONIT		OFF1				ON2	T		OFF2
	i	1 <sub>0</sub>		Zoom F			U	M		CON1						,UNZ			UFF2
1				200111 F	actor	ZFR		ΗZ	<u> </u>		<u>v</u> _	ZF	CHE						A
		1	rEC	Light P	en Address	LPAR				CHR			i	!	_ P	А.Н			
		1	rFO	_								LP	AL						
		- '		(undefin	ed)	_													
L	Ĺ		rĚE	,	/														
-	N 1 ······'High'' level																		

Note 1 ..... "High" level 0 ..... "Low" level



ABT	: Abort	SP0, SP1, SP2	: Split Screen 0 Width, Split Screen 1 Width,
ACM	: Access Mode		Split Screen 2 Width
ACP	: Access Priority	BON1, BON2	: Blink ON 1, Blink ON 2
Address	: Register No. of the control register	BOFF1, BOFF2	: Blink OFF 1, Blink OFF 2
ARD	: Area Detect	HWS	: Horizontal Window Start
ARE	: Area Detect Interrupt Enable	HWW	: Horizontal Window Width
ATR	: Attribute Control	ws	: Vertical Window Start
CDM	: Command DMA Mode	VWW	: Vertical Window Width
CED	: Command End	CXS, CYS	: Cursor X Start, Cursor Y Start
CEE	: Commad End Interrupt Enable	CXE, CYE	: Cursor X End, Cursor Y End
CER	: Command Error	FRA	: First Raster Address
CRE	: Command Error Interrupt Enable	LRA	: Last Raster Address
CSK	: Cursor Display Skew	CHR	: Character
DDM	: Data DMA Mode	MW	: Memory Width
DRC	: DMA Request Control	SDA	: Start Dot Address
DSK	: DISP Skew	SAH/SRA	: Start Address "High"/Start Raster Address
DSP	: DISP Signal Control	SAL	: Start Address "Low"
FE	: FIFO Entry	BCW1, BCW2	: Block Cursor Width 1, Block Cursor Width 2
GAI	: Graphic Address Increment Mode	BCSR1, BCSR2	: Block Cursor Start Raster 1, Block Cursor Start
GBM	: Graphic Bit Mode		Raster 2
HC	: Horizontal Cycle	BCER1, BCER2	: Block Cursor End Raster 1, Block Cursor End
HDS	: Horizontal Display Start		Raster 2
HDW	: Horizontal Display Width	BCA1, BCA2	: Block Cursor Address 1, Block Cursor Address 2
HSW	: Horizontal Sync. Width	CM	: Cursor Mode
LPD	: Light Pen Strobe Detect	CON1, CON2	: Cursor ON 1, Cursor ON 2
LPE	: Light Pen Strobe Interrupt Enable	COFF1, COFF2	: Cursor OFF 1, Cursor OFF 2
M/S	: Master / Slave	HZF, VZF	: Horizontal Zoom Factor, Vertical Zoom Factor
PSE	: Pause	LPAH	:Light Pen Address "High"
RAM	: RAM Mode	LPAL	: Light Pen Address "Low"
RC	: Raster Count		
RFE	: Read FIFO Full Interrupt Enable		
RFF	: Read FIFO Full	•	
RFR	: Read FIFO Ready		
RRE	: Read FIFO Ready Interrupt Enable		
RSM	: Raster Scan Mode		
SE0	: Split Enable 0		
SE1	: Split Enable 1		
SE2	: Split Enable 2		
SE3	: Split Enable 3		
STR	: Start		
VC	: Vertical Cycle		
VDS	: Vertical Display Start		
VSW	: Vertical Sync. Width		

WEE : Write FIFO Empty Interrupt Enable

WFR : Write FIFO Ready
WRE : Write FIFO Ready Interrupt Enable

WFE : Write FIFO Empty

WSS : Window Smooth Scroll



Table 1 (cont.) Programming Model (Drawing Parameter Registers)

Register	Read/	Name of Register	Abbr.	Da	ta (H)	Dat	a (L)		
No.	Write			15 14 13 12	2 1 1 1 0 9 8	7 6 5 4	3 2 1 0		
Pr00	R/W	Color 0	CLO		Cl	_0			
PrO1	R/W	Color 1	CL1		CL	_1			
Pr02	R/W	Color Comparison	CCMP		CCI	MP			
Pr03	R/W	Edge Color	EDG		ED	)G			
Pr04	R/W	Mask	MASK		MA	SK			
Pr05	R/W		PRC	PPY	PZCY	PPX	PZCX		
ļ		Pattern RAM Control		PSY		PSX			
Pr07				PEY	PZY	PEX	PZX .		
PrO8	R/W		ADR	XMIN					
1		Area Definition **		YMIN XMAX					
PrOB					YM.	AX			
PrOC	R/W	Read Write Pointer	RWP	DN		RW	/PH		
PrOD		nead write Fointer			RWPL				
PrOE	_		_			-			
PrOF									
Pr10	R	Describe Deister	DP	DN		DP	PAH		
Pr11		Drawing Pointer			DPAL		DPD		
Pr12	R	Current Deinter ##	СР		. ×	(	*		
Pr13		Current Pointer **			Y	,			
Pr14			_		-	-			
Pr15						-			

Always set to "0"

\*\* ...... Set binary complements for negative values of X and Y axis.

## DRAWING PARAMETER REGISTER

R : Register which can be read by Read Parameter Register Command (RPR)

W : Register which can be written into by Write Parameter Register Command (WPR)

- : Access is not allowed

CLO : Defines the color data used for the drawing when logical drawing data=0 CL1 : Defines the color data used for the drawing when logical drawing data=1

CCMP : Defines the comparative color of the drawing operation

EDG : Defines the edge color

MASK : Defines the bit pattern used to mask bits upon which data transfer should not be performed

PSX, PSY : Pattern Start Point
PEX, PEY : Pattern End Point
PSY PSY : Pattern Soon Start Paint

PPX, PPY : Pattern Scan Start Point
PZX, PZY : Pattern Zoom
PZCX, PZCY : Pattern Zoom Count

XMIN, YMIN : Start point of Area definition XMAX, YMAX : End point of Area definition

DN : Screen Number

RWPH : High-order 8 bit of Read Write Pointer Address
RWPL : Low-order 12 bit of Read Write Pointer Address
DPAH : High-order 8 bit of Drawing Pointer Address
DPAL : Low-order 12 bit of Drawing Pointer Address

DPD : Drawing Pointer Dot Address

X, Y : Position indicated by Current Pointer on X-Y coordinate



The ACRTC has over two hundred bytes of accessible registers. These are organized as Hardware, Directly and FIFO accessible.

#### o Hardware Accessible

The ACRTC is connected to the host MPU as a standard peripheral which occupies two word locations of the host address space. The RS (Register Select) pin selects one of these two locations. When RS is low, reads access the Status Register and writes access the Address Register.

The Status Register summarizes the ACRTC state and is used by the MPU to monitor the overall operation of the ACRTC. The Address Register is used to program the ACRTC with the address of the specific directly accessible register which the MPU wishes to access.

#### Directly Accessible

These registers are accessed by prior loading of the Address Register with the chosen register address. Then, when the MPU accesses the ACRTC with RS=1, the chosen register is accessed.

The FIFO entry enables access to FIFO accessible registers using the ACRTC read and write FIFOs.

The Command Control Register is used to control overall ACRTC operation such as aborting or pausing commands, defining DMA protocols, enabling/disabling interrupt sources, etc.

The Operation Mode Register defines basic parameters of ACRTC operation such as frame buffer access mode, display or drawing priority, cursor and display timing skew factors, raster scan mode, etc.

The Display Control Register allows the independent enabling and disabling of each of the four ACRTC logical display screens (Base, Upper, Lower and Window). Also, this register contains the 8 bits of user defineable video attributes.

The Timing Control RAM contains registers which define ACRTC timing. This includes timing specification for CRT control signals (e.g. HSYNC, VSYNC), logical display screen size and display period, blink timing, etc.

The Display Control RAM contains registers which define logical screen display parameters such as start addresses, raster addresses and memory width. Also included are the cursor(s) definition, zoom factor and light pen registers.

#### o FIFO Accessible

For high performance drawing, key Drawing Processor registers are coupled to the host via the ACRTCs separate 16 byte read and write FIFOs.

ACRTC commands are sent from the MPU via the write FIFO to the Command register. As the ACRTC completes command execution, the next command is automatically fetched from the FIFO into the Command register.

The Pattern RAM is used to define drawing and painting 'patterns'. The Pattern RAM is accessed using the ACRTCs Read Pattern RAM (RPTN) and Write Pattern RAM (WPTN) register access commands.

The Drawing Parameter Registers define detailed parameters of the drawing process, such as color control, area control (hitting/clipping) and Pattern RAM pointers. The Drawing Parameter Registers are accessed using the ACRTCs Read Parameter Register (RPR) and Write Parameter Register (WPR) register access commands.

## ■ COMMANDS

The ACRTC has 38 commands classified into three groups – REGISTER ACCESS, DATA TRANSFER and GRAPHIC DRAWING.

Five REGISTER ACCESS commands allow access to Drawing processor Drawing Parameter Registers and the Pattern RAM.

Ten DATA TRANSFER commands are used to move data between the host system memory and the frame buffer, or within the frame buffer.

Twenty three GRAPHIC DRAWING commands cause the ACRTC to perform drawing operations. Parameters for these commands are specified using logical X-Y addressing.

All the above commands, parameters and data are transferred via the ACRTC read and write FIFOs.

Assuming the ACRTC has been properly initialized, the MPU must perform two steps to cause graphic drawing.

First, the MPU must specify certain drawing parameters which define a number of details associated with the drawing process. For example, to draw a figure or paint an area, the MPU must specify the drawing or painting 'pattern' by initializing the ACRTC Pattern RAM and related pointers. Also, if clipping and hitting control are desired, the MPU specifies the 'area' to be monitored during drawing by initializing area definition registers. Other drawing parameters include color, edge definition, etc.

After the drawing parameters have been specified, the MPU issues a graphic drawing command and any required command parameters, such as the CRCL (Circle) command with a radius parameter. The ACRTC then performs the specified drawing operation by reading, modifying and rewriting the contents of the frame buffer.



Table 2 ACRTC Command Table

TYPE	MNEMONIC	COMMAND NAME	OPERATION CODE	PARAMETER	# (words)	~ (cycles) *3)
	ORG	Origin	0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0	DPH DPL	3	8
Register	WPR	Write Parameter Register	0 0 0 0 1 0 0 0 0 0 0 RN	D	2	6
Access	RPR	Read Parameter Register	0 0 0 0 1 1 0 0 0 0 0 RN		1	6
Command	WPTN	Write Pattern RAM	0 0 0 1 1 0 0 0 0 0 0 0 PRA	n D <sub>1</sub> , , D <sub>n</sub>	n+2	4n+8
	RPTN	Read Pattern RAM	0 0 0 1 1 1 0 0 0 0 0 0 PRA	n	2	4n+10
	DRD	DMA Read "	0 0 1 0 0 1 0 0 0 0 0 0 0 0 0	AX AY	3	$(4x+8)y+12[x\cdot y/81]+(62\sim68)$
	DWT	DMA Write	0 0 1 0 1 0 0 0 0 0 0 0 0 0 0	AX AY	3	(4x+8)y+16[x·y/81]+34
	DMOD	DMA Modify	0 0 1 0 1 1 0 0 0 0 0 0 0 0 MM	AX AY	3	(4x+8)y+16[x·y/8↑]+34
Data	RD	Read	0 1 0 0 0 1 0 0 0 0 0 0 0 0 0		11	12
Transfer	WT	Write	0 1 0 0 1 0 0 0 0 0 0 0 0 0 0	D	2	8
Command	MOD	Modify	0 1 0 0 1 1 0 0 0 0 0 0 0 MM	D	2	8
	CLR	Clear	0 1 0 1 1 0 0 0 0 0 0 0 0 0 0	D AX AY	4	(2x+8)y+12
	SCLR	Selective Clear	0 1 0 1 1 1 1 0 0 0 0 0 0 0 MM	D AX AY	4	(4x+6)y+12
	CPY	Сору	0 1 1 0 S DSD 0 0 0 0 0 0 0	SAH SAL AX AY	5	(6x+10)y+12
	SCPY	Selective Copy	0 1 1 1 S DSD 0 0 0 0 0 MM	SAH SAL AX AY	5	(6x+10)y+12
	AMOVE	Absolute Move	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	XY	3	56
	RMOVE	Relative Move	1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0	dX dY	3	56
	ALINE	Absolute Line	1 0 0 0 1 0 0 0 AREA COL OPM	X Y	3	P·L+18
	RLINE	Relative Line	1 0 0 0 1 1 0 0 AREA COL OPM	dX dY	3	P·L+18
	ARCT	Absolute Rectangle	1 0 0 1 0 0 0 0 AREA COL OPM	XY	3	2P(A+B)+54
	RRCT	Relative Rectangle	1 0 0 1 0 1 0 0 AREA COL OPM	dX dY	3	2P(A+B)+54
	APLL	Absolute Polyline	1 0 0 1 1 0 0 0 AREA COL OPM	n X1, Y1, Xn, Yn	2n+2	Σ[P·L+16]+8
1	RPLL	Relative Polyline	1 0 0 1 1 1 0 0 AREA COL OPM	n dX1, dY1, . dXn, dYn	2n+2	Σ[P·L+16]+8
İ	APLG	Absolute Polygon	1 0 1 0 0 0 0 0 AREA COL OPM	n X1, Y1, Xn, Yn	2n+2	Σ[P·L+16] +P·Lo+20
	RPLC	Relative Polygon	1 0 1 0 0 1 0 0; AREA COL OPM	n dX1, dY1,dXn, dYn	2n+2	Σ[P·L+16] +P·Lo+20
Graphic	CRCL	Circle	1 0 1 0 1 0 0 C AREA COL OPM	г	2	8d+66
Command	ELPS	Ellipse	1 0 1 0 1 1 0 C AREA COL OPM	a b dX	4	10d+90
	AARC	Absolute Arc	1 0 1 1 0 0 0 C AREA COL OPM	Xc Yc Xe Ye	5	8d+18
	RARC	Relative Arc	1 0 1 1 0 1 0 C AREA COL OPM	dXc dYc dXe dYe	5	8d+18
	AEARC	Absolute Ellipse Arc	1 0 1 1 1 0 0 C AREA COL OPM	a b Xc Yc Xe Ye	7	10d+96
	REARC	Relative Ellipse Arc	1 0 1 1 1 1 0 C AREA COL OPM	a b dXc dYc dXe dYe	7	10d+96
	AFRCT	Absolute Filled Rectangle	1 1 0 0 0 0 0 0 AREA COL OPM	X . Y	3	(P·A+B)B+18
	RFRCT	Relative Filled Rectangle	1 1 0 0 0 1 0 0 AREA COL OPM	dX dY	3	(P·A+B)B+18
	PAINT	Paint	1 1 0 0 1 0 0 E AREA 0 0 0 0 0		1	(18A+102)B-58 *1)
	DOT	Dot	1 1 0 0 1 1 0 0 AREA COL OPM		1	8
	PTN	Pattern	1 1 0 1 SL SD AREA COL OPM	SZ *2)	2	(P·A+10)B+20
	AGCPY	Absolute Graphic Copy	1 1 1 0 S DSD AREA 0 0 OPM	Xs Ys DX DY	5	((P+2)A+10)B+70
	RGCPY	Relative Graphic Copy	1 1 1 1 S DSD AREA 0 0 OPM	dXs dYs DX DY	5	((P+2)A+10)B+70

<sup>\*1)</sup> In case of rectangular filling

SZy, SZx: Pattern Size

n: number of repetition X/Y: drawing words of X-direction/Y-direction
L/Lo/d: sum of drawing dots A/B: drawing dots of main/sub direction
E: [E=0 (Stop at Edge color), E=1 (Stp at excepting Edge color)] C: [C=1 (clockwise), C=0 (reverse)]

[ † ]: rounding up P = 4: OPM-000~011 6: OPM-100~111

\*3) cycles: 2clock cycle time



## REGISTER ACCESS COMMAND

Mnemonic	Operation Code		Parameter	#(words)	~ (cycles)
ORG	00000100000000000	DPH	DPL	 3	8
WPR	0 0 0 0 1 0 0 0 0 0 0 RN	D		 2	6
RPR	0 0 0 0 1 1 0 0 0 0 0 RN			 1	6
WPTN	000110 00 0000 PRA	n	D <sub>1</sub> ,,Dn	 n+2	4n +8
RPTN	000111 000000 PRA	n		 2	4n + 10

RN : Register number of the drawing parameter register (\$0-\$13)

PRA: Pattern RAM address at which Read/Write operation starts(\$0-\$F)

DPH: Drawing pointer register High word DPL: Drawing pointer register Low word

	15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
DPH	DN	0	0	0	0	0	0				DF	AH	-		
DPL					DP	٩L							D	PD	

DPAH: Higher 8 bits of Drawing Pointer address

DPAL: Lower 12 bits of Drawing Pointer address

DPD : Dot position in the memory address

D,  $D_1, \dots, D_n$ : Write data

n : Number of Read/Write data

DN Screen No.

OO Upper Screen

O1 Base Screen

10 Lower Screen


11 Window Screen

## DATA TRANSFER COMMAND

## MM: Modify Mode

MM	]	Function
00	Replace	Replace drawing point data with modifier information
01		OR drawing point data with modifier data and rewrite the result data to the frame buffer
10	AND	AND drawing point data with modifier data and rewrite the result data to the frame buffer
11	EOR	EOR drawing point data with modifier data and rewrite the result data to the frame buffer

#### S: Source Scan Direction



## DSD: Destination Scan Direction



AX : Number of word in X-axis direction = 1

AY : Number of word in Y-axis direction = 1

D : Write data

SAH: Source Start Address High word SAL: Source Start Address Low word

(SAH): Memory address Higher 8 bits (SAL): Memory address Lower 12 bits

x : Number of word in X-axis direction

y: Number of word in Y-axis direction

† : Rounding up

## GRAPHIC DRAWING COMMAND

AREA: Area Mode
COL: Color Mode
OPM: Operation Mode


C: Circling Direction

С	Direction	
0	Counterclockwise	 
1	Clockwise	-


E: Definition of Edge color

E	Definition
0	Edge color is defined by the data in the edge color register.
1	Edge color is defined by the data excluding the above.

SL: Slant, SD: Scan Direction



: current pointer start point
 : current pointer end point



X, X1, ..., Xn : Absolute X-address from the origin point Y, Y1, ..., Yn : Absolute Y-address from the origin point dX : Relative X-address from the current pointer dY : Relative Y-address from the current pointer

n : Number of nodes

 $dX1, \ldots, dXn$  : Relative X-address from each node  $dY1, \ldots, dYn$  : Relative Y-address from each node

r : Dot number on radius a, b :  $(DX)^2$ :  $(DY)^2$ =a : b DX : X-direction dot number DY : Y-direction dot number

dXc : Relative X-address from the current pointer to the center point of arc/ellipse dYc : Relative Y-address from the current pointer to the center point of arc/ellipse

Xe : Absolute X-address of the end point of arc/ellipse Ye : Absolute Y-address of the end point of arc/ellipse

dXe : Relative X-address from the current pointer to the end point of arc/ellipse dYe : Relative Y-address from the current pointer to the end point of arc/ellipse

Xs : Absolute X-address of the start dot position in source area Ys : Absolute Y-address of the start dot position in source area

dXs : Relative X-address from the current pointer to the start dot position in source area dYs : Relative Y-address from the current pointer to the start dot position in source area

P :  $4(OPM = 000 \sim 011)/6(OPM = 100 \sim 111)$ 

L, LO : Dot number on straight line

d : total dot number

A : Scan main direction dot number
B : Scan sub direction dot number




#### COMMAND FORMAT

ACRTC commands consist of a 16 bit op-code, optionally followed by 1 or more 16 bit parameters. When 8 bit MPU mode is used, commands, parameters and data are sent to and from the ACRTC in the order of high byte, low byte.


#### (a) 16 bit interface

In the case of 16 bit interface, first move the 16 bit operation code and then move necessary 16 bit parameters one by one.



#### (b) 8 bit interface

In the case of 8-bit interface, first move the operation code's high byte followed by low byte and then move those of parameters in the same order.



#### **PROGRAM TRANSFER**

Program Transfer occurs when the MPU specifies the FIFO

entry address and then writes commands/parameters to the write FIFO under program control (RS = high,  $R/\overline{W}$ ,  $\overline{CS}$  = low). The MPU writes are normally synchronized with ACRTC FIFO status by software polling or interrupts.

Software Polling (WFR, WFE interrupts disabled)

- a) MPU program checks the SR (Status Register) for Write FIFO Ready (WFR) flag = 1, and the writes 1-word op-code/parameters.
- b) MPU program checks the SR (Status Register) for Write FIFO Empty (WFE) flag = 1, and then writes 1 to 8-word op-code/parameters.
- Interrupt Driven (WFR, WFE interrupts enabled)
  - MPU WFR interrupt service routine writes 1-word opcode/parameters.
  - b) MPU WFE interrupt service routine writes 1 to 8-word op-code/parameters.

In the specific case of Register Access Commands and an initially empty write FIFO, MPU writes need not be synchronized to the write FIFO status. The ACRTC can fetch and execute these commands faster than the MPU can issue them.

#### **COMMAND DMA TRANSFER**

Commands and parameters can be transferred from MPU system memory using in external DMAC. The MPU initiates and terminates Command DMA Transfer mode under software control (CDM bit of CCR). Command DMA can also be terminated by assertion of the ACRTC DONE signal. DONE is treated as an input in Command DMA Transfer Mode.

Using Command DMA Transfer, the ACRTC will issue cycle stealing DMA requests to the DMAC when the write FIFO is empty. The DMA data is automatically sent from system memory to the ACRTC write FIFO regardless of the contents of the Address Register.

- Note) Make sure that the write FIFO is empty and all the commands are terminated before starting the Command DMA Transfer.
  - The Data DMA Command cannot be executed in the Command DMA Transfer Mode.
  - In the R mask and S mask version, the Command DMA Transfer is not in use.

#### REGISTER ACCESS COMMANDS

Registers associated with the Drawing processor (Pattern RAM and Drawing Parameter Registers) are accessed through the read and write FIFOs using the Register Access Commands.

#### DATA TRANSFER COMMANDS

Data Transfer Commands are used to move blocks of data between the MPU system memory and the ACRTC frame buffer or within the frame buffer itself. Before issuing these commands, a physical 20 bit frame buffer address must be specified in the RWP (Read Write Pointer) Drawing Parameter Register.

Table 3 Register Access Commands

Command	Function
ORG	Initialize the relation between the origin point in the X-Y coordinates and the physical address.
WPR	Write into the parameter register
RPR	Read the parameter register
WPTN	Write into the pattern RAM
RPTN	Read the pattern RAM



Table 4	Data	Transfer	Commands

Command	Function
DRD	Transfer data, by DMA transfer, from the frame buffer to the MPU system memory.
DWT	Transfer data, by DMA transfer, from the MPU system memory to the frame buffer.
DMOD	Transfer data, by DMA transfer, from the MPU system to the frame buffer subject to logical modification. (bit maskable)
RD	Read one word of data from the frame buffer specified by the read/write pointer (RWP), and load the word into Read FIFO.
WT	Write one word of data to the frame buffer specified by the read/write pointer (RWP).
MOD	Perform logical operation on one word in the frame buffer specified by the read/write pointer (RWP). (bit maskable)
CLR	Clear a rectangular area of the frame buffer with a data in the command parameter.
SCLR	Initialize a rectangular area of the frame buffer with 1-word data subject to logical operation. (bit maskable)
CPY	Copy frame buffer data from one area (source area) to another area (destination area) specified by the read/write pointer (RWP).
SCPY	Copy frame buffer data from one area (source area) to another area (destination area) subject to logical modification by word. The source and destination areas must reside on the same screen. (bit maskable)




Figure 28 Data Transfer Command Format

#### **MODIFY MODE**

The DMOD, MOD, SCLR and SCPY commands allow 4 types of bit level logical operations to be applied to frame buffer data. The modify mode is encoded in the lower two bits (MM) of

these op-codes. The bit positions within each frame buffer word to be modified are selectable using the mask register (MASK). Bits set to 1 are modifiable, ones to 0 are masked and not modifiable.

N	IM	Modify Mode
0	0	REPLACE frame buffer data with command parameter data.
0	1	OR frame buffer data with command parameter data and rewirte to the frame buffer.
1	0	AND frame buffer data with command parameter data and rewrite to the frame buffer.
1	1	EOR frame buffer data with command parameter data and rewrite to the frame buffer.

#### • GRAPHIC DRAWING COMMANDS

The ACRTC has 23 separate graphic drawing commands. Graphic drawing is performed by modifying the contents of the frame buffer based upon microcoded drawing algorithms in the ACRTC drawing processor.

Most coordinate parameters for graphic drawing commands are specified using logical pixel X-Y addressing. The complex task of translating a logical pixel address to a linear frame buffer word address, and further selecting the appropriate sub-field of the word (for example, a given logical pixel in 4 bits per logical pixel mode might reside in bits 8-11 of a frame buffer word) is performed at high speed by ACRTC hardware.

Many instructions allow specification of X-Y coordinates with either absolute or relative X-Y coordinates (e.g. ALINE and RLINE). In both cases, twos complement numbers are used to represent positive and negative values.

#### (a) Absolute Coordinate Specification

The screen address (X, Y) is specified in units of logical pixels relative to an origin point defined with the ORG command.

#### (b) Relative Coordinate Specification

The screen address (dX,dY) is specified in units of logical pixels relative to the current drawing pointer (CP) position. A graphic drawing command consists of a 16 bit op-code and optionally 0 to 64k 16 bit parameters.

The 16 bit op-code consists of an 8 bit command code, an AREA Mode specifier (3 bits), a Color Mode specifier (2 bits) and an Operation Mode specifier (3 bits).

The Area Mode allows versatile clipping and hitting detection. A drawing area can be defined, and should drawing operations attempt to enter or leave that area, a number of programmable actions can be taken by the ACRTC.

The Color Mode determines whether the Pattern RAM is used indirectly to select Color Registers or is directly used as the color information.

The Operation Mode defines one of eight logical operations to be performed between the frame buffer read data and the color data in the Pattern RAM to determine the drawing data to be rewritten into the frame buffer.



(i) Absolute Coordinate Specification
Specifies the addresses (x, y) based on the origin point set by the ORG command.




Figure 29 Absolute Coordinate Specification

(ii) Relative Coordinate Specification
 Specifies the relative addresses (△x, △y) related to the current drawing point.




Figure 30 Relative Coordinate Specification

Table 5 Graphic Drawing Commands

Command	Function
AMOVE	Move the Current Pointer (CP) to an absolute logical pixel X-Y address.
RMOVE	Move the Current Pointer (CP) to a relative logical pixel X-Y address.
ALINE	Draw a straight line from the Current Pointer (CP) to a command specified end point of the absolute coordinates.
RLINE	Draw a straight line from the Current Pointer (CP) to a command specified end point of the relative coordinates.
ARCT	Draw a rectangle defined by the Current Pointer (CP) and a command specified diagonal point of the absolute coordinates.
RRCT	Draw a rectangle defined by the Current Pointer (CP) and a command specified diagonal point of the relative coordinates.
APLL	Draw a polyline (multiple contiguous segments) from the Current Pointer (CP) through command specified points of the absolute coordinates.
RPLL	Draw a polyline (multiple contiguous segments) from the Current Pointer (CP) through command specified points of the relative coordinates.
APLG	Draw a polygon which connects the start pointer (CP) and command specified points of the absolute coordinates.
RPLG	Draw a polygon which connects the start pointer (CP) and command specified points of the relative coordinates.
CRCL	Draw a circle of the radius R placing the Current Pointer (CP) at the center.
ELPS	Draw a ellipse whose shape is specified by command parameters, placing the Current Pointer (CP) at the center.
AARC	Draw an arc by using the Current Pointer (CP) as a start point with an end point and a center point of the absolute coordinates.
RARC	Draw an arc by using the Current Pointer (CP) as a start point with an end point and a center point of the relative coordinates.
AEARC	Draw an ellipse arc by using the Current Pointer (CP) as a start point with an end point and a center point of the absolute coordinates.
REARC	Draw an ellipse arc by using the Current Pointer (CP) as a start point with an end point and a center point of the relative coordinates.
AFRCT	Paint a rectangular area specified by the Current Pointer (CP) and command parameters (absolute coordinates) according to a figure pattern stored in the Pattern RAM. (Tiling)
RFRCT	Paint a rectangular area specified by the Current Point (CP) and command parameters (relative coordinates) according to a figure pattern stored in the Pattern RAM. (Tiling)
PAINT	Paint a closed area surrounded by edge color using a figure pattern stored in the Pattern RAM. (Tiling)
DOT	Mark a dot on the coordinates where the Current Point (CP) indicates.
PTN	Draw a graphic pattern defined in the Pattern RAM onto a rectangular area specified by the Current Pointer (CP) and by the pattern size. (rotation angle: 45°)
AGCPY	Copy a rectangular area specified by the absolute coordinates to the address specified by the Current Pointe (CP). (rotation angle: 90°/mirror turnover)
RGCPY	Copy a rectangular area specified by the relative coordinates to the address specified by the Current Pointer (CP). (rotation angle: 90°/mirror turnover)




Figure 31 Graphic Drawing Command Format

#### **OPERATION MODE**

The Operation Mode (OPM bits) of the Graphic Drawing Command specify the logical drawing condition.

Figure 32 shows examples of a drawing pattern applied with various OPM modes.

	ОРМ		Operation Mode
0	0	0	REPLACE: Replaces the frame buffer data with the color data.
0	0	1	OR: ORs the frame buffer data with the color data. The result is rewritten to the frame buffer.
0	1	0	AND: ANDs the frame buffer data with the color data. The result is rewritten to the frame buffer.
0	1	1	EOR: EORs the frame buffer data with the color data. The result is rewritten to the frame buffer.
1	0	0	CONDITIONAL REPLACE (Read Data=CCMP): When the frame buffer data at the drawing position is equal to the comparison color (CCMP), the frame buffer data is replaced with the color data.
1	0	1	CONDITIONAL REPLACE (Read Data ≠ CCMP): When the frame buffer data at the drawing position is not equal to the comparison color (CCMP), the frame buffer data is replaced with the color data.
1	1	0	CONDITIONAL REPLACE (Read Data < CL):  When the frame buffer data at the drawing position is less than the color register data (CL), the frame buffer data is replaced with the color data.
1	1	1	CONDITIONAL REPLACE (Read Data > CL): When the frame buffer data at the drawing position is greater than the color register data (CL), the frame buffer data is replaced with the color data.

Normally, the color register (CL0 or CL1) selected by the pattern pointer (PPX, PPY) is used for the color data, but the source area data is used in the graphic copy commands (AGCPY and RGCPY).

Figure 32 shows examples of a drawing pattern applied with various OPM modes.



<sup>\*\*</sup> Normally, the color register (CLO or CL1) selected by the pattern pointer (PPX, PPY) is used for the color register data (CL), but the source area data is used in the graphic copy command (AGCPY and RGCPY).




Figure 32 Operation Mode Example


#### **COLOR MODE**

The Color Mode (COL bits) specify the source of the drawing

color data as directly or indirectly (using the Color Registers) determined by the contents of the Pattern RAM.

COL		· Color Mode	
0	0	When Pattern RAM data = 0, Color Register 0 is used. When Pattern RAM data = 1, Color Register 1 is used.	
0	1	When Pattern RAM data = 0, drawing is suppressed. When Pattern RAM data = 1, Color Register 1 is used.	
1	0	When Pattern RAM data = 0, Color Register 0 is used. When Pattern RAM data = 1, drawing is suppressed.	
1	1	Pattern RAM contents are directly used as color data.	

The Color Mode chooses the source for color information based on the contents (0 or 1) of a particular bit in the 16 bit by 16 bit (32 byte) Pattern RAM. A sub-pattern is specified by programming the Pattern RAM Control Register (PRC) with the



start (PSX, PSY) and end (PEX, PEY) points which define the diagonal of the sub-pattern. Furthermore, a specific starting point for Pattern RAM scanning is specified by PPX and PPY.

Normally, the color registers (CL) should be loaded with one color data based on the number of bits per pixel. For example, if 4 bits/pixel are used, the 4 bit color pattern (e.g. 0001) should be replicated four times in the color register, i.e.

In this way, color changes due to changing dot address are avoided.

#### **AREA MODE**

Prior to drawing, a drawing 'area' may be defined (Area Definition Register). Then, during Graphics Drawing operation the ACRTC will check if the drawing point is attempting to enter or exit the defined drawing area. Based on eight Area Modes, the ACRTC will take appropriate action for clipping or hitting.

AREA			Drawing Area Mode					
0	0	0	Drawing is executed without Area checking.					
Ö	0	1	When attempting to exit the Area, drawing is stopped after setting ABT (Abort Bit).					
0	1	0	Drawing suppressed outside the Area — drawing operation continues and the ARD flag is not set.					
0	1	1	Drawing suppressed outside the Area — drawing operation continues and the ARD flag is set at every drawing operation.					
1	0	0	Same as AREA $= 0 0 0$ .					
1	0	1	When attempting to enter the Area, drawing is stopped after setting ABT (Abort Bit).					
1	1	0	Drawing suppressed inside the Area — drawing operation continues and the ARD flag is not set.					
1	1	1	Drawing suppressed inside the Area — drawing operation continues and the ARD flag is set at every drawing operation.					

#### **SYSTEM INTERFACE**

#### BASIC CLOCK

The ACRTC basic clock is 2CLK. 2CLK controls all primary ACRTC display and logic timing parameters.

2CLK, along with the specification of number of bits per logical pixel, the Graphic Address Increment mode and the Display Access mode, also determines the video data rate.

The basic clock must be input, noting its cycle, max. and min. of "High" and "Low" level width.

In any case, be careful not to stop the basic clock fixing it at "High" or "Low" or not to use 2CLK line in open state, which can destroy the LSI.

#### • CRT INTERFACE FRAME BUFFER ACCESS

#### (1) Access Modes

The three ACRTC display memory access modes are Single, Interleaved and Superimposed.

#### (a) Single Access Mode

A display (or drawing) cycle is defined as two cycles of 2CLK. During the first 2CLK cycle, the frame buffer display or drawing address is output. During the second 2CLK cycle, the frame buffer data is read (display cycles and/or drawing cycles) or written (drawing cycles).

In this mode, display and drawing cycles contend for access to the frame buffer. The ACRTC allows the priority to be defined as display priority or drawing priority. If display priority, drawing cycles are only allowed to occur during horizontal/vertical flyback period. So, a 'flashless' display is

obtained at the expense of slower drawing. If drawing priority, drawing may occur during display so high speed drawing is obtained, however the display may flash.

(b) Interleaved Access Mode (Dual Access Mode 0)

In this mode, display cycles and drawing cycles are interleaved. A display/drawing cycle is defined as four cycles of 2CLK. During the first 2CLK cycle, the frame buffer display address is output. During the second 2CLK cycle, the display data is read from the frame buffer. During the third 2CLK cycle, the frame buffer drawing address is output. During the fourth 2CLK cycle, the drawing data is read or written.

Since there is no contention between display and drawing cycles, a 'flashless' display is obtained while maintaining full drawing speed. However, for a given configuration, frame buffer memory access time must be twice as fast as an equivalent Single Access Mode configuration.

(c) Superimposed Access Mode (Dual Access Mode 1)
In this mode, two separate logical screens are accessed during each display cycle. The display cycle is defined as four 2CLK cycles. During the first 2CLK cycle, the Background (Upper, Base or Lower) screen frame buffer address is output. During the second 2CLK cycle, the Background screen display data is read. During the third 2CLK cycle, the window screen frame buffer address or the drawing frame buffer address is output. During the fourth 2CLK cycle, the window screen display or drawing data is read (display or drawing) or written (drawing). Note that the third and fourth cycles can be used for drawing (similar to Interleaved mode) when these cycles are not used for Window display.

## **SA (SINGLE ACCESS MODE)**





Figure 33 Access Mode Timing

## **INTERLEAVED ACCESS MODE**

Figure 33A

Access Mode Timing




**Ф**НІТАСНІ


Figure 33B

Access Mode Timing

## SUPERIMPOSED ACCESS MODE







## (2) Graphic Address Increment Mode (GAI)

During display operation, the ACRTC can be programmed to control the graphic display address in seven ways including increment by 1, 2, 4, 8 and 16\* words, 1 word every two display cycles and no increment.

Setting GAI to increment by 2, 4, 8 or 16\* words per display cycle achieves linear increases in the video data rate i.e. for a given configuration setting GAI to 2, 4, 8 or 16\* words will achieve 2, 4, 8 or 16\* times the video data rate corresponding to GAI=1. This allows increasing the number of bits/logical pixel and logical pixel resolution while meeting the 2CLK maximum frequency constraint.

Table 6 shows the summary relationship between 2CLK, Display Access Mode, Graphic Address Increment, # bits/logical pixel, memory access time and video data rate. The frame buffer cycle frequency (Fc) is shown by the following equation where:

Fv = Dot Clock

N = # bits/logical pixel D = Display Access Mode

1 for Single Access Mode

2 for interleaved and Superimposed Access Modes

A = Graphic Address Increment (1/2, 1, 2, 4, 8, 16\*)

 $Fc = (Fv \times N \times D)/(A \times 16)$ 

Table 6 Graphic Address Increment Modes

Dot Rate		16MHz		32MHz		64MHz		128MHz	
Acces	Access Mode								
Color No. (bit/pixel)	Memory Cycle	s	D	s	D	s	D	S	D
1	250ns	_	+1/2	+1/2	+1	+1	+ 2	+2	+4
•	500ns	+1/2	+1	+1	+2	+2	+4	+4	+8
2	250ns	+1/2	+1	+1	+2	+2	+4	+4	+8
2	500ns	+1	+2	+2	+4	+4	+8	+8	+16*
4	250ns	+1	+2	+2	+4	+4	+8	+8	+16*
4	500ns	+2	+4	+4	+8	+8	+16*	+16*	_
8	250ns	+2	+4	+4	+8	+8	+16*	+16*	_
0	500ns	+4	+8	+8	+16*	+16*	_	_	_
16	250ns	+4	+8	+8	+16*	+16*	_	_	_
	500ns	+8	+16*	+16*	_	_	_	_	_

### **DYNAMIC RAM REFRESH**

When dynamic RAMs (DRAMs) are used for the frame buffer memory, the ACRTC can automatically provide DRAM refresh addressing.

The ACRTC maintains an 8 bit DRAM refresh counter which is decremented on each frame buffer access. During HSYNC low, the ACRTC will output the sequential refresh addresses on MAD. The refresh address assignment depends on Graphic Address Increment (GAI) mode as shown in Table 7.

The ACRTC provides "0" output on the remaining address line of MAD and MA/RA.

DRAM refresh cycle timing must be factored into the determination of  $\overline{HSYNC}$  low pulse width (HSW – specified in units of frame buffer memory cycles).

If the horizontal scan rate is Fh (kHz), number of DRAM refresh cycles is N and the DRAM refresh cycle time is Tr (msec) then horizontal sync width (HSW) is specified by the following equation:

Table 7 GAI and DRAM Refresh Addressing

Address Increment Mode	Refresh Address Output Terminal
+0 (GAI=101)	MAD <sub>0</sub> ~MAD <sub>7</sub>
+1 (GAI=000)	MAD <sub>0</sub> ~MAD <sub>7</sub>
+ 2 (GAI=001)	MAD <sub>1</sub> ~MAD <sub>8</sub>
+4 (GAI=010)	MAD <sub>2</sub> ~MAD <sub>9</sub>
+8 (GAI=011)	MAD <sub>3</sub> ~MAD <sub>10</sub>
+ 16 (GAI= 100)*	MAD <sub>4</sub> ~MAD <sub>11</sub>
$+ 1/2 (GAI = \frac{111}{110})$	MAD <sub>0</sub> ~MAD <sub>7</sub>

 $HSW \ge N / (Tr \times Fh)$ 

For example, if the scan rate is 15.75 kHz and the DRAMS have 128 refresh cycles of 2 msec, HSW must be greater than or equal to 5.

 $HSW \ge 128 / (2 \times 15.75) = 4.06$ 

(Note) \* ... HD63484 (R-type) does not support 16 words increment mode.






Figure 34 DRAM Refresh Timing

## **EXTERNAL SYNCHRONIZATION**

The ACRTC EXSYNC pin allows synchronization of multiple ACRTCs or other video signal generators. The ACRTC may be programmed as a single Master device, or as one of a number of Slave devices.

To synchronize multiple ACRTCs, simply connect all the EXSYNC pins together.

For synchronizing to other video signals, the connection scheme depends on the raster scan mode. In Non-Interlace mode,  $\overline{EXSYNC}$  corresponds to  $\overline{VSYNC}$ . In Interlace modes,  $\overline{EXSYNC}$  corresponds to  $\overline{VSYNC}$  of the odd field.

Note) 1. The ACRTC performs the synchronization everytime it accepts the pulse input from  $\overline{EXSYNC}$  in the slave

It is recommended that the synchronous pulse should be input from  $\overline{EXSYNC}$  only when the synchronization gap between the synchronous signal of the master device and that of ACRTC in the slave mode ( $\overline{HSYNC}$  and  $\overline{VSYNC}$  are output also in the slave mode.).

2. The ACRTC needs to be controlled not to execute the drawing operation during EXSYNC input.




Figure 35 External Synchronization

# • MPU INTERFACE MPU BUS CYCLE

The ACRTC interfaces to the MPU as a peripheral occupying two addresses in the MPU address space. The ACRTC can operate as an 8 or 16 bit peripheral as configured during RES.

An MPU bus cycle is initiated when  $\overline{CS}$  is asserted (following the assertion of RS and R/ $\overline{W}$ ). The ACRTC responds to  $\overline{CS}$  low by asserting  $\overline{DTACK}$  low to complete the data transfer.  $\overline{DTACK}$  will be returned to the MPU in between 1 and 1.5 2CLK cycles.

MPU WAIT states will be added in the following two cases.

- (a) If the ACRTC 2CLK input is much slower than the MPU clock, continuous ACRTC accesses may be delayed due to internal processing of the previous bus cycle. Note) Be careful for CS "High" width.
- (b) If an ACRTC read cycle immediately follows an ACRTC write cycle, a WAIT state may occur due to ACRTC preparation for bus 'turn-around'. However, (68000 System: eg) MPUs normally have no instructions which immediately follow a write cycle with a read cycle.

For connection to synchronous bus interface MPUs, DTACK



can simply be left open assuming the system design guarantees that WAIT states cannot occur as described above. If WAIT states may occur, DTACK can be used with external logic to synthesize a READY signal.

## **DMA TRANSFER**

The ACRTC can interface with an external  $\underline{DMA}$  controller using three handshake signals,  $\underline{DMA}$  Request  $(\overline{DREQ})$ ,  $\underline{DMA}$  Acknowledge  $(\overline{DACK})$  and  $\underline{DMA}$  Done  $(\overline{DONE})$ .

The ACRTC uses the external DMAC for two types of transfers, Command/Parameter DMA and Data DMA. For both types, DMA transfers use the ACRTC read and write FIFOs.

#### (1) Command/Parameter DMA

The MPU initiates this mode by setting bit 12 (CDM) in the ACRTC Command Control Register to 1. Then, the ACRTC will automatically request DMA transfer for commands and their associated parameters as long the write FIFO has space. Only cycle steal request mode ( $\overline{DREQ}$  pulses low for each data transfer) can be used. Command/Parameter DMA is terminated when the MPU resets bit 12 in CCR to 0 or the external  $\overline{DONE}$  input is asserted.

Note) The R mask version and the S mask version can't perform Command/Parameter DMA transfer. So CDM (bit 12) should be set to 0.

#### (2) Data DMA

Data DMA is used to move data between the MPU system memory and the ACRTC frame buffer.

The MPU sets-up the transfer by specifying the frame buffer transfer address (and other parameters of the transfer, such as 'on-the fly' logical operations) to the ACRTC. Next, when the MPU issues a Data Transfer Command to the ACRTC, the ACRTC will request DMA transfer to and from system memory. The ACRTC will request DMA, automatically monitoring FIFO status, until the DMA Transfer Command is completed.

Data DMA request mode can be cycle steal (as in Command/Parameter DMA) or burst mode in which  $\overline{DREQ}$  is a low level control output to the DMAC which allows multiple data transfers during each acquisition of the MPU bus.

#### **INTERRUPTS**

The ACRTC recognizes eight separate conditions which can generate an interrupt including command error detection, command end, drawing edge detection, light pen strobe and four FIFO status conditions. Each condition has an associated mask bit for enabling/disabling the associated interrupt. The ACRTC removes the interrupt request when the MPU performs appropriate interrupt service by reading or writing to the ACRTC.

## **■ DISPLAY FUNCTION**

#### • LOGICAL DISPLAY SCREENS

The ACRTC allows division of the frame buffer into four separate logical screens.

Screen Number	Screen Name	Screen Group Name
0 1	Upper Screen Base Screen	Background Screens
2	Lower Screen	
3	Window Screen	n

In the simplest case, only the Base screen parameters must be defined. Other screens may be selectively enabled, disabled and blanked under software control.

The Background (Upper, Base and Lower) screens partition the display into three horizontal splits whose position is fully programmable. A typical application might use the Base screen for the bulk of user interaction, using the Lower screen for a 'status line(s)' and the Upper screen for 'pull-down menu(s)'.

The Window screen is unique, since the ACRTC gives the Window screen higher priority than Background screens. thus, when the Window, whose size and position is fully programmable, overlaps a Background screen, the Window screen is displayed. One exception is the ACRTC Superimposed Access Mode, in which the Window has the same display priority as Background screens. In this case, the Window and Background screen are 'superimposed' on the display.

The ACRTC logical screen organization can be programmed to best suit a number of display applications.




Figure 36 Display Screen/Frame Buffer Relationship






Figure 37 Display Screen Combination





Figure 38 Display Screen Specification



HD63484-4,HD63484-6,HD63484-8




Figure 40 Example Screen Combinations

#### **GRAPHIC/CHARACTER ADDRESS SPACES**

The ACRTC controls two separate logical address spaces. The CHR pin allows external decoding if physically separate frame buffers are desired.

Each of the four logical screens (Upper, Base, Lower and Window) is programmed as residing in the Graphics address space or the Character address space.

ACRTC accesses to Graphics screens are treated as bit mapped using a 20 bit frame buffer address, with an address space of one megaword (1M by 16 bit).

ACRTC accesses to Character screens are treated as character generator mapped. In this case, a 64k word address space is used and 5 bits of raster address are output to an external character generator.

Multiple logical screens defined as Character can be externally

decoded to use separate character generators or different addresses within a combined character generator. Also, each Character screen may be defined with separate line spacing, separate cursors, etc.

## • CURSOR CONTROL

The ACRTC has two Block Cursor Registers and a Graphics Cursor Register.

A Block cursor is used with Character screens. The cursor start and ending raster addresses are fully programmable. Also, the cursor width can be defined as one to eight memory cycles.

A Graphics cursor is defined by specifying the start/end memory in cycle the X dimension and the start/end raster in the Y dimension.

The Graphic cursor can output on character screens.




Figure 41 Character Screen Raster Addressing




Figure 42 Two Separate Block Cursors






Figure 43 Block Cursor Examples




Figure 44 Graphic Cursor

The ACRTC provides two separate cursor outputs,  $\overline{\text{CUD}}_1$  and  $\overline{\text{CUD}}_2$ . These are combined with two character cursor registers and a graphics cursor register to provide three cursor modes.

#### Block Mode

Two Block cursors are output on  $\overline{CUD_1}$  and  $\overline{CUD_2}$  respectively.

#### **Graphic Mode**

The Graphic cursor is output on  $\overline{\text{CUD}_1}$ . Using an external cursor pattern memory allows a graphic cursor of various shapes. Two Block cursors are multiplexed on  $\overline{\text{CUD}_2}$ .

## Crosshair Mode

The horizontal and vertical components of the Graphic cursor are output on  $\overline{CUD_1}$  and  $\overline{CUD_2}$  respectively. This allows simple generation of a crosshair cursor control signal.




Figure 45 Crosshair Cursor

#### • SCROLLING VERTICAL SCROLL

Each logical screen performs independent vertical scroll. On Character Screens, vertical smooth scroll is accomplished using the programmable Start Raster Address (SRA). Line by line scroll is accomplished by increasing or decreasing the screen start address by one unit of horizontal memory width.

On Graphics screens, vertical smooth scroll is accomplished by increasing or decreasing the screen start address by one unit of horizontal memory width.

## HORIZONTAL SCROLL

Horizontal scroll can be performed in units of characters for Character screens and units of words (multi logical pixels) for Graphic screens by increasing or decreasing the screen start address by 1.

For smooth horizontal scroll, the ACRTC has dot shift video attributes which can be used with an external circuit which conditions shift register load/clocking.

Since this dot shift information is output each raster, horizontal smooth scroll is limited to either the Background screens or the Window screen at any given time. However, horizontal smooth scroll is independent for each of the Background screens (Upper, Base, Lower).




Figure 46 Scrolling By SAR (Start Address Register) Rewrite




Figure 47 Horizontal Smooth Scroll - Base Screen




Figure 48 Horizontal Smooth Scroll - Window Screen

#### • RASTER SCAN MODES

The ACRTC has three software selectable raster scan modes — Non-Interlace, Interlace Sync and Interlace Sync & Video. In Non-Interlace mode a frame consists of one field. In the Interlace modes, a frame consists of two fields, the even and odd fields.

The Interlace modes allow increasing screen resolution while avoiding limits imposed by the CRT display device, such as maximum horizontal scan frequency or maximum video dot rate.

Interlace Sync mode simply repeats each raster address for both the even and odd fields. This is useful for increasing the quality of a displayed figure when using an interlaced CRT device such as a Television Set with RF modulator.

Interlace Sync & Video mode displays alternate even and odd rasters on alternate even and odd fields. For a given number of rasters/character, this mode allows twice as many characters to be displayed in the vertical direction as Non-Interlace mode.

Note that for Interlace modes, the refresh frequency for a given dot on the screen is one-half that of the Non-Interlace mode. Interlace modes normally require the use of a CRT with a more persistent phosphor to avoid a flickering display.




Figure 49 Raster Scan Modes






Figure 50 Raster Scan Timing

## • ZOOMING

The Base screen (Screen 1) is supported by the ACRTC zooming function. Note that ACRTC zooming is performed by controlling the CRT timing signals. The contents of the frame buffer area being zoomed are not changed.

The ACRTC allows specification of a zoom factor (1 to 16) independently in the X and Y directions.

For horizontal zoom, the programmed zoom factor is output as video attributes. An external circuit uses this factor to condition the external shift register clock to accomplish horizontal zooming.

For vertical zoom, no external circuit is required. The ACRTC will scan a single raster multiple times to accomplish vertical zooming.




Figure 51 Zooming




The ACRTC provides a 20 bit Light Pen Address Register and a Light Pen Strobe (LPSTB) input pin for connection with a light pen.

A light pen strobe pulse will occur when the CRT electron. beam passes under the light pen during display refresh. When this pulse occurs, the contents of the ACRTC display refresh address counter will be latched into the Light Pen Address Register along with a logical screen (Character or Graphic screen) designator. Also, an ACRTC status flag indicating light pen activity is set, generating an optional (maskable) MPU interrupt. Note that for Superimposed access mode, when the light pen strobe occurs

in an area in which the Window overlaps a Background (Upper, Base or Lower) screen, the Background screen address will be latched. And even for all access mode, the Drawing address will be latch.

Various system and ACRTC delays will cause the latched address to differ slightly from the actual light pen position. The light pen address can be corrected using software, based upon system specific delays. Or, if the application does not require the highest light pen pointing resolution, software can 'bound' the light pen address by specifying a range of values associated with a given area of the screen.

#### ■ PACKAGE DIMENSIONS



The information in this data sheet has been carefully checked; however, the contents of this data sheet may be changed and modified without notice. The company shall assume no responsibility for inaccuracies, any problem involving a patent caused when applying the descriptions in this data sheet.

14-11 A (AD-E0045A.85.9) 1/86/1 **rp** Printed in W. Germany



## HITACHI ELECTRONIC COMPONENTS EUROPE GMBH

Headquarter:

**Sales Offices:** 

North Germany/Benelux Central Germany South Germany Italy

France

Hans-Pinsel-Str. 10A: D-8013 Haar b. München: Tel.: (089) 46 14-0: Telex: 5-22 593 bitc d: Telefax: (089) 46 31 51

Breslauer Str. 6; D-4040 Neuss 1; Tel.: (0 21 01) 15 00 27-29; Telex: 8-518 039 hiec d; Telefax: (0 21 01) 10 15 13 Fabrikstr. 17; D-7024 Filderstadt 4; Tel.: (07 11) 77 20 11; Teletex: 7 111 410 HITECS; Telefax: (07 11) 7 77 51 16 Hans-Pinsel-Str. 10A; D-8013 Haar b. München; Tel.: (089) 46 14-0; Telex: 5-22 593 hitc d; Telefax: (089) 46 31 51 Via. B. Davanzati, 27; I-20158 Milano; Tel.: (02) 3 76 30 24; Telex: 323 377 hitec i; Telefax: (02) 68 37 30 Hitachi c/o Multiservice; Via Cola di Rienzo 111; I-00193 Roma; Tel.: (06) 38 51 02; Telex: 680 450 gz i 3, rue Antoine Étex; F-94000 Créteil; Tél.: (1) 43 39 45 00; Télex: 262 246, hitec f; Téléfax: (1) 43 39 84 93

# MC68153

# Advance Information

#### **BUS INTERRUPTER MODULE**


The bipolar LSI MC68153 Bus Interrupter interfaces a microcomputer system bus to multiple slave devices requiring interrupt capabilities. It handles up to 4 independent sources of interrupt requests and is fully programmable.


- VERSAbus/VMEbus Compatible
- MC68000 Compatible
- Handles 4 Independent Interrupt Sources
- 8 Programmable Read/Write Registers
- Programmable Interrupt Request Levels
- Programmable Interrupt Vectors
- Supports Interrupt Acknowledge Daisy Chain
- Control Registers Contain Flag Bits
- Single +5.0 Volt Supply
- Total Power Dissipation = 1.5 W Typical
- Temperature Range of 0°C to 70°C
- Chip Access Time = 200 ns Typical with 16 MHz Clock
- 40-Pin Dual-In-Line Package


# TTL

# BUS INTERRUPTER MODULE

ADVANCED LOW POWER SCHOTTKY








# ABSOLUTE MAXIMUM RATINGS (Beyond which useful life may be impaired.)

Parameter	Symbol	Value	Unit
Supply Voltage -	Vcc	-0.5 to +7.0	,V
Input Voitage	Vin	-0.5 to -7.0	٧
Input Current	lin	-30 to +5.0	mΑ
Output Voitage	Vout	-0.5 to +5.5	٧
Output Current	OL	Twice Rated IOL	mA
Storage Temperature	T <sub>stq</sub>	-65 to +150	J.
Junction Operating Temperature	TJ	-55 to +175	ĵ.

# DC ELECTRICAL SPECIFICATIONS (VCC = 5.0 V = 5%, TA = 0°C to 70°C)

Parameter	Symbol	Min	Max	Unit	Test Conditions
High Lavel Input Voltage	VIH	2.0	_	٧	
Low Level Input Voltage	۷۱۲	-	0.8	٧	-
Input Clamp Voitage	VIK	-	-1.5	٧	VCC = MIN, IN = -18 mA
High Level Output Voltage(1)	VOH	2.7	_	٧	VCC = MIN, IOH = -400 µA
Low Level Output Voltage	YOL	-	0.4	٧	VCC = MIN, IOL = 8.0 mA
Output Short Circuit Current(2)	los	- 15	-130	mA	VCC = MAX, VOUT = 0 V
High Level Input Current	ин	_	20	Αυ	VCC = MAX, VIN = 2.7 V
Low Level Input Current	11	_	-0.4	mA	VCC = MAX, VIN = 0.4 V
Supply Current	lcc	225	385	mA	VCC = MAX
Output Off Current (High)	lozh	-	20	Αμ	VCC = MAX, VOUT = 2.4 V
Output Off Current (Low)	OZL	-	- 20	μA	VCC = MAX, VOUT = 0.4 V

# AC TEST CIRCUIT - AC Testing of All Outputs



- 1. Not applicable to open-collector outputs.
- Not more than one output should be shorted at a time for longer than one second.
   S Low to CLK High (Setup Time) of 15 ns Min must be observed.
- 4. IACK Low to CLK High and IACKIN Low to CLK High (Setup Times) of 15 ns Min must be observed.
- 5. See Table 1 for additional performance guidelines.



# AC ELECTRICAL SPECIFICATIONS (V<sub>CC</sub> = 5.0 V ±5%, T<sub>A</sub> = 0°C to 70°C)

Parameter	Test Number <sup>(5)</sup>	Max (ns)
CLK High to Data Out Valid (Delay)(3)	1	55
CLK High to DTACK Low (Delay)(3)	2	40
CS High to DTACK High (Delay)	3	. 35
CLK High to Data Out Valid (Delay)(4)	4	55
CLK High to INTAE Low (Delay)(4)	5	40
IACK High to Data Out High Impedance (Delay)	6	60
IACK High to DTACK High (Delay)	7	45
CS High to Data Out High (Delay)	8	45
CS High to IRQ High (Delay)	9	60
IACK High to INTAE High (Delay)	10	35

# **GENERAL DESCRIPTION**

The MC68153 Bus Interrupter Module (BIM) is designed to serve as an interrupt requester for peripheral devices in a microcomputer system. Up to 4 independent devices can be interfaced to the system bus by the MC68153, Intended for asynchronous master/slave bus operation, the BIM is compatible with VERSAbus, VMEbus, MC68000 device bus, and other system buses. Figure 1 shows a block diagram of a typical configuration. In this example, three peripheral devices (bus slaves) are connected to the system data bus. Each of these devices could be parallel I/O, serial I/O, or some other function. An interrupt request from any device is routed to the MC68153, and the BIM handles all interface to the system bus, it generates a bus interrupt request as a result of the device interrupt request. When the system interrupt handler or processor responds with an interrupt acknowledge cycle, the MC68153 can answer supplying an interrupt vector and handling all timing.

The functional block diagram of the MC68153 is shown in Figure 2. The device contains circuitry to accept four separate interrupt sources (INTO - INT3). Interface to the system bus includes generation of bus interrupt requests (IRQ1 - IRQ7), response to a bus interrupt acknowledge cycle (either supplying a vector or passing on a daisy chain signal), and releasing the bus interrupt request signal at the proper time. The BIM has flexibility provided by eight programmable read/write registers. Four 8-bit vector registers (VR0 - VR3) contain status/address information and supply a byte vector in response to an interrupt acknowledge cycle for the corresponding interrupt source. Four other 8-bit control registers (CR0 - CR3) contain information that oversees operation of the interrupt circuitry. The control information is programmable and includes interrupt request level and interrupt enable and disable. Also contained in the control registers are flag-bits. These flags are useful for task coordination, resource management, and interprocessor communication.

#### SIGNAL DESCRIPTION

Throughout the data sheet, signals are presented using the terms asserted and negated independent of whether the signal is asserted in the high voltage or low voltage state. Active low signals are denoted by a superscript bar.

#### BIDIRECTIONAL DATA BUS - D0 - D7

Pins D0 – D7 form an 8-bit bidirectional data bus to/ from the system bus. These are active high, 3-state pins.

#### ADDRESS INPUTS - A1 - A3

These active high inputs serve two functions. One function is to select one of the eight possible registers during a read or write cycle. Secondly, during an interrupt acknowledge A1 – A3 show the level of interrupt being acknowledged, and the BIM uses these to determine if a match exists with an internal level.

#### CHIP SELECT - CS

CS is an active low input used to select the BIM's registers for the current bus cycle. Address strobe, data strobe, and appropriate address bits must be included in the chip select equation.


# READ/WRITE - R/W

The RW input is a signal from the system bus used to determine if the current bus cycle is a read (high) or write (low).


#### DATA TRANSFER ACKNOWLEDGE - DTACK

DTACK is an open-collector, active low output that signals the completion of a read, write, or interrupt acknowledge cycle. During read or interrupt acknowledge cycles, DTACK is asserted by the MC58153 after data has been provided on the data bus; during write cycles it is asserted after data has been accepted from the data bus. A pullup resistor is required to maintain DTACK high between bus cycles.





#### FIGURE 3 - LOGICAL PIN ASSIGNMENT



# INTERRUPT ACKNOWLEDGE SIGNALS — IACK, IACKIN, IACKOUT

These three pins support the interrupt acknowledge cycle. A low level on the IACK input indicates an interrupt acknowledge cycle has been initiated. This signal is conditioned externally with Address Strobe and the lower data strobe of an MC68000 type bus. After IACK is asserted the BIM compares the interrupt level presented on address lines A1, A2, and A3 with the current levels generated internally and determines if a match exists. Then, if input IACKIN is asserted (driven low), the BIM will either complete the interrupt acknowledge cycle if a match exists or assert output IACKOUT if no match exists.

IACKIN and IACKOUT form part of a prioritized interrupt acknowledge daisy chain. The daisy chain prioritizes interrupters and guarantees that two or more devices requesting an interrupt on the same level will not respond to the same cycle. The requesting device (or interrupter) must wait until IACKIN is asserted and not pass the signal on (assert IACKOUT) if it is to complete the interrupt acknowledge cycle.

#### BUS INTERRUPT REQUEST SIGNALS - IRQ1 - IRQ7

These open-collector outputs are low when asserted, indicating a bus interrupt is requested at the corresponding level. An open-collector buffer is normally required for sufficient drive when interfacing to a system bus. A pullup resistor is required to maintain  $\overline{IRQ1}$  –  $\overline{IRQ7}$  high between interrupt requests.

# DEVICE INTERRUPT REQUEST SIGNALS — INTO – INT3

INTO - INT3 are active low inputs used to indicate to the BIM that a device wants a bus interrupt.

#### INTERRUPT ACKNOWLEDGE ENABLE - INTAE

During an interrupt acknowledge cycle, this output pin is asserted low to indicate that outputs INTAL0 and INTAL1 are valid. These two outputs contain an encoded number (x) corresponding to the interrupt (INTx) being acknowledged. This feature can be used to signal interrupting devices, which supply their own vector, when to respond to the interrupt acknowledge cycle with the vector and a DTACK signal.

# INTERRUPT ACKNOWLEDGE LEVEL — INTALO, INTAL1

These active high outputs contain an encoded number corresponding to the interrupt level being acknowledged. They are valid only when INTAE is asserted low.

#### CLOCK - CLK

The CLK input is used to supply the clock for internal operations of the MC68153.

# RESET - CS, IACK

Although a reset input is not supplied, an on-board reset is performed if  $\overline{\text{CS}}$  and  $\overline{\text{IACK}}$  are asserted simultaneously.



ADDRESS BIT

A2 A1

A3

				MGURE	: 4 —	MUSST	שא אבני	IISTER MODEL
\.	, s. / s. j	Salid	the Art Art	LEARLY TO	ERRUPT .	AUTOCI	RRUPT	e pre-
F	FAC	X∕ĪÑ	IRE	IRAC	L2	L1	LO	CONTROL REGIST
 F	FAC	X/IN	IRE	IRAC	L2	L1	LO	CONTROL REGIST

			1		F	REGIST	TER BIT	•			NAME
			7	6	5	4	3	2	1	0	REGISTER
1	1	1	V7	V6	V5 -	V4	V3	V2	V1	VO	VECTOR REGISTER 3
1	1	0	V7	V6	V <b>5</b>	V <b>4</b>	V3	V2	V1	VO	VECTOR REGISTER 2
1	0	1	V7	V6	∨5	V4 ·	V3	V2	V1	VO.	VECTOR REGISTER 1
1	0	0	V7	V6	V <b>5</b>	V4	V3	V2	V1	V0	VECTOR REGISTER 0
1	1	1	F	FAC	X/IN	IRE	IRAC	12	L1	LO	CONTROL REGISTER 3
0	1	0	F	FAC	X/IN	IRE	IRAC	L2	L1	LO	CONTROL REGISTER 2
0	0	1	F	FAC	X/IN	IRE	IRAC	L2	L1	LO T	CONTROL REGISTER 1
0	0	. 0	F	FAC	X/IN	IRE	IRAC	L2	L1	L0	CONTROL REGISTER 0
			<u> </u>	<i></i> `	/	<u> </u>	<u> </u>				<i></i>

#### REGISTER DESCRIPTION

The MC58153 contains 8 programmable read/write registers. There are four control registers (CR0 – CR3) that govern operation of the device. The other four (VR0 – VR3) are vector registers that contain the vector data used during an interrupt acknowledge cycle. Figure 4 illustrates the device register model.

#### CONTROL REGISTERS

There is a control register for each interrupt source, i.a., CR0 controls INT0, CR1 controls INT1, etc. The control registers are divided into several fields:

 Interrupt level (L2, L1, L0) — The least significant 3-bit field of the register determines the level at which an interrupt will be generated:

L2	L1	۵	IRQ LEVEL
0	0	0	DISABLED
0	0	1	IRQ1
0	1	0	IRQ2
0	1	1	IRQ3
1	0	0	IRQ4
1	0	1	IRQ5
1	1	0	IRQ6
1	1	1	IRQ7

A value of zero in the field disables the interrupt.

- Interrupt Enable (IRE) This field (Bit 4) must be set (high level) to enable the bus interrupt request associated with the control register. Thus, if the INTX line is asserted and IRE is cleared, no interrupt request (IRQX) will be asserted.
- Interrupt Auto-Clear (IRAC) If the IRAC is set (Bit 3), IRE (Bit 4) is cleared during an interrupt acknowledge cycle responding to this request. This action of

- clearing IRE disables the interrupt request. To reenable the interrupt associated with this register, IRE must be set again by writing to the control register.
- 4. External/Internal (X/N) Bit 5 of the control register determines the response of the MC58153 during an interrupt acknowledge cycle. If the X/N bit is clear (low level) the SIM will respond with vector data and a DTACK signal, i.e., an internal response. If X/N is set, the vector is not supplied and no DTACK is given by the BIM, i.e., an external device should respond.
- Flag (F) Bit 7 is a flag that can be used in conjunction with the test and set instruction of the MC88000. It can be changed without affecting chip operation. It is useful for processor-to-processor communication and resource allocation.
- Flag Auto-Clear (FAC) If FAC (Bit 6) is set, the Flag bit is automatically cleared during an interrupt acknowledge cycle.

# **VECTOR REGISTERS**

Each interrupt input has its own associated vector register. Each register is 8 bits wide and supplies a data byte during its interrupt acknowledge cycle if the associated External/Internal (X/IN) control register bit is clear. This data can be status, identification, or address information depending on system usage. The information is programmed by the system user.

# DEVICE RESET

When the MC58153 is reset, the registers are set to a known condition. The control registers are set to all zeros (low). The vector registers are set to SOF. This value is the MC58000 vector for an uninitialized interrupt vector.



# FUNCTIONAL DESCRIPTION

#### SYSTEM OVERVIEW

The MC68153 is compatible with many system buses, however, it is primarily intended for VMEbus, VERSAbus and MC68000 applications. Figure 5 shows a system configuration similar to VMEbus. In the figure only one system Data Transfer Bus (DTB) master is used. The Priority Interrupt structure provides a means for peripheral slave devices to ask for an interrupt of other processor (DTB master) activity and receive service from the processor. The MC68153 BIM acts as an interface device requesting and responding to interrupt acknowledge cycles for up to 4 independent slaves.

In Figure 5, functional modules are identified as Interrupters and an Interrupt Handler. An Interrupter (such as the MC68153) receives slave requests for an interrupt and handles all interface to the system bus required to ask for and respond to interrupt requests. The Interrupt Handler receives the bus interrupt requests, determines when an interrupt acknowledge will occur and at which level, and finally either performs the interrupt acknowledge (IACK) cycle or tells the DTB master to execute the IACK cycle.

The signal lines in the Priority Interrupt structure include (\* — indicates active low):

1. IRQ1\*-IRQ7\* — seven prioritized interrupt request lines.

- IACK\* signal line that indicates an interrupt acknowledge cycle is occurring.
- IACKIN\*/IACKOUT\* two signals that form part of a daisy chain that prioritizes interrupters.

In addition Data Transfer Bus control signals are involved in the IACK bus cycle:

- AS\* the Address Strobe asserted low indicates a valid address is on the bus.
- 2. DSO\* the lower Data Strobe asserted low indicates a data transfer will occur on bus bits D00–D07.
  - WRITE\* the Read/Write is negated indicating the data is to be read from the Interrupter.
  - A01-A03 Address lines A01-A03 contain the encoded priority level of the IACK cycle.
  - D00-D07 Data bus lines D00-D07 are used to pass the interrupt vector from the responding Interrupter to the Interrupt Handler.
- DTACK\* Data Transfer Acknowledge asserted low signals that the Interrupter has put the vector on the data bus.





FIGURE 5 - SIMPLE VMEDUS CONFIGURATION



Figure 6 shows a flow diagram of a typical interrupt request and acknowledge operation. Briefly, the sequence of events is first, an Interrupter makes a request, next the Handler responds with an IACK cycle, then the Interrupter passes a vector to the Handler completing the IACK cycle, and finally the Handler uses the vector to determine additional action. Typically, an interrupt service routine is stored in software and the vector points to its starting address.

Note the daisy chain operation. If the IACK level (on A01–A03) does not match the Interrupter's request level or if no request is pending, the Interrupter passes the IACKIN\* signal on and asserts IACKOUT\*. This sequential action automatically prioritizes Requesters on the same level (first one in line with a request pending gets serviced) and prevents two or more Interrupters from responding simultaneously.

# FIGURE 6 — INTERRUPT REQUEST AND ACKNOWLEDGE OPERATION FLOW DIAGRAM





This discussion is a very cursory look at the bus operation. For more details including situations with multiple bus masters, the user is directed to the VMEbus Specification MVMEBS or VERSAbus Specification M68KVBS. Also, the MC68153 can be used with other buses having similar interrupt structures.

# **BIM BUS INTERFACE**

Figure 7 shows a simplified block diagram of the MC68153 interface to VERSAbus or VMEbus. Address Decode and Control Decode are dependent on the application and must be designed to guarantee BIM ac specifications. It is possible in most cases that the decode logic can be shared with the slave devices. Buffers are provided where shown to comply with bus loading and drive specifications. It is also possible that buffers can be shared with the slave bus interface.

#### READ/WRITE OPERATION

All eight BIM registers can be accessed from the sys-

tem bus in both read and write modes. The BIM has an asynchronous bus interface, primarily designed for MC68000-like buses. The following signals generate read and write cycles: Chip Select  $(\overline{CS})$ , Read/Write  $(R/\overline{W})$ , Address Inputs (A1-A3), Data Bus (D0-D7), and Data Transfer Acknowledge  $(\overline{DTACK})$ . During read and write cycles the internal registers are selected by A1, A2, and A3 in compliance with the Figure 4 Truth Table.

Figure 8 shows the device timing for a read cycle. R/ $\overline{W}$  and A1-A3 are latched on the falling edge of  $\overline{CS}$  and must meet specified setup and hold times. Chip access time for valid data and  $\overline{DTACK}$  are dependent on the clock frequency as shown in the figure.

Figure 9 shows the device timing for a write cycle.  $R/\overline{W}$ , A1–A3, and D0–D7 are latched on the falling edge of  $\overline{CS}$  and must meet specified setup and hold times. Chip access time for  $\overline{DTACK}$  is dependent on the clock frequency as shown in the figure.

System Bus IRQ1\* -IRQ7\* +5.0 V Data Bus IRQ7 D00-D07 DO-D7 IRQ6 IRQ5 IRQ4 A01 A2 IRQ3 A02 IRQ2 **A3 VMEbus or VERSAbus** A03 R/W IRQ1 WRITE\* DTACK DTACK\* MC68153 BIM A04-INTO A23 Address Device A Decode INTI Device AMO-Device B Interrupt AMX INT2 Device C Requests **INT3** Device D DSO\* CS AS\* Control IACK INTAE To Slave device IACK\* Decode INTALO for external SYSRESET\* Interrupt Ack-INTAL1 knowledge IACKIN IACKIN\* IACKOUT IACKOUT\* CLK SYSCLK

FIGURE 7 — VMEbus/VERSAbus INTERFACE BLOCK DIAGRAM



FIGURE 8 - READ CYCLE





FIGURE 9 - WRITE CYCLE





MOTOROLA Semiconductor Products Inc. -

#### INTERRUPT REQUESTS .

The MC68153 accepts device interrupt requests on inputs  $\overline{INT0}$ ,  $\overline{INT1}$ ,  $\overline{INT2}$ , and  $\overline{INT3}$ . Each input is regulated by Bit 4 (IRE) of the associated control register (CR0 controls  $\overline{INT0}$ , CR1 controls  $\overline{INT1}$ , etc.). If IRE (Interrupt Enable) is set and a device input is asserted, an Interrupt Request open-collector output ( $\overline{IRQ1}$ – $\overline{IRQ7}$ ) is asserted. The asserted  $\overline{IRQX}$  output is selected by the value programmed in Bits 0, 1, and 2 of the control register (L0, L1, and L2). This 3-bit field determines the interrupt request level as set by software.

Two or more interrupt sources can be programmed to the same request level. That  $\overline{\text{IRQX}}$  output will remain asserted until multiple interrupt acknowledge cycles respond to all requests.

If the interrupt request level is set to zero, the interrupt is disabled because there is no corresponding IRQ output.

#### INTERRUPT ACKNOWLEDGE

The response of an Interrupt Handler to a bus interrupt request is an interrupt acknowledge cycle. The IACK cycle is initiated in the MC68153 by receiving IACK low. R/W, A1, A2, A3 are latched, and the interrupt level on line A1–A3 is compared with any interrupt requests pending in the chip. Further activity can be one of four cases:

- No further action required This occurs if IACKIN is not asserted. Asserting IACK only starts the BIM activity. If the daisy chain signal never reaches the MC68153 (IACKIN is not asserted), another Interrupter has responded to the IACK cycle. The cycle will end, the chip IACK is negated, and no additional action is required.
- 2. Pass on the interrupt acknowledge daisy chain For this case, IACKIN input is asserted by the preceding daisy chain Interrupter, and IACKOUT output is in turn asserted. The daisy chain signal is passed on when no interrupts are pending on a matching level or when any possible interrupts are disabled. The Interrupt Enable (IRE) bit of a control register can disable any interrupt requests, and in turn, any possible matches.
- 3. Respond internally For this case, IACKIN is asserted and a match is found. The MC68153 completes the IACK cycle by supplying an interrupt vector from the proper vector register followed by a DTACK signal asserted. IACKOUT is not asserted because the interrupt acknowledge cycle is completed by this device.

For the MC68153 to respond in this mode of operation, the EXTERNAL INTERNAL control register bit  $(X/\overline{N})$  must be zero. For each source of interrupt request, the associated control register determines the BIM response to an IACK cycle, and the  $X/\overline{N}$ 

bit sets this response either internally  $(X/\overline{IN} = 0)$  or externally  $(X/\overline{IN} = 1)$ .

4. Respond externally — For the final case, IACKIN is also asserted, a match is found and the associated control register has X/IN bit set to one. The MC68153 does not assert IACKOUT and does assert INTAE low. INTAE signals that the requesting device must complete the IACK cycle (supplying a vector and DTACK) and that the 2-bit code contained on outputs INTAL0 and INTAL1 shows which interrupt source is being acknowledged.

These cases are discussed in more detail in the following paragraphs.

#### Internal Interrupt Acknowledge

For an internal interrupt acknowledge to occur, the following conditions must be met:

- One or more device interrupt inputs (INTO-INT3)
  has been asserted and corresponding control bit
  IRE value is one.
- 2. IACK asserted.
- 3. A match exists between [A3, A2, A1] and the [L2, L1, L0] field of an enabled, requesting control register. If two or more devices are requesting at the same interrupt level, preference is given to the highest number requester, that is, INT3 has highest priority and INT0 has lowest.
- 4. Control register bit  $X/\overline{\text{IN}}$  of matching interrupt source must be zero.
- 5. IACKIN asserted.

The internal interrupt acknowledge cycle timing is shown in Figure 10. The 8-bit interrupt acknowledge vector is presented to the data bus and  $\overline{\text{DTACK}}$  is asserted. Note also that INTAL0 and INTAL1 are valid and INTAE is asserted during this cycle although they would normally not be used. The cycle is terminated (data and  $\overline{\text{DTACK}}$  released) after  $\overline{\text{IACK}}$  is negated.

During the IACK cycle, the INTERRUPT AUTO-CLEAR control bit (IRAC) comes into play. If the IRAC = one for the responding interrupt source, the INTERRUPT ENABLE (IRE) bit is automatically cleared during the IACK cycle, thus disabling the associated interrupt input and any IROX output asserted due to this interrupt input. Before another interrupt can be requested from this source, IRE must be set to one by writing to the control register.

Note that IACKOUT is not asserted because this device is responding to the IACK and does not pass the daisy chain signal on. Also, new device interrupt requests occurring on INTO-INT3 after IACK is asserted are locked.out to prevent any race conditions on the daisy chain.






FIGURE 10 — INTERRUPT ACKNOWLEDGE CYCLE — INTERNAL VECTOR

# External Interrupt Acknowledge

For an external interrupt acknowledge, the same conditions as listed above are met with one exception. Control register bit X/IN of matching interrupt source must be set to one. The timing is shown in Figure 11. For this cycle, the interrupt vector and DTACK must be supplied by an external device. INTAE is asserted indicating that INTAL0 and INTAL1 are valid. The external device can use these signals to enable the vector and DTACK. The cycle is terminated after IACK is negated.

The IRAC control bit acts in the external interrupt acknowledge the same as described for the internal response (see above). Also, IACKOUT is not asserted and new device interrupts are disabled for reasons discussed above.

# Pass On IACK Daisy Chain

If the MC58153 has no interrupt request pending at the same level as the interrupt acknowledge, the IACK daisy chain signal is passed on to the next device if IACKIN is asserted. The following conditions are thus met:

- 1. IACK asserted.
- No match exists between [A3, A2, A1] and the [L2, L1, L0] field of an enabled, requesting control register.
- 3. IACKIN is asserted.

ACKOUT is asserted if these conditions are valid. This output drives IACKIN of the next Interrupter on the daisy chain, passing the signal along. Figure 12 shows the timing for this case. IACKOUT is negated after IACK is negated.



MOTOROLA Semiconductor Products Inc. -

FIGURE 11 — INTERRUPT ACKNOWLEDGE CYCLE — EXTERNAL VECTOR





FIGURE 12 — INTERRUPT ACKNOWLEDGE CYCLE — IACKOUT





MOTOROLA Semiconductor Products Inc. -

# CONTROL REGISTER FLAGS

Each control register contains a Flag bit (F) and a Flag Auto-Clear bit (FAC). Both bits can be read or altered via a register write without affecting the interrupt operation of the device. The Flag is useful as a status indicator for resource management and as a semaphor in multitasking or multiprocessor systems. Flag (F) is located in bit position 7 and can be used with the MC38000 Test and Set (TAS) instruction.

The Flag Auto-Clear (FAC) is used to manipulate the Flag bit. If the Flag is set to one and the FAC is also one, an interrupt acknowledge cycle to the associated interrupt source clears the Flag bit. This feature is useful in determining the interrupt status and passing messages.

#### RESET

There is no reset input, however, a chip reset is activated by asserting both  $\overline{\text{CS}}$  and  $\overline{\text{IACK}}$  simultaneously (Figure 13). These inputs should be held low for a minimum of two clock cycles for a full reset function. The control registers are reset to all zeroes and the Vector Registers are set to a value of SOF. This vector value is the uninitialized vector for the MC68000. See the MC68000 Users Manual for more details on this vector.

#### CLOCX

The chip clock is required for internal operation to occur. Typical frequency is 16 MHz in VMEbus and VERSAbus applications derived from the system clock. Any frequency can be used, however, up to 25 MHz (Figure 14).

FIGURE 13 - RESET





FIGURE 14 — CLOCK WAVEFORM





# TABLE 1 AC PERFORMANCE SPECIFICATIONS (VCC = 5.0 V =5%, TA = 0°C to 70°C)

Number	Characteristic	Min	Max	Units	Notes
.1	R/W, A1-A3 Valid to CS Low (Setup Time)	10	_	ns	
2	CS Low to R/W, A1-A3 Invalid (Hold Time)	5.0	_	. ns	
3	CS Low to CLK High (Setup Time)	15	_	ns	1
4	CLK High to Data Out Valid (Delay)	_	55	ns	2
5	CLK High to DTACK Low (Delay)	_	40	ns	2
6	DTACK Low to CS High	0		ns	
7	CS High to DTACK High (Delay)	_	35	ns	10
8	CS High to Data Out Invalid (Hold Time)	0	_	ns	
9	CS High to Data Out High-Impedance (Hold Time)	_	50	ns	
10	CS High to CS or IACK Low	20	-	ns	
11	Data In Valid to CS Low (Setup Time)	10	_	ns	
12	CS Low to Data In Invalid (Hold Time)	5.0	_	ns	
13	DTACK High to Data Out High-Impedance	_	25	ns	10
14	IACK Low to CLK High (Setup Time)	15		ns	1
15	A1-A3 Valid to IACK Low (Setup Time)	10	_	ns	•
16	IACK Low to A1-A3 Invalid (Hold Time)	5.0		ns	
17	IACKIN Low to CLK High (Setup Time)	15		ns	1, 8
18	CLK High to Data Out Valid (Delay)		55	ns	3
19	CLK High to DTACK Low (Delay)		40	ns	3
20	CLK High to INTAE Low (Delay)	_	40	ns	3
22	DTACK Low to IACKIN High	0		ns	8
23	DTACK Low to IACK High	0		ns.	•
24	IACK High to Data Out Invalid (Hold Time)	0			
25	IACK High to Data Out High Impedance (Delay)	0	60	ns ns	
25 26	IACK High to DTACK High (Delay)		45	ns	10
			-		
27 28	IACK High to INTAE High (Delay)		35	ns CLV D	
	INTALO, INTAL1 Valid to INTAE Low (Setup Time)	1.0	2.0	CLK Per	
29	INTAE High to INTALO, INTAL1 Invalid (Hold Time)	1.0	2.0	CLK Per	
30	IACK High to IROx High (Delay)		50	ns	7, 10
31	ACK High to ACK or CS Low	20	_	ns	
32	CLK High to IACKOUT Low (Delay)	-	40	ns	5
33	IACKIN Low to IACKOUT Low (Delay)	_	30	ns	4, 8
34	IACKOUT Low to IACKIN, IACK High	0	_	ns	8
35	IACK High to IACKOUT High (Delay)	-	35	ns	
36	IACK and CS both Low to CLK High (Setup Time)	15	_	ns	9
37	CLK High to IACK or CS High (Hold Time)	0	_	ns	
38	IACK or CS High to IACK and CS High (Skew)	_	1.0	CLK Per	6
39	Clock Rise Time		10	ns	
40	Clock Fall Time	_	10	ns	
41 -	Clock High Time	20	_	ns	
42	Clock Low Time	20	· <b>-</b>	ns	
43	Clock Period	40	_	ns	

#### NOTES

1. This specification only applies if the VBIM had completed all operations initiated by the previous bus cycle when CS or IACK was asserted. Following a normal bus cycle, all operations are completed within 2 clock cycles after CS or IACK have been negated. If IACK or CS is asserted prior to completion of these operations, the new cycle, and hence, DTACK is postponed.


If the IACK, IACKIN or CS setup time is violated, DTACK may be asserted as shown, or may be asserted one clock cycle later (i.e. IACK will not be recognized until the next rising edge of the clock).

- 2. Assumes that 3 has been met.
- 3. Assumes that 14 and 17 have both been met.
- 4. Assumes that 14 has been met. (IACKOUT cannot go low prior to IACKIN going low).
- 5. Assumes that 14 has been met and IACKIN has been low for at least the amount of time specified by 33.
- 6. 38 is the minimum skew between the last moment when both IACK and CS are asserted to when both are negated, to insure that an access cycle is not unintentionally started.
- 7. Assumes no other INTx input is causing IRQx to be driven low.
- 8. In non-daisy chain systems, IACKIN-may be tied low.
- 9. Failure to meet this spec, causes RESET to be ignored for 1 clock period. It is then necessary to keep these signals low for 3 clock periods instead of 2.
- 10. Delay time is specified from input signal to Open-Collector Output pulled High thru  $1.0\,\mathrm{k}\Omega$  resistor to  $+6.5\,\mathrm{V}.$



MOTOROLA Semiconductor Products Inc. -

#### **OUTLINE DIMENSIONS**



		4616441	- INGINES		
DIM	HIR	XAN		KAN	
A	51.63	52,45	2.035	2.065	
1	13.72	14.22	0.540	0.560	
Ç	134	5.08	0.155		
0	2,38	1.56	1.014	0.022	
ß	1.02		0.040	3.060	
G	2,54	esc :	3, 100	3 8SC	
×	1.65	2.15	3.065	0.085	
1	1,20	3.38	1.008	3.015	
X.	2.32	143	3.115	0,135	
	15.24	8SC	1.600	8SC	
4	79	150	Jø .	150	
1	0.51	1.02	0.020	0.040	

MILLIMSTERS! INCHES


- NOTES:

  1. POSITIONAL TOLERANCE OF LEAGS (D), SHALL SE WITHIN 0.25 mm (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.

  2. DIMENSION L TO CENTER OF LEAGS WHEN FORMED PARALLEL.

  1. DIMENSION 8 DOES NOT INCLUDE MOLD FLASK.

CASE 711-03 PLASTIC PACKAGE



	MILLIM	ETERSI	INC	4E2
DIM	-4490	WAX :	. AIN	MAX
A	51.31	53.24	2.020	2.096
	12.70	15.49	0.500	0.510
C	4 06	5.84	0.160	0.220
9	0.38	0.56	0.015	0.022
ş.	1 27	1.55	3.050	J.065
G	2.54	BSC .	3.100	BSC
1	0.20	0.30	3.008	3.012
X	118	4.06	3.125	0.150
ι	15.24	8SC .	0.500	8SC
W	50	150	50	150
	3.51	1.27	0.020	0.050

- NOTES:
  1. DIM -A- IS DATUM.
  2. POSITIONAL TOLERANCE FOR LEADS:

- 2. POSITIONAL TOLERANCE FOR LEAD:

  ## 80.25(0.010) © | T | A | © |

  1. TELL SEATING PLANE.

  4. JIM LTO CENTER OF LEADS WHEN FORMED PARALLEL.

  5. DIMENSIONS A AND 8 INCLUDE WENISCUS.

  5. JIMENSIONING AND TOLERANCING PER ANS! Y14.5. 1973.

CASE 734-04 CERAMIC PACKAGE

# TYPICAL THERMAL CHARACTERISTICS

Package	AJA (Junction to Ambient) Still Air	Junction Temperature Still Air @ 70°C Ambient
L Suffix	40°C/W	147°C
P Suffix	35°C/W	137°C

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/ Affirmative Action Employer.



MOTOROLA Semiconductor Products Inc.

BOX 20912 • PHOENIX, ARIZONA 85036 • A SUBSIDIARY OF MOTOROLA INC.

# Am8151

Graphics Color Palette (GCP)

# DISTINCTIVE CHARACTERISTICS

- A 256 x 8 color map and a video DAC on a single chip
- Pixel rates up to 200 MHz
- DAC inputs for Overlay, Blank, Vsync, and Hsync
- Connects directly to 50  $\Omega$  and 75  $\Omega$  RS-343 monitor
- Three Am8151s in parallel allow 256 simultaneous colors out of a palette of over 16 million colors

#### **GENERAL DESCRIPTION**

The Am8151 Graphics Color Palette (GCP) provides a color lookup table and a video DAC on a single chip for use in high performance graphics systems. The video DAC incorporates overlay, blank, and sync levels as well as a 256 level gray scale. Three Am8151s connected in parallel provide three outputs (Red, Green, and Blue) and allow simultaneous display of 256 colors from a palette of over 16 million colors.


The Am8151 has three levels of pipeline to allow a high pixel rate and to ease system timing requirements. The first level is prior to a 256 x 8 color lookup table in high-speed RAM. Eight bits of color address, A<sub>0</sub> - A<sub>7</sub> (ECL or TTL) are latched and used to select one of 256 intensities to be fed to the DAC. At the second level, the intensity selected is latched at the output of the RAM prior to being decoded to select which of the 32 current sources will be turned on. An additional high-speed register between the DAC Decoder and the DAC ensures that all DAC inputs switch simultaneously, thereby reducing the maximum duration of the

glitch at the output of the DAC. This additional register adds a third level of pipeline to the pixel data path.


The color lookup table is stored in RAM and may therefore be read and written by a graphics processor. In addition to the 8 address lines, and 8 control lines, an 8-bit data path  $D_0 - D_7$  (TTL), and two control signals  $\overline{EN}$  (TTL) and W/R (TTL), are provided for this purpose.

The text capabilty of the AMD Alphanumeric Display Products or a generic overlay may be added with the OVERLAY (ECL or TTL) and W/B (ECL or TTL) inputs. A HIGH on the OVERLAY input overrides the color pixel data and drives the DAC output to peak white or reference black depending on the state of the W/B input. When three Am8151s are used in a system these pins can be connected to provide text or overlay capability in eight colors.

The Am8151 GCP is a part of the AMD Display Products Family which also includes the Am8150 Display Refresh Controller, the Am8157 Video Shift Register, the Am8177 Video Data Serializer and the Am8158 Video Timing Controller.



October



#### PIN DESCRIPTION

LC

#### LEVEL CONTROL (Input)

Level Control determines the logic compatability of the twelve TTL/ECL input pins. If LC is tied to  $V_{CC}$ , the logic levels are TTL. If LC is tied to ground, the logic levels are ECL.

A<sub>0</sub>-A<sub>7</sub>

#### ADDRESS (Inputs, TTL/ECL)

These eight pins are used to address data stored in the color lookup table. The address on these pins is latched on the first rising CLK edge and decoded to select one of 256 intensities stored in the color lookup table. During a video refresh these pins should be connected to the color pixel data. During a color lookup table update these pins should be connected to the graphics processor's address bus. The logic compatability of these pins is determined by the LC pin.

D<sub>0</sub>-D<sub>7</sub>

#### DATA (inputs/Outputs, TTL)

These eight pins are used to write data in to the color lookup table or to read data out of the color lookup table. The MSB is D7.

W/R

# WRITE/READ (Input, TTL)

The W/R controls the direction of color lookup table access by the system processor. When W/R is HIGH and EN is LOW, data is written in to the color lookup table. When W/R is LOW and EN is LOW. data is read from the color lookup table.

EN

# **ENABLE** (Input, TTL)

The EN pin is used to enable color lookup table data onto the data bus Do-D7 during a read operation and to enable a write into the color lookup table during a write operation. When EN is HIGH, the eight data lines Do-D7 are three-stated.

CLK, CLK

# CLOCK, CLOCK (Inputs, TTL/ECL)

CLK and CLK are the pixel clock inputs. In ECL mode these pins operate differentially. In TTL mode, CLK must be tied to ground. The clock is used internally to latch the address pins, data at the output of the color lookup table, and the decoded DAC inputs. The logic compatability of these pins is controlled by the LC

**OVERLAY** 

## OVERLAY (Input, TTL/ECL)

The OVERLAY pin, when active, overrides the color pixel data to force the DAC output to a peak white or reference black level. The level the DAC output is forced to is set by the W/B pin. The overlay signal is kept synchronized with the color pixel data inside the Am8151 by delaying the overlay signal the same number of clock cycles as the color pixel data. The logic compatibility of this pin is determined by the LC pin.

W/B

# WHITE/BLACK (Input, TTL/ECL)

The W/B pin determines the level the OVERLAY pin will force the DAC output to. When W/B is HIGH, a HIGH on the OVERLAY pin will force the DAC output to a peak white level. When W/B is LOW. a HIGH on the OVERLAY pin will force the DAC output to a reference black level. The logic compatibility of this pin is determined by the LC pin.

**BLANK** 

#### **BLANKING (Input, TTL)**

The BLANK pin, when active, overrides the color pixel and overlay data to force the DAC output to a "blacker than black" blank level. A "blacker than black" level is required during the monitor's horizontal and vertical retrace. The blank signal is kept synchronized with the pixel data inside the Am8151 by delaying the blank signal the same number of clock cycles as the pixel data.

**VSYNC HSYNC** 

#### **VERTICAL SYNC (Input, TTL)** HORIZONTAL SYNC (Input, TTL)

The HSYNC and VSYNC signals are internally x-ored to generate a composite sync signal. The composite sync signal, when HIGH, overrides the pixel, overlay, and blank signals to force the DAC output to a sync level. If both HSYNC and VSYNC are HIGH (composite sync is LOW) the DAC output is forced to a blank level. The composite signal is kept synchronized with the pixel data inside the Am8151 by delaying the sync signal the same number of clock cycles as the pixel

**VIDEO** 

VREF

# VIDEO (Output, Analog)

The VIDEO pin is the output of the DAC and is intended to directly drive most monitor inputs which are terminated into 50 or 75Ω.

#### **VOLTAGE REFERENCE (Output, Ana**log)

The V<sub>REF</sub> pin provides a precision reference voltage for use in setting the full scale current of the DAC. The reference input current (IREF) for the DAC, which determines the full scale current, may be generated from  $V_{\mbox{\scriptsize REF}}$  by connecting an

external resistor from VREF to IREF. The reference resistor value may be calculated by the relation RRFF = 28.56/IFS.

IREF

# REFERENCE CURRENT(Input, Analog)

A scaling current to the DAC should be provided at the IREF pin. The full scale current of the DAC can be determined from the relation IFS = 13.27 IREF.

# COMP1, COMP2 COMPENSATION PINS

COMP<sub>1</sub> and COMP<sub>2</sub> are used to connect external compensation capacitors to the reference amp and DAC. It is recommended that a 0.1 µF and a 100 pF capacitor be connected from each pin to ANAVEE.

TTLV <sub>CC</sub>	TTL POSITIVE SUPPLY Positive supply voltage for the TTL portions of the chip.	ANAVEE	ANALOG NEGATIVE SUPPLY Negative supply voltage for the analog portions of the chip.
ANAVCC	ANALOG POSITIVE SUPPLY Positive supply voltage for the analog	TTLGND	TTL GROUND Ground for the TTL portions of the chip.
	portions of the chip.	ECLGND	ECL GROUND
ECLVEE	ECL NEGATIVE SUPPLY	(2 pins)	Ground for the ECL portions of the chip.
(2 pins)	Negative supply voltage for the ECL portions of the chip.	ANAGND	ANALOG GROUND Ground for the analog portions of the chip.

## **FUNCTIONAL DESCRIPTION**

The Am8151 is a Graphics Color Palette (GCP) providing a color lookup table and a video DAC for use in high performance graphics systems. The Am8151 is pipelined with digital color pixel data, overlay, blank, and sync inputs entering the pipeline, and an analog signal exiting 3 CLK cycles later. The three levels of pipeline are prior to the 256 x 8 RAM color lookup table, the DAC decoder, and the 36 current sources to generate an analog signal.

#### Color Lookup Table

Eight lines of color pixel data are read through the pins  $A_0-A_7$  and latched into the Address Registers on the first rising edge of the CLK.  $A_0-A_7$  may be at either ECL or TTL logic levels. The LC pin is used to select the logic compatibility of these pins. These eight lines  $(A_0-A_7)$  are used as an address for the color lookup table and are decoded to select one of the 256 intensities stored in the color lookup table. Each intensity stored is 8 bits wide, with 255 corresponding to reference white and 0 corresponding to reference black. On the next rising CLK edge the intensity is latched into the color data registers to be decoded for the DAC. On a third rising CLK edge the decoded DAC inputs are latched and used to turn on or off the current sources making up the DAC.

#### **Color Lookup Table Update**

The color lookup table may be loaded and read back by the graphics processor. For this purpose 8 bidirectional data lines (D<sub>0</sub> - D<sub>7</sub>) have been provided. D<sub>7</sub> is the Most Significant Bit (MSB) and Do is the Least Significant Bit (LSB) of data. In addition to the 8 data lines, 2 control lines are provided (EN and W/R). EN is an active LOW input that selects the chip for both write and read operations. When EN is HIGH, the 8 bidirectional data lines are three-stated. W/R controls the direction of the operation. If this pin is LOW, color lookup table data is read from the table and placed on the data lines  $D_0 - D_7$ . If W/ $\overline{R}$  is HIGH, data is read from the 8 data lines and written in to the color lookup table. For both the read and write operations the address of the data stored in the color lookup table is taken from the eight address lines (An - Az). Because both the address inputs and the outputs of the color lookup table are latched, the clock must be left running during an update. Time must be allowed for the address to be latched before beginning a write cycle and for the address and then data to be latched before ending a read cycle. To insure the update cycle does not interfere with the screen refresh, modifications to the color lookup table should occur while blank is active. The ten additional lines (D0 - D7, EN, and W/ R) used for a color lookup table update are all TTL-compatible.

# Overlay

Some graphics systems require a separate bit plane in addition to the color bit planes. An example of this might be separate hardware and a separate bit plane to handle text processing. The Am8151 provides two pins (OVERLAY and

 $W/\overline{B})$  which override the color pixel data to provide an additional video source. If OVERLAY is HIGH, the pixel data on  $A_0-A_7$  is overridden.  $W/\overline{B}$  selects the intensity of the overlay. If  $W/\overline{B}$  is HIGH, the DAC output will be at the Peak White level (10% brighter than Reference White). If  $W/\overline{B}$  is LOW, the DAC output will be at the Reference Black level. OVERLAY and  $W/\overline{B}$  may be at either TTL or ECL logic levels. The LC pin is used to select the logic compatibility of these pins. The OVERLAY and  $W/\overline{B}$  signals are delayed the same number of clock cycles as the color pixel data before being fed into the DAC Decoder to keep overlay and color pixel data synchronized.

#### Blank

During horizontal and vertical retrace, pixel data should be ignored and the intensity output of the DAC should be driven to a "blacker than black" blank state. This is done by means of the BLANK input. BLANK is TTL-compatible and latched on the same clock as the pixel data. The BLANK signal is delayed the same number of clock cycles as the pixel data before being fed into the DAC Decoder to keep the BLANK signal and the pixel data synchronized. BLANK, when active, overrides the data and overlay inputs to drive the DAC output to the blank level.

#### Composite Sync

In some systems, the monitor control signals HSYNC and VSYNC are mixed with the Red, Green, and Blue signals. These control signals synchronize the monitor sweep oscillators to the R, G and B signal information. The Am8151 provides the necessary circuitry to mix these signals with the pixel information. Two inputs are provided, HSYNC and VSYNC, which are combined to generate the composite sync. These inputs are TTL-compatible and are latched with the same clock as the pixel data. Internally to the chip, HSYNC and VSYNC are x-ored to generate a composite sync signal. The composite sync signal is generated in this manner to provide inverted HSYNC pulses during the much longer VSYNC pulse. This prevents the horizontal oscillator from losing synchronization during a vertical retrace and causes the horizontal oscillator to change phase by the width of HSYNC. The composite sync signal is delayed the same number of cycles as the pixel data and then, if active, overrides the data. OVERLAY, and BLANK signals to drive the output to the composite sync level.

#### Voltage Reference

To aid in the generation of the scaling current, the Am8151 provides an on-chip precision voltage supply. The  $V_{\rm REF}$  pin provides a temperature, supply voltage, and load invariant output voltage of typically 2.152 volts. The reference voltage has an initial accuracy of 1% and contains less than 0.1% noise. A scaling current is generated at  $I_{\rm REF}$  by connecting an external resistor from  $V_{\rm REF}$  to  $I_{\rm REF}$ . The reference resistor value can be calculated by the relation  $I_{\rm REF}$  = 28.56/IFS.

IFS is the Full Scale Output Current which is produced at a sync output level. When three Am8151s are used, full scale outputs may be matched by using a single voltage reference and connecting three identical reference resistors from this pin to the three I<sub>REF</sub> inputs.

#### Reference Amp

The Am8151 provides an input to scale the VIDEO output. The input pin I<sub>REF</sub> provides a current scaling input. The relationship between IREF and IFS is IFS = 13.27 I<sub>REF</sub>. The current reference amp and the DAC both require external compensation capacitors. Two pins are provided for this purpose - COMP<sub>1</sub> and COMP<sub>2</sub>. COMP<sub>1</sub> and COMP<sub>2</sub> should be connected to two 0.1-µF and two 100-pF capacitors as shown in the typical connection diagram.

#### **DAC And DAC Decoder**


A major problem in high resolution graphics are glitches at the output of the DAC which occur when the digital input changes.

These glitches are caused by switch timing mismatches as one current source turns on and another turns off. The Am8151 avoids this problem by using 15 equal current sources for the four MSBs in the DAC. By using 15 current sources and decoding the four MSBs to select these, glitches caused by changes in these four bits are eliminated. The four LSBs are similarly decoded to avoid glitches. This limits glitches to only 16 transitions where both the four MSBs and the four LSBs change. The magnitude of the glitch is also limited by this to one-sixteenth of full scale. The length of the glitch is limited because every current switch input is individually registered after the DAC Decoder. In addition to these 30 current sources, six current sources are required to generate the Sync and Blank signal levels. The DAC Decoder, therefore, decodes the 8 bits of color pixel data, the overlay pixel data, the Blank, and the Sync signals to control which of the 36 current sources are on. The following truth table lists the nominal DAC output for all combinations of DAC Decoder inputs assuming a reference current of 1.076 mA.

#### TRUTH TABLE

W/B	OVERLAY	BLANK	HSYNC	VSYNC	Data	Current	Voltage into 75 $\Omega$	Level
1	1	0	0	0	Х	0 mA	0 mV	Peak White
X	0	0	0	0	255	.946 mA	-71 mV	Reference White
							255 Equal Steps	
×	0	0	0	0	0	9.520 mA	-714 mV	Reference Black
0	1	0	0	0	X	9.520 mA	-714 mV	Reference Black
×	X	1	0	0	X	10.466 mA	−785 mV	Blanking
X	X	X	1	1	X	10.466 mA	-785 mV	Blanking
X	X	X	0	1	X	14.280 mA	-1071 mV	Composite Sync
X	X	X	1	0	X	14.280 mA	-1071 mV	Composite Sync

# Am8151 DAC OUTPUT LEVELS



# **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65 to +150°C Ambient Temperature Under Bias55 to +125°C
Supply Voltage to Ground Potential
Continuous (TTL V <sub>CC</sub> and ANAV <sub>CC</sub> )0.5 to +7.0 V
Supply Voltage to Ground Potential
Continuous (ECL VEE and ANAVEE) + 0.5 to -7.0 V
DC Input Voltage (TTL)
DC Input Current (TTL)30 to +5.0 mA
DC Input Voltage (ECL)+0.5 to VEE

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

TTL Supply Voltage (TTLV <sub>CC</sub> )+5 V ±5%
ECL Negative Supply Voltage (ECLVEE)5.2 V ±5%
Analog Positive Supply Voltage (ANAV <sub>CC</sub> )+5 V ±5%
Analog Negative Supply Voltage (ANAVEE)5.2 V ±5%
Temperature (Note 6) 0 to +70°C

Operating ranges define those limits over which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over operating range (TTL)

Parameter Symbol	Parameter Description	Test Conditions (Note 1)	Min.	Typ. (Note 2)	Max.	Units
ViH	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs (Note 5)	2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs (Note 5)			0.8 ·	Volts
I)L	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.4 V			-0.4	mA
liн	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V			40	μΑ
l <sub>l</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>CC</sub> = 5.25 V			0.1	mA
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.$ , $V_{IN} = V_{IH} = V_{IL}$ $I_{OH} = -400 \mu A$	2.4			Volts
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min.$ , $V_{IN} = V_{IH} = V_{IL}$ $I_{OL} = 8 \text{ mA}$			0.5	Volts
los	Output Short Circuit Current (Note 3)	V <sub>CC</sub> = Max.	20		70	mA
TTLICC	Power Supply Current	TTLV <sub>CC</sub> = Max.		40	60	mA
ANAICC	Power Supply Current	ANAV <sub>CC</sub> = Max. (Note 4)		5	10	mA
ECLIEE	Power Supply Current	ECLV <sub>EE</sub> = Max.		310	425	mA
ANAIEE	Power Supply Current	ANAV <sub>EE</sub> = Max.		25	40	mA

# DC CHARACTERISTICS over operating range (ECL) (Note 6)

	Parameter Symbol	Test Conditions	0°C	25°C	70°C	Unit
ECL Inputs	V <sub>IH</sub> (Max.) V <sub>IHA</sub> (Min.)	(Note 5)	-840 -1145	-780 -1105	-720 -1045	m∨ m∨
	V <sub>ILA</sub> (Max.) V <sub>IL</sub> (Min.)	(Note 5)	-1490 -1870	- 1475 - 1850	- 1450 - 1830	m∨ m∨
	hн	V <sub>EE</sub> = Max. V <sub>IN</sub> = V <sub>IH</sub> (Max.)	200	200	200	μΑ
	I <sub>IL</sub>	V <sub>EE</sub> = Max. V <sub>IN</sub> = V <sub>IL</sub> (Min.)	150	150	150	μΑ

Notes: 1. For conditions shown as Min. or Max. use the appropriate value specified under recommended operating range.

- 2. Typical limits are at  $V_{CC} = 5.0 \text{ V}$ ,  $V_{EE} = -5.2 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ 3. Not more than one output should be shorted at a time. Duration of short not to exceed one second.
- 4. ANAICC increases if additional devices are driven by VREF.
- 5.  $V_{IH}$ ,  $V_{IL}$  are tested for each input at least once. Thereafter hard HIGH and LOW levels are used for all other tests.
- 6. A combination of skewing the limits and adjusting the pulse test ambient temperature is used to insure that the data sheet steady state limits are met at the ambient temperatures specified.




Figure 1.

\*An 80-nH inductor in series with the output results in a typical ta and ta of 2.5 ns with a 5% overshoot.

# DAC SPECIFICATIONS over operating range unless otherwise specified

Parameter Symbol	Parameter Description	Test Cond	ditions	Min.	Тур.	Max.	Units
	Resolution	Gray Scale (Note 7)		8	8	8	bits
	Linearity	Gray Scale (Note 9	9)			±.5	LSB
	Differential Linearity	Gray Scale (Note 9	9)			±.5	LSB
Voc	Output Compliance Voltage				±1.4		Volts
<sup>l</sup> zs	Zero Scale Current				1		μΑ
Max.	Output Maximum Current					22	mA
	Full Scale Temp. Current Coefficient				50		ppm/°C
PSS IFS±	Power Supply Sensitivity, Full Scale Positive	V <sub>CC</sub> = 5 V ±5% V <sub>EE</sub> = -5.2 V ±5%				0.25	% Gray Scale
	Glitch Energy	(Notes 11 & 13)			50		pV-sec
	Output Capacitance	(Note 11)			10		pF
REF	Reference Current					1.66	mA
	Clock	LC = GND, ECL M	ode	D.C.		200	
CLK	Frequency	LC = V <sub>CC</sub> , TTL Mode		D.C.		83	MHz
t <sub>R</sub>	Risetime: 10 to 90%	(Notes 8 & 14)				3.5	ns
tF	Falltime: 90 to 10%	(Notes 8 & 14)				3.5	ns
ts	Settling Time (256 Level of Gray)	% Gray Scale (Notes 8, 10 & 11)	Bits Accuracy				
	(Note 12)	±0.2	8	1	45	İ	
		±0.4	7		30		
		±0.8	6		8		ns
	,	±1.6	5		6		
		±3.2	4		4.5	1	

#### Notes: 7. Over full current range.

- DAC settling, t<sub>R</sub>, t<sub>F</sub> measurements are taken using Figure 1. Output loading and frequency may require capacitor addition or inductor value changes to compensate for loading effects (see Figures 2 and 3).
- Gray scale is defined as output levels between reference white and reference black. DAC Linearity and
  Differential Linearity are measured at ≤ 10 MHz in production over operating temperature range at nominal
  supply voltages. Accuracy degrades with increasing frequency. DAC output terminated into 75-ohm load.
  IFS = 14.28 mA.
- 10. These numbers are measured using Tektronix sampling unit TYPE 3S2 and sampling sweep TYPE 3T77.
- 11. This typical value is provided for design reference and will not be tested in production.
- 12. Settling time is highly sensitive to PC board layout, decoupling and termination.
- 13. Am8151 produces a clock-related glitch on the video output pin occuring approximately 4 ns after both the rising and falling edges of the clock. The glitch is bipolar in shape and has a duration of approximately 5 ns. Typical amplitude is ±20 mV around the DAC output level.

#### **EXPLANATION OF DAC SPECIFICATIONS**

#### Resolution:

Resolution refers to the number of discrete steps or levels which the DAC can provide, and is expressed as a number of bits. A DAC with n bits of resolution provides 2<sup>n</sup> discrete analog levels. Note that having n bits of resolution does not guarantee n bits of accuracy.

#### Linearity:

Linearity is the maximum deviation of an actual output from an ideal output defined by a straight line drawn through the end points of the transfer function. A converter must be linear to within 1/2 a step to be accurate to its full resolution. In the Am8151, linearity is expressed as a fraction of the change in output caused by a change in the LSB.

#### Differential Linearity:

Differential Linearity is the measure of the uniformity of step size. If the differential linearity is specified as 1/2 an LSB, the step size from one step to the next may be from 1/2 to 3/2 of an ideal step. In the Am8151, linearity is expressed as a fraction of the change in output caused by a change in the LSB.

#### Output Compliance Voltage:

The Output Compliance Voltage is that voltage swing which may be impressed on the output current pin.

#### Settling Time:

Settling Time is the time from when the output first changes until the output arrives at, and remains within, a certain error band around the final value. In the Am8151 this is specified to be the time from a 10% change in the output value, to within a certain percent of the gray scale.

#### Zero Scale Current:

Zero Scale Current is the current produced at a Peak White output level.

#### Output Maximum Current:

Full Scale Current is the current produced at a Sync output level. The Full Scale Current is determined by the relation IFS = 13.27 IREF.

#### Full Scale Current Temperature Coefficient:

The Full Scale Current Temperature Coefficient is the effect of temperature change, within the operating range, on the Full Scale Current. For the Am8151 this is given as the change in current per degree Centigrade.

#### Power Supply Sensitivity:

The effect of the power supply voltage change on a full scale DAC output. In the Am8151, PSS IFS  $\pm$  is expressed as a percentage of the Gray Scale Range as reference black output varies while the voltage varies in the recommended operating range. This specification assumes the reference voltage is used.

#### Glitch Energy:

Glitch Energy is an indication of the magnitude and duration of glitches. For the Am8151 this is specified in picovolt-seconds.

#### Output Capacitance:

Output Capacitance is the internal capacitance of the VIDEO pin.

#### Reference Current:

Reference Current is the range of acceptable reference currents at the IREF pin.

#### REFERENCE VOLTAGE OVER OPERATING RANGE

Parameter Symbol	Parameter Description	Test Conditions	Min.	Тур.	Max.	Units
V <sub>REF</sub>	Reference Voltage	IREF = 1 to 5 mA	2.127	2.152	2.174	Volts
	Line Regulation	V <sub>CC</sub> = 5 ±5% V <sub>EE</sub> = -5.2 ±5%		.23	.4	% V <sub>REF</sub>
	Load Regulation	IREF = 1 to 5 mA		.1	.4	% V <sub>REF</sub>
	Voltage Temp. Coefficient	(Note 11)		25		ppm/°C

#### **EXPLANATION OF REFERENCE VOLTAGE SPECIFICATIONS**

# Reference Voltage:

Reference Voltage is the output voltage provided by the reference voltage source.

#### Line Regulation:

Line Regulation is the effect of a change in the supply voltage on the reference voltage output. For the Am8151 this is specified as the percentage change in the reference voltage for changes in supply voltage within the Operating Range.

#### Load Regulation

Load Regulation is the effect of a change in the current sourced by the reference voltage on the reference voltage output. For the Am8151 this is specified as the percentage change in the reference voltage for changes in current as specified.

#### Reference Voltage Temperature Coefficient:

Reference Voltage Temperature Coefficient is the effect of temperature change on the reference voltage. For the Am8151 this is given as the change in voltage per degree Centigrade.

# AC SWITCHING CHARACTERISTICS over operating range

	Parameter	Parameter	_		_		
No.	Symbol	Description	Test Conditions	Min.	Тур.	Max.	Units
1	<sup>t</sup> CLK	Clock Period (Note 14)	LC = GND, ECL Mode LC = V <sub>CC</sub> , TTL Mode	5 12			ns ns
2	ts	Address, OVERLAY, W/B Setup before Clock †	LC = GND	1.5	1		ns
		HSYNC, VSYNC, BLANK Setup before Clock †	LC = GND	3.0	l		ns
		Address, OVERLAY, W/B, HSYNC, VSYNC, BLANK Setup before Clock ↑ (Note 14)	LC = V <sub>CC</sub>	2.0			ns
3	tH	Address, OVERLAY, W/B Hold after Clock 1	LC = GND	2.0	I		ns
	1	HSYNC, VSYNC, BLANK Hold after Clock †	LC = GND	2.0		}	ns
		Address, OVERLAY, W/B, HSYNC, VSYNC, BLANK after Clock † (Note 14)	LC = V <sub>CC</sub>	2.0			ns
4	t <sub>PD</sub>	Clock 1 to 10% VIDEO change (Notes 14 & 15)	LC = GND LC = V <sub>CC</sub>	3.0 4.0		7.0 11.0	ns ns
5	tPD	Clock † to Data Valid (Read)				40	ns
6	ts	W/R Setup before EN ↓ (Note 14)		20			ns
7	tн	W/R Hold after EN ↑ (Note 14)		20			ns
8	t <sub>PD</sub>	EN 1 to Data Active (Read)				40	ns
9	tpD	EN ↑ to Data Three-State (Read)				60	ns
10	ts	Address latched (Clock 1) to \$\overline{EN}\$ \$\overline{\text{LN}}\$ Setup (Write) (Note 14)		10			ns
11	ts	Data (and Address) Setup before $\overline{EN}$ †, Write Cycle Time (Write) (Note 14)		40			ns
12	tH	Data Hold after EN ↑ (Note 14)		10			ns


Note: 14. Not all tests are being performed in manufacturing. Tests are guaranteed by Engineering characterization with


periodic manufacturing sampling.


15. Clock † to 10% VIDEO change for any two Am8151s at the same temperature, voltage and load conditions typically does not differ by more than 0.5 ns for the ECL mode and 0.6 ns for the TTL mode.

# **SWITCHING WAVEFORMS**


# **VIDEO REFRESH TIMING**









#### TYPICAL APPLICATION





# GENERATING 8 COLOR TEXT OVERLAY WITH $W/\overline{B}$ AND OVERLAY INPUTS



AF003720

SINGLE Am8151 TRUTH TABLE

Overlay	W/B	Output
0	Х	Graphics
1	1	Peak White
1	0	Ref. Black

TRUTH TABLE FOR THREE Am8151s

		W/B		
Overlay	(R)	(G)	(B)	Output
0	x	×	Х	Graphics
1	0	0	0	Black
1	0	0	. 1	Blue
1	0	1	0	Green
1	0	1	1	Cyan
1	1	0	0	Red
1	1	0	1	Magenta
1	1	1	0	Yellow
1	1	1	1	White

# **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
<b>XXXX</b>	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
<del>}</del>	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
		KS000010




Figure 2. Video Output Falling Edge





Figure 3. Video Output Rising Edge



# **ADVANCED MICRO DEVICES DOMESTIC SALES OFFICES**

DOMESTIC SA	LES OFFICES
ALABAMA (205) 882-9122 ARIZONA, Tempe (602) 242-4400 Tucson (602) 792-1200	MARYLAND         (301) 796-9310           MASSACHUSETTS         (617) 273-3970           MINNESOTA         (612) 938-0001
CALIFORNIA.	NEW JERSEY (201) 299-0002 NEW YORK, Liverpool (315) 457-5400
El Segundo (213) 640-3210 Newport Beach (714) 752-6262 San Diego (619) 560-7030 Sunnyvale (408) 720-8811 Woodland Hills (818) 992-4155 COLORADO (203) 741-300	Poughkeepsie (IBM only) (914) 471-8180 Woodbury (516) 364-8020 NORTH CAROLINA,
Woodland Hills (818) 992-4155 COLORADO (303) 741-2900 CONNECTICUT,	Raleigh (919) 847-8471 OREGON (503) 245-0080 OHIO.
Southbury (203) 264-7800 FI ORIDA	Columbus
Altamonte Springs (305) 339-5022 Clearwater (813) 530-9971 Ft Lauderdale (305) 484-8600	Allentown (AT&T only) (215) 398-8006 Willow Grove (215) 657-3101 TEXAS.
Ft Lauderdale       (305) 484-8600         Melbourne       (305) 254-2915         GEORGIA       (404) 449-7920         ILLINOIS       (312) 773-4422         INDIANA       (317) 244-7207	Austin     (512) 346-7830       Dallas     (214) 934-9099       Houston     (713) 785-9001       WASHINGTON     (206) 455-3600
KANSAS (913) 451-3115	WISCONSIN (414) 782-7748
INTERNATIONAL	SALES OFFICES
BELGIUM, Bruxelles TEL: (02) 771 99 93 FAX: (02) 762-3716	HONG KONG, KowloonTEL: 3-695377 FAX: 1234276
TLX:	TLX:50426 ITALY, Milano
Willowdale TEL: (416) 224-5193 FAX: (416) 224-0056 FRANCE,	TLX:
Paris	TLX: J24064AMDTKOJ  LATIN AMERICA, Ft. Lauderdale TEL: (305) 484-8600 FAX: (305) 485-9736
GERMANY, Hannover area	FAX:(305) 485-9736 TLX:5109554261 AMDFTL SWEDEN, Stockholm TEL:(08) 733 33 50 FAX:(08) 733 22 85
München TEL: (089) 41 14-0 FAX: (089) 406490 TLX: 523883	TLX:
Stuttgart TEL: (0711) 62 33 77 FAX: (0711) 625187 TLX: 721882	FAX: (0925) 827693 TLX: 628524 London area TEL: (04862) 22121 FAX: (04862) 22179 TLX: 859103
· · · · · · · · · · · · · · · · · · ·	
NORTH AMERICAN	REPRESENTATIVES
CALIFORNIA 1 <sup>2</sup> INC	NEW JERSEY TAI CORPORATION
IDAHO INTERMOUNTAIN TECH MKGT (203) 272-2963 INDIANA	THORSON DESERT STATES (505) 293-8555 NEW YORK NYCOM, INC
SAI MARKETING CORP (208) 322-5022 IOWA	OHIO  Dayton  DOLFUSS ROOT & CO
LORENZ SALES	Strongsville DOLFUSS ROOT & CO (216) 238-0300
NEBRASKA LORENZ SALES (313) 227-1786	PENNSYLVANIA DOLFUSS ROOT & CO
Advanced Micro Dovings reconver the right to make changes in its	R <sup>2</sup> MARKETING (801) 595-0631

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.



# INITIALIZATION WITH MONI

# FORCE COMPUTERS Inc./GmbH All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted.

Copyright by FORCE Computers®

# The Initialization Program MONI:

The SYS68K/AGC-1 manual includes a floppy disk which can be read under PDOS, the Real Time Multi-tasking Operating System.

After mounting of the floppy by typing in "SYØ", the program can be executed by typing in:

MONI (CR)

The program displays the list of screen parameters and the default setting onto the terminal.

In this menu the user can input the parameters which specify the horizontal and vertical resolution of the display screen

# Example:

To display  $1024 \times 800$  Pixel with 50 Hz non-interlaced and 4 bit/Pixel, the following sequence has to be typed in:

FR <cr></cr>	Specifies the FIELD RATE
50 <cr></cr>	Stands for 50Hz
RE <cr></cr>	Specifies the RASTER SCAN MODE
1 <cr></cr>	Stands for non-interlaced
GM <cr></cr>	Specifies the GRAPHICS BIT MODE
4 <cr></cr>	Stands for 4 bit/Pixel
XR <cr></cr>	Specifies the horizontal resolution
1024 <cr></cr>	Stands for 1024 Pixel
YR <cr></cr>	Specifies the vertical resolution
800 <cr></cr>	Stands for 800 lines

This menu allows to change the Horizontal SYNC width (HS), the Horizontal Back Porch (HB) and the Horizontal Front Porch (HF) in the same way as described above.

The values of these parameters depends on the timing specification of the used monitor.

To adapt the monitor to the AGC-1 board set the correct timing values (normally included in the User's Manual of the monitor) has to be entered.

The menu also shows the required Horizontal SCAN FREQUENCY, the Horizontal LINE PERIOD, the BLANK TIME and the active DISPLAY PERIOD.

The number of lines displayed in this menu include the lines required for the Vertical RETRACE PERIOD.

The command VT <Cr> selects the third menu which displays the calculated vertical display parameters.

In this menu the Vertical SYNC WIDTH and the Vertical BACK PORCH can be changed because the values of these parameters also depend on the electrical specifications of the used monitor. The procedure is the same as described for the first menu.

All SCREEN PARAMETER REGISTERS of the 63484 ACRCT are shown on the terminal after typing CR <Cr>. These values are the values needed for the basic initialization of the SYS68K/AGC-1. Only the BASE SCREEN is initialized but the initialization of more screens does not change any of the SCREEN DISPLAY PARAMETERS which are important for the correct VIDEO timing needed by the used monitor.

To see if the monitor produces a stable picture, just type GI <Cr> and the SYS68K/AGC-l will be initialized by MONI with the parameters entered before. If everything performs well, a stable frame on the monitor is shown but if the frame is not stable on the monitor, the monitor has to be adapted (modification of the horizontal oscillator) and finely tuned to the trigger frame. If this procedure is not successful or the frame does not appear in the middle of the monitor the screen parameters programmed before have to be modified.

This can be done by typing in the respective mnemonic (i.e. HS for the Horizontal SYNC WIDTH), entering the changed value and verifying the new adjustment by typing GI <Cr>. This procedure can be performed as long as the frame does not appear in the right way.

The MONI program can be left by typing in ESC <Cr> and normal PDOS commands can be typed in.

# SCREEN PARAMETERS

	FIELD RATE RASTER SCAN MOI	) E			(HZ	):	60
	INTERLACED = $\emptyset$ / NONINTERLACED = 1 :						1
	GRAPHIC BIT MODE (BIT / PER PIXEL): X - RESOLUTION (PIXEL):						4 1024
<yr></yr>		(LINES					800
*	HORIZONTAL MON	ITOR PAR	AMET	ER	s 		*
	ACTIVE DISPLAY	PERIOD		(N	SEC)		16000
	HORIZONTAL SYNC						750
<hb></hb>	HORIZONTAL BACK	K PORCH		(N	SEC)		2500
<hf.></hf.>	HORIZONTAL FRONT PORCH (NSEC) HORIZONTAL LINE PERIOD (NSEC)						1250 20500
	HORIZONTAL BLAN		,	•	•		4500
	HORIZONTAL SCAN						48780
	MAXIMAL LINES						812
*	VERTICAL MONITO	OR PARAM	ETER	s			
	 MAXIMAL LINES	TNCL V	 7227	 P	 ETPACE)		812
<vs></vs>	VERTICAL SYNCRO	•			•		1
	VERTICAL BACK I			•	INES)		10
	VERTICAL FRONT			(L	INES)		1
*	VERTICAL BLANK						12
	ACTIVE DISPLAY	LINES		(L	INES)		800
* 	A C R T C II	NITIALIS	ATIO	N 	PARAMET	ERS	*
HORI	ZONT SYNCRON	HSR	R82	:	HEX	\$00005	5103
HORI	ZONT DISPLAY	HDR	R84	:	HEX	\$00000	
·		VSR	R86	-	HEX	\$00000	
VERTICAL DISPLAY		VDR	R88		HEX	\$00000	
	r screen width		R8A		HEX	\$00000 \$00000	
	AND CONTROL LAY CONTROL	CCR DCR	RØ2 RØ6	-	HEX HEX	\$00000	
	ATION MODE	OMR	RØ4			\$00000	
LILLIEU HODE OIK KUT . HEAV TOUROUSO							

<sup>\*</sup> These values correspond to the monitor : BARCO CDCT 6551

```
<FR> FIELD RATE
                                                                       (HZ): 5Ø
 <RS> RASTER SCAN MODE
            INTERLACED = \emptyset / NONINTERLACED = 1 : 1
 <GM> GRAPHIC BIT MODE (BIT / PER PIXEL):
<XR> X - RESOLUTION (PIXEL):
                                                                                                          1140
 <YR> Y - RESOLUTION (LINES):
                                                                                                            86Ø
* HORIZONTAL MONITOR PARAMETERS
------
                                                                         (NSEC) 17812
           ACTIVE DISPLAY PERIOD
<HS> HORIZONTAL SYNCRON WIDTH (NSEC)
<HB> HORIZONTAL BACK PORCH (NSEC)
<HF> HORIZONTAL FRONT PORCH (NSEC)
    HORIZONTAL LINE PERIOD (NSEC)
    HORIZONTAL BLANK TIME (NSEC)
    HORIZONTAL SCAN FREQUENCY (HERTZ)
                                                                                                          75Ø
                                                                                                          1250
                                                                                                        1190
21000
                                                                                                          319Ø
                                                                                                          47614
            MAXIMAL LINES (INCL. VERT. RETRACE)
 * VERTICAL MONITOR PARAMETERS
MAXIMAL LINES (INCL. VERT. RETRACE) 952

<VS> VERTICAL SYNCRON WIDTH (LINES) 2

<VB> VERTICAL BACK PORCH (LINES) 54
           VERTICAL BACK PORCH (LINES)
VERTICAL FRONT PORCH (LINES)
VERTICAL BLANK LINES (LINES)
ACTIVE DISPLAY LINES (LINES)
                                                                                                          92
* A C R T C INITIALISATION PARAMETERS

        HORIZONT SYNCRON
        HSR
        R82 : HEX
        $00005303

        HORIZONT DISPLAY
        HDR
        R84 : HEX
        $00000446

        VERTICAL SYNCRON
        VSR
        R86 : HEX
        $000003B8

        VERTICAL DISPLAY
        VDR
        R88 : HEX
        $00003502

        SPLIT SCREEN WIDTH
        SP1
        R8A : HEX
        $0000035C

        COMMAND CONTROL
        CCR
        R02 : HEX
        $00000200

        DISPLAY CONTROL
        DCR
        R06 : HEX
        $0000C010

        OPERATION MODE
        OMR
        R04 : HEX
        $0000C038
```

<sup>\*</sup> These values correspond to the monitor: BARCO CDCT 6551

	FIELD RATE RASTER SCAN MO	DE			(HZ	):	60
	INTERLACED = Ø		INTERL	AC	ED = 1	:	Ø
		GRAPHIC BIT MODE (BIT / PER PIXEL): 4					
	X - RESOLUTION		•				1280
<yr></yr>	Y - RESOLUTION	(LIN	ES):				1024
*	HORIZONTAL MON	ITOR P	ARAMET	EF	RS		*
	ACTIVE DISPLAY	PERIO	 D	(N	SEC)		20000
<hs></hs>	HORIZONTAL SYN			-	SEC)		500
<hb></hb>	HORIZONTAL BAC	K PORC	H	(1)	ISEC)		2000
<hf></hf>	HORIZONTAL FRO			•	ISEC)		1500
	HORIZONTAL LIN			•	(SEC		24000
	HORIZONTAL BLA			•	ISEC)		4000
	HORIZONTAL SCA						41666
	MAXIMAL LINES	(INCL.	VERT.	F	RETRACE)		1388
*	VERTICAL MONIT	OR PAR	AMETER	s			
	MAXIMAL LINES	(INCL.	VERT.	F	RETRACE)		1388
<vs></vs>	VERTICAL SYNCR				INES)		1
<vb></vb>	VERTICAL BACK	PORCH		(I	INES)		3
	VERTICAL FRONT				LINES)		178
	VERTICAL BLANK				INES)		182
	ACTIVE DISPLAY	LINES		(I	LINES)		1024
*	ACRTC I	NITIAL	ISATIC	N	PARAMET	ERS	*
HORIZ	ZONT SYNCRON	HSR	R82	:	HEX	\$00005	5FØ2
	ZONT DISPLAY	HDR	R84		HEX	\$00000	
VERT	CAL SYNCRON	VSR	R86	:	HEX	\$00000	56C
VERT:	CAL DISPLAY	VDR	R88	:	HEX	\$00000	
SPLIT	SCREEN WIDTH	SPl	R8A	:	HEX	\$00000	
COMMA	AND CONTROL	CCR		:	HEX	\$00000	
	LAY CONTROL	DCR	RØ6	:	HEX	\$00000	
OPERATION MODE OMR RØ4: HEX \$ØØØØCØ3B					:Ø3B		

<sup>\*</sup> These values correspond to the monitor : BARCO CDCT 6551

```
5Ø
<FR> FIELD RATE
                                                                 (HZ):
<RS> RASTER SCAN MODE
         INTERLACED = \emptyset / NONINTERLACED = 1 :
<GM> GRAPHIC BIT MODE (BIT / PER PIXEL):
<XR> X - RESOLUTION (PIXEL):
<YR> Y - RESOLUTION (LINES):
                                                                              1600
                                                                               1200
* HORIZONTAL MONITOR PARAMETERS
ACTIVE DISPLAY PERIOD (NSEC) 25000 

<HS> HORIZONTAL SYNCRON WIDTH (NSEC) 2250 

<HB> HORIZONTAL BACK PORCH (NSEC) 2000
<HF> HORIZONTAL FRONT PORCH (NSEC)
   HORIZONTAL LINE PERIOD (NSEC)
   HORIZONTAL BLANK TIME (NSEC)
                                                                               75Ø
                                                                               30000
         HORIZONTAL SCAN FREQUENCY (HERTZ)
         MAXIMAL LINES (INCL. VERT. RETRACE) 1332
* VERTICAL MONITOR PARAMETERS
     ______
        MAXIMAL LINES (INCL. VERT. RETRACE) 1332

<VS> VERTICAL SYNCRON WIDTH (LINES) 4

<VB> VERTICAL BACK PORCH (LINES) 60

    VERTICAL FRONT PORCH (LINES) 12

    VERTICAL BLANK LINES (LINES) 66

    ACTIVE DISPLAY LINES (LINES) 126

* A C R T C INITIALISATION PARAMETERS
HORIZONT SYNCRON HSR R82 : HEX $00007709
HORIZONT DISPLAY HDR R84 : HEX $00000763
VERTICAL SYNCRON VSR R86 : HEX $00000534
VERTICAL DISPLAY VDR R88 : HEX $00003C04
SPLIT SCREEN WIDTH SP1 R8A : HEX $000004B0
COMMAND CONTROL CCR R02 : HEX $00000200
DISPLAY CONTROL DCR R06 : HEX $0000C010
OPERATION MODE OMR R04 : HEX $0000C03B
```

<sup>\*</sup> These values correspond to the monitor: CONRAC 7211

```
<FR> FIELD RATE
                                                         (HZ):
                                                                    60
<RS> RASTER SCAN MODE
        INTERLACED = Ø / NONINTERLACED = 1 :
<GM> GRAPHIC BIT MODE (BIT / PER PIXEL):
<XR> X - RESOLUTION (PIXEL):
                                                                      720
<YR> Y - RESOLUTION (LINES):
                                                                      56Ø
     HORIZONTAL MONITOR PARAMETERS
ACTIVE DISPLAY PERIOD (NSEC)
<HS> HORIZONTAL SYNCRON WIDTH (NSEC)
                                                                      2500
<HB> HORIZONTAL BACK PORCH (NSEC)
                                                                     2000
<HF> HORIZONTAL FRONT PORCH
                                              (NSEC)
        HORIZONTAL LINE PERIOD (NSEC)
HORIZONTAL BLANK TIME (NSEC)
        HORIZONTAL LINE PERIOD
                                                                     28250
                                                                     575Ø
        HORIZONTAL SCAN FREQUENCY (HERTZ)
                                                                     35398
        MAXIMAL LINES (INCL. VERT. RETRACE)
       VERTICAL MONITOR PARAMETERS
       MAXIMAL LINES (INCL. VERT. RETRACE)
<VS> VERTICAL SYNCRON WIDTH (LINES)
                                                                      2
<VB> VERTICAL BACK PORCH (LINES)
    VERTICAL FRONT PORCH (LINES)
    VERTICAL BLANK LINES (LINES)
    ACTIVE DISPLAY LINES (LINES)
                                                                    21
       VERTICAL BLANK LINES
ACTIVE DISPLAY LINES
                                             (LINES)
* A C R T C INITIALISATION PARAMETERS
HORIZONT SYNCRON HSR R82 : HEX $0000700A
HORIZONT DISPLAY HDR R84 : HEX $00000759
VERTICAL SYNCRON VSR R86 : HEX $0000024D
VERTICAL DISPLAY VDR R88 : HEX $0000024D
SPLIT SCREEN WIDTH SP1 R8A : HEX $00000230
COMMAND CONTROL CCR R02 : HEX $00000300
DISPLAY CONTROL DCR R06 : HEX $0000C000
OPERATION MODE OMR R04 : HEX $0000C038
```

<sup>\*</sup> These values correspond to the monitor: CONRAC 7211

```
<FR> FIELD RATE
                                                                     (HZ): 50
<RS> RASTER SCAN MODE
         INTERLACED = \emptyset / NONINTERLACED = 1 :
<GM> GRAPHIC BIT MODE (BIT / PER PIXEL):
<XR> X - RESOLUTION (PIXEL):
<YR> Y - RESOLUTION (LINES):
                                                                                    800
                                                                                     600
      HORIZONTAL MONITOR PARAMETERS
ACTIVE DISPLAY PERIOD (NSEC) 25000
<HS> HORIZONTAL SYNCRON WIDTH (NSEC) 2750
<HB> HORIZONTAL BACK PORCH (NSEC) 2500
<HF> HORIZONTAL FRONT PORCH (NSEC) 1750

HORIZONTAL LAND PERIOD (NSEC) 22000
         HORIZONTAL LINE PERIOD (NSEC)
HORIZONTAL BLANK TIME (NSEC)
HORIZONTAL SCAN FREQUENCY (HERTZ)
                                                                                    7000
                                                                                    31250
         MAXIMAL LINES (INCL. VERT. RETRACE)
* VERTICAL MONITOR PARAMETERS
 _____
        MAXIMAL LINES (INCL. VERT. RETRACE) 625
VERTICAL SYNCRON WIDTH (LINES) 2
VERTICAL BACK PORCH (LINES) 17

<VS> VERTICAL SYNCRON WIDTH (LINES)

<VB> VERTICAL BACK PORCH (LINES)

VERTICAL FRONT PORCH (LINES)

VERTICAL BLANK LINES (LINES)

ACTIVE DISPLAY LINES (LINES)

600
* A C R T C INITIALISATION PARAMETERS
______
HORIZONT SYNCRON HSR R82 : HEX $00007F0B HORIZONT DISPLAY HDR R84 : HEX $00000963 VERTICAL SYNCRON VSR R86 : HEX $00000271 VERTICAL DISPLAY VDR R88 : HEX $00001002 SPLIT SCREEN WIDTH SP1 R8A : HEX $00000258 COMMAND CONTROL CCR R02 : HEX $00000300 DISPLAY CONTROL DCR R06 : HEX $0000C000 OPERATION MODE OMR R04 : HEX $0000C038
```

<sup>\*</sup> These values correspond to the monitor: CONRAC 7211

```
<FR> FIELD RATE
                                                                (HZ): 6\emptyset
 <RS> RASTER SCAN MODE
         INTERLACED = \emptyset / NONINTERLACED = 1 :
<GM> GRAPHIC BIT MODE (BIT / PER PIXEL):
 <XR> X - RESOLUTION (PIXEL):
                                                                               1024
<YR> Y - RESOLUTION (LINES):
* HORIZONTAL MONITOR PARAMETERS
ACTIVE DISPLAY PERIOD (NSEC)

<HS> HORIZONTAL SYNCRON WIDTH (NSEC)

<HB> HORIZONTAL BACK PORCH (NSEC)

<HF> HORIZONTAL FRONT PORCH (NSEC)

HORIZONTAL LINE PERIOD (NSEC)

HORIZONTAL BLANK TIME (NSEC)
                                                                               2000
         HORIZONTAL SCAN FREQUENCY (HERTZ)
         MAXIMAL LINES (INCL. VERT. RETRACE)
 * VERTICAL MONITOR PARAMETERS
 _____
         MAXIMAL LINES (INCL. VERT. RETRACE)
<VS> VERTICAL SYNCRON WIDTH (LINES)
                                                                               2

<VB> VERTICAL BACK PORCH (LINES)

VERTICAL FRONT PORCH (LINES)

VERTICAL BLANK LINES (LINES)

ACTIVE DISPLAY LINES (LINES)

                                                                              15
 * A C R T C INITIALISATION PARAMETERS *
HORIZONT SYNCRON HSR R82 : HEX $00009308
HORIZONT DISPLAY HDR R84 : HEX $0000077F
VERTICAL SYNCRON VSR R86 : HEX $00000384
VERTICAL DISPLAY VDR R88 : HEX $00002002
SPLIT SCREEN WIDTH SP1 R8A : HEX $00000320
COMMAND CONTROL CCR R02 : HEX $00000300
DISPLAY CONTROL DCR R06 : HEX $0000C000
OPERATION MODE OMR R04 : HEX $0000C038
```

<sup>\*</sup> These values correspond to the monitor: CONRAC 7211

```
<FR> FIELD RATE
                                                                 (HZ): 5\emptyset
 <RS> RASTER SCAN MODE
         INTERLACED = \emptyset / NONINTERLACED = 1 :
 <GM> GRAPHIC BIT MODE (BIT / PER PIXEL):
 <XR> X - RESOLUTION (PIXEL):
<YR> Y - RESOLUTION (LINES):
                                                                               1160
                                                                                87Ø
 _____
      HORIZONTAL MONITOR PARAMETERS
ACTIVE DISPLAY PERIOD (NSEC) 36250

<HS> HORIZONTAL SYNCRON WIDTH (NSEC) 2000

<HB> HORIZONTAL BACK PORCH (NSEC) 2000

<HF> HORIZONTAL FRONT PORCH (NSEC) 1250

HORIZONTAL LINE PERIOD (NSEC) 41500

HORIZONTAL BLANK TIME (NSEC) 5250
         HORIZONTAL SCAN FREQUENCY (HERTZ)
                                                                               24096
         MAXIMAL LINES (INCL. VERT. RETRACE)
       VERTICAL MONITOR PARAMETERS
        MAXIMAL LINES (INCL. VERT. RETRACE) 96
VERTICAL SYNCRON WIDTH (LINES) 2
VERTICAL BACK PORCH (LINES) 43
1
 * A C R T C INITIALISATION PARAMETERS
HORIZONT SYNCRON HSR R82 : HEX $0000A508
HORIZONT DISPLAY HDR R84 : HEX $00000790
VERTICAL SYNCRON VSR R86 : HEX $000003C2
VERTICAL DISPLAY VDR R88 : HEX $000003C2
SPLIT SCREEN WIDTH SP1 R8A : HEX $00000366
COMMAND CONTROL CCR R02 : HEX $00000300
DISPLAY CONTROL DCR R06 : HEX $0000C000
OPERATION MODE OMR R04 : HEX $0000C038
```

<sup>\*</sup> These values correspond to the monitor: CONRAC 7211

## PROGRAMMING EXAMPLES

## FORCE COMPUTERS Inc./GmbH All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted.

Copyright by FORCE Computers®

The information in this document is subject to change \* without notice and should not be construed as a commitment \* by FORCE Computers. \*

Neither FORCE Computers nor the authors assume any responsi- \* bility for the use or reliability of this document or the \* described software. \*

Copyright (C) 1986, FORCE Computers

General permission to copy or modify, but not for profit, is \* hereby granted, provided that the above copyright notice is \* included and reference made to the fact that reproduction \* privileges were granted by FORCE Computers. \*

\*\*\*\*\*\*\*\*\*\*\*\*\*

SYS68K/AGC-1 PROGRAMMING EXAMPLES

THIS PROGRAM INCLUDES A COMPLETE SERIES OF SUBROUTINES TO GIVE A BASIS FOR USER APPLICATIONS.

THE ROUTINES AT THE BEGINNING DEMONSTRATE HOW TO USE THESE SUBROUTINES.

THE DEFAULT BOARD BASE ADDRESS IS SUGGESTED TO BE \$B00000 IN THE STANDARD MEMORY AREA OF THE VMEBUS.

THE FOLLOW SUBROUTINES MUST BE CALLED BEFORE DRAWING OPERATIONS
CAN BE STARTED

BSR BINIT ; CALCULATE REGISTER ACCESS ADDRESSES

BSR INIT ;INIT AGC-1

BSR COLTAB ;LOAD COLOR TABLES

FOR LOGICAL DRAWING OPERATIONS THE ORIGIN MUST BE SET FIRST THIS ROUTINE LOCATES THE ORIGIN IN THE LOWER LEFT EDGE OF

THE VISIBLE SCREEN

MOVE.W#1,DO;PUT SCREEN NUMBERMOVE.W#0,D1;PUT X - COORDINATEMOVE.W1024,D2;PUT Y - COORDINATEBSROPOINT;SET ORIGIN POINTBSRSAVORG;SAVE ORIGIN ADDRESS

SET THE COLOR REGISTERS

MOVE.W #3,D1 ;CHOOSE COLOR BLUE BSR SCOLO ;SET COLOR REGISTER O MOVE.W #1,D1 ;CHOOSE COLOR RED BSR SCOL1 ;SET COLOR REGISTER 1

THIS SUBROUTINE MOVES THE CURRENT POINTER ABSOLUT TO LOGICAL
 SCREEN ADDRESS AS DEFINED IN CPA

LEA CPA(PC),A2 BSR ABMOVE

\* THIS SUBROUTINE MOVES THE CURRENT POINTER RELATIV TO LOGICAL

SCREEN ADDRESS AS DEFINED IN CPR.

\* AFTER THIS THE CURRENT POINTER IS IN THE MIDDLE OF THE SCREEN

LEA CPR(PC), A2

BSR REMOVE

\* THIS SUBROUTINE DRAWS A CIRCLE OF THE RADIUS AS DEFINED IN RADI

PLACING THE CURRENT POINTER AT THE CENTER

LEA RAD1(PC),A2

MOVE.W #1,D1

; DRAWING DIRECTION CLOCKWISE

BSR CIRCLE

\* PAINTS THE CIRCLE BY THE COLOR IN THE COLOR REGISTER USING

\* THE FIGURE PATTERN STORED IN THE PATTER RAM

MOVE.W #1,DO ;COLOR TO DO (RED)

BSR SCOLO ;LOAD COLOR REG O WITH RED SCOL1 ;LOAD COLOR REG 1 WITH RED

MOVE.W #1,D1 ;SET EDGE MODE

BSR PAINT

DRAWS 20 RECTANGLES WITH INCREASING SIZE

LEA REMR(PC), A2

BSR ABMOVE

MOVE.W #19,D6 ; NUMBER OF RECTANGLE

LEA REC1(PC), A2 ;START POSITION

BSR REMOVE ; MOVE RELATIVE

RECS LEA REXY(PC), A2 ;LOAD SIZE OF RECTANGLE

MOVEA.L A2,A3 ;SAVE A2

BSR RERECT ; DRAW RELATIVE RECTANGLE

ADDI.W #20,(A3)

ADDI.W #20,2(A3)

LEA RECN(PC), A2 ; NEXT START POSITION (RELATIVE)

BSR REMOVE ; MOVE

DBRA D6, RECS ;ALL RECTANGLES ?

DRAWS AN ABSOLUTE POLYLINE WITH THREE POINTS AS DEFINED

\* IN POLP BEGINNING FROM THE CURRENT POINTER

LEA POIN(PC),A2

BSR ABMOVE

LEA POLP(PC), A2

BSR ABPOLL

XEXT

CPA DC.W 590,462 CPR DC.W 50,50 RAD1 DC.W 200

RAD1 DC.W 200 REMR DC.W 220,512

```
REC1
       DC.W
               -30,-15
     DC.W
REXY
               60,30
     DC.W
RECN
               -10,-10
POIN
     DC.W
               800,512
POLP
      DC.W
                               ; NUMBER OF POINTS
        DC.W
              800,200
        DC.W
                1000,200
        DC.W
                1000,512
***********
**********
        EXAMPLE FOR INITIALISATION OF THE SYS68K/AGC-1
INIT
       LEA
                INITTAB(PC),A2
INI1
        CMPI.W #$FFFF,(A2)
        BEQ.S INITEND
                                    REGISTER NUMBER; REGISTER PARAMETER
        MOVE.W (A2)+,D0
        MOVE.W (A2)+,D1
        BSR
               WRCONR
                                       ;WRITE CONTROL REGISTER
        BRA.S INI1
INITEND RTS
        INITIALISATION TABLE
        THE LEAST REGISTER WHICH SHOULD BE WRITTEN IS REGISTER
        NUMBER $0004 THE OMR-REGISTER. THE START BIT (BIT 14)
        SHOULD BE SET.
        SCREEN RESOLUTION:
                1280 X 1024 X 4 BIT/PIXEL WITH 60 HZ INTERLACE
     (SEE CHAPTER 7 IN THE HARDWARE USERS MANUAL)
                                COMMENT
                R.NO /PARAMETER
                ;(HSR) HORIZONTAL SYNCRON REGISTER +
;(HDR) HORIZONTAL DISPLAY REGISTER +
;(VSR) VERTIKAL SYNCRON REGISTER +
;(VDR) VERTIKAL DISPLAY REGISTER +
;(SSW1) UPPER SCREEN WIDTH REGISTER
;(SSW0) BASE SCREEN WIDTH REGISTER +
;(SSW2) LOWER SCREEN WIDTH REGISTER
INITTAB DC.W $0082,$6308
DC.W $0084,$074F
DC.W $0086,$0535
        DC.W $0088,$632F
        DC.W $008C,$....
DC.W $008A,$0400
                                       ;(SSW2) LOWER SCREEN WIDTH REGISTER
        DC.W $008E,$....
        .
        DC.W $00CA,$0280
                                       ; (MWR1) BASE SCREEN MEMORY WIDTH
                                       ;(SA1H) BASE SCREEN START ADDRESS
        DC.W
              $00CC,$0003
                                        ; (SA1L) BASE SCREEN START ADDRESS +
        DC.W $00CE,$0020
        DC.W
                                       ;(ZFR) ZOOM FAKTOR REGISTER
              $00EA,$0000
                                    ;(CCR) COMMAND CONTROL REGISTER
;(DCR) DISPLAY COMPRO
        DC.W
                $0002,$0200
        DC.W
                $0006,$C010
        DC.W
               $0004,$C03B
                                       ; (OMR) OPERATION MODE REGISTER
        DC.W
                $FFFF
        +)
               THESE REGISTER MUST BE SET FOR BASIC INITIALISATION OF THE
                SYS68K/AGC-1
```

```
*********
    AGC-1:SR
***********
     SYS68K/AGC-1
     DRIVER MODULE
    MAI 1986
**********
*********
     SYS68K/AGC-1 BOARD BASE ADDRESS
     BBADR DC.L $B00000
                           ;BOARD BASE ADDRESS
     OFFSET TABLE FOR
     FOR BASE ADDRESS CALCULATION
     DC.L $3C000
DC.L $3C002
DC.L $36000
DC.L $38000
DC.L $3A000
DC.L $00000
INDEXT DC.L
                            ; ACRTC ADDRESSREGISTER
                            ; ACRTC DATENREGISTER
                           ; COLOR TABLE RED
                           ; COLOR TABLE GRUEN
                           ;COLOR TABLE BLUE
                           ;BIM START ADDRESS
    MAIN ROUTINE
     ______
     LEA BBADR(PC),AO
LEA INDEXT(PC),A2
BINIT
                          GET BOARD BASE ADDRESS
                           GET OFFSET TABLE ADDRESS
     MOVE.W #5,D1
                           ; NUMBER OF OFFSETS
BINI1
     MOVE.L (A2),DO
                           ; PUT OFFSET IN DO
     BSR.S BASINIT
                           :CALCULATE
     ADDQ.L #4,A2
                           ; POINT TO NEXT OFFSET
     DBRA D1,BINI1
                           ;ALL ?
     RTS
     INITIALISATION TO THE BASE ADDRESS
     AND REPLACE THEM TO THE OFFSET TABLE
     BASINIT MOVEA.L (AO), A1
                           ; ADD OFFSET TO THE BOARD BASE ADDRES
     ADDA.L DO,A1
     MOVE.L A1,(A2)
                           ; REPLACE TO OFFSET TABLE
     RTS
***********
* DEFINITION CONTROLLER REGISTER
         $0000
$0002
$0004
     EQU
FIFO
                            ;FIFO
                            ; COMMAND CONTROL REGISTER
CCR
     EQU
                           ;OPERATION MODE REGISTER
OMR
    EQU
        $0006
DCR EQU
                            ;DISPLAY CONTROL REGISTER
```

RCR HSR HDR VSR VDR SSW1 SSW2 SSW3 BCR HWR VWRS	EQU \$0080 EQU \$0082 EQU \$0084 EQU \$0086 EQU \$0088 EQU \$008A EQU \$008C EQU \$008E EQU \$0090 EQU \$0090 EQU \$0092 EQU \$0094 EQU \$0096	;RASTER COUNT REGISTER ;HORZONTAL SYNC. ;HORIZONTAL DISPLAY ;VERTICAL SYNC. ;VERTICAL DISPLAY REGISTER ;SPLIT SCREEN WIDTH SP1 ;SPLIT SCREEN WIDTH SP2 ;SPLIT SCREEN WIDTH SP3 ;BLINK CONTROL REGISTER ;HORIZONTAL WINDOW DISPLAY ;VERTICAL WINDOW DISPLAY ;VERTICAL WINDOW DISPLAY
* RARO MWRO SARHO SARLO	UPPER SCREEN EQU \$00C0 EQU \$00C2 EQU \$00C4 EQU \$00C6	;RASTER ADDRESS UPPER SCREEN ;MEMORY WIDTH " ;START ADDRESS HIGH WORD ;START ADDRESS LOW WORD
* RAR1 MWR1 SARH1 SARL1	BASE SCREEN EQU \$00C8 EQU \$00CA EQU \$00CC EQU \$00CE	;RASTER ADDRESS BASE SCREEN ;MEMORY WIDTH " ;START ADDRESS HIGH WORD ;START ADDRESS LOW WORD
* RAR2 MWR2 SARH2 SARL2	LOWER SCREEN EQU \$00D0 EQU \$00D2 EQU \$00D4 EQU \$00D6	;RASTER ADDRESS LOWER SCREEN ;MEMORY WIDTH " ;START ADDRESS HIGH WORD ;START ADDRESS LOW WORD
* RAR3 MWR3 SARH3 SARL3	WINDOW SCREEN EQU \$00D8 EQU \$00DA EQU \$00DC EQU \$00DE	;RASTER ADDRESS WINDOW SCREEN ;MEMORY WIDTH " ;START ADDRESS HIGH WORD ;START ADDRESS LOW WORD
* ZFR	ZOOM FACTOR EQU \$00EA PAGE	;ZOOM FACTOR
*	CONTROLLER FUNKTIONS	:*************************************
*	REGISTER ACCESS COMM	
	EQU \$0400 EQU \$0800 EQU \$0C00 EQU \$1800 EQU \$1000	;ORIGN POINT AND CHOOSE SCREEN ;WRITE PARAMETER REGISTER ;READ PARAMETER REGISTER ;WRITE PATTERN RAM ;READ PATTERN RAM
* * * * * * * *	******	* * * * * * * * * * * * * * * * * * *
*	DATA TRANSFER COMMA	ANDS *
DRD DWT DMOD RD WT MOD	EQU \$2400 EQU \$2800 EQU \$2C00 EQU \$4400 EQU \$4800 EQU \$4C00	;DMA READ ;DMA WRITE ;DMA MODIFY ;READ (ONE WORD FROM THE FRAME BUFFER) ;WRITE(ONE WORD TO THE FRAME BUFFER) ;MODIFY

```
CLR
      EQU
              $5800
                                      ;CLEAR (INITIALIZE FRAME BUFFER AERA)
SCLR
      EQU
               $5C00
                                      ;SELECTIVE CLEAR
CPY
      EQU
                                      ; COPY
               $6000
SCPY
       EQU
               $7000
                                      ;SELECTIVE COPY
*****
       GRAPHIC DRAWING COMMANDS
AMOVE
      EQU
              $8000
                                      ; ABSOLUTE MOVE
RMOVE EQU
             $8400
                                      ; RELATIVE MOVE
ALINE EQU
             $8800
                                     ;ABSOLUTE LINE
RLINE EQU
             $8C00
                                     ; RELATIVE LINE
             $9000
$9400
$9800
$9C00
$A000
ARCT EQU
                                     :ABSOLUTE RECTANGLE
RRCT
      EQU
                                     ; RELATIVE RECTANGLE
      EQU
APLL
                                      ; ABSOLUTE POLYLINE
RPLL
      EQU
                                      ; RELATIVE POLYLINE
      EQU
API.G
                                      ; ABSOLUTE POLYGON
RPLG
      EQU
                                      ; RELATIVE POLYGON
             $A900
CRCL1 EQU
                                      ;CIRCLE CLOCKWISE
             $A800
$AD00
CRCLO EQU
                                      :CIRCLE COUNTER CLOCKWISE
ELPS1 EQU
             $AD00
$AC00
$B100
$B000
$B500
$B400
$B900
$B800
$BD00
$BC00
$C400
                                      ;ELLIPSE CLOCKWISE
ELPSO EQU
                                      ; ELLIPSE COUNTER CLOCKWISE
AARC1 EQU
                                      ; ABSOLUTE ARC CLOCKWISE
       EQU
AARCO
                                      ; ABSOLUTE ARC COUNTER CLOCKWISE
RARC1
       EQU
                                      ; RELATIVE ARC CLOCKWISE
RARCO
       EQU
                                      ; RELATIVE ARC COUNTER CLOCKWISE
AEARC1 EQU
                                      ; ABSOLUTE ELLIPSE ARC CLOCKWISE
AEARCO EQU
                                      ; ABSOLUTE ELLIPSE ARC COUN CLOCKWISE
REARC1 EQU
                                      ; RELATIVE ELLIPSE ARC CLOCKWISE
REARCO EQU
                                      ; RELATIVE ELLIPSE ARC COUN CLOCKWISE
AFRCT EQU
                                     ; ABSOLUTE FILLED RECTANGLE
RFRCT EQU
                                     ; RELATIVE FILLED RECTANGLE
             $C400
PAINTO EQU
             $C800
                                     ; PAINTO ---> E = 0
PAINT1 EQU
             $C900
                                      ;PAINT1 ---> E = 1
DOT
       EQU
             $CC00
                                      ;DRAW DOT
PTN
       EQU
             $D000
                                      ; PATTERN
AGCPY EQU
             $E000
                                      ; ABSOLUTE GRAPHIC COPY
RGCPY EQU
             $F000
                                      ; RELATIVE GRAPHIC COPY
       PAGE
***********
* DEFINITION DRAWING PARAMETER REGISTER
****************
COREGO EQU $0800
COREG1 EQU $0801
CCOREG EQU $0802
ECOREG EQU $0803
RMASK EQU $0804
                                      ; COLOR REGISTER O
                                      ; COLOR REGISTER 1
                                     ; COLOR COMPARSION REGISTER
                                     ; EDGE COLOR REGISTER
                                      ; MASK REGHISTER
       PATTERN RAM CONTROL REGISTER
PRC05 EQU $0805
                                      ; PATTERN POINT REGISTER
           $0806
$0807
PRCO6 EQU
                                      ; PATTERN START POINT REGISTER
PRCO7 EQU
                                      ; PATTERN END POINT REGISTER
       AERA DEFINITION REGISTER EQU $0808
DRXMIN EQU
                                      ;XMIN
             $0809
DRYMIN EQU
                                      ;YMIN
DRXMAX EQU
              $080A
                                      ;XMAX
      EQU
            $080B
DRYMAX
                                      ;YMAX
       READ WRITE POINTER REGISTER
DRWPH
            $080C
       EQU
                                      ; READ WRITE POINTER HIGH WORD
DRWPL
       EQU
               $080D
                                                         LOW WORD
       DRAWING POINTER REGISTER
```

```
PDPH
     EQU
                               ; DRAWING POINTER HIGH WORD
           $0810
PDPL
      EQU
            $0811
                               ; "
                                             LOW WORD
      CURRENT POINTER REGISTER
PCPH EQU
PCPL EQU
         $0812
                               ;CURRENT POINTER HIGH WORD
            $0813
                                             LOW WORD
      PAGE
*****
* DEFINITION DER CONTROLLER COLOR TABELLEN
COLTR EQU
           INDEXT+8
                               ;TABELLE ROT
COLTG EQU INDEXT+12
COLTB EQU INDEXT+16
                               :TABELLE GRUEN
                               :TABELLE BLAU
****************
   GRAPHIC FUNKTIONS ACRTC
     FOR ALL FUNKTIONS THE PARAMETER ADRESS MUST BE GIVEN IN A2
* *
MODI DC.W
            $0000
    ;X - COORDINATE
COMFILL DC.W
                               ;Y - COORDINATE
                               ;PP - PATTERN POINTER (PRO5)
SLSD
                               ;SLANT AND SOURCE DIRECTION
SDSD
                               ;SOURCE- AND DESTINATION SCAN
                               ;DIRECTION
    DC.W $0000
MM
                               ; MODIFY MODE
PRA
     DC.W $0000
                               ; PATTERN RAM ADDRESS
***********
* SUBROUTINE: WRCOM
  FUNKTION: WRITE COMMANDCODE TO AGC
   COMMAND-
  EXTENSION:
    INPUT:
           DO
                  :COMMANDCODE
   OUTPUT:
            COMMANDCODE TO ACRTC
   INTERNAL:
            D1 :STATUS
WRCOM: MOVEM DO-D1/AO/A1,-(A7)
                                     ;STORE DO
      LEA INDEXT(PC), AO
      LEA
            INDEXT+4(PC),A1
WRC1
      MOVE.W (AO),D1
                               ; READ STATUSREGISTER
      BTST
           #5,D1
                               ;FIFO READY
            WRC1
      MOVE.W #FIFO,(AO)
MOVE.W DO,(A1)
                               ;FIFO IS DESTINATION
                               ; WRITE COMMAND
      MOVEM (A7) + D0 - D1/A0/A1
                               ; RESTORE DO
      RTS
                               : RETURN
************
 SUBROUTINE: WRPARA
   FUNKTION:
            WRITE COMMANDPARAMETER TO ACRTC
   COMMAND-
  EXTENSION:
```

```
INPUT:
             D1
                           :NUMBER OF PARAMETERS
                           :PARAMETERADRESS
     OUTPUT:
             PARMETER TO ACRTC
   INTERNAL:
             D2
WRPARA: MOVEM
             D1-D2/A0-A2,-(A7)
                                         ;STORE D1 AND A2
             INDEXT(PC),AO
      LEA
      LEA
             INDEXT+4(PC),A1
      BRA.S
             WRPA2
WRPA1
      MOVE.W
             (AO),D2
                                  ; READ STATUSREGISTER
       BTST
              #1,D2
                                  ;FIFO READY
      BEQ
              WRPA1
                                  ; WRITE PARAMETER
      MOVE.W
             (A2)+,(A1)
WRPA2
      DBRA
             D1,WRPA1
                                  ; DEKREMT NUMBER PARAMTERS
      MOVEM
                                          ; RESTORE DATA
             (A7) + D1 - D2/A0 - A2
      RTS
                                   ; RETURN
      PAGE
*************
* SCOLO: SET COLORREGISTER 0
* IN: D1 COLOR NUMBER
SCOLO: MOVEM
             DO-D2,-(A7)
      MOVE.W #COREGO,DO
                          ;SET COLOR REGISTER O
       AND
              #$000F,D1
       MOVE.W D1,D2
       LSL.W
              #4,D1
       ADD
             D2.D1
      LSL.W
             #4,D1
       ADD
             D2, D1
       LSL
             #4,D1
       ADD
             D2, D1
       BSR
             WRDPAR
       MOVEM (A7) + D0 - D2
       RTS
*********
* SCOL1:
             SET COLORREGISTER 1
    IN:
             D1 COLOR NUMBER
SCOL1: MOVEM
             DO-D2,-(A7)
       MOVE.W #COREGI,DO
                        ;SET COLOR REGISTER 1
       AND
              #$000F,D1
       MOVE.W
             D1,D2
       LSL.W
              #4.D1
       ADD
              D2.D1
              #4,D1
       LSL.W
       ADD
              D2,D1
       LSL
             #4,D1
       ADD
             D2,D1
             WRDPAR
       BSR
             (A7) + D0 - D2
       MOVEM
       RTS
* SECOL: SET EDGE COLORREGISTER
    IN:
             D1
                  COLOR NUMBER
```

SECOL: MOVEM DO-D2,-(A7)

```
D2,D1
       ADD
       LSL.W
             #4,D1
       ADD
              D2,D1
              #4,D1
       LSL
       ADD
             D2,D1
       BSR
              WRDPAR
       MOVEM
             (A7) + D0 - D2
       RTS
**********
 SUBROUTINE:
            SSLANT
   FUNKTION:
             SET SLANT IN SLSD WORT (PATTERN)
   COMMAND-
  EXTENSION:
      INPUT:
              DO
                                    :SLANT
     OUTPUT:
             DO IN SLSD(BIT 11)
  INTERNAL:
             D1 A2
SSLANT: MOVEM
                                   ;STORE DO AND D1
              DO/D1/A2,-(A7)
       CLR
              D1
                                   ;SHIFT LEFT 8 BIT
       LSL
              #8,D0
       LSL
              #3,D0
       MOVE.W #$07FF,D1
                                   ;SET MASK
       LEA
              SLSD(PC),A2
                                   ;LOAD SLSD ADRESS
       AND.W
              D1,(A2)
                                   ;SET SLANT MODE IN SLSD
       OR.W
              DO,(A2)
       MOVEM
              (A7) + D0/D1/A2
                                   ; RESTORE
                                   ; RETURN
       RTS
***********
* SUBROUTINE: SESCDI
              SET SCAN DIRECTION IN SLSD (PATTERN)
   FUNKTION:
   COMMAND-
  EXTENSION:
                                    :SCAN DIRECTION
     INPUT:
             DO
     OUTPUT:
             DO IN SLSD IN SLSD (BIT 8 -10)
   INTERNAL:
              D1 A2
SESCDI: MOVEM
              DO/D1/A2,-(A7)
                                   ;STORE DO AND D1
       CLR
              D1
       AND.W
              #$0007,D0
              #8,D0
       LSL
                                   ;SHIFT LEFT 8 BIT
                                   ;SET MASK
       MOVE.W #$0800,D1
                                   ;LOAD MODI ADRESS
       LEA
              SLSD(PC),A2
              D1,(A2)
       AND.W
                                   ;SET SCAN DIRECTION IN SLSD
       OR.W
              DO,(A2)
                                   ; RESTORE
       MOVEM
              (A7) + D0/D1/A2
       RTS
                                    ; RETURN
```

;SET EDGE COLOR REGISTER

MOVE.W #ECOREG,DO

#4,D1

MOVE.W D1,D2

#\$000F,D1

AND

LSL.W

INTERNAL:

D1 A2

```
******************
 SUBROUTINE: SETSSD
   FUNKTION: SET SOURCE SCAN DIRECTION IN SDSD
   COMMAND-
  EXTENSION:
      INPUT:
              DO
                                    :SOURCE SCAN DIRECTION
     OUTPUT:
              DO IN SDSD (BIT 11)
   INTERNAL:
              D1 A2
SETSSD: MOVEM
              DO/D1/A2,-(A7)
                                   STORE DO AND D1
       CLR
              D1
       AND.W
              #$0001,D0
                                    ;BLANKED BIT 15 - 1
       LSL
              #8,D0
                                    ;SHIFT LEFT 11 BIT
       LSL
              #3,D0
       MOVE.W
              #$0700.D1
                                   ;SET MASK
       LEA
              SDSD(PC),A2
                                    ;LOAD SDSD ADRESS
       AND.W
              D1,(A2)
              DO,(A2)
                                    ;SET SSD MODE IN SDSD
       OR.W
       MOVEM
              (A7) + D0/D1/A2
                                    ; RESTORE
       RTS
                                    ; RETURN
 SUBROUTINE: SETDSD
   FUNKTION: SET DESTINATION SCAN DIRECTION IN SDSD
   COMMAND-
  EXTENSION:
      INPUT:
                                    :DESTINATION SCAN DIRECTION
              DO
              DO IN SDSD (BIT 8 -10)
     OUTPUT:
   INTERNAL:
              D1 A2
SETDSD: MOVEM
              DO/D1/A2,-(A7)
                                   ;STORE DO AND D1
       CLR
              D1
              #$0007,D0
       AND.W
                                    ;BLANKED BIT 15 - 3
       LSL
              #8,D0
                                    ;SHIFT LEFT 8 BIT
       MOVE.W
              #$0800,D1
                                    ;SET MASK
              SDSD(PC),A2
                                    ;LOAD SDSD ADRESS
       LEA
       AND.W
              D1,(A2)
                                    ;SET DSD MODE IN SDSD
       OR.W
              DO, (A2)
       MOVEM
              (A7) + , D0/D1/A2
                                    ; RESTORE
       RTS
                                    ; RETURN
       PAGE
***********
  SUBROUTINE: SETMFY
   FUNKTION:
              SET MODIFY MODE IN MM
   COMMAND-
  EXTENSION:
              DO -
                                    :MODIFY MODE
      INPUT:
     OUTPUT:
              DO IN MM
                       (BIT 1-0)
```

```
SETMFY: MOVEM
              DO/D1/A2,-(A7) ;STORE DO AND D1
       CLR
             D1
              #$0003,D0
       AND.W
                                   ;BLANK OUT
       MOVE.W #$FFFC,D1
                                   ;SET MASK
       LEA
              MM(PC),A2
                                   :LOAD MM
                                           ADRESS
       AND.W
              D1,(A2)
       OR.W
              DO, (A2)
                                   ;SET MODIFY MODE IN MM
       MOVEM
             (A7) + D0/D1/A2
                                   ; RESTORE
       RTS
                                   ; RETURN
*************
* SUBROUTINE: SETPRA
   FUNKTION: SET PATTERN RAM ADDRESS IN PRA
   COMMAND-
  EXTENSION:
     INPUT:
             DO
                                   :PATTERN RAM ADDRESS
    OUTPUT: DO IN PRA (BIT 3 - 0)
  INTERNAL: D1 A2
SETPRA: MOVEM
              DO/D1/A2,-(A7)
                                  ;STORE DO AND D1
       CLR
             D1
       AND.W
              #$000F,D0
       MOVE.W #$FFF0,D1
                                   ;SET MASK
       LEA
              PRA(PC),A2
                                   ;LOAD PRA ADRESS
       AND.W
              D1,(A2)
       OR.W
              DO,(A2)
                                   ;SET PATTERN RAM ADDRESS IN PRA
       MOVEM (A7) + D0/D1/A2
                                   ; RESTORE
       RTS
                                   ; RETURN
       PAGE
************
* SUBROUTINE: SETAER
   FUNKTION:
             SET AERAMODE IN MODI-BYTE
   COMMAND-
  EXTENSION:
     INPUT:
             DŌ
                                  :AERA MODE
            DO IN MODI (BIT 7-5)
     OUTPUT:
  INTERNAL: D1 A2
SETAER: MOVEM
              DO/D1/A2,-(A7)
                                 ;STORE DO AND D1
       CLR
              D1
       LSL
                                   ;SHIFT LEFT 5 BIT
              #5,D0
       MOVE.W #$001F,D1
                                   ;SET MASK
              MODI(PC),A2
       LEA
                                   ;LOAD MODI ADRESS
              D1,(A2)
       AND.W
                                   ;SET AERA MODE IN MODI
       OR.W
              DO,(A2)
       MOVEM
              (A7) + D0/D1/A2
                                   ; RESTORE
       RTS
                                   ; RETURN
```

```
* SUBROUTINE:
              SETCOL
   FUNKTION:
              SET COLORMODE IN MODI-BYTE
   COMMAND-
  EXTENSION:
      INPUT:
             DO
                                  :COLORMODE
              DO IN MODI (BIT 4-3)
     OUTPUT:
   INTERNAL:
              D1
SETCOL: MOVEM
             DO/D1/A2,-(A7)
                                  ;STORE DO AND D1
       CLR
             D1
                                  ;SHIFT LEFT 3 BIT
      LSL
              #3,D0
      MOVE.W #$00E7,D1
                                  ;SET MASK
      LEA
             MODI(PC),A2
                                  ;LOAD MODI
       AND.W
             D1,(A2)
                                  ;SET COLORMODE IN MODI
       OR.W
             DO,(A2)
      MOVEM
             (A7)+,DO/D1/A2
                                  ; RESTORE
      RTS
                                   ; RETURN
      PAGE
************
 SUBROUTINE: SETOPM
   FUNKTION: SET OPERATIONMODE IN MODI-BYTE
   COMMAND-
  EXTENSION:
      INPUT:
              DO
                                   :OPERATIONMODE
     OUTPUT:
              DO IN MODI (BIT 0-2)
   INTERNAL:
              D1
SETOPM: MOVEM
              DO/D1/A2,-(A7)
                                 ;STORE DO AND D1
       CLR
             D1
       MOVE.W #$00F8,D1
                                  ;SET MASK
       LEA
              MODI(PC),A2
                                  ;LOAD MODI
       AND.W
              D1,(A2)
       OR.W
             DO,(A2)
                                  :SET OPERATIONMODE IN MODI
       MOVEM (A7) + DO/D1/A2
                                  :RESTORE
       RTS
                                   ; RETURN
*************
* SUBROUTINE: SETMOD
   FUNKTION:
              INSERTS AERA-, COLOR- AND OPERATIONMODE IN THE
              COMMANDCODE
   COMMAND-
  EXTENSION:
              DO
                                   :COMMANDCODE
     INPUT:
                                   :MODIFIERED COMMANDCODE
     OUTPUT:
              DO
   INTERNAL:
                                   ;STORE A2
SETMOD: MOVEM A2,-(A7)
             MODI(PC),A2
       LEA
                                   ;LOAD MODI
                                   ; INSERT MODI IN COMMANDCODE
       OR.W
              (A2),D0
```

; RESTORE A2

MOVEM

(A7) + A2

```
RTS
PAGE
```

BTST

#1,D2

```
**********
 SUBROUTINE:
             WRCONR
   FUNKTION:
             WRITE PARAMETER IN THE SELECTED CONTROL REGISTER
   COMMAND-
  EXTENSION:
     INPUT:
             DO
                                   :REGISTER NUMBER
                                   : PARAMTER
     OUTPUT:
             REGISTER TO ACRTC ADRESSREGISTER
             PARAMETER
                       ACRTC DATAREGISTER
   INTERNAL:
WRCONR: MOVEM
             DO-D1/AO/A1,-(A7)
      LEA
             INDEXT(PC), AO
      LEA
              INDEXT+4(PC),A1
      MOVE.W DO, (AO)
                                   REGISTER IS DESTINATION
      MOVE.W D1,(A1)
                                   ; WRITE PARAMETER
      MOVEM
              (A7) + D0 - D1/A0/A1
      RTS
***********
 SUBROUTINE:
            RECONR
   FUNKTION: READ THE PARAMETER FROM THE SELECTED CONTROL REGISTER
   COMMAND-
  EXTENSION:
              ____
      INPUT:
             DO
                                   :REGISTER NUMBER
     OUTPUT:
             D1
                                   :PARAMETER
   INTERNAL:
             D1
RECONR: MOVEM
              DO/AO-A1,-(A7)
              INDEXT(PC),AO
      LEA
      LEA
              INDEXT+4(PC),A1
      MOVE.W
                                   ; DESTINATION REGISTER
             DO, (AO)
       MOVE.W
             (A1),D1
                                   ; READ PARAMETER
       MOVEM
              (A7) + D0/A0 - A1
       RTS
       PAGE
**********
* SUBROUTINE:
              WRDPAR
   FUNKTION:
              WRITE DRAWING PARAMETER INTO SELECTED DRAWING PARAMETER
              REGISTER
   COMMAND-
  EXTENSION:
              ____
      INPUT:
              DO
                                   :REGISTER NUMBER
              D1
                                   :PARAMETER
     OUTPUT:
   INTERNAL:
WRDPAR: MOVEM
              DO-D.2/AO-A1,-(A7)
       LEA
              INDEXT(PC),AO
       LEA
              INDEXT+4(PC),A1
WRDP1
       MOVE.W
              (AO), D2
                                   ; READ STATUSREGISTER
```

; WRITE FIFO READY

```
BEQ
            WRDP1
      MOVE.W #FIFO,(AO)
      MOVE.W DO,(A1)
                                 ;WRITE COMMAND
      MOVE.W D1,(A1)
                                  ; WRITE PARAMETER
      MOVEM
             (A7) + D0 - D2/A0 - A1
      RTS
**********
SUBROUTINE: REDPAR
   FUNKTION: LOAD PARAMETER FROM SELECTED DRAWING PARAMETER REGISTER
             INTO THE READ FIFO
   COMMAND-
  EXTENSION:
            ----
     INPUT:
            DO
                                  :REGISTER NUMBER
     OUTPUT:
            D1
                                  :PARAMETER
   INTERNAL: D2
REDPAR: MOVEM
             DO/D2/A0-A1,-(A7)
      LEA
             INDEXT(PC), AO
      LEA
             INDEXT+4(PC),A1
                                  ;CLEAR READ FIFO
      BSR.S
             CLFIFO
      MOVE.W #FIFO,(AO)
                                  ;FIFO IS DESTINATION
      MOVE.W
             DO,(A1)
                                  ; WRITE REGISTER READ COMMAND
      MOVE.W (A1),D1
                                  ; READ PARAMETER FROM FIFO
      MOVEM
             (A7)+,DO/D2/AO-A1
      RTS
      PAGE
**********
 SUBROUTINE: RFIPAR
   FUNKTION: READ PARAMETERS FROM READ FIFO
             (BE SURE )
   COMMAND-
  EXTENSION:
     INPUT:
             A2
                                  :PARAMETER LIST
             WRITE THE CONTENTS OF READ FIFO INTO THE PARAMETERLIST
    OUTPUT:
   INTERNAL:
             D1
RFIPAR: MOVEM
             D1/A0-A2,-(A7)
      LEA
             INDEXT(PC), AO
      LEA
             INDEXT+4(PC),A1
RFST
      MOVE.W (AO),D1
                                  ; READ STATUS REGISTER
                                  ; READ FIFO EMPTY
      BTST
             #2,D1
      BEQ.S
             RFEND
      MOVE.W (A1),(A2)+
      BRA
             RFST
RFEND
      MOVEM
             (A7) + D1/A0 - A2
      RTS
*****
* SUBROUTINE:
             CLFIFO
             SET AND RESET THE ABORT-BIT IN THE COMMAND CONTROL REGISTER
   FUNKTION:
              AFTER EXECUTION THE READ FIFO AND THE WRITE FIFO WILL BE
             CLEARED
   COMMAND-
```

EXTENSION:

```
OUTPUT:
   INTERNAL: DO D1 D2
CLFIFO: MOVEM DO-D2,-(A7)
       MOVE.W #CCR,DO
                                   ;LOAD REGISTER NUMBER
       BSR
              RECONR
                                   ; READ CONTROL REGISTER
       MOVE.W #$8000,D2
                                   ;LOAD MASK
       OR.W
                                   SET ABORT BIT
              D2,D1
                                   ; WRITE CONTROLREGISTER
       BSR
              WRCONR
       MOVE.W #$7FFF,D2
                                   ;LOAD MASK
       AND.W D2,D1
                                   ; RESET THE ABORT BIT
       BSR
              WRCONR
                                   ; WRITE CONTROL REGISTER
       MOVEM (A7)+,D0-D2
       RTS
       PAGE
*****
* SUBROUTINE: WPARAM
            WRITE DATA TO THE PATTERN RAM
   FUNKTION:
   COMMAND-
  EXTENSION:
                                   :PATTERN RAM ADDRESS
            PRA
                                   :COMMAND CODE
      INPUT:
              DO
                                   :NUMBER OF WORDS
              D1
              A2
                                   :PARAMETER ADDRESS
     OUTPUT:
  INTERNAL:
WRPLIS DS.W
             16
WPARAM: MOVEM DO-D3/A2/A3/A4,-(A7)
             PRA(PC),A3
       LEA
       MOVE.W (A3),D2
       OR.W
                                   ; INSERT COMMAND EXTENSION
              D2,D0
       MOVE.W D1,D3
                                   ;SAVE NUMBER OF WORDS
WPR1
       LEA
              WRPLIS(PC),A3
                                   ;LOAD PATTERN LIST ADDRESS
       MOVEA.L A3,A4
       MOVE.W D3,(A3)+
MOVE.W D1,D3
                                   :WRITE ORIGN NUMBER OF WORDS
                                   ;LOOP COUNTER TO D3
       BRA.S
              WPLP2
WPLP1
       MOVE.W (A2)+,(A3)+
WPLP2
             D3,WPLP1
       DBRA
                                   ; DEKREMENT AND JUMP
       MOVEA.L A4,A2
                                   ;7777777777
             WRCOM
       BSR
                                   ; WRITE COMMAND
       ADD.W
              #1,D1
       BSR
              WRPARA
                                    ; WRITE PARAMETER
       MOVEM (A7) + D0 - D3/A2/A3/A4
       RTS
*************
 SUBROUTINE: RPARAM
   FUNKTION:
              READ DATA FROM THE PATTERN RAM
   COMMAND-
  EXTENSION: PRA
      INPUT:
              DO
                                    :COMMAND CODE
                                    :NUMBER OF WORDS TO BE READ
              D1
```

INPUT:

```
OUTPUT:
               A2
                                     :
   INTERNAL:
LERAM
       DC.W
               $0000
                                     ; PARAMETER ADDRESS
PRLIST DS.W
               16
                                     ; RESERVE 16 WORD
RPARAM: MOVEM
               DO-D2/A2/A3,-(A7)
       BSR
               CLFIFO
                                     ;CLEAR FIFO
       LEA
               PRA(PC),A3
                                     ;LOAD COMMAND EXTENSION ADDRESS
       MOVE.W
               (A3),D2
       OR.W
               D2,D0
                                     ; INSERT COMMAND EXTENSION
       LEA
               LERAM(PC),A2
                                     ;LOAD PARAMETER ADDRESS
       MOVE.W
               D1,(A2)
       BSR
               WRCOM
                                     ; WRITE COMMAND
       MOVE.W
               #1,D1
                                     ; ONE PARAMETER TO BE WRITTEN
       BSR
               WRPARA
                                     ; WRITE PARAMETER
               PRLIST(PC),A2
       LEA
                                     ;LOAD PARAMETERLIST ADDRESS
       BSR
                                     ; READ OUT READ FIFO
               RFIPAR
       MOVEM
               (A7) + D0 - D2/A2/A3
       RTS
       PAGE
************
 SUBROUTINE:
               CLPATT
   FUNKTION:
               CLEARED THE PATTERN
   COMMAND-
  EXTENSION:
      INPUT:
     OUTPUT:
   INTERNAL:
               A2 D0 D1
CLPATT: MOVEM
               DO/D1/A2,-(A7)
       LEA
               PRAMO(PC), A2
       MOVE.W
               #WPTN, DO
       MOVE.W
               #16,D1
       BSR
               WPARAM
       MOVEM
               (A7) + D0/D1/A2
       RTS
       PAGE
**********
* SUBROUTINE:
               CPMOVE
   FUNKTION:
               MOVED CURRENTPOINTER ABSOLUT OR RELATIVE
   COMMAND-
  EXTENSION:
      INPUT:
               DO
                                      :COMMANDCODE
                                      :PARAMETERADRESS
     OUTPUT:
               COMMANDCODE --> ACRTC
               PARAMETER
                        --> ACRTC
   INTERNAL:
               D1
CPMOVE: MOVEM
               D0-D1/A2,-(A7)
       BSR
               WRCOM
                                      ; WRITE COMMAND
       MOVE.W
                                      ; NUMBER OF PARAMETERS
               #2,D1
       BSR
               WRPARA
                                      ; WRITE PARAMETERS
       MOVEM
               (A7) + , D0 - D1/A2
```

```
**********
* SUBROUTINE:
             LINREC
   FUNKTION:
            DRAW AN ABSOLUTE OR RELATIVE LINE OR RECTANGLE
   COMMAND-
             AERA - COL - OPM
  EXTENSION:
      INPUT:
              DO
                                   :COMMANDCODE
              A2
                                   :PARAMETERADRESS
     OUTPUT:
              COMMANDCODE --> ACRTC FIFO
              PARAMETER --> ACRTC FIFO
   INTERNAL:
              D1
LINREC MOVEM
             D0-D1/A2,-(A7)
       BSR
                                   ; INSERT COMMANDEXTENSION
              SETMOD
       BSR
              WRCOM
                                   ;WRITE COMMAND
       MOVE.W #2,D1
                                   ; NUMBER OF PARAMETERS
       BSR
              WRPARA
                                   ; WRITE PARAMETER
       MOVEM
              (A7) + D0 - D1/A2
      RTS
      PAGE
*********
* SUBROUTINE:
             POLYLG
   FUNKTION:
              DRAW AN ABSOLUTE OR RELATIVE POLYLINE OR POLYGON
   COMMAND-
  EXTENSION:
            AERA - COL - OPM
      INPUT:
              DO
                                   :COMMANDCODE
              A2
                                   :PARAMETERADRESS
     OUTPUT:
              COMMANDCODE --> ACRTC FIFO
              PARAMETER --> ACRTC FIFO
   INTERNAL:
              D1
POLYLG: MOVEM
              DO-D1/A2,-(A7)
      BSR
              SETMOD
                                   ; INSERT COMMANDEXTENSION
       BSR
              WRCOM
                                   :WRITE COMMAND
      MOVE.W (A2),D1
                                   ; NUMBER OF POINTS --> D1
      MULU
                                   ; *2 --> NUMBER OF PARAMETERS
              #2,D1
       ADD.W
              #1,D1
       BSR
              WRPARA
                                   ; WRITE PARAMETERS
       MOVEM
              (A7) + D0 - D1/A2
      RTS
*************
            DCIRCL
 SUBROUTINE:
   FUNKTION:
             DRAW CIRCLE CLOCKWISE OR COUNTERCLOCKWISE
   COMMAND-
  EXTENSION:
             AERA - COL - OPM
      INPUT:
              DO
                                   ; COMMANDCODE
                                   ; PARAMETERADRESS
     OUTPUT:
              COMMANDCODE --> ACRTC FIFO
              PARAMETER --> ACRTC FIFO
   INTERNAL:
DCIRCL: MOVEM
              DO-D1/A2,-(A7)
                                   ; INSERT COMMANDEXTENSION
       BSR
              SETMOD
       BSR
              WRCOM
                                   ;WRITE COMMAND
       MOVE.W #1,D1
                                   ; NUMBER OF PARAMETER
```

```
BSR
              WRPARA
                                    ;WRITE PARAMETER
       MOVEM
              (A7) + D0 - D1/A2
                                   ; RESTORE
       RTS
       PAGE
***********
* SUBROUTINE:
              DELLIP
   FUNKTION:
              DRAW A ELLIPSE CLOCKWISE OR COUNTERCLOCKWISE
   COMMAND-
  EXTENSION:
              AERA - COL - OPM
      INPUT:
              DO
                                    :COMMANDCODE
              A2
                                    :PARAMETERADRESS
     OUTPUT:
              COMMANDCODE --> ACRTC FIFO
              PARAMETER --> ACRTC FIFO
   INTERNAL:
              D1
DELLIP: MOVEM
              D0-D1/A2,-(A7)
       BSR
              SETMOD
                                    ; INSERT COMMANDEXTENSION
       BSR
              WRCOM
                                    ; WRITE COMMAND
       MOVE.W
                                    ; NUMBER OF PARAMETERS
              #3,D1
       BSR
              WRPARA
                                   ; WRITE PARAMETER
       MOVEM
              (A7) + D0 - D1/A2
                                   ; RESTORE
       RTS
*****
 SUBROUTINE:
   FUNKTION:
              DRAW CLOCKWISE OR COUNTERCLOCKWISE AN ABSOLUTE OR RELATIVE
              ARC
   COMMAND-
  EXTENSION:
              AERA - COL - OPM
      INPUT:
              DO
                                    : COMMANDCODE
                                    : PARAMETERADRESS
              A 2
     OUTPUT:
              COMMAND --> ACRTC FIFO
              PARAMETER --> ACRTC FIFO
   INTERNAL:
              D1
RLARC:
       MOVEM
              D0-D1/A2,-(A7)
       BSR
              SETMOD
                                    :INSERT COMMANDEXTENSION
       BSR
              WRCOM
                                    ; WRITE COMMAND
                                    ; NUMBER OF PARAMETERS
       MOVE.W #4,D1
       BSR
              WRPARA
                                    ; WRITE PARAMETER
       MOVEM
              (A7) + D0 - D1/A2
       RTS
       PAGE
**********
* SUBROUTINE:
              ELLARC
   FUNKTION:
              DRAW CLOCKWISE OR COUNTERCLOCKWISE AN ABSOLUTE OR RELATIVE
              ELLIPSE ARC
   COMMAND-
  EXTENSION:
              AERA - COL - OPM
      INPUT:
              DO
                                    :COMMANDCODE
              A2
                                    : PARAMETERADRESS
     OUTPUT:
              COMMAND --> ACRTC FIFO
              PARAMETER --> ACRTC FIFO
   INTERNAL:
              D1 .
```

ELLARC: MOVEM DO-D1/A2,-(A7)
BSR SETMOD

SR SETMOD ; INSERT COMMANDEXTENSION

```
BSR WRCOM
                                 ; WRITE COMMAND
      MOVE.W #6,D1
                                  ; NUMBER OF PARAMETERS
      BSR
            WRPARA
                                  ; WRITE PARAMETER
      MOVEM (A7) + D0 - D1/A2
******
* SUBROUTINE:
             FILREC
             FILLS AN ABSOLUTE OR RELATIVE RECTANGULAR AREA SPECIFIED
   FUNKTION:
              WITH CP AND COMMAND PARAMETER WITH THE FIGURE PATTERN STORED
              IN THE PATTERN RAM
   COMMAND-
  EXTENSION:
             AERA - COL - OPM
      INPUT:
             DO
                                   :COMMANDCODE
              A2
                                   :PARAMETERADRESS
             COMMAND --> ACRTC FIFO
    OUTPUT:
              PARAMETER --> ACRTC FIFO
   INTERNAL:
FILREC: MOVEM DO-D1/A2,-(A7)
       BSR
            SETMOD
                                  ; INSERT COMMANDEXTENSION
             WRCOM
       BSR
                                  ;WRITE COMMAND
       MOVE.W #2,D1
                                  ; NUMBER OF PARAMETER
       BSR
              WRPARA
                                   ; WRITE PARAMETER
       MOVEM (A7) + D0 - D1/A2
       RTS
* SUBROUTINE: FILL
            FILLS A CLOSED AEREA SURROUNDED BY EDGE COLOR DEFINED IN
   FUNKTION:
              THE PARAMETERREGISTER (EDG) USING THE FIGURE PATTERN
              SPECIFIED IN THE PATTERN RAM
   COMMAND-
                     (COL-MODE MUST SPECIFIED 00)
 EXTENSION:
            AERA
                     (OPM-MODE MUST SPECIFIED 000)
              E
                     EGDECOLOR INCLUDED IN THE COMMANDCODE
             DO COMMANDPARATER
A2 DADAUGE
            DO
    INPUT:
                   PARAMETERADDRESS
            COMMAND --> ACRTC FIFO
     OUTPUT:
             PARAMETER --> ACRTC FIFO
   INTERNAL:
FILL: MOVEM DO-D2/A0/A2,-(A7)
      LEA
                                  GET ADRESSREGISTER ADDRESS
            INDEXT(PC), AO
       LEA
             COMFILL(PC),A2
                                  ;LOAD PARAMETERLIST FOR COMPLEX
                                   FIGURE PAINTING
                                   ; INSERT COMMANDEXTENSION
       BSR
             SETMOD
       MOVE.W #$FFE0,D1
                                   ;LOAD MASK
       AND.W D1,D0
                                   ; MASK COMMANDCODE
             CLFIFO
       BSR
                                   ;CLEAR FIFO
FILSTA BSR
             WRCOM
                                   ; WRITE COMMAND
       CLR.L
             D2
                                  ;CLEAR D3
      MOVE.W (AO),D2
                                  ; READ STATUSREGISTER
RAGAIN
                                  ; READ FIFO READY
       BTST
              #2,D2
                                  ;YES --> READ FIFO
       BNE.S REFIFO
                                  ; COMMAND END
       BTST #5,D2
                                   ;NO --> READ AGAIN
             RAGAIN
       REO
       BRA.S FILEND
                                   ; COMMAND END
                                  ;READ FIFO
REFIFO BSR
             RFIPAR
       MOVE.W 4(A2),D1
                                  ;LOAD PP --> D1
       MOVE.W #PRCO5,DO
                                  ;LOAD PATTERN RAM CONTR.REG (PRO5)
       BSR
              WRDPAR
                                  ;SPECIFY THE PATTERN POINT
       MOVE.W #AMOVE,DO
                                   ;LOAD ABSOLUTE MOVE
```

```
BSR
                                    SPECIFY THE START POINT
              CPMOVE
       BRA
              FILSTA
                                    ;FILL THE AERA
FILEND
       MOVEM
              (A7) + D0 - D2/A0/A2
       RTS
       PAGE
*****************
 SUBROUTINE:
             SETDOT
   FUNKTION:
             MARKS A DOT ON THE COORDINATE WHERE THE CP POINTS
   COMMAND-
  EXTENSION:
              AERA - COL - OPM
      INPUT:
              DO
                                    :COMMAND CODE
     OUTPUT:
   INTERNAL:
SETDOT: MOVEM
              D0, -(A7)
       BSR
              SETMOD
                                    ; INSERT COMMAND EXTENSION
       BSR
              WRCOM
                                    ; WRITE COMMAND
       MOVEM
              (A7) + D0
       RTS
*****************
 SUBROUTINE:
              PATDRA
   FUNKTION:
              DRAW PATTERN ONTO THE RECTANGULAR AERA SPECIFIED BY THE
              CURRENT POINTER AND BY THE PATTERN SIZE
   COMMAND-
  EXTENSION:
              AERA - COL - OPM
              SL
                                     :SLANT
                                                      (BIT 11
                                                                )
              SD
                                     :SOURCE DIRECTION
                                                      (BIT 10 - 8)
      INPUT:
              DO
                                    :COMMAND CODE
              A2
                                     : PARAMETERADDRESS
     OUTPUT:
   INTERNAL:
PATDRA: MOVEM
              DO-D1/A2/A3,-(A7)
       MOVEA.L A2,A3
                                    ;STORE PARAMETERADDRESS
       BSR
              SETMOD
                                    ; INSERT COMMAND EXTENSION
       LEA
              SLSD(PC),A3
                                    ;LOAD SL AND SD EXTENSION ADDRESS
       MOVE.W
              (A3),D1
       OR.W
              D1,D0
                                    ; INSERT COMMAND EXTENSION EXCEPT
                                    ;AERA - COL - OPM MODE
       BSR
              WRCOM
                                    ; WRITE COMMAND
       MOVE.W
              #1,D1
                                    ; NUMBER OF PARAMETER
       BSR
              WRPARA
                                    ; WRITE PARAMETER
       MOVEM
              (A7) + D0 - D1/A2/A3
       RTS
       PAGE
**********
 SUBROUTINE:
              GRACPY
   FUNKTION:
              COPIES A RECTANGULAR AREA SPECIFIED BY THE ABSOLUTE OR
              RELATIVE COORDINATES TO THE ADDRESS SPECIFIED BY THE
              CURRENT POINTER (CP)
   COMMAND-
              AERA - COL - OPM
  EXTENSION:
                                     :SOURCE SCAN DIRECTION
              S
                                                          (BIT 11)
              DSD
                                     :DESTINATION SCAN DIRECTION (BIT 10-8
```

:COMMAND CODE

INPUT:

DO

```
A2
                               :PARAMETERADDRESS
    OUTPUT:
   INTERNAL:
GRACPY: MOVEM DO-D1/A2/A3,-(A7)
      MOVEA.L A2,A3
                               ;STORE PARAMETERADDRESS
      BSR
         SETMOD
                               ; INSERT COMMANDEXTENSION
      MOVE.W #$FFC7,D1
                               ;LOAD MASK
      AND.W
                               ; MASK COMMAND CODE
            D1,D0
      LEA
            SDSD(PC),A3
                               ;LOAD EXTENSION ADDRESS
      MOVE.W (A3),D1
      OR.W
            D1,D0
                               ; INSERT EXTENSION S AND DSD
      BSR
            WRCOM
                               ; WRITE COMMAND
      MOVE.W #4,D1
                               ; NUMBER OF PARAMETER
      BSR
            WRPARA
                               ; WRITE PARAMETER
      MOVEM (A7)+,D0-D1/A2/A3
      RTS
      PAGE
**********
      ASSEMBLER INTERFACE DRIVER ACRTC
*************
************
* SUBROUTINE: OPOINT
 FUNKTION: ASSOCIATES A LOGICAL X - Y SCREEN WITH PHYSICAL FRAME
            BUFFER ADDRESS
   INPUT: DO
                               :SCREEN NUMBER
            D1
                               :X - COORDINATE
                               :Y - COORDINATE
            D2
   OUTPUT:
   INTERNAL:
***************
OPOINT: MOVEM DO-D7/A2/A3,-(A7)
                               ;LOAD DISPLAY PARAMETER
      LEA
            BILDPA(PC),A2
      MOVE.L (A2)+,D3
                               ; PIXEL PER LINE (FRAME)
      DIVU
            #4,D3
                               ; IN WORD PER LINE
      MOVE.L (A2)+,D4
                               ; NUMBER OF RASTERS (FRAME)
      MOVE.L (A2),D5
                               ;DISPLAY START ADDRESS
      MULU D2,D3
      DIVU
            #4,D1
                               ;X COORDINATE IN WORDS
      AND.L
           #$0000FFFF,D1
                               ; REST AUSBLENDEN
```

; PHYSICAL ADDRESS

;

ADD.L D1,D3

MOVE.L D3,D6

#4,D6

#8,D6

DIVU

LSR.L

```
LSR.L
            #8,D6
                                    ; PIXEL IN WORD (DPD)
       AND.L
              #$C,D6
                                    ; MASKED
       ADD.L
             D5,D3
                                    ; PLUS DISPLAY START OFFSET
       LSL.L
              #4,D3
       OR.L
             D6,D3
                                   ; INSERT DPD
              #$OOFFFFFF,D3
       AND.L
       MOVE.L #30,D7
       LSL.L
              D7,D0
       OR.L
              DO, D3
                                   ; INSERT SCREEN NUMBER
       LEA
              ORGRWD(PC),A3
       LEA
              ORGPAR(PC),A2
                                   ; NULL POINT
       MOVE.W D3,2(A3)
       MOVE.W D3,2(A2)
                                    ;STORE DPL
       SWAP
             D3
                                    ;
       MOVE.W D3,(A3)
       MOVE.W D3,(A2)
                                   ;STORE DPH
       MOVE.W #ORIG, DO
              CPMOVE
       BSR
                                    ;SET ORIGN
       MOVEM.L (A7)+,D0-D7/A2/A3
       RTS
ORGPAR DC.W
             $0000
                                    ; DPH
       DC.W
              $0000
                                    ; DPL
ORGRWD DC.W
              $0000
                                    ; DGH
       DC.W
              $0000
                                    , DPL
BILDPA DC.L
              1536
                                    ; PIXEL PER LINE
       DC.L
              1200
                                    ; NUMBER OF RASTER
       DC.L
             $12ACO
                                   ; DISPLAY START ADDRESS
***********
       SAVE ORIGN
       EVEN
ORIGSAV DC.W
              $0000
       DC.W
              $0000
SAVORG: MOVEM.L A4/A3,-(A7)
       LEA ORGPAR(PC),A4
       LEA
              ORIGSAV(PC), A3
       MOVE.W (A4)+,(A3)+
       MOVE.W (A4),(A3)
       MOVEM.L (A7)+,A4/A3
***********
      CLEAR SCREEN
DSCLPA DC.W $0,$FF,$320
DSCLEAR MOVEM.L DO-D2/A2,-(A7)
       MOVE.L #1,DO
       MOVE.L #0,D1
       MOVE.L
              #800,D2
       BSR
              OPOINT
              ORGRWD(PC),A2
       LEA
       MOVE.W #DRWPH,DO
       MOVE.W (A2)+,D1
       BSR
              WRDPAR
       MOVE.W
              #DRWPL,DO
       MOVE.W
              (A2),D1
       BSR
              WRDPAR
       MOVE.W
              #CLR, DO
       BSR
              WRCOM
```

MOVE.W #3,D1 DSCLPA(PC),A2 LEA BSR WRPARA LEA ORIGSAV(PC),A2 MOVE.W #ORIG,DO CPMOVE BSR MOVEM.L (A7)+,D0-D2/A2 \*\*\*\*\*\*\*\*\*\* \* SUBROUTINE: ABMOVE FUNKTION: ABSOLUT MOVE INPUT: A2 :PARAMETER ADDRESS OUTPUT: INTERNAL: \*\*\*\*\*\*\*\*\*\*\* ABMOVE: MOVE.W #AMOVE,DO BSR CPMOVE RTS \*\*\*\*\* \* SUBROUTINE: REMOVE FUNKTION: RELATIVE MOVE INPUT: A2 :PARAMETER ADDRESS OUTPUT: INTERNAL: \*\*\*\*\*\*\*\*\*\*\*\* REMOVE: MOVE.W #RMOVE, DO BSR CPMOVE RTS \*\*\*\*\*\*\*\*\*\* \* SUBROUTINE: ABLINE FUNKTION: DRAW AN ABSOLUT LINE INPUT: A2 :PARAMETER ADDRESS OUTPUT:

\*\*\*\*\*\*\*\*\*\*\*

ABLINE: MOVE.W #ALINE,DO BSR LINREC

INTERNAL:

SUBROUTINE: RELINE

DRAW A RELATIVE LINE FUNKTION:

INPUT: A2 :PARAMETER ADDRESS

OUTPUT:

INTERNAL:

RELINE: MOVE.W #RLINE,DO

BSR

LINREC

RTS

\* SUBROUTINE: ABRECT

FUNKTION: DRAW AN ABSOLUT RECTANGLE

INPUT: A2 :PARAMETER ADDRESS

OUTPUT:

INTERNAL:

ABRECT: MOVE.W #ARCT, DO BSR LINREC

RTS

\* SUBROUTINE: RERECT

FUNKTION: DRAW A RELATIVE RECTANGLE

:PARAMETER ADDRESS INPUT: A2

OUTPUT:

INTERNAL:

RERECT: MOVE.W #RRCT, DO LINREC

BSR

\*\*\*\*\*\*\*\*\*\*

\* SUBROUTINE: ABPOLL

\* FUNKTION: ABSOLUT POLYLINE

ŧ

INPUT: A2 :PARAMETER ADDRESS

OUTPUT:

\*

INTERNAL:

\*

\*\*\*\*\*\*\*\*\*\*\*\*

ABPOLL: MOVE.W #APLL,DO

BSR POLYLG

RTS

\*

\* SUBROUTINE: REPOLL

FUNKTION: RELATIVE POLYLINE

\* INPUT: A2 :PARAMETER ADDRESS

OUTPUT:

\* INTERNAL:

\*\*\*\*

REPOLL: MOVE.W #RPLL,DO

BSR POLYLG

RTS

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

\* SUBROUTINE: ABPOLG

\* FUNKTION: ABSOLUT POLYGON

\* INPUT: A2 :PARAMETER ADDRESS

OUTPUT:

INTERNAL:

\*\*\*\*\*\*\*\*\*\*\*\*

ABPOLG: MOVE.W #APLG,DO

BSR POLYLG

OUTPUT:

INTERNAL:

SUBROUTINE: REPOLG FUNKTION: RELATIVE POLYGON INPUT: A2 :PARAMETER ADDRESS OUTPUT: INTERNAL: REPOLG: MOVE.W #RPLG,DO BSR POLYLG RTS SUBROUTINE: CIRCLE FUNKTION: DRAW A CIRCLE INPUT: A2 :PARAMETER ADDRESS D1 :DRAWING DIRECTION :D1 = 1 CLOCKWISE :D1 = O COUNTERCLOCKWISE OUTPUT: INTERNAL: \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* CIRCLE: CMP #1,D1 COMPARE DRAWING DIRECTION BNE.S CIR1 MOVE.W #CRCL1,DO ;CLOCKWISE BRA.S CIR2 CIR1 MOVE.W #CRCLO,DO ; COUNTERCLOCKWISE CIR2 BSR DCIRCL ; DRAW RTS \*\*\*\*\* SUBROUTINE: ELLIPS FUNKTION: DRAW AN ELLIPSE CLOCKWISE OR COUNTERCLOCKWISE INPUT: A2 :PARAMETER ADDRESS D1 :DRAWING DIRECTION :D1 = 1 CLOCKWISE

\*

:D1 = O COUNTERCLOCKWISE

ELLIPS: CMP #1,D1 BNE.S ELL1 MOVE.W #ELPS1,DO

BRA.S ELL2

ELL1 MOVE.W #ELPSO,DO ELL2 BSR DELLIP

RTS

\*\*\*\*\*\*

\* SUBROUTINE: ABCARC

FUNKTION: DRAW AN ABSOLUTE CIRCLE ARC CLOCKWISE OR COUNTERCLOCKWISE

INPUT: A2

:PARAMETER ADDRESS D1 :DRAWING DIRECTION :D1 = 1 CLOCKWISE

:D1 = O COUNTERCLOCKWISE

OUTPUT:

INTERNAL:

\*\*\*\*\*\*\*\*\*

ABCARC: CMP #1,D1

> BNE.S ACARC1 MOVE.W #AARC1,DO

BRA.S ACARC2

ACARC1 MOVE.W #AARCO,DO ACARC2 BSR RLARC

RTS

\*\*\*\*\*\*\*\*\*\*

\* SUBROUTINE: RECARC

FUNKTION: DRAW A RELATIVE CIRCLE ARC CLOCKWISE OR COUNTERCLOCKWISE

INPUT: A2 :PARAMETER ADDRESS D1 :DRAWING DIRECTION

:D1 = 1 CLOCKWISE

:D1 = O COUNTERCLOCKWISE

OUTPUT:

INTERNAL:

\*\*\*\*\*\*\*\*\*\*

RECARC: CMP #1,D1

BNE.S RCARC1 MOVE.W #RARC1,DO

BRA.S RCARC2

RCARC1 MOVE.W #RARCO,DO

RCARC2 BSR RLARC

RTS

\*\*\*\*\*

\* SUBROUTINE: ABEARC

FUNKTION: DRAW AN ABSOLUTE ELLIPS ARC CLOCKWISE OR COUNTERCLOCKWISE

INPUT: A2 :PARAMETER ADDRESS

D1 :DRAWING DIRECTION :D1 = 1 CLOCKWISE :D1 = O COUNTERCLOCKWISE OUTPUT: INTERNAL: \*\*\*\*\*\*\*\*\*\*\*\* ABEARC: CMP #1,D1 BNE.S AECR1 MOVE.W #AEARC1,DO BRA.S AECR2 AECR1 MOVE.W #AEARCO,DO AECR2 BSR ELLARC RTS \*\*\*\*\*\*\*\*\*\* SUBROUTINE: REEARC FUNKTION: DRAW A RELATIVE ELLIPS ARC CLOCKWISE OR COUNTERCLOCKWISE INPUT: :PARAMETER ADDRESS A2 D1 :DRAWING DIRECTION :D1 = 1 CLOCKWISE :D1 = 0 COUNTERCLOCKWISE OUTPUT: INTERNAL: \*\*\*\*\*\*\*\*\*\* REEARC: CMP #1,D1 BNE.S RECR1 MOVE.W #REARC1,DO BRA.S RECR2 MOVE.W #REARCO,DO RECR1 RECR2 BSR RLARC RTS \*\*\*\*\*\*\*\*\*\*\* \* SUBROUTINE: ABFRCT FUNKTION: ABSOLUT FILLED RECTANGLE INPUT: A2 :PARAMETER ADDRESS OUTPUT: INTERNAL: 

ABFRCT: MOVE.W #AFRCT,DO BSR FILREC

RTS

```
* SUBROUTINE: REFRCT
  FUNKTION:
        RELATIVE FILLED RECTANGLE
    INPUT:
        A2
                        :PARAMETER ADDRESS
  OUTPUT:
 INTERNAL:
*****
REFRCT: MOVE.W #RFRCT, DO
    BSR
         FILREC
    RTS
***********
* SUBROUTINE: PAINT
  FUNKTION: FILLED A CLOSED AERA
                         :D1 = 0 EDGECOLOR MODE
    INPUT: D1
                         :D1 = 1
  OUTPUT:
 INTERNAL:
***********
PAINT: CMP
          #1,D1
    BNE.S
         PAIN1
   MOVE.W #PAINTO,DO
    BRA.S
         PAIN2
PAIN1
    MOVE.W #PAINT1,DO
PAIN2
    BSR
         FILL
    RTS
* SUBROUTINE: DRADOT
  FUNKTION: DRAW A DOT
    INPUT:
  OUTPUT:
  INTERNAL:
***********
```

DRADOT: MOVE.W #DOT, DO BSR SETDOT

RTS

\*\*\*\*\*\*\*\*\*\*\* \* SUBROUTINE: PTTERN FUNKTION: DRAW GRAPHIC PATTERN WHICH STORED IN PATTERN RAM INPUT: A2 :PARAMETER ADDRESS :(SZ: SZY,SZX) OUTPUT: INTERNAL: PTTERN: MOVE.W #PTN, DO BSR PATDRA RTS \*\*\*\*\* \* SUBROUTINE: ABGCPY FUNKTION: ABSOLUT GRAPHIC COPY INPUT: A2 :PARAMETER ADDRESS OUTPUT: INTERNAL: ABGCPY: MOVE.W #AGCPY, DO BSR GRACPY RTS \*\*\*\*\*\*\*\* \* SUBROUTINE: REGCPY FUNKTION: RELATIVE GRAPHIC COPY INPUT: A2 :PARAMETER ADDRESS OUTPUT: INTERNAL:

\*\*\*\*\*\*\*\*\*\*

REGCPY: MOVE.W #RGCPY,DO BSR GRACPY

```
VERTIKAL-BLANK ABWARTEN
BLNKTST MOVE
              #RCR, DO
BLNK1
              RECONR
                             ; RASTER-COUNT-REGISTER LESEN
       BSR
       CMP
              #860,D1
       BLS
              BLNK1
       RTS
************
* SUBROUTINE
              COLTAB
   FUNKTION
              LOAD THE COLORTABLES RED GREEN BLUE
         ΤN
        OUT
   INTERNAL
              A2 A3 D0
COLTAB
       MOVEM
             A2/A3/D0,-(A7)
       MOVEA.L #COLTR, A2
              ROT(PC), A3
       MOVE.L #15,D0
BU1
       MOVE.W (A3)+,(A2)+
       DBRA
              DO,BU1
       MOVEA.L #COLTG, A2
       LEA
              GRUEN(PC), A3
       MOVE.L
              #15,D0
BU2
       MOVE.W
              (A3)+,(A2)+
       DBRA
              DO,BU2
       MOVEA.L #COLTB, A2
              BLAU(PC),A3
       LEA
       MOVE.L
              #15,D0
BU3
       MOVE.W
              (A3)+,(A2)+
       DBRA
              DO,BU3
       MOVEM
              (A7) + A2/A3/D0
       RTS
BLAU
       DC.W
              0,0,0,255,0,255,255,255,0,0,127,0,127,127,127,0
       EVEN
ROT
       DC.W
              0,255,0,0,255,255,0,255,127,0,0,127,127,0,127,255
       EVEN
GRUEN
       DC.W
              0,0,255,0,255,0,255,255,0,127,0,127,0,127,127,136
       EVEN
***********
       PATTER RAM
PRAMO
       DC.W
              0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
       EVEN
       VERSCHIEDENE PATTERN
              SCHRAFFUR
PATTER1 DC.W
              $8080,$4040,$2020,$1010,$0808,$0404,$0202,$0101
```

### \* SCHRAFFUR1

PATTER2 DC.W \$8888,\$8888,\$8888,\$BBBB,\$BBBB,\$8888,\$8888 DC.W \$8888,\$8888,\$8888,\$BBBB,\$BBBB,\$8888,\$8888

## \* MOSAIK

PATTER3 DC.W \$0000,\$7FFE,\$4002,\$4002,\$4FF2,\$4812,\$4812,\$4992 DC.W \$4992,\$4812,\$4812,\$4FF2,\$4002,\$4002,\$7FFE,\$0000

### \* KLEEBLAT

PATTER4 DC.W \$C000,\$7E78,\$2188,\$6186,\$4182,\$4182,\$4182,\$3FFC DC.W \$3FFC,\$4182,\$4182,\$4182,\$6186,\$1188,\$1E78,\$0000

#### \* SYMBOL1

PATTER5 DC.W \$B005,\$500B,\$2424,\$13C8,\$0810,\$0420,\$0240,\$0420 DC.W \$0810,\$1188,\$1248,\$1188,\$0810,\$6426,\$1242,\$0180

### \* SYMBOL2

PATTER6 DC.W \$0000,\$0000,\$0000,\$0780,\$1840,\$1720,\$2110,\$472C DC.W \$4952,\$C126,\$7EEE,\$30C4,\$38E7,\$38E3,\$0000,\$0000

#### \* COURSOR

PATTER7 DC.W \$0000,\$1FEE,\$0FFE,\$07FE,\$03FE,\$01FE,\$03FE DC.W \$07FE,\$0F0E,\$1F0E,\$3E06,\$7C02,\$7800,\$3000,\$0000 EVEN END

# LIBRARY FOR THE AGC-1

FORCE COMPUTERS Inc./GmbH All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted.

Copyright by FORCE Computers®

\*
The information in this document is subject to change \*
without notice and should not be construed as a commitment \*

\* by FORCE Computers.

Neither FORCE Computers nor the authors assume any responsi- \* bility for the use or reliability of this document or the \* described software. \*

Copyright (C) 1986, FORCE Computers

General permission to copy or modify, but not for profit, is \* hereby granted, provided that the above copyright notice is \* included and reference made to the fact that reproduction \* privileges were granted by FORCE Computers. \*

This library is used as driver for the AGC. The implemented commands can be linked to a user program as follows:

F77 EXAMPLE F77L EXAMPLE, AGCLIB/L, XLIB/L

File name: AGCLIB:DOC
Programmed by: K. Nguyen-Thanh
Date: 09/18/86

AGC Address register: \$C3C000 AGC Data register: \$C3C002

INITIALISATION	COMMANDS

| Subroutine: RESET1 | Function: reset AGC |

call RESET1

Subroutine: CLEAR1

| Function: clear image memory |

Ram Address : C00000 - C40000

and : C40000 - E3FFFE

call CLEAR1

```
Subroutine:
      Function: Initialize the screen
                The Information to be used for the Initialistion
      Note:
                of the AGC is written in the file 'SCREEN:DAT'
                It can be modified, when mode=1.
                If mode=0, the screen will be initialized auto-
                maticly.
                Mode=1:
                After the Modification the Information is saved
                and a index > 60 must be entered to start the
                initialisation.
   integer mode
      CALL INIT1(mode)
   Example:
      The frame for non-interloed screen and 4 bit mode(GBM)
      is initialized as follows:
      horizontal sync(r82) = $$$5809 \rightarrow hc=58, hws=09
      horizontal disp(r84) = $$$$$$$$03BF -> us=B , hdw=3F
      vertical sync (r86) = #$0383 -> 899 lines
      vertcal display(r88) = #$3a01 -> back porch 59 lines
                                 -> vsync lline
     # of lines displayed
# of pixel per line
                                  = 800
                                  = 1024
      # memory start address
                                 = #$12ACO
     # no zoom
    4 bit/pixel CCR (r02) = #$200
    base screen enabled DCR (r06) = #$C010
     ACRTC is master, GAI=8 (r04) = #$C038, non-interlaced
     call INIT1(0)
1-----
   Subroutine: GCP16
   Function: load color chips 16 times
             Address for color rot chip = $C36000
             Address for color green chip = $C38000
Address for color blue chip = $C3A000
             Predefined values (in file AGDDEF:SR)
       call GCP16
```

At first the AGC must be reset, initialized. The memory must be cleared and the color chips must be loaded in the sequence below:

```
call RESET1
call CLEAR1
call INIT1(0) or call INIT1(1)
call GCP16
```

```
*********
   The following 6 routines can be used to set the graphic
   parameters:
      - source scan direction : call SETSSD(ssd)
     - destination scan direction : call SETDSD(dsd)
- pattern RAM address : call SETPRA(pra)
                            : call SETAER(aer)
      - graphic area
                            : call SETMFY(mm)

    modify mode

      - operation mode
                            : call SETOPM(op)
    The defauld values of ssd,dsd,pra,aer,mm,op are 0.
**********
  Subroutine: SETSSD
  Function: set source SCAN direction in SDSD.
 Note:
           This function set the defauld for the bit 11 for all
           the commands codes using the source scan direction.
           ssd = 0 or 1
|-----
   integer sad
      call SETSSD(ssd)
   Example:
      call SETSSD(0)
Subroutine: SETPRA
 Function: set pattern RAM address.
Note: This function sets the defauld for Bit (0-3) for all |
           the commands codes using the pattern RAM.
           A pattern contains 16 words (16x16 bytes).
            The pattern RAM address (pra) ranges from 0 to 15.
  integer pra
      call SETPRA(pra)
  Example:
      call SETPRA(1)
```

Subroutine: SETAER

Function: Set area-mode.

This function sets the defauld for Bits (5-7) for all!

the commands codes using the aera.

The aeras (aer) range from 0-7.

integer aer

call SETAER(aer)

Example:

call SETAER(1)

\_\_\_\_\_\_\_

Subroutine: SETOPM

Function: Set operation mode.

Bit (0-2) in the command code, which depended to the I

operation mode, will be set to opm. The operation mode ranges from 0 - 7

integer opm

call SETOPM(opm)

Example:

call SETOPM(1)

Subroutine: SETMFY

Function: Set modify mode.

This function sets the defauld for Bits (0-1) for all Note:

the commands codes using the mofify mode.

mm ranges from 0 to 3.

mm = 0: replace frame buffer data with command parameter datal

mm = 1: OR frame buffer data with command parameter data. mm = 2: AND frame buffer data with command parameter data.

mm = 3: EOR frame buffer data with command parameter data.

and rewrite to frame buffer.

integer mm

call SETMFY(mm)

Example:

call SETMFY(1)

* *	*****	***********	r*
*		THE FOLLOWING ARE GRAPHIC COMMANDS	*
* * *	*****	**********	*
-	Subroutine:		-
1	Function:	Absolute move to the position (ay,ax)	1
	Note:		į
,	integer ax,a		- 1
	call AB	OVE(ay,ax)	
	Example:		
	call AB	OVE(100,200)	
 	Subroutine	REMOVE	-
1	Function:	Relative move to the position (ry,rx).	1
1	Note:		1
1	integer ry,r		- 1
	call RE	OVE(ry,rx)	
	Example:		
	-	OVE(100,200)	

•

Subroutine SCOLO

Function The color register 0 (CLO) is set to 'col'.

Note: This register defines the drawing color in addition to

the color register (CL1).

If the scaned pattern RAM is equal to '0' the color is

in CLO.

If the scaned pattern RAM is equal to '1' the color is

in CL1.(See also SCOL1).

-----

integer col

call SCOLO(col)

Example: set color white

call SCOL1(7)

|----

Subroutine SCOL1

Function: The color register 1 (CL1) is set to 'col'.

Note: This register defines the drawing color in addition to |

the color register 0 (CLO).

If the scaned pattern RAM is equal to '1' the color is I

in CL1.

in CLO.(see also SCOLO).

integer col

call SCOL1(col)

Example: set color white

call SCOL1(7)

.

Subroutine: SECOL

Function: Set edge color register.

Note: The paint command can change the edg color.

integer edcol

call SECOL(edcol)

Example:

call SECOL(5)

```
Subroutine: ABRECT
   Function: Draw an absolute rectangle.
             The rectangle is defined by the current
             point (CP) and the absolute cordinate x,y.
  Note:
   integer x,y
      call ABRECT(y,x)
   Example: draw a rectangle defined by absolute cordinate (100,200)
          and (150,300).
      call ABMOVE(100,200)
      call ABRECT(150,300)
  Subroutine: RERECT
 Function: Draw a relative rectangle.

The rectangle is defined by CP and the
 relative coordinate dx,dy.

Note:
--
|----|
   integer dx,xy
      call RERECT(dy,dx)
   Example: If the current point(CP) is at (100,200), this
          example will draw the rectangle between (100,200)
          and (150,300).
      call RERECT(50,100)
Subroutine: ABPOLL
  Function: Draw an absolute polyline.
            Each line from polyline connects the absolute
            coordinate with the previous coordinate.
   Note:
            abuf is an array of coordinates (x1,y1...xn,yn)
            n is the number of the coordinates +1.
integer abuf(512),n
      call ABPOLL(abuf,n)
   Example: draw a polyline consists of 2 lines.
      abuf(1)=100
      abuf(2)=100
      abuf(3)=200
      abuf(4) = -200
      call ABMOVE(0,0)
      call ABPOLL(abuf,5)
```

```
Subroutine: REPOLL
  Function: Draw a relative polyline.
            Each line from polyline connects the relative
             coordinate with the previous coordinate.
            abuf is an array of coordinates (x1,y1...xn,yn).
            n is number of the coordinates +1.
   integer abuf(512),n
      call REPOLL(abuf, n)
   Example: draw a polyline consists of 2 lines.
      abuf(1)=100
      abuf(2)=100
    abuf(3)=100
      abuf(4) = -300
      call ABMOVE(0,0)
      call REPOLL(abuf,5)
|----|
   Subroutine: ABPOLG
  Function: Draw a absolute polygon.
              The same as ABPOLL but an additioned line connects |
              the last coordinate with the first one.
              And a line connects the last - with the
             first coordinate
   Note:
            abuf is an array of coordinate (x1,y1...xn,yn)
             n is number of the coordinates +1
1-----
   integer abuf(512),n
      call ABPOLG(abuf,n)
   Example: draw a rectangle with polygon.
      abuf(1)=100
      abuf(2)=0
      abuf(3) = 100
      abuf(4)=100
      abuf(5)=0
      abuf(6)=100
      call ABMOVE(0,0)
      call ABPOLL(abuf,7)
```

Subroutine: REPOLG

Function: Draw a relative polygon.

The same as REPOLL but an additioned line connects the last coordinate with the first one.

Note: abuf is an array of coordinates (x1,y1...xn,yn).

n is number of the coordinates +1.

integer abuf(512),n

call REPOLG(abuf,n)

Example: Draw a rectangle with polygon. The same rectangle as with ABPOLG.

abuf(1)=100
abuf(2)=0

abuf(1)=100 abuf(2)=0 abuf(3)=0 abuf(4)=100 abuf(5)=-100 abuf(6)=0 call ABMOVE(0,0) call REPOLG(abuf,7)

Subroutine: ABCARC

Function: Draw a circle arc from current point to an

|-----

absolute end point.

Note: xe,ye: endpoint.

xc,yc: center.

dir: drawing direction.

integer xe,ye,xc,yc,dir

call ABCARC(ye,xe,yc,xc,dir)

Example: draw a circle arc as half circle.

call ABMOVE(150,150)

call ABCARC(200,150,100,150,1)

```
Subroutine: RECARC

Function: Draw a relative circle arc from current point to an absolute end point.

Note: xe,ye: relative endpoint to CP. xc,yc: relative center to CP. dir: drawing direction.

integer ye,xe,yc,xc,dir

call RECARC(ye,xe,yc,xc,dir)
```

|-----|
| Subroutine: ABEARC |
| Function: Draw an absolute ellips arc from current point to an absolute end point.

Note: xe,ye : absolute endpoint.
xc,yc : absolute center.
a,b : calculated from a / b = dX\*dX / dY\*dy

Example: draw a relative circle arc as half circle

call RECARC(100,0,50,0,1)

whereby dX = ellips axis in x dY = ellips axis in y

dir : drawing direction.

and date that the cost after that the cost of the cost

integer a,b,xend,yend,xcenter,ycenter,dir

call ABEARC(yend,xend,ycenter,xcenter,b,a,dir)

Example:

call ABMOVE(100,100)
call ABEARC(200,200,250,320,140,160,1)

integer a,b,xend,yend,xcenter,ycenter,dir

call REEARC(yend, xend, ycenter, xcenter, b, a, dir)

Example:

call REEARC(100,100,150,220,40,60,1)

Subroutine: ABGCPY Function: copy a absolute rectangle with mirror to the destination defined by CP. The graphic copy is dependant to the source- and destination scan direction (ssd, dsd). dx, dy: define the angles of the rectangle to be copied. The ssd and dsd are preceded if the routines SETSSD | and SETDSD were called. If dsd=0 and ssd=0 then no mirror. integer dy,dx,ay,ax call ABGCPY(dy,dx,ay,ax) Example: copy the rectangle beginning at (200,200) with dx=40 and dy=40 to position (0,0). call ABMOVE(0,0) call ABGCPY(200,200,40,40) Subroutine: REGCPY Function: Copy a relative rectangle with mirror to the destination defined by CP. The graphic copy is dependant to the source- and destination scan direction (ssd,dsd). dx, dy: define the angles of the rectangle to be copied. Note: -- The ssd and dsd are preceded if the routines SETSSD and SETDSD were called. If dsd=0 and ssd=0 then no mirror. |----integer dx,dy,rx,ry call REGCPY(dy,dx,ry,rx) Example: copy a relative rectangle at (CPx+100,CPy+100) to the position (0,0) with dx=40, dy=40call ABMOVE(0,0) call REGCPY(100,100,40,40) \_\_\_\_\_ Subroutine: CIRCLE Function: Draw a circle with radius and direction. Note: The radius is spezified in units of pixels. integer radius, dir call CIRCLE(radius, dir)

Example:

call CIRCLE(50,1)

Subroutine: ELLIPS

Function: Draw a ellips with a,b,dx and direction.

Note: The paramter a,b,dx are spezified in units of pixels integer a,b,dx,dir

call ELLIPS(a,b,dx,1)

Example:

call ABMOVE(300,300)
call ELLIPS(30,10,100,1)

integer edg

call PAINT(edg)

Example: fill a circle

call COLNEU(7)

call EDGCOL(1)

call ABMOVE(100,100)

call CIRCLE(50,1)

call PAINT(1)

Subroutine: WPARAM Function: Write pattern RAM A pattern contains 16 words (16x16 bytes). The pattern | Note: RAM address is created by calling the routine SETPRA. | Default address is 0. Bevor write pattern, the pattern RAM control register (set, start- and endpointer in register \$805,\$806,\$807 | must be written). nr = Number of words (0 .. 15) pattrn = pattern , 8 x long word = 16 integer nr,i integer pattrn(8) character \* 9 buffer (8) call WPARAM(pattrn,nr) Example: write pattern 'R' to pattern RAM DATA buffer /'\$F01C781C','\$3C1C1E1C','\$0F1C079C', '\$03DC3FFC','\$7FFCFFFC','\$E01CE01C','\$E01CFFFC', 1 '\$7FFC1FFC'/ do 6 i=1.8CALL XCDB(buffer(i),pattrn(i)) Subroutine: RPARAM Function: Read pattern RAM in to buffer A pattern contains 16 words (16x16 bytes). The pattern | RAM address is created by calling the routine SETPRA. | Default address is 0. nr = Number of word (0 .. 15) pattrn = pattern ,  $8 \times long \ word = 16$ \_\_\_\_\_\_ integer nr,i
integer pattrn(8) character \* 9 buffer (8) call RPARAM(pattrn,nr) Example: read 16 words from pattern RAM CALL RPARAM(pattrn, 16) Subroutine PTTERN Function: Draw a graphic pattern which stored in pattern RAM The pattern is created by calling the routine WPARAM. | No parameter is needed.

1	
Subroutine DRADOT	
Function: Draw a dot	
Note: -	
call DRADOT	
Subroutine ABFRCT	
Function: Fill the rectangle with the predifined color.	
Note:	
integer ay,ax	
call ABFRCT(ay,ax)	
Example: fill the rectangle defined by CP(100,100) and (150,150)	
call ABMOVE(100,100) call REFRCT(150,150)	
Subroutine REFRCT	
Function: Fill rectangle with the predefined color.	
Note:	
integer ry,rx	
call REFRCT(ry,rx)	
Example: fill the rectangle defined by CP(100,100) and (150,150)	
call ABMOVE(100,100) call REFRCT(50,50)	

```
Sotfware-cursor as crosshair
 Function: Blends a crosshair at CP.
          The cursor step, size and color can be changed.
          The cursor size must be multiple of 2.
          stepx, stepy are the step, which the cursor
          has to move. If stepx=0 and stepy=0 the cursor
          d'ont move.
integer dx, dy, step, size, col
      call CURSOR(stepx,stepy,size,col)
  Example:
      call CURSOR(0,0,8,4)
|----|
 Subroutine: CPXY
 Function: Read current point
.
  integer apx, apy
     call CPXY(apy,apx)
  Example:
     call CPXY(apy,apx)
     write(9,*) 'absolute coordinate apy, apx =',apy,apx
 Subroutine WRITPA
 Function: Write paramter register with value
| Note:
  integer val, reg
      call WRITPA(val, reg)
  Example: write pattern pointer register Pr05, Pr06, Pr07 before
         write pattern RAM.
      call WRITPA(0,2053)
      call WRITPA(2,2054)
      call WRITPA(2,2055)
```

```
Subroutine READPA

Function: Read paramter register.

Note: before the subroutine is called the parameter must be written

integer val

call READPA(val)

Example:

call READPA(val)

write(9,*) 'Parameter = ',val
```

END

# **USER NOTES**

# FORCE COMPUTERS Inc./GmbH All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted.

Copyright by FORCE Computers®

# **MODIFICATIONS**

FORCE COMPUTERS Inc./GmbH All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted.

Copyright by FORCE Computers®