

IBM Field Engineering
Maintenance Diagrams

7201-02 Computing Element

PREFACE

This manual contains the maintenance-oriented and recall diagrams referenced in the companion 7201-02 Computing Element FETOM (Form SFN-0201) and in the 7201-02 Computing Element FEMM (Form SFN-0203).

The diagrams in this manual are arranged into six categories:

- Category 1. Diagnostic Techniques
- Category 2. Overall Data Flow
- Category 3. Data Flow by Instruction Class
- Category 4. Functional Units
- Category 5. Operations
- Category 6. Manual Controls and Maintenance Facilities

All diagrams are in numerical order. The first digit of the diagram number reflects the category; for example, Diagram 4-210 belongs to Category 4, Functional Units. A category may be further subdivided into functional groups; for example, in Category 4, the diagrams have been grouped as follows:

- Group 1. Timing and Clock Control
- Group 2. ROS
- Group 3. Data and Control Registers

- Group 4. Local Storage
- Group 5. Serial and Parallel Adders
- Group 6. Status and Control Triggers
- Group 7. SCI

Prerequisite and companion manuals are:

Prerequisite Manuals

- 9020E System Introduction, Theory of Operation Manual, Form SFN-0103
- 9020D System Introduction, Theory of Operation Manual, Form SFN-0104

Companion Manuals

- 7201-02 Computing Element, Theory of Operation Manual, Form SFN-0201
- 7201-02 Computing Element, Maintenance Manual, Form SFN-0203
- 7201-02 Computing Element, Installation Manual, Form SFN-0204
- 7201-02 Parts Catalog, Form SFN-0205
- 9020 D/E Power Controls and Distribution, Theory of Operation Manual, Form SFN-0105.

First Edition (July, 1970)

This manual has been prepared by IBM Product Publications, Kingston, N.Y.

©Copyright International Business Machines, 1970

DIAGNOSTIC TECHNIQUES	
Maintenance Strategy Diagram (2 Sheets)	1-1
ROS Test Flowchart (3 Sheets)	1-2
FLT Flowchart	1-3
OVERALL DATA FLOW	
7201-02 Computing Element Data Flow	2-1
DATA FLOW BY INSTRUCTION CLASS	
Fixed-Point Instruction Data Flow	3-1
Floating-Point Instruction Data Flow	3-2
Decimal and Logical Instruction Data Flow	3-3
Branching Instruction Data Flow	3-4
Status Switching Instruction Data Flow	3-5
Input/Output Instruction Data Flow	3-6
Multiple Computing Element Instruction Data Flow	3-7
Display Instruction Data Flow	3-8
FUNCTIONAL UNITS	
Group 1: Timing and Clock Control	
Clock Control Logic	4-1
Reference Oscillator	4-2
CE Clock Signal Generator	4-3
Group 2: ROS	
ROSAR (0-5) Logic	4-101
ROSAR (6-9) Logic	4-102
ROSAR (10) Logic	4-103
ROSAR (11) Logic	4-104
ROS Addressing and Data Flow (2 Sheets)	4-105
Array Drivers	4-106
ROS Data Register	4-107
Group 3: Data and Control Registers	
Q-Register B-Field Transfer Controls	4-201
R-Register Transfer to LAL	4-202
E-Register Incrementer, Bits 14 and 15	4-203
E-Register Parity Prediction after Incrementing	4-204
Parity Adjustment for IC (21, 22) Stepping	4-205
S-Register, Bits 15 and 16	4-206
AB Byte Counter	4-207
ST Byte Counter	4-208
Mark Trigger Logic	4-209
CCR Output Logic and Control Paths (3 Sheets)	4-210
LM to XY Reformatting via Mixer (2 Sheets)	4-211
XY Register Parity Prediction Logic	4-212
Select Register - Select Signal Generation and Response Reset	4-213
Group 4: Local Storage	
Local Storage Read/Write Controls	4-301
9020 Out Bus to LS Data Bus Gating Logic	4-302
LS Bus Parity Generation or Check	4-303
Group 5: Serial and Parallel Adders	
Serial Adder Input Bus Logic	4-401
Carry Lookahead Logic, SAL(0-3)	4-402
Decimal Add 6 Logic	4-403
Decimal Correction Logic for SAL(0-3)	4-404
Invalid Digit Logic	4-405
Logical Functions, SAL(0)	4-406
Serial Adder Parity Predict Logic	4-407
Serial Adder Product-Quotient Bit Logic	4-408
Gate Control Triggers for 'B+T' Micro-order	4-409
Parallel Adder Bit-Position Logic (Bit 47)	4-410
Parallel Adder Carry Lookahead Logic	4-411
Parity Generation, PAL(48-55)	4-412
Parallel Adder Half-Sum Checking Logic, PA(48-55)	4-413
Parallel Adder Full-Sum Checking Logic, PA(48-55)	4-414
Parallel Adder Excess 6 Logic	4-415
Parallel Adder Set-Condition-Code Logic	4-416
Group 6: Status and Control Triggers	
STAT B Logic	4-501
Group 7: SCI	
SCI Request Sensing and Gating Logic	4-601
Address Decode and Gating Logic	4-602
SCI Control Logic for CE Clock	4-603
Invalid Address and Frame Stopped Logic (2 Sheets)	4-604
Storage Timeout Logic	4-605
Error Handling Logic	4-606
PSBAR Step Control Logic	4-607
PSBAR Operations	4-608
Page Control Logic and Timing	4-609
SAB Parity Conversion Logic	4-610
Detailed SCI Functional Sequence (2 Sheets)	4-611
Servicing of Storage Requests in Single-Cycle Mode	4-612
OPERATIONS	
Group 1: I-Fetch	
Operand Prefetching During End Op	5-1
Instruction Requests During End Op	5-2
Instruction Requests During Early End Op	5-3
Branch Requests	5-4
Selection of I-Fetch Sequence	5-5
RR I-Fetch	5-6
One-Cycle RR I-Fetch	5-7
Two-Cycle RR I-Fetch	5-8
RX I-Fetch	5-9
One-Cycle RX, RS, and SI I-Fetch	5-10
Two-Cycle Indexed RX I-Fetch	5-11
Two-Cycle Non-Indexed RX, RS, and SI I-Fetch	5-12
RS and SI I-Fetch	5-13
SS I-Fetch (2 Sheets)	5-14
I-Fetch Sequencers (2 Sheets)	5-15
Block I-Fetch Trigger	5-16
Timer Exceptional Condition	5-17
CPU Store in Progress Exceptional Condition	5-18
Machine Check Interruption	5-19
Non-Branch Setting of Interrupt Code Triggers	5-20
SPEC Y-Branch Setting of Interrupt Code Triggers	5-21
Program Interruption	5-22
Supervisor Call Interruption	5-23
External Interruption	5-24
I/O Interruption (2 Sheets)	5-25
Common Interruption Routine	5-26
Manual Control Exceptional Conditions	5-27
Program Store Compare Exceptional Condition	5-28
Invalid Instruction Address Test Exceptional Condition (2 Sheets)	5-29
Test for Q-Register Refill Exceptional Condition	5-30
Group 2: Fixed-Point Instructions	
Load, LR (18); Load, L (58)	5-101
Load Halfword, LH (48)	5-102
Load and Test, LTR (12)	5-103
Load Complement, LCR (13)	5-104
Load Positive, LPR (10)	5-105
Load Negative, LNR (11)	5-106
Load Multiple, LM (98)	5-107
Fixed-Point Add-Type Instructions (2 Sheets)	5-108
Fixed-Point Multiply (3 Sheets)	5-109
Fixed-Point Divide (6 Sheets)	5-110
Convert to Binary, CVB (4F) (2 Sheets)	5-111
Convert to Decimal, CVD (4E)	5-112
Store, ST (50)	5-113
Store Halfword, STH (40)	5-114
Store Multiple, STM (90) (2 Sheets)	5-115
Shift Left Single, SLA (8B) (2 Sheets)	5-116
Shift Left Double, SLDA (8F) (4 Sheets)	5-117
Shift Right Single, SRA (8A) (3 Sheets)	5-118
Shift Right Double, SRDA (8E) (4 Sheets)	5-119
Group 3: Floating-Point Instructions	
Save Signs and Insert Sign Functions, and CC Setting	5-201
Load, LER (38) - Short Operands; Load, LDR (28) - Long Operands	5-202
Load, LE (78) - Short Operands; Load, LD (68) - Long Operands	5-203
Load Positive, LPER (30); Load Negative, LNER (31); Load and Test, LTER (32); Load Complement, LCER (33) - Short Operands	5-204
Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) - Long Operands	5-205
Floating-Point Add, Subtract, and Compare - Short Operands (5 Sheets)	5-206
Floating-Point Add, Subtract, and Compare - Long Operands (5 Sheets)	5-207
Halve, HER (34) - Short Operands	5-208
Halve, HDR (24) - Long Operands	5-209
Floating-Point Multiply Data Paths	5-210
Floating-Point Multiply, Short Operands (4 Sheets)	5-211
Floating-Point Multiply, Long Operands (4 Sheets)	5-212
Floating-Point Divide Data Paths	5-213
Floating-Point Divide, Short Operands (4 Sheets)	5-214
Floating-Point Divide, Long Operands (5 Sheets)	5-215
Store, STE (70) - Short Operands; Store, STD (60) - Long Operands	5-216
Group 4: Decimal Instructions	
GIS for Decimal Add, Subtract, and Compare	5-301
True Add Sequence for Decimal Add, Subtract, and Compare (3 Sheets)	5-302
Complement Add Sequence for Decimal Add, Subtract, and Compare (3 Sheets)	5-303
Zero and Add (4 Sheets)	5-304
Decimal Multiply (7 Sheets)	5-305
Decimal Divide (9 Sheets)	5-306
GIS for Pack, Unpack, and Move With Offset	5-307
Pack, Not Word Overlap Sequence	5-308
Pack, Word Overlap Sequence	5-309
Unpack, Not Word Overlap Sequence	5-310
Unpack, Word Overlap Sequence	5-311
Move With Offset, Not Word Overlap Sequence	5-312
Move With Offset, Word Overlap Sequence	5-313
Group 5: Logical Instructions	
GIS for Logical Instructions	5-401
Logical Move Instructions	5-402
Logical Compare Instructions	5-403
Logical AND Instructions	5-404
Logical OR Instructions	5-405
Logical Exclusive-OR Instructions	5-406
Test Under Mask, TM (91)	5-407
Insert Character, IC (43); Store Character, STC (42)	5-408
Load Address, LA (41)	5-409
Translate, TR (DC); Translate and Test, TRT (DD)	5-410
Edit, ED (DE); Edit and Mark, EDMK (DF)	5-411
Logical Shift Instructions	5-412
Group 6: Branching Instructions	
Branch On Condition, BCR (07); BC (47) (2 Sheets)	5-501
Branch and Link, BALR (05) (2 Sheets)	5-502
Branch and Link, BAL (45) (2 Sheets)	5-503
Branch On Count, BCTR (06); BCT (46) (2 Sheets)	5-504

Branch on Index High, BXH (86); Branch on Index Low or Equal, BXLE (87) (3 Sheets)	5-505
Execute, EX (44) (2 Sheets)	5-506

Group 7: Status Switching Instructions

Load PSW, LPSW (82)	5-601
Set Program Mask, SPM (04)	5-602
Set System Mask, SSM (80)	5-603
Supervisor Call, SVC (0A)	5-604
Set Storage Key, SSK (08)	5-605
Insert Storage Key, ISK (09)	5-606
Write Direct, WRD (84)	5-607
Read Direct, RDD (85)	5-608
Diagnose (83) (3 Sheets)	5-609

Group 8: I/O Instructions

I/O Instructions	5-701
------------------	-------

Group 9: Multiple Computing Element Instructions

Load Identity, LI (0C)	5-801
Insert ATR, IATR (0E)	5-802
Delay, DLY (0B)	5-803
Store PSBAR, SPSB (A0)	5-804
Load PSBAR, LPSB (A1)	5-805
Move Word, MVW (D8) (3 Sheets)	5-806
Start I/O Processor, SIOP (9A)	5-807
Set Address Translator, SATR (0D), Execution in Issuing CE (6 Sheets)	5-808
Set Address Translator, SATR (0D), Execution in Receiving CE (3 Sheets)	5-809
Set Configuration, SCON (01) (6 Sheets)	5-810
Test and Set, TS (93)	5-811

Group 10: Display Instructions

Repack Symbols, Simplified Flow Chart	5-901
Repack Symbols, RPSB (0F) (21 Sheets)	5-902
Convert and Sort Symbols, CSS (02) (10 Sheets)	5-903
Convert Weather Lines, Simplified Flowchart	5-904
Convert Weather Lines, CVWL (03) (9 Sheets)	5-905
Load Chain, LC (52)	5-906

MANUAL CONTROLS AND MAINTENANCE FEATURES

Group 1: 7201-02 CE Console Controls

CE Control Panel (2 Sheets)	6-1
CE Roller Switch Indicators (2 Sheets)	6-2
Pushbutton Signal Generation (2 Sheets)	6-3
Stop Loop Routine (2 Sheets)	6-4
Stop Loop Monitored Pushbutton Gating	6-5
Stop, Manual, Address Compare Triggers, and Block Interrupt Latch (2 Sheets)	6-6
CE Machine Reset and Force Address	6-7
System Operation: IPL or PSW Restart	6-8A
Subsystem Operation: IPL or PSW Restart	6-8B
Common Routine: IPL or PSW Restart (2 Sheets)	6-9

STORAGE SELECT Switch Gating	6-10
DEFEAT INTERLEAVING Switch Gating	6-11
RATE Switch Logic	6-12
Instruction Step Routine	6-13
Single-Cycle and Single-Cycle-Inhibit Routine	6-14
Repeat Instruction Switch Logic	6-15
Repeat Instruction Switch Routine	6-16
ROS TRANSFER and REPEAT ROS ADDRESS Switch Gating	6-17
Storage Ripple Loop (Store and Display) Routine	6-18
Wait State Gating	6-19
Wait State Microprogram Routine	6-20
Disable Interval Timer Logic	6-21
CE Check Control and Inhibit CE Hardstop Switches, Logic and Error Controls	6-22
Pulse Mode Controls	6-23
Pulse Mode Operation	6-24
LOG OUT Pushbutton Logic	6-25
SCAN MODE, ROS/PROC/FLT Switch Logic	6-26
FLT BACKSPACE Pushbutton Logic and Flow	6-27
1052 Adapter Unit	6-28*
1052 Adapter Initial Selection - Read, Write, Sense	6-29*
1052 Adapter Data Transfer - Write	6-30*
1052 Adapter Data Transfer - Read	6-31*
1052 Adapter Ending Sequence	6-32*
1052 Adapter Sense and Status Bytes	6-33*

Group 2: Maintenance Features

Scan Data and Control	6-101
Scan Clock	6-102
FLT Clock	6-103
Scan Counter Latches and Decrementer	6-104
Scan Storage Address Generator	6-105
FLT Counter Decrementing	6-106
Scan-Out Bus Data Flow	6-107
Logout Control Logic	6-108
Scan-Out Path For One Bit	6-109
Maintenance Mode Stop Clock Logic	6-110
Scan Control Triggers	6-111
Scan Control of ROS Microbranching	6-112
CE Scan/IOCE Interface	6-113
Logout Sequence (2 Sheets)	6-114
ROS Test Sequence (5 Sheets)	6-115
FLT Sequence (5 Sheets)	6-116
CE Logword Formats (3 Sheets)	6-117
SE Logword Formats	6-118
DE Logword Formats	6-119

Group 3: DE Wrap Operation

DE Wrap Bus Controls	6-201
----------------------	-------

INDEX	X-1
-------	-----





*Note: 1052 Adapter is used only with the 9020E configuration.


ABBREVIATIONS


ABC	AB register byte counter
ac	alternating current
ACR	Automatic Carrier Return
adr	address, addressed, addressing
ALD	automated logic diagram
ALTN	Alternate
amp	ampere
APSA	alternate preferential storage area
ASC	address store compare
ATC	air traffic control
ATN	alternate test number
ATR	address translation register
Attn	attention
Aux	Auxiliary Magnet
BCD	binary-coded decimal
BCU	bus control unit (alternate terminology for SCI)
BL	blink
BR	brightness
BSM	basic storage module
C	capacitor
CAS	control automation system
CAW	channel address word
CB	circuit breaker
CC	condition code, also Configuration Console
CCC	Central Computer Complex
CCR	configuration control register
CCW	channel command word
CE	Computing Element
Characteristic	Characteristic
CLD	control automation system logic diagram
Cmd	command
CPU	Central Processing Unit (alternate terminology for CE)
CR	diode or Carrier Return
CROS	capacitive read-only storage
CSW	channel status word
CT	conditional terminate
CTC	channel-to-channel
CU	Control Unit
CVG	Character Vector Generator

DA	dash
DAR	diagnose accessible register
DARM	diagnose accessible register mask
DAU	Data Adapter Unit
dc	direct current
DCP	Display Channel Processor
DE	Display Element
dec	decimal
dec div	decimal divide
dec ovflo	decimal overflow
DG	Display Generator
Disc	disconnect
dly	delay
Dply	display
dsbl	disable
DX	first byte in a series of destination bytes
DX+1	second byte in a series of destination bytes
DX+2	third byte in a series of destination bytes
ELC	element check
end op	end operation
EOB	end of block
EOL	End-of-Line
EPO	emergency power off
ERSLT	expected result
EXC	Executive Control Program
exp ovflo	exponent overflow
exp unflo	exponent underflow
F	fuse
FEMDM	Field Engineering Maintenance Diagrams Manual
FEMI	Field Engineering Manual of Instruction
FEMM	Field Engineering Maintenance Manual
FETOM	Field Engineering Theory of Operation Manual
fix-pt ovflo	fixed-point overflow
FLT	fault locating test
flt-pt div	floating-point divide
FMN	Format New
FMTO	Format Old
FMTW	Format Weather
FPR	Floating-point register
frac	fraction

GIS	general initialization sequence	PSBAR	preferential storage base address register
GPR	general-purpose register	PSW	program status word
		PVD	Plan View Display
hex	hexadecimal	R	resistor
Hz	Hertz	RCU	Reconfiguration Control Unit
IC	instruction counter	reg	register
ICR	inhibit carrier return	RKM	Radar Keyboard Multiplexor
IDES	inhibit display element stop	ROS	read-only storage
I-Fetch	instruction fetching	ROSAR	read-only storage address register
ILC	instruction length code	ROSBR	read-only storage backup register
ILOS	inhibit logout stop	ROSDR	read-only storage data register
Init	initial	RST	Reset
I/O	input/output		
IOCE	Input/Output Control Element	SAA	serial adder A-side
IPL	initial program load	SAB	storage address bus, also serial adder B-side
		SAL	serial adder latch
K	kilo; also relay	SATR	set Address Translation Register
kHz	kilohertz	SBA	serial adder bus A
		SBB	serial adder bus B
LAB	logical address bus	SC	System Console
LADS	Logic Automation Documentation System	SCI	storage control interface
LAL	local storage address latches	SCON	set Configuration Control Register
LAR	local storage address register	SCOPEX	scoping index
LC	lower case	SCR	silicon-controlled rectifier
LF	line feed	SDBI	storage data bus in
LOS	logout stop	SDBO	storage data bus out
LS	local store	SE	Storage Element
LSWR	local storage working register	Sel	select
		Serv	service
MACH	maintenance and channel (storage)	signif	significance
max	maximum	SLT	solid logic technology
MC	machine check	SMMC	system maintenance monitor console
MCW	maintenance control word	SMS	standard modular system
mHz	megahertz	SOROS	scan out read-only storage
MMSC	maintenance mode stop clock	spec	specification
Mple	Multiple	SRL	Systems Reference Library
MPR	multiplier	SSU	storage switching unit
MPX	multiplex	STAT	status trigger
ms	millisecond	STC	ST register byte counter
		stg	storage
NDT	new descriptor tables	SU	switch unit
no op	no operation	sync	synchronizing
NRM	new refresh memory		
NRMA	new refresh memory address	T	transformer
ns	nanosecond	TC	time clock (interval timer)
		TCU	tape control unit
OBS	on battery signal	T(DX)	table byte specified by DX
ODT	old descriptor tables	T(DX+1)	table byte specified by DX+1
op code	operation code	TIC	transfer in channel
oper	operation	TN	test number
opr	operand	T/R	tilt/rotate
ORM	old refresh memory	TU	tape unit
ORMA	old refresh memory address		
OTC	out of tolerance check	uc	upper case
		uf	microfarad
P	parity	usec	microsecond
PAA	parallel adder A-side	UT	unconditional terminate
PAB	parallel adder B-side		
PAL	parallel adder latch	V	volt
PB	pushbutton	VFL	variable-field length
pf	picofarad	VFR	visual flight rules
PK	power contactor		
PP	partial product	Xlat	translate
PQ	partial quotient		
priv oper	privileged operation	≥	greater than or equal to
proc	process	≤	greater than or equal to
prog	program	≥	less than or equal to
PROSAR A	previous read-only storage address register A	≤	less than or equal to
PROSAR B	previous read-only storage address register B	=	equal to
prot	protection	≠	not equal to
PS	power supply	&	and
PSA	preferential storage address		
PSBA	preferential storage base address		







A

B

C

D

E

F

G

H




Diagram 1-2. ROS Test Flowchart (Sheet 1 of 3)




Diagram 1-2. ROS Test Flowchart (Sheet 2 of 3)

A

B

C


D

E

F

G

H



Resistance Readings

Condition	From Sense Amp Input to	Resistance
Normal	DC return. Any other sense amp input. Any drive/balance line.	16.5 ohms 33.0 ohms Open
Sense - sense line short	DC return. Input of sense amp to which it is shorted. Any other sense amp input. Any drive/balance line.	8.25 ohms 0 ohm 24.75 ohms Open
Sense - DC return short	DC return. Any other sense amp input. Any drive/balance line.	0 ohm 16.5 ohms Open
Sense - drive/balance line short	DC return. Drive/balance line to which it is shorted. Any drive/balance line in same or opposite plane, except line to which it is shorted. Any drive/balance line not in same or opposite plane.	16.5 ohms 0 ohm 200 ohms plus short resistance Open

Diagram 1-2. ROS Test Flowchart (Sheet 3 of 3)

A

B

C

D

E

F

G

H




Diagram 1-3. FLT Flowchart

A

B

C

D

E

F




Diagram 3-1. Fixed Point Instruction Data Flow

G

H




Diagram 3-2. Floating-Point Instruction Data Flow




Diagram 3-3. Decimal and Logical Instruction Data Flow

A

B

C

D

E

F




Diagram 3-4. Branching Instruction Data Flow

G

H




Diagram 3-5. Status Switching Instruction Data Flow

2

3

4

5

6




Diagram 3-6. Input/Output Instruction Data Flow




Diagram 3-7. Multiple Computing Element Instruction Data Flow




Diagram 3-8. Display Instruction Data Flow




Diagram 4-1. Clock Control Logic

Notes:

1. Assume, for this diagram, no delay in the logic blocks except for 10 ns in inverters.
 2. Heavy portion of timing signals indicates the active portion for the signal function.
- * Activated by switch or internal triggers, ALD KW081.
 - ** To SCI request sensing logic (Diagram 4-601) and SCI control logic for CE clock (Diagram 4-603).
 - † Inverter block is part of logic block.
 - ‡ Adjust time delay to provide 80-ns clock, 120-ns not-clock to logic gates.

A

B

C


D

E


F

G

H



Ideal Waveform At Output Of Each AND After Inversion:



Notes:

1. Heavy portion of timing signals indicates the active portion for the signal function.
2. The two letter notation within the AND's is the block serial number on ALD KC021.

† Inverter block is part of logic block.

Diagram 4-2. Reference Oscillator




Diagram 4-3. CE Clock Signal Generator

A

B

C

D

E

F

G

H




Diagram 4-101. ROSAR (0-5) Logic




Diagram 4-102. ROSAR (6-9) Logic




Diagram 4-103. ROSAR (10) Logic




Diagram 4-104. ROSAR (11) Logic




Diagram 4-105. ROS Addressing and Data Flow (Sheet 1 of 2)






Diagram 4-105. ROS Addressing and Data Flow (Sheet 2 of 2)




Array Drivers
3 through 18
Not Shown

Diagram 4-106. Array Drivers


A




B




C



D



E



Note: Initially, ROSDR is set to all 1's; a 0 in a sense latch position resets the corresponding ROSDR position.
 † Only up during scan operations.

Diagram 4-107. ROS Data Register

F

G

H




Diagram 4-201. Q-Register B-Field Transfer Controls




Diagram 4-202. R-Register Transfer to LAL




Diagram 4-203. E-Register Incrementer, Bits 14 and 15




Diagram 4-204. E-Register Parity Prediction after Incrementing




Diagram 4-205. Parity Adjustment for IC (21, 22) Stepping




Diagram 4-206. S-Register, Bits 15 and 16




Diagram 4-207. AB Byte Counter




Diagram 4-208. ST Byte Counter




Diagram 4-209. Mark Trigger Logic





Diagram 4-210. CCR Output Logic and Control Paths (Sheet 1 of 3)



7201-02 FEMDM (7/70) 4-210, SH 2

Diagram 4-210 CCR Output Logic and Control Paths (Sheet 2 of 3)






Diagram 4-210. CCR Output Logic and Control Paths (Sheet 3 of 3)


E

2 3 4 5 6 7 8 9

RPSB Instruction



CVWL Instruction



Notes:

- To trace the origin of a mixer output bit: (1) select chart for specific instruction, RPSB or CVWL; (2) if RPSB is selected, refer to FMTO or FMTN portion of chart; (3) find bit to be traced in XY register and; (4) follow the line up to the micro-order being issued. For example, assume an RPSB instruction and an FMTN micro-order and assume bit 8 is to be traced. Refer to the RPSB instruction chart, FMTN portion, XY register. Find bit 8 in the XY register and follow the line up to the specific micro-order. If the specific micro-order is an FMTN-7, bit 8

originates from bit 40 of the LM-register. Note also that FMTN-0, 5, and 6 do not set bit 8 and that FMTN-1 and 2 set bit 8 from the input bit 8 in the LM register.

- Parity for all XY bytes is predicted from LM data parity and LM parity bits.
- XY register is reset on receipt of either FMTO; FMTN-1, -2, -7; or FMTW-0.

Legend:

- FO = Bit forced to 0
- F1 = Bit forced to 1
- BR = Brightness bit
- BL = Blink bit
- S = Symbol size
- DA = Dash
- DL = Dash length

ΔYS = Sign of ΔY2
 ΔXS = Sign of ΔX2
 C0 = Character at major position
 C1 = Character at secondary position
 * = Not used




Diagram 4-211. LM to XY Reformatting via Mixer (Sheet 2 of 2)




Diagram 4-212. XY Register Parity Prediction Logic




Diagram 4-213. Select Register - Select Signal Generation and Response Reset




Diagram 4-301. Local Storage Read/Write Controls




Diagram 4-302. 9020 Out Bus to LS Data Bus Gating Logic

Note: LS register 1-24 are similar to register 0.




Diagram 4-303. LS Bus Parity Generation or Check




Diagram 4-401. Serial Adder Input Bus Logic

E




Diagram 4-402. Carry Lookahead Logic, SAL(0-3)




Diagram 4-403. Decimal Add 6 Logic


A

B

C

D

E



†ROS Micro-order

Diagram 4-404. Decimal Correction Logic For SAL (0-3)

F

G

H






Diagram 4-405. Invalid Digit Logic



†ROS Micro-order

Diagram 4-406. Logical Functions, SAL (0)



†ROS Micro-order
Note: Shaded area indicates additional controls for decimal operations only.

Diagram 4-407. Serial Adder Parity Predict Logic






Diagram 4-408. Serial Adder Product-Quotient Bit Logic



A. T-Field Gate Control Trigger;
 'B' Micro-order (1011);
 Dec-order T11;
 Gate B(32-63) to Parallel
 Adder B-Side (32-63).

D



B. U-Field Gate Control Trigger;
 '+T' Micro-order (1110);
 Dec-order U13;
 Gate T(32-63) to Parallel
 Adder A-side (32-63).

Diagram 4-409. Gate Control Triggers for 'B + T' Micro-order

F

G

H




Diagram 4-410. Parallel Adder Bit-Position Logic (Bit 47)

A

B

C

D

E

F

G

H





Diagram 4-411. Parallel Adder Carry Lookahead Logic

A

B

C




A. Parity Predict, PAL(48-51)

D

E

F



B. Parity Latch-Shifter Logic, PAL(48-55)

Diagram 4-412. Parity Generation, PAL (48-55)

G

H




Diagram 4-413. Parallel Adder Half-Sum Checking Logic, PA (48-55)

A

B

C

D




Diagram 4-414. Parallel Adder Full-Sum Checking Logic, PA(48-55)


E

F

G


H

A



Gate excess 6 to PAB positions 33,34; 37,38;
41,42; 45,46; 49,50; 53,54; 57,58
in a similar manner.


B



†ROS Micro-order

C Diagram 4-415. Parallel Adder Excess 6 Logic

D



†ROS Micro-order

Note: This diagram illustrates how the condition codes are set; it is not intended to be a detailed diagram.

E

Diagram 4-416. Parallel Adder Set-Condition-Code Logic

F

G

H





Diagram 4-501. STAT B Logic



To Storage





Diagram 4-602. Address Decode and Gating Logic



- Notes:
1. CPU Clock times are developed from 'CPU clock to BCU' signal (Diagram 4-1).
 2. Sequence in which sequences are stepped varies with request being processed (see ALDs M8211 and M8221):
 - a. 4-cycle fetch: 'CPU 2' trigger, 'CPU 2' latch, 'CPU 3' trigger, 'CPU 3' latch, 'CPU 4' trigger, 'CPU 4' latch, 'CPU 5' trigger, 'CPU 5' latch.
 - b. 3-cycle fetch: 'CPU 2' trigger, 'CPU 2' latch, 'CPU 3' trigger, 'CPU 4' latch, 'CPU 5' trigger, 'CPU 5' latch.
 - c. Store or set key: 'CPU 2' trigger, 'CPU 2' latch, 'CPU 3' trigger.
 - d. Insert key: 'CPU 5' trigger, 'CPU 5' latch.
 3. Conditions that stop CE clock are:
 - a. 'CPU 2' latch is set.
 - b. Insert-key operation.

Diagram 4-603. SCI Control Logic for CE Clock

A

B

C

D

E




Diagram 4-604. Invalid Address and Frame Stopped Logic (Sheet 1 of 2)

A

B

C

D

E

F

G

H






Diagram 4-604. Invalid Address and Frame Stopped Logic (Sheet 2 of 2)



Notes:

1. 'Storage timeout' is activated if 'select outstanding' remains active through two '60-cycle pulses'.
2. 'Select outstanding' may come at any time; the example shown is for the least amount of time necessary to set 'storage timeout'.
3. 'Select outstanding' is deactivated by 'accept' from storage.

Diagram 4-605. Storage Timeout Logic






Diagram 4-606. Error Handling Logic



Logical PSBAR	9	10	11	12	ATR Slot Decode	PSBAR Counter	9	10	11	12
0	0	0	0	0	Slot 1 Bits 0-3		0	0	0	1
0	0	0	1	0	Slot 2 Bits 4-7		0	0	1	0
0	0	1	0	0	Slot 3 Bits 8-11		0	1	0	0
0	1	0	0	0	Slot 4 Bits 12-15		0	1	0	0
0	1	0	1	0	Slot 5 Bits 16-19		0	1	1	0
0	1	1	0	0	Slot 6 Bits 20-23		0	1	1	0
0	1	1	1	0	Slot 7 Bits 24-27		1	0	0	0
1	0	0	0	0	Slot 8 Bits 28-31		1	0	0	0
1	0	0	0	1	Slot 9 Bits 32-35		1	0	0	1
1	0	0	1	0	Slot 10 Bits 36-39		0	0	0	0



Physical PSBAR	9	10	11	12	CCR	Box Tag Decode
0	0	0	0	1	Bit 8	Frame 1 Valid
0	0	1	0	0	Bit 9	Frame 2 Valid
0	0	1	1	0	Bit 10	Frame 3 Valid
0	1	0	0	0	Bit 11	Frame 4 Valid
0	1	0	1	0	Bit 12	Frame 5 Valid
0	1	1	0	0	Bit 13	Frame 6 Valid
0	1	1	1	0	Bit 14	Frame 7 Valid
1	0	0	0	0	Bit 15	Frame 8 Valid
1	0	0	1	0	Bit 16	Frame 9 Valid
1	0	1	0	0	Bit 17	Frame 10 Valid

Main Storage Select Switch	4	5	6	7	Switch Decode
0	0	0	0	1	Decode SE1
0	0	1	0	0	Decode SE2
0	0	1	1	0	Decode SE3
0	1	0	0	0	Decode SE4
0	1	0	1	0	Decode SE5
0	1	1	0	0	Decode SE/DE6
0	1	1	1	0	Decode SE/DE7
1	0	0	0	0	Decode SE/DE8
1	0	0	1	0	Decode SE/DE9
1	0	1	0	0	Decode SE/DE10

Diagram 4-607. PSBAR Step Control Logic




Diagram 4-608. PSBAR Operations





Diagram 4-609. Page Control Logic and Timing




Diagram 4-610. SAB Parity Conversion Logic




Diagram 4-611. Detailed SCI Functional Sequence (Sheet 1 of 2)




Diagram 4-611. Servicing of Storage Requests in Single-Cycle Mode (Sheet 2 of 2)




Diagram 4-612. Servicing of Storage Requests in Single-Cycle Mode




Diagram 5-1. Operand Prefetching During End Op




Diagram 5-2. Instruction Requests During End Op

DIAGRAM 5-2. INSTRUCTION REQUESTS DURING END OP




Diagram 5-3. Instruction Requests During Early End Op




Diagram 5-4. Branch Requests




Diagram 5-5. Selection of I-Fetch Sequence

A

B

C

D

E

F

G

H





Diagram 5-6. RR I-Fetch



Note: Numbers in circles refer to timing chart below.

A

B

C

D

E

F

G

H




Diagram 5-7. One-Cycle RR I-Fetch







Diagram 5-8. Two-Cycle RR I-Fetch



• RX Format



• Purpose:

1. Transfer 1st operand to S and T.
2. Compute address of 2nd operand and transfer to D.
3. Request 2nd operand from main storage (see Note 3).

• Initial conditions if I-Fetch is not blocked:

1. 1st halfword of instruction is transferred to E; 2nd halfword is in Q.
2. Contents of LS register specified by B2 are transferred to T.

Notes:

1. IC Incrementing and Q to R Transfer:

Conditions at End Op		Incremented IC(21, 22)	Next Op-Code Word Transferred to R From:
IC(21, 22)	Position in Q		
00		10	Q(32-47)
01		11	Q(48-63)
10		00	Not Yet in Q
11		01	Q(16-31)

† Q-register refill is requested by end-op word; Q-register refill priority does not result if RX is indexed and request is issued two cycles early.

2. Incrementing of IC, transfer of Q to R, and the refilling of Q are inhibited if 'execute in progress' trigger is set.

3. 'RESET' micro-order:

- a. Inhibits setting of 'D sync' latch if LA, STC, STH, or unsuccessful BC.
- b. Sets 'IC sync' latch if unsuccessful BC.
- c. Resets STAT's, Edit controls, STC, and ABC.
- d. Sets LAR(0) if floating-point instruction.

4. I-Fetch sequencers 1 and 3 gate SDBO to Q during 2nd execution cycle, and transfer Q(0-15) to R if IC(21, 22) = 10 during previous end op.

Diagram 5-9. RX I-Fetch





Diagram 5-10. One-Cycle RX, RS, and SI I-Fetch







Diagram 5-11. Two-Cycle Indexed RX I-Fetch






E Diagram 5-12. Two-Cycle Non-Indexed RX, RS, and SI I-Fetch

F

G

H



- Purpose:
1. Transfer contents of LS register specified by E(8-11) to S and T. (This is 1st operand for RS instructions only.)
 2. Compute address of storage operand and transfer to D. (For RS instructions, this is address of 2nd operand.)
 3. Request operand from main storage (see Note 3).

- Initial conditions if I-Fetch is not blocked:
1. First halfword of instruction is transferred to E; 2nd halfword is in Q.
 2. Contents of LS register specified by B field are transferred to T.

Notes : 1. IC Incrementing and Q to R Transfer:

Conditions at End Op		Incremented IC(21,22)	Next Op-Code Word Transferred to R From:
IC(21,22)	Position in Q		
00		10	Q(32-47)
01		11	Q(48-63)
10		00	Not Yet in Q
11		01	Q(16-31)

†Q-register refill requested by end-op word; Q-register refill priority does not result if shift instruction is being fetched and request is issued two cycles early.

2. Incrementing of IC, transferring of Q to R, and setting of I-Fetch sequencers are inhibited if 'execute in progress' trigger is set.
3. 'RESET' micro-order:
 - a. Inhibits setting of 'D sync' trigger if fetching MVI, STM, TS, shift, or I/O instruction.
 - b. Resets '3-cycle request' trigger (causing 4-cycle request) if fetching BXH or BXLE instruction.
 - c. Resets STAT's, Edit controls, STC, and ABC.
4. I-Fetch sequencers 1 and 3 gate SDBO to Q during 2nd execution cycle, and transfer Q(0-15) to R if IC(21,22) = 10 during previous end op.

Diagram 5-13. RS and SI I-Fetch

1st I-Fetch Cycle

No Interruption or Exceptional Condition Pending

Increment IC(21, 22) by 3.

IC(21) = 0

Set 'gate I-Fetch invalid address' trigger.

Initiates testing of address of next instruction.

B1 = 0

Transfer D1 in Q to D.

Add D1 to base address (in T) and transfer result to D.

2nd Cycle

Perform 1st step of ASC test (see Note).

IC(21, 22)

End-Op Setting 10 Present Setting 01

11 10

00 11

01 00

Transfer next op-code halfword from Q to R.

Transfer next op-code halfword from Q to R.

Transfer contents of LS per B2 to S.

STAT D is set if B2 = 0.

E(0-3) = 1111

Add E(8-11) (L1 field) to D and transfer result to T and D.

Add E(8-15) (LL field) to D and transfer result to T.

Gate new instructions from SDBO to Q.

Includes last halfword of this instruction.

IC(21, 22) = 10 now

Issue 4-cycle request per D for 1st operand.

A


B

C

3rd Cycle

Diagram 5-14. SS I-Fetch (Sheet 1 of 2)

SS Format:




Purpose:

1. Transfer op-code halfword of next instruction to R; update IC and place into LSWR.
2. Transfer computed address of 1st operand (destination) per instruction class to D; request destination operand from main storage (gated into CPU during 2nd execution cycle):
 - a. Lowest destination address for logical instructions = base address (per B1) + D1.
 - b. Highest destination address for decimal instructions = base address (per B1) + D1 + L1.
3. Transfer computed address of 2nd operand (source) to IC and T. Lowest source address = base address (per B2) + D2.
4. Perform ASC test (and invalid instruction address test if complete instruction is in Q).


Initial conditions if I-Fetch is not blocked:

1. Contents of Q per setting of IC(21, 22) during preceding end of cycle:



2. First halfword of instruction is transferring to E.
3. Base address (per B1) is in T.
4. Main storage request for more instructions was generated per IC during preceding end op if 'execute in progress' trigger is not set and IC(21) = 0 (4-cycle) or if IC(21, 22) = 10 (3-cycle). (Branch end op tests D instead of IC.)

Note: Details of 1st step of ASC test:






Diagram 5-14. SS I-Fetch (Sheet 2 of 2)





Diagram 5-15. I-Fetch Sequences (Sheet 1 of 2)



Notes: 1. $X = Z \cdot \text{Not IF2}$, where Z is defined in Note 3.
 $Y = [\text{Not (Predecode branch + Predecode SS + Execute)}] \cdot [D21, 22 = 10 + (D21, 22 = 01 \cdot \text{Predecode not RR})]$.

2. Also, gate Q(0-15) to R(0-15) if IC(21, 22) = 00 (ALD DR071).

3. $Z = [\text{Not (Predecode branch + Predecode SS + Execute)}] \cdot [IC21, 22 = 10 + (IC 21, 22 = 01 \cdot \text{Predecode not RR})]$.

These actions are inhibited by 'block I-Fetch' trigger.

B. I-Fetch Sequencer Timing Chart

Diagram 5-15. I-Fetch Sequencers (Sheet 2 of 2)





Diagram 5-16. Block I-Fetch Trigger

• Timer format, location 50 (hex):



Bits 21 and 23 are decremented with 60 Hz line frequency.
Bit 0 (sign)=0 if positive; 1 if negative (2's complement form)






Diagram 5-17. Timer Exceptional Condition

A



B



D



Diagram 5-18. CPU Store In Progress Exceptional Condition

E


F

G

H



G Diagram 5-19. Machine Check Interruption



Non-Branch Cause of Program Interruption	Interrupt Code Triggers Set							
	128	64	32	16	8	4	2	1
Operation	0	0	0	0	0	0	0	1
Protection	0	0	0	0	0	1	0	0
Addressing	0	0	0	0	0	1	0	1
Specification	0	0	0	0	0	1	1	0
Data	0	0	0	0	0	1	1	1
Fixed-point overflow	0	0	0	0	1	0	0	0
Fixed-point divide	0	0	0	0	1	0	0	1
Decimal overflow	0	0	0	0	1	0	1	0
Decimal divide	0	0	0	0	1	0	1	1
Exponent overflow	0	0	0	0	1	1	0	0
Exponent underflow	0	0	0	0	1	1	0	1
Significance	0	0	0	0	1	1	1	0
Floating-point divide	0	0	0	0	1	1	1	1
IOCE 3 PSA lockout	0	0	0	1	0	0	0	0
IOCE 2 PSA lockout	0	0	1	0	0	0	0	0
IOCE 1 PSA lockout	0	1	0	0	0	0	0	0
Logout stop	1	0	0	0	0	0	0	0

Diagram 5-20. Non-Branch Setting of Interrupt Code Triggers

A

B

C

D


E

F

G


H

† Inst A, B, C = 111 for LPSW, Diagnose, CVB, CVD, and RX Floating-Point Long Instructions.
 Inst A, B, C = 011 for STM, LM, RX Fixed-Point Full Word, and RX Floating-Point Short Instructions.
 Inst A, B, C = 001 for EX and RX Fixed-Point Halfword Instructions.



Note: Storage address is tested for specification violation off of PAL unless Q is being refilled by end-op word other than 2-cycle EEOP.

Diagram 5-21. SPEC Y-Branch Setting of Interrupt Code Triggers



See Diagrams 5-20 and 5-21 for conditions that set 'interrupt code' triggers




Diagram 5-22. Program Interruption

A

B

C


D

E


F

G

H



• RR Format:



• Conditions at start of execution:

1. Instruction is in E.
2. 1st operand (not used) is in A, B, and D.
3. 2nd operand (not used) is in S and T.




Diagram 5-23. Supervisor Call Interruption

$$\text{Gate} = [(\text{Not NEOP or Not BEOP}) \cdot \text{Not Priority 2}] + (\text{External Priority} \cdot \text{Not Priority 2}) + [\text{External Priority} \cdot (\text{NEOP or BEOP})]$$






Diagram 5-24. External Interruption



E Diagram 5-25. I/O Interruption (Sheet 1 of 2)




Diagram 5-25. I/O Interruption (Sheet 2 of 2)

A

B

C

D

E

F

G

H

Diagram	Interruption Cause
5-19	Machine check
5-22	Program
5-23	Supervisor Call
5-24	External

QU001

Complete assembly of old PSW in ST.

IC(21, 22) = 11

350

Transfer IC minus 8 to T(40-63) via parallel adder.

351

Transfer IC minus 16 to T(40-63) via parallel adder.

IOCE Mch Ck Error

No

Transfer PSW register to S(0-15) and T(32-39)

Yes

Diagram 5-25
I/O Interruption

Store old PSW.

Issue 4-cycle storage request per D.

Inhibit storage protection.

Set mark 0-7 triggers.

B50

Issue resets.

Reset triggers that caused this interruption.

Performed by 'PSW → ST', '0 → STAG', '0 → BR-INV-ADR', 'IF-INV → TGR', micro-orders.

STAT H set

Yes

No

352

Wait 3 cycles.

Allows main storage to become quiescent.

783

Reset system.

Resets error triggers. Does not reset Mach CK Interrupt Tgr.

- Conditions at start of this routine:
 1. Address of old PSW is in D.
 2. Interruption code is in S(16-31).
 3. STAT H is not set if a machine check interruption is in progress.




Diagram 5-26. Common Interruption Routine





Diagram 5-27. Manual Control Exceptional Conditions





Diagram 5-28. Program Store Compare Exceptional Condition




Diagram 5-29. Invalid Instruction Address Test Exceptional Condition (Sheet 1 of 2)

A

B

C

D

E

F






Diagram 5-29. Invalid Instruction Address Test Exceptional Condition (Sheet 2 of 2)

A



B



C


ROSAR Bits Forced by Q-Register Refill Priority and EXCEP Micro-Order

Bit	Setting Condition
0-5	0's (unconditional)
6	1 (unconditional)
7	Not shift • Not 2-cycle early end op
8	Not shift • Not 2-cycle early end op • indexed RX format
9	Not shift • R(0) = 1
10	Not shift • R(1) = 1
11	0 (unconditional)

1st I-Fetch Cycle

No Interruption, Timer, CPU Store in Progress, Manual Control, Program Store Compare, or Invalid Instruction, Address Test Exceptional Condition Pending

D




Note: End-op word request for new instructions is inhibited when 'execute in progress' trigger is set or when branch or SS instruction is being fetched.


G

Diagram 5-30. Test for Q-Register Refill Exceptional Condition


H




B Diagram 5-101. Load, LR (18); Load, L (58)



G Diagram 5-102. Load Halfword, LH (48)



• RR format:




• Purpose: Load 2nd operand (in GPR, per R2) into 1st operand location (in GPR, per R1) and set CC according to result.


• Conditions at start of execution:

1. Instruction is in E.
2. 1st operand is in A, B, and D (not used).
3. 2nd operand is in S and T.

Diagram 5-103. Load and Test, LTR (12)



• RR format:



• Purpose: Load 2's complement of 2nd operand (in GPR, per R2) into 1st operand location (in GPR, per R1) and set CC according to result.

• Conditions at start of execution:

1. Instruction is in E.
2. 1st operand is in A, B, and D (not used).
3. 2nd operand is in S and T.

Diagram 5-104. Load Complement, LCR (13)

Diagram 5-6
RR I-Fetch.

QB011
Transfer 2nd operand
from T to PAA
(32-63).

Set STAT A if
PAL(32-63) = 0.

Transfer 2nd operand
from T to GPR per
E(8-11).

Yes No
T(32) = 1

Transfer 2's
complement
of 2nd operand
to PAA(32-63).

If overflow,
set STAT B.

Transfer PAL(32-63)
to T. Transfer T to
GPR per E(8-11).

Yes No
STAT B set

Set CC to 3.

Set CC to 0.

Yes No
STAT A set

If T(32) = 0, set CC to 2.

End op.


- RR format:

10	R1	R2
0	7 8	11 12 15


- Purpose: Load 2nd operand (unchanged if positive, 2's complemented if negative; in GPR, per R2) into 1st operand location (in GPR, per R1).

- Conditions at start of execution:
 - Instruction is in E.
 - 1st operand is in A, B, and D (not used).
 - 2nd operand is in S and T.

Diagram 5-105. Load Positive, LPR (10)



• RR format:




• Purpose: Load 2nd operand (unchanged if negative, 2's complemented if positive; in GPR per R2) into 1st operand location (in GPR, per R1).

• Conditions at start of execution:

1. Instruction is in E.
2. 1st operand is in A, B, and D (not used).
3. 2nd operand is in S and T.

Diagram 5-106. Load Negative, LNR (11)

RS format:



Purpose: Load 2nd operand (as many words as required; in storage) into GPR's, in ascending order, starting with 1st operand location (per R1) and ending with 3rd operand location (per R3).

- Conditions at start of execution:
 - 1st 16 bits of instruction are in E.
 - 1st operand is in S and T (not used).
 - 2nd operand address is in D.
 - Main storage request for 2nd operand has been issued per D.

A

B

C

D

E

F

G

H





Diagram 5-107. Load Multiple, LM (98)

• RR format: AR, ALR, SR, SLR, CR.



• Purpose:

1. AR, ALR, SR, SLR - Algebraically add (subtract) 2nd operand (in GPR, per R2) to (from) 1st operand (in GPR, per R1) and place result into 1st operand location.
2. CR - Algebraically compare 1st operand (in GPR, per R1) with 2nd operand (in GPR, per R2) and set CC according to result.


• Conditions at start of execution:

1. Instruction is in E.
2. 1st operand is in A, B, and D.
3. 2nd operand is in S and T.

• Op codes:

1. Add, AR = 1A.
2. Add Logical, ALR = 1E.
3. Subtract, SR = 1B.
4. Subtract Logical, SLR = 1F.
5. Compare, CR = 19.

• RX format: A, AH, AL, S, SH, SL, C, CH.



• Purpose:

1. A, AL, S, SL - Algebraically add (subtract) 2nd operand (in storage) to (from) 1st operand (in GPR, per R1) and place result into 1st operand location.
2. AH, SH - Algebraically add (subtract) halfword 2nd operand (in storage) to (from) 1st operand (in GPR, per R1) and place result into 1st operand location.
3. C - Algebraically compare 1st operand (in GPR, per R1) with 2nd operand (in storage) and set CC according to result.
4. CH - Algebraically compare 1st operand (in GPR, per R1) with halfword 2nd operand (in storage) and set CC according to result.

• Conditions at start of execution:

1. 1st 16 bits of instruction are in E.
2. 1st operand is in S and T.
3. 2nd operand address is in D.
4. Main storage request for 2nd operand has been issued per D.

• Op codes:

1. Add, A = 5A.
2. Add Halfword, AH = 4A.
3. Add Logical, AL = 5E.
4. Subtract, S = 5B.
5. Subtract Halfword, SH = 4B.
6. Subtract Logical, SL = 5F.
7. Compare, C = 59.
8. Compare Halfword, CH = 49.





Diagram 5-108. Fixed-Point Add-Type Instructions (Sheet 1 of 2)




Instruction	STAT		State of Bit Tested	CC	Comments
	A	B			
Add/Subtract	1	0	T(32) = 0	0	PAL equals zero.
	0	0	T(32) = 1	1	PAL is less than zero.
	0	0	T(32) = 0	2	PAL is greater than zero.
	0	1	T(32) = 0	3	Overflow.
Add Logical	1	0	A(31) = 0	0	PAL equals zero and no carry from PAL(32). PAL does not equal zero and no carry from PAL(32).
	0	0	A(31) = 0	1	
	1	0	A(31) = 1	2	PAL equals zero and carry from PAL(32). PAL does not equal zero and carry from PAL(32).
	0	0	A(31) = 1	3	
Subtract Logical	0	0	A(31) = 0	1	Same as Add Logical.
	1	0	A(31) = 1	2	Same as Add Logical.
	0	0	A(31) = 1	3	Same as Add Logical.
Compare	1	0	T(32) = 0	0	Operands are equal.
	0	1	T(32) = 0	1	1st operand is less than 2nd operand.
	0	0	T(32) = 1	1	1st operand is less than 2nd operand.
	0	0	T(32) = 0	2	1st operand is greater than 2nd operand.
	0	1	T(32) = 1	2	1st operand is greater than 2nd operand.

Diagram 5-108. Fixed-Point Add-Type Instructions (Sheet 2 of 2)

Multiply (MR) 1C


• RR format:




- Purpose: Multiply 1st operand (in GPR, per R1 + 1) by 2nd operand (in GPR, per R2) and place 64-bit result into 1st operand location (in GPR, per R1 and R1 + 1).
- Conditions at start of execution:
 1. Instruction is in E.
 2. Contents of even-address GPR specified by R1 is in A, B, and D (not used).
 3. Multiplicand (1st operand) is in odd-address GPR specified by R1 + 1.
 4. Multiplier (2nd operand) is in S and T.

Multiply (M), 5C and Multiply Halfword (MH), 4C

• RX format:



- Purpose:
 1. M - Multiply 1st operand (in GPR, per R1 + 1) and 2nd operand (in storage) and place 64-bit result into 1st operand location (in GPR, per R1 and R1 + 1).
 2. MH - Multiply 1st operand (in GPR, per R1) and halfword 2nd operand (in storage) and place low-order 32 bits of result into 1st operand location.
- Conditions at start of execution:
 1. 1st 16 bits of instruction are in E.
 2. Contents of even-address GPR specified by R1 is in S and T for M instruction (not used).
 3. 1st operand for M instruction is in odd-address GPR specified by R1 + 1.
 4. 1st operand for MH instruction is in S and T.
 5. 2nd operand address is in D.
 6. Main storage request for 2nd operand has been issued per D.



Sheet 2

Diagram 5-109. Fixed-Point Multiply (Sheet 1 of 3)

Objectives:

1. Select multiple (of T).
 - a. Select M1, M2 bits from S per E(12-15) (A of Sheet 3).
 - b. Select multiple (of T) per M1, M2 bits and 'TX' trigger (Table 1, Sheet 3).
2. Develop partial product (PP) bit-pair.
 - a. Add multiple to PP in AB (shifted right 2) (B of Sheet 3).
 - b. Gate new PP to AB.
 - c. Gate PP bit-pair [B(66,67)] to SAL per E(14,15) (C of Sheet 3).
3. Develop PP byte. Add SAL to F.
4. Develop low-order PP in S.
 - a. When PP byte is complete, gate SAL to S per STC.
 - b. When S is full (4 bytes of PP has been loaded), low-order product is in S and high-order product is in PAL.
5. Store product.
 - a. Store high-order product (in PAL) into GPR per R1 (even register).
 - b. Store low-order product (in S) into GPR per R1 + 1 (odd register) (per R1 for MH instruction).

A

B

C

D

E

F

G

H





Diagram 5-109. Fixed-Point Multiply (Sheet 2 of 3)

A. Derivation of Multiple



C. Derivation of Partial Product Byte





TABLE 1. VALUE OF MULTIPLE DETERMINED BY MULTIPLE SELECTION BITS

Multiple Selection Bits		'TX' Trigger	T-Register Times Value Indicated	Set 'TX' Trigger
M1	M2			
0	0	0	0 x T	No
0	1	0	1 x T	No
1	0	0	2 x T	No
1	0	0	-2 x T	No †
1	1	0	-1 x T (2's Complement)	Yes
0	0	1	1 x T	No
0	1	1	2 x T	No
1	0	1	-1 x T (2's Complement)	Yes
1	1	1	0 x T	Yes

† Used on last multiple selection if multiplicand is negative.



B. Derivation of Partial Product Bit

Diagram 5-109. Fixed-Point Multiply (Sheet 3 of 3)

Diagram 5-6
RR I-Fetch.

A

Perform specification test and retain dividend divisor signs.

QB031

E(11) = 1

Specification test.

Yes

No

Set interruption code 6 and 'program interrupt' latch; force end op.

Set STAT B if B(32) = 1.
Set STAT G if T(32) = 1.

B

Diagram 5-22
Program interruption.

C

Gate low-order dividend to S and high-order dividend to B, in true form. Gate divisor to T.

Place 1's into A.

Transfer GPR to T per E(8-11) + 1.

Transfers low-order bits of dividend from LS.

Set STC to 000.

2's complement T and transfer to LSWR.

D

STAT B set

Yes (Negative Dividend)

No (Positive Dividend)

Transfer S to T.

Places divisor into T.

Transfer GPR to S per E(8-11) + 1.

Transfers low-order bits of dividend from LS to S.

E

Yes

No

Carry from PAL(28)

Set STAT D.

Set STAT D.

Transfer LSWR to S.

Places 2's complement of low-order bits of dividend into S.

Transfer LSWR to S.

Places 2's complement of low-order bits of dividend into S.

Transfer B to T.

Transfer B to T.

F

Transfer 2's complement of T and B.

Places 2's complement of high-order bits of dividend into B.

2's complement T and transfer to PAA(32-63). Transfer A to PAB(32-63).

Obtains complement of high-order bits of dividend.

Add PAA and PAB, and transfer result to AB(24-67).

G

Transfer GPR to T per E(8-11).

Places divisor into T.

Set E(12-15) to 0000.

Sheet 3

DR (ID) Instruction initialization

RR format - DR:

1D	R1	R2
0	7 8	11 12 15

Purpose: Divide 1st operand (in GPR, per R1 and R1 + 1) by 2nd operand (in GPR, per R2) and place result into 1st operand location (remainder in GPR per R1; quotient in GPR per R1 + 1).

Conditions at start of execution:

1. Instruction is in E.
2. High-order half of dividend (1st operand) is in A, B, and D.
3. Divisor (2nd operand) is in S and T.

H

Diagram 5-110. Fixed-Point Divide (Sheet 1 of 6)

Diagram 5-9
RX I-Fetch.

Perform specification test.

QB031

$E(11) = 0$ and
 $PAL(62,63) = 0$

Specification test.

Set interruption code
6 and 'program
interrupt' latch;
force end op.

Diagram 5-22
Program interruption.

Gate low-order dividend
to S and high-order
dividend to B in true
form, and retain signs.
Gate divisor to T.

2's complement
T and transfer
to AB(24-67).

Transfer GPR (low-order
dividend) to T per
 $E(8-11) + 1$.

Set STAT C if
 $S(0) = 1$.

Retain dividend sign.

Set E(12-15)
to 0000.

2's complement T
(low-order dividend).

Transfer T to LSWR.

STAT C set

Yes (Negative Dividend)

No (Positive Dividend)

Transfer LSWR to S.
Set STAT D.

Transfer S to B.

Transfer GPR per
 $R1 + 1$ to S.

Transfer B minus
1 to B.

Correct high-order
dividend.

Carry from
PAL(28)

$D(21) = 1$

Transfer divisor from
SDBO(32-63) to T.


Transfer divisor from
SDBO(0-31) to T.

Set STAT B if $B(32) = 1$.
Set STAT G if $T(32) = 1$.

D (5D) Instruction Initialization

Sheet 3

• RX format - D:



• Purpose: Divide 1st operand (in GPR, per R1 and R1 + 1) by 2nd operand (in storage) and place result into 1st operand location (remainder in GPR per R1; quotient in GPR per R1 + 1).

• Conditions at start of execution:
1. 1st 16 bits of instruction are in E.
2. High-order half of dividend (1st operand) is in S and T.
3. Divisor (2nd operand) address is in D.
4. Main storage request for divisor has been issued per D.

Diagram 5-110. Fixed-Point Divide (Sheet 2 of 6)

A

B

C

D

E

F

G

H




Diagram 5-110. Fixed-Point Divide (Sheet 3 of 6)

A

B

C


D

E


F

G


H



A) Derivation of Divisor Multiple



B) Transfer of Low-Order Dividend Bits



C) Derivation of Quotient Bits

Sheet 3

A
B
C
D
E
F





Diagram 5-110. Fixed-Point Divide (Sheet 5 of 6)

A

B

C

D



Termination, Quotient in True Form

Diagram 5-110. Fixed-Point Divide (Sheet 6 of 6)

E

F

G

H

H

A

B

C



D

E

F

G

H



- Purpose: Convert radix of 2nd operand (in storage) from decimal to binary and place result into 1st operand location (in GPR, per R1).
- Conditions at start of execution:
1. 1st 16 bits of instruction are in E.
 2. 1st operand is in S and T (not used).
 3. 2nd operand address is in D.
 4. Main storage request for 2nd operand has been issued per D.




Diagram 5-111. Convert to Binary, CVB (4F) (Sheet 1 of 2)





Diagram 5-111. Convert to Binary, CVG (4F) (Sheet 2 of 2)

• RX format:



• Convert radix of 1st operand (in GPR, per R1) from binary to decimal and place result into 2nd operand location (in storage).

• Conditions at start of execution:

1. 1st 16 bits of instruction are in E.
2. 1st operand is in S and T.
3. 2nd operand address is in D.
4. Main storage request for 2nd operand has been issued per D (not used).

A

B

C

D

E

F

G

H





Diagram 5-112. Convert to Decimal, CVD (4E)



- Purpose: Store 1st operand (in GPR, per R1) into 2nd operand location (in storage).
- Conditions at start of execution:
 1. 1st 16 bits of instruction are in E.
 2. 1st operand is in S and T.
 3. 2nd operand address is in D.
 4. Main storage request for 2nd operand has been issued per D (not used).

A

B

C

D

E

F





Diagram 5-113. Store, ST (50)

G

H

• RX format:




• Purpose: Store halfword 1st operand (in GPR, per R1) into 2nd operand location (in storage).


• Conditions at start of execution:

1. 1st 16 bits of instruction are in E.
2. 1st operand is in S and T.
3. 2nd operand address is in D.
4. Main storage request for 2nd operand has been issued per D (not used).

A




B




Simplified Flow Chart

C


D




E



F




G




H

Diagram 5-114. Store Halfword, STH (40)



• RS format:



• Purpose: Store into 2nd operand location (as many words as required; in storage) contents of GPR's, in ascending order, starting with 1st operand location (per R1) and ending with 3rd operand location (per R3).




Diagram 5-115. Store Multiple, STM (90) (Sheet 1 of 2)

A

B

C

D


E

F

G

H

• RS format:



• Purpose: Store into 2nd operand location (as many words as required; in storage) contents of GPR's, in ascending order, starting with 1st operand location (per R1) and ending with 3rd operand location (per R3).

• Conditions at start of execution:

1. 1st 16 bits of instruction are in E.
2. 1st operand is in S and T.
3. 2nd operand address is in D.
4. Main storage request for 2nd operand has been issued per D (not used).





Diagram 5-115. Store Multiple, STM (90) (Sheet 2 of 2)

A

B

C

D




A) Simplified Flow Chart

E

F

G



B) Detailed Flow Chart (Continued on Sheet 2)

Diagram 5-116. Shift Left Single, SLA (8B) (Sheet 1 of 2)

H

A

B

C

D

E

F

G

H





Diagram 5-116. Shift Left Single, SLA (8B) (Sheet 2 of 2)

Diagram 5-13
RS I-Fetch.



A

B

C

D

E

F

G

H




Diagram 5-117. Shift Left Double, SLDA (8F) (Sheet 1 of 4)

Diagram 5-13
RS I-Fetch.

- RS format:

8F	R1	B2	D2
0	7 8	11 12 15 16	19 20 31
- Purpose: Shift 1st operand (in GPR, per R1 and R1 + 1) left number of bit positions specified by low-order 6 bits of 2nd operand address.
- Conditions at start of execution:
 1. 1st 16 bits of instruction are in E.
 2. High-order word of 1st operand is in S and T.
 3. Amount of shift is in D and PAL.





Diagram 5-117. Shift Left Double, SLDA (8F) (Sheet 2 of 4)




Diagram 5-117. Shift Left Double, SLDA (8F) (Sheet 3 of 4)

A

B

C

D

E

F

G

H





Diagram 5-117. Shift Left Double, SLDA (8F) (Sheet 4 of 4)

Diagram 5-13
RS I-Fetch.

• RS format:



• Purpose: Shift 1st operand (in GPR, per R1) right number of bit positions specified by low-order 6 bits of 2nd operand address.




Diagram 5-118. Shift Right Single, SRA (8A) (Sheet 1 of 3)

A

B

C

D

E

F

G

H


Diagram 5-13
RS I-Fetch.

QJ001
Transfer D(18-21) to E(12-15). Set STAT A if PAL(32-63) = 0.

PAL(58-61) = 0
No (Shift Right 4 or More)
Yes (Shift Right 3 or Less)

Sheet 3

RS format:



Purpose: Shift 1st operand (in GPR, per R1) right number of bit positions specified by low-order 6 bits of 2nd operand address.

- Conditions at start of execution:
1. 1st 16 bits of instruction are in E.
 2. 1st operand is in S and T.
 3. Amount of shift is in D and PAL.

PAL(62,63)
00 No Shift
01 Shift Right 1
10 Shift Right 2
11 Shift Right 3




Diagram 5-118. Shift Right Single, SRA (8A) (Sheet 2 of 3)




Diagram 5-118. Shift Right Single, SRA (8A) (Sheet 3 of 3)

Diagram 5-13
RS I-Fetch.

• RS format:



• Purpose: Shift 1st operand (in GPR, per R1 and R1 + 1) right number of bit positions specified by low-order 6 bits of 2nd operand address.

A

B

C

D

E

F

G

H





Diagram 5-119. Shift Right Double, SRDA (8E) (Sheet 1 of 4)


RS format:




Purpose: Shift 1st operand (in GPR, per R1 and R1 + 1) right number of bit positions specified by low-order 6 bits of 2nd operand address.

- Conditions at start of execution:
1. 1st 16 bits of instruction are in E.
 2. High-order word of 1st operand is in S and T.
 3. Amount of shift is in D and PAL.


A




B




C




D




E



F



G



H





Diagram 5-119. Shift Right Double, SRDA (8E) (Sheet 2 of 4)



G Diagram 5-119. Shift Right Double, SRDA (8E) (Sheet 3 of 4)

A

B

C

D

E

F

G

H







Diagram 5-119. Shift Right Double, SRDA (8E) (Sheet 4 of 4)

DIAGRAM 5-119. SHIFT RIGHT DOUBLE, SRDA (8E) (SHEET 4 OF 4)

2

3

4

5

6

A

B

C

D

E

F

G

H






Diagram 5-201. Save Signs and Insert Sign Functions, and CC Setting

A


B

C

D



- Purpose: Load 2nd operand (in FPR, per R2) into 1st operand location (in FPR, per R1).
- Conditions at start of execution:
 1. Instruction is in E.
 2. 1st operand is in A, B, and D (24-bit fraction only).
 3. 2nd operand is in S and T.



- Purpose: Load 2nd operand (in FPR, per R2 and R2 + 1) into 1st operand location (in FPR, per R1 and R1 + 1).
- Conditions at start of execution:
 1. Instruction is in E.
 2. 32 bits of 1st operand are in A, B, and D (24-bit fraction only)
 3. 32 bits of 2nd operand are in S and T.
 4. Low-order fractions of 1st and 2nd operands are in LS.

Long operand low-order fetching and loading. LAL(0) is forced to a 1 to address FPR's.

Prepare to load sign, characteristic, and high-order fraction. Data is parity-checked in parallel adder.

1. Long operands: FPR specified by R1 and R1 + 1 now contains data from FPR specified by R2 and R2 + 1.
 2. Short operands: FPR specified by R1 now contains data from FPR specified by R2.
- LAL(0) is forced to a 1 to address FPR's.

Diagram 5-202. Load, LER (38) - Short Operands; Load, LDR (28) - Long Operands

E

F

G

H

A

B

C

D

E


F

G

H

• LE

RX Format - Short Operands




• Purpose: Load 2nd operand (in storage) into 1st operand location (in FPR, per R1).

• Conditions at start of execution:

1. 1st 16 bits of instruction are in E.
2. 1st operand is in S and T.
3. Main storage request for 2nd operand has been issued per D.

• LD


RX Format - Long Operands



• Purpose: Load 2nd operand (in storage) into 1st operand location (in FPR, per R1 and R1 + 1).

• Conditions at start of execution:

1. 1st 16 bits of instruction are in E.
2. 32 bits of 1st operand are in S and T.
3. Low-order fraction of 1st operand is in LS.
4. Main storage request for 2nd operand has been issued per D.



Data is fetched from main storage on doubleword boundary. D(21) determines which word is gated from SDBO to T.


Doubleword operand is gated from SDBO to ST.

Data is parity-checked in parallel adder.

FPR specified by R1 and R1 + 1 now contains data from main storage location specified by effective address. LAL(0) is forced to a 1 to address FPR's.

Diagram 5-203. Load, LE (78) - Short Operands; Load, LD (68) - Long Operands

RR Format - Short Operands




• Purpose: Load 2nd operand (in FPR, per R2) into 1st operand location (in FPR, per R1): LTER, with original sign; LCER, with sign complemented; LNER, with sign made minus; LPER, with sign made plus.

• Conditions at start of execution:
 1. Instruction is in E.
 2. 1st operand is in A, B, and D (24-bit fraction only).
 3. 2nd operand is in S and T.

• Op codes:
 1. LCER = 33.
 2. LNER = 31.
 3. LPER = 30.
 4. LTER = 32.

Objectives:

1. Fetch operand.
2. Insert sign.
3. Store 2nd operand into 1st operand location.
4. Test for zero result.



Objectives:

1. Set CC per hardware conditions.
2. End op.




Diagram 5-204. Load Positive, LPER (30); Load Negative, LNER (31); Load and Test, LTER (32); Load Complement, LCER (33) - Short Operand

RR Format - Long Operands

Op Code	R1	R2
0	7 8	11 12 15

• Purpose: Load 2nd operand (in FPR, per R2 and R2 + 1) into 1st operand location (in FPR, per R1 and R1 + 1); LTDR, with original sign; LCDR, with sign complemented; LNDR, with sign made minus; LPDR, with sign made plus.

• Conditions at start of execution:

1. Instruction is in E.
2. 32 bits of 1st operand are in A, B, and D (24-bit fraction only).
3. 32 bits of 2nd operand are in S and T.
4. Low-order fractions of 1st and 2nd operands are in LS.
















• Op codes:

1. LCDR = 23.
2. LNDR = 21.
3. LPDR = 20.
4. LTDR = 22.

A

Objectives:

1. Fetch operands.
2. Insert sign.
3. Store 2nd operand into 1st operand location.
4. Test for zero result.



B













C

D

E

Objectives:

1. Set CC per hardware conditions.
2. End op.



F

G

Diagram 5-205. Load Positive, LPDR (20); Load Negative, LNDR (21); Load and Test, LTDR (22); Load Complement, LCDR (23) - Long Operands

H




Diagram 5-206. Floating-Point Add, Subtract, and Compare - Short Operands (Sheet 1 of 5)

A

B

C

D

E

F

G

H





Diagram 5-206. Floating-Point Add, Subtract, and Compare - Short Operands (Sheet 2 of 5)



H Diagram 5-206. Floating-Point Add, Subtract, and Compare - Short Operands (Sheet 3 of 5)




Diagram 5-206. Floating-Point Add, Subtract, and Compare - Short Operands (Sheet 4 of 5)




Diagram 5-206. Floating-Point Add, Subtract, and Compare - Short Operands (Sheet 5 of 5)

• RR instructions: ADR, AWR, SDR, SWR, CDR

Op Code	R1	R2
0	7 8	11 12 15

• Purpose:

1. ADR, AWR, SDR, SWR - Algebraically add (subtract) 2nd operand (in FPR, per R2 and R2 + 1) to (from) 1st operand (in FPR, per R1 and R1 + 1) and place normalized result (unnormalized result for AWR and SWR) into 1st operand location.
2. CDR - Algebraically compare 1st operand (in FPR, per R1 and R1 + 1) with 2nd operand (in FPR, per R2 and R2 + 1); CC indicates result.

• RX instructions: AD, AW, SD, SW, CD

Op Code	R1	X2	B2	D2
0	7 8	11 12	15 16	19 20 31

• Purpose:

1. AD, AW, SD, SW - Algebraically add (subtract) 2nd operand (in storage) to (from) 1st operand (in FPR, per R1 and R1 + 1) and place normalized result (unnormalized result for AW and SW) into 1st operand location.
2. CD - Algebraically compare 1st operand (in FPR, per R1 and R1 + 1) with 2nd operand (in storage); CC indicates result.

A

B

C

D

E

F

G

H







Diagram 5-207. Floating-Point Add, Subtract, and Compare - Long Operands (Sheet 1 of 5)



- Conditions at start of execution:
 - Instruction is in E.
 - 32 bits of 1st operand are in A, B, and D (24-bit fraction only).
 - 32 bits of 2nd operand are in S and T.
 - Low-order fraction of 1st and 2nd operand is in LS.
 - STC = 4.

- Op Codes:
 - ADR = 2A.
 - AWR = 2E.
 - SDR = 2B.
 - SWR = 2F.
 - CDR = 29.



- Conditions at start of execution:
 - 1st 16 bits of instruction are in E.
 - 32 bits of 1st operand are in S and T.
 - Low-order fraction of 1st operand is in LS.
 - Effective address of 2nd operand is in D.
 - 2nd operand is in main storage.

- Op Codes:
 - AD = 6A.
 - AW = 6E.
 - SD = 6B.
 - SW = 6F.
 - CD = 69.

- = 1 if a serial adder carry (2nd operand \geq 1st operand).
- = 1 if signs are alike (add fractions).
- = 1 if preshifting is necessary (= 0 if characteristics are not within range):
 - a. Serial adder carry and SAL(0-3) = 0.
 - b. No serial adder carry and SAL(0-3) = 1.
- = 1 if SAL = 0 (characteristics equal).

ROSAR				Operation Performed
8	9	10	11	
0	0	0	0	Store 1st operand.
0	0	1	0	Preshift 2nd operand and subtract 2nd operand from 1st operand.
0	1	0	0	Store 1st operand.
0	1	1	0	Preshift 2nd operand and add 2nd operand to 1st operand.
1	0	0	0	Store 2nd operand.
1	0	1	0	Preshift 1st operand and subtract 2nd operand from 1st operand.
1	0	1	1	Subtract 2nd operand from 1st operand.
1	1	0	0	Store 2nd operand.
1	1	1	0	Preshift 1st operand and add 2nd operand to 1st operand.
1	1	1	1	Add 2nd operand to 1st operand.

Diagram 5-207. Floating-Point Add, Subtract, and Compare - Long Operands (Sheet 2 of 5)




Diagram 5-207. Floating-Point Add, Subtract, and Compare - Long Operands (Sheet 3 of 5)




Diagram 5-207. Floating-Point Add, Subtract, and Compare - Long Operands (Sheet 4 of 5)




Diagram 5-207. Floating-Point Add, Subtract, and Compare - Long Operands (Sheet 5 of 5)

A

B

C

D

E





Diagram 5-208. Halve, HER (34) - Short Operands

F

G

H

QT001
 Diagram 5-6
 RR I-Fetch.



- Purpose: Divide 2nd operand (in FPR, per R2 and R2 + 1) by 2 and place normalized quotient into 1st operand location (in FPR, per R1 and R1 + 1).
- Conditions of start of execution: Instruction is in E. 32 bits of 1st operand are in A, B, and D. 32 bits of 2nd operand are in S and T.






Diagram 5-209. Halve, HDR (24) - Long Operands



A. Sign and Characteristic Data Paths.



B. Fraction Data Path.

Diagram 5-210. Floating-Point Multiply Data Paths

A

B


C

D

E

F

G



● RR instruction: MER

3C	R1	R2
0	7 8	11 12 15

● Purpose: Multiply 2nd operand (in FPR, per R2) by 1st operand (in FPR, per R1) and place normalized product into 1st operand location (in FPR, per R1 and R1 + 1).

● RX instruction: ME

7C	R1	X2	B2	D2
0	7 8	11 12	15 16	19 20
31				

● Purpose: Multiply 2nd operand (in storage) by 1st operand (in FPR, per R1) and place normalized product into 1st operand location (in FPR, per R1 and R1 + 1).

Diagram 5-211. Floating-Point Multiply, Short Operands (Sheet 1 of 4)

A

B

C


D

E

F

G

H



• See Note 1 on Diagram 5-210.

• RX Format: ME

7C	R1	X2	B2	D2
0	7 8	11 12	15 16	19 20
31				

• Purpose: Multiply 2nd operand (in storage) by 1st operand (in FPR, per R1) and place normalized product into 1st operand location (in FPR, per R1 and R1 + 1).

• Conditions at start of execution:

1. 1st 16 bits of instruction are in E.
2. 1st operand is in S and T.
3. Effective address of 2nd operand is in D.
4. 2nd operand is in main storage.

• RR Format: MER

3C	R1	R2
0	7 8	11 12

• Purpose: Multiply 2nd operand (in FPR, per R2) by 1st operand (in FPR, per R1) and place normalized product into 1st operand location (in FPR, per R1 and R1 + 1).

• Conditions at start of execution:

1. Instruction is in E.
2. 1st operand is in A, B, and D (24-bit fraction only).
3. 2nd operand is in S and T.

Diagram 5-211. Floating-Point Multiply, Short Operands (Sheet 2 of 4)

Sheet 2

Sheet 2

B

A

1st Normalized
2nd Normalized

1st Normalized
2nd Unnormalized

1st and/
or 2nd operand
normalized

1st Unnormalized
2nd Normalized

1st Unnormalized
2nd Unnormalized

Objective:
Normalize 2nd
operand.

Shift 2nd operand
fraction in DT L4
and place into DT.

Subtract 1 from
charistic sum.

Result ≠ 0 and Fraction
Not Normalized

Branch on
result = 0 and fraction
normalized

Result = 0

Result ≠ 0 and
Fraction Normalized

D
Sheet 4

Objective:
Normalize 1st operand.

Transfer 1st operand
from S to B.

Save contents of T
in LSWR (0's
for short operands).

QC031

Shift fraction of 1st
operand L4 and
place into A. Reset B.

Subtract 1 from
charistic sum.

Yes

A(8-11) = 0
(fraction
normalized)

No

Objective:
Normalize 2nd
operand.

Shift 2nd operand
fraction in DT L4
and place into DT.

Subtract 1 from
charistic sum.

Result ≠ 0 and Fraction
Normalized

Branch on
result = 0 and fraction
normalized

Result = 0

Result ≠ 0 and
Fraction Not Normalized

1st operand is in
S and A.
2nd operand is in D.

Objective:
Store true zero.

Store 0's into FPR
per E(8-11) + 1.

Store 0's into FPR
per E(8-11).

End op.

Shift fraction in AB
L4. Place fraction
into AB and low-order
fraction into T.

Store low-order
fraction into FPR
per E(8-11).

Subtract 1 from
charistic sum.

Result ≠ 0 and
Fraction Normalized

Branch on
result = 0 and fraction
normalized

Result = 0

Result ≠ 0 and
Fraction Not
Normalized

Result = 0

0's are stored
into FPR on short
operand instructions.

Store low-order
fraction into FPR
per E(8-11).

Transfer low-order
fraction of 1st
operand (normalized)
from FPR per E(8-11) to S.

0's are in FPR
and S for short
operand instructions.

Objective:
Restore 1st operand to S.

Transfer fraction of
1st operand from A
to FPR per E(8-11)
(via PAL and T).

Reset AB.


Transfer fraction of
1st operand from FPR
to S per E(8-11).

Reset T.

Normalized
multiplcand
is placed into S.

D
Sheet 4

Diagram 5-211. Floating-Point, Short Operands (Sheet 3 of 4)



Note: See Note 1 on Diagram 5-210.

M1	M2	TX	Operation	Multiplicand
0	0	0	Partial product shifted R2.	X 0
0	1	0	Multiplicand added to PP and result shifted R2.	X 1
1	0	0	Multiplicand shifted L2 and added to PP; result shifted R2.	X 2
1	1	0	2's complement of multiplicand added to partial product, 'TX' trigger set, and result shifted R2.	X 3 (X - 1 and 'TX')
0	0	1	Multiplicand added to PP and result shifted R2.	X 1
0	1	1	Multiplicand shifted L2 and added to PP; result shifted R2.	X 2
1	0	1	2's complement of multiplicand added to PP, 'TX' trigger set, and result shifted R2.	X 3 (X - 1 and 'TX')
1	1	1	Partial product shifted R2 and 'TX' trigger set	X 0 and 'TX'

Diagram 5-211. Floating-Point Multiply, Short Operands (Sheet 4 of 4)

A

B

C



D

E


F

G

H



● Purpose: Multiply 2nd operand (in FPR, per R2 and R2 + 1) by 1st operand (in FPR, per R1 and R1 + 1) and place normalized product into 1st operand location.



● Purpose: Multiply 2nd operand (in storage) by 1st operand (in FPR, per R1 and R1 + 1) and place normalized product into 1st operand location.

Diagram 5-212. Floating-Point Multiply, Long Operands (Sheet 1 of 4)

A

B

C


D

E

F

G

H



• See Note 1 on Diagram 5-210.

• RX Format: MD

6C	R1	X2	B2	D2
0	7 8	11 12	15 16	19 20
				31

- Purpose: Multiply 2nd operand (in storage) by 1st operand (in FPR, per R1 and R1 - 1) and place normalized product into 1st operand location.
- Conditions at start of execution:
 1. 16 bits of instruction are in E.
 2. 32 bits of 1st operand are in S and T.
 3. Low-order fraction of 1st operand is in LS.
 4. Effective address of 2nd operand is in D.
 5. 2nd operand is in main storage.

• RR Format: MDR

2C	R1	R2
0	7 8	11 12
		15

- Purpose: Multiply 2nd operand (in FPR, per R2 and R2 + 1) by 1st operand (in FPR, per R1 and R1 + 1) and place normalized product into 1st operand location.
- Conditions at start of execution:
 1. Instruction is in E.
 2. 32 bits of 1st operand are in A, B and D (24-bit fraction only).
 3. 32 bits of 2nd operand are in S and T.
 4. Low-order fractions of 1st and 2nd operands are in LS.
 5. STC = 4.

- Objectives:
1. Fetch 2nd operand and place into DT.
 2. Save signs.
 3. Add characteristics.

- Objective:
- Begin multiply.

- Objectives:
1. Fetch 2nd operand and place in DT.
 2. Save signs.
 3. Add characteristics.
 4. Place low-order fraction of 1st operand in S.

Diagram 5-212. Floating-Point Multiply, Long Operands (Sheet 2 of 4)




Diagram 5-212. Floating-Point Multiply, Long Operands (Sheet 3 of 4)







Diagram 5-212. Floating-Point Multiply, Long Operands (Sheet 4 of 4)



A. Sign and Characteristic Data Paths




DT = DT-Register
 C = 2's Complement
 L0 = No Shift
 L1 = L1 Shift




B. Fraction Data Path

Diagram 5-213. Floating-Point Divide Data Paths




• RR instruction: DER








• Purpose: Divide 1st operand (in FPR, per R1) by 2nd operand (in FPR, per R2) and place normalized quotient into 1st operand location.

• RX instruction: DE




• Purpose: Divide 1st operand (in FPR, per R1) by 2nd operand (in storage) and place normalized quotient into 1st operand location.

Diagram 5-214. Floating-Point Divide, Short Operands (Sheet 1 of 4)



● Purpose: Divide 1st operand (in FPR, per R1) by 2nd operand (in storage) and place normalized quotient into 1st operand location.

- Conditions at start of execution:
 1. 1st 16 bits of instruction are in E.
 2. 1st operand is in S and T.
 3. Effective address of 2nd operand is in D.
 4. 2nd operand is in main storage.



● Purpose: Divide 1st operand (in FPR, per R1) by 2nd operand (in FPR, per R2) and place normalized quotient into 1st operand location.

- Conditions at start of execution:
 1. Instruction is in E.
 2. 1st operand is in A, B, and D (24-bit fraction only).
 3. 2nd operand is in S and T.
 4. STC = 4.








Figure 5-214. Floating-Point Divide, Short Operands (Sheet 2 of 4)





Diagram 5-214. Floating-Point Divide, Short Operands (Sheet 3 of 4)

Sheet 3

B



Objective:
Divide dividend fraction by divisor fraction.

Steps of divide algorithm:

1. Shift dividend L2 and gate to parallel adder.
2. Shift divisor L1 and add to dividend shifted L2.
3. If result of steps 1 and 2 is in true form, a 0-quotient bit is developed; if result is in complement form, a 1-quotient bit is developed.
4. If result of steps 1 and 2 is in true form, 2's complement of divisor is added to dividend (no shift occurs); if result is in complement form, true divisor is added to dividend.
5. Quotient bit is developed as in step 3.
6. Operation is repeated until entire quotient is developed.

A
B
C
D
E
F
G
H

Diagram 5-214. Floating-Point Divide, Short Operands (Sheet 4 of 4)

A

B

C


D

E

F

G

H




- RR instruction: DDR

2D	R1	R2
0	7 8	11 12 15
- Purpose: Divide 1st operand (in FPR, per R1 and R1 + 1) by 2nd operand (in FPR, per R2 and R2 + 1) and place normalized quotient into 1st operand location.
- RX instruction: DD

6D	R1	X2	B2	D2
0	7 8	11 12	15 16	19 20
31				
- Purpose: Divide 1st operand (in FPR, per R1 and R1 + 1) by 2nd operand (in storage) and place normalized quotient into 1st operand location.

Diagram 5-215. Floating-Point Divide, Long Operands (Sheet 1 of 5)

A
B
C
D
E
F
G
H



• RX Format: DD

6D	R1	X2	B2	D2
0	7 8	11 12	15 16	19 20
				31

• Purpose: Divide 1st operand (in FPR, per R1 and R1 + 1) by 2nd operand (in storage) and place normalized quotient into 1st operand location.

• Conditions at start of execution:

1. 1st 16 bits of instruction are in E.
2. 32 bits of 1st operand are in S and T.
3. Low-order fraction of 1st operand is in LS.
4. Effective address of 2nd operand is in D.
5. 2nd operand is in main storage.

• RR Format: DDR

2D	R1	R2
0	7 8	11 12
		15

• Purpose: Divide 1st operand (in FPR, per R1 and R1 + 1) by 2nd operand (in FPR, per R2 and R2 + 1) and place normalized quotient into 1st operand location.

• Conditions at start of execution:

1. Instruction is in E.
2. 32 bits of 1st operand are in A, B, and D(24-bit fraction only).
3. 32 bits of 2nd operand are in S and T.
4. Low-order fractions of 1st and 2nd operands are in LS.
5. STC = 4.

Diagram 5-215. Floating-Point Divide, Long Operands (Sheet 2 of 5)




Diagram 5-215. Floating-Point Divide, Long Operands (Sheet 3 of 5)

Sheet 3

B

A

B

C

D

E

F

G

H




Diagram 5-215. Floating-Point Divide, Long Operands (Sheet 4 of 5)




Diagram 5-215. Floating-Point Divide, Long Operands (Sheet 5 of 5)

A

B

C

D

F

F

G

H




Diagram 5-216. Store, STE (70) - Short Operands; Store, STD (60) - Long Operands




A

B

C

D

E



- Op Code:
- Add Decimal (AP) - FA.
 - Subtract Decimal (SP) - FB.
 - Compare Decimal (CP) - F9.
- Purpose:
- Add Decimal, Subtract Decimal - Algebraically add (subtract) 2nd operand (in storage) to (from) 1st operand (in storage) and place result into 1st operand location.
 - Compare Decimal - Algebraically compare 1st operand (in storage) with 2nd operand (in storage) and set CC according to result.
- Conditions at end of I-Fetch:
- Main storage request for doubleword containing low-order byte of 1st operand (destination) has been issued per D.
 - D contains low-order byte address (contents of GPR addressed by B1, + D1 + L1) of 1st operand.
 - IC contains high-order byte address (contents of GPR addressed by B2, + D2) of 2nd operand.

Decimal Add Instruction

Sign of 1st Operand	Sign of 2nd Operand	STAT F	STAT C at 1st Test	STAT F Equals STAT C	Set Sign of Result	STAT C at 2nd Test	STAT F Equals STAT C	Form of 1st Operand to SAB	Form of 2nd Operand to SAA	Form of Result † 1st Operand ≥ 2nd Operand	Form of Result 1st Operand < 2nd Operand
+	+	0	0	Yes	+	0	Yes	True	True +6	True	True
+	-	0	0	Yes	+	1	No	True	2's complement	True	10's complement*
-	+	1	0	No	-	0	No	True	2's complement	True	10's complement*
-	-	1	0	No	-	1	Yes	True	True +6	True	True

Decimal Subtract Instruction

Sign of 1st Operand	Sign of 2nd Operand	STAT F	STAT C at 1st Test	STAT F Equals STAT C	Set Sign of Result	STAT C at 2nd Test	STAT F Equals STAT C	Form of 1st Operand to SAB	Form of 2nd Operand to SAA	Form of Result † 1st Operand ≥ 2nd Operand	Form of Result 1st Operand < 2nd Operand
+	+	0	0	Yes	+	1	No	True	2's complement	True	10's complement*
+	-	0	0	Yes	+	0	Yes	True	True +6	True	True
-	+	1	0	No	-	1	Yes	True	True +6	True	True
-	-	1	0	No	-	0	No	True	2's complement	True	10's complement*

†Result sign set to plus for zero result.
*Result recomplemented and sign inverted.

Diagram 5-301. GIS for Decimal Add, Subtract, and Compare.




Diagram 5-302. True Add Sequence for Decimal Add, Subtract, and Compare (Sheet 1 of 3)




Diagram 5-302. True Add Sequence for Decimal Add, Subtract, and Compare (Sheet 2 of 3)

A
B
C
D
E





Diagram 5-302. True Add Sequence for Decimal Add, Subtract, and Compare (Sheet 3 of 3)



Note: See Diagram 5-302 for general data path.

Diagram 5-303. Complement Add Sequence for Decimal Add, Subtract, and Compare (Sheet 1 of 3)




Diagram 5-303. Complement Add Sequence for Decimal Add, Subtract, and Compare (Sheet 2 of 3)

A
B
C
D
E






Diagram 5-303. Complement Add Sequence for Decimal Add, Subtract, and Compare (Sheet 3 of 3)

2 3 4 5 6 7 8 9




• Purpose: Place 2nd operand (in storage) into 1st operand location (in storage).

- A. STC and L1 ≠ 0, L2 = 0.
- B. STC and L1 ≠ 0, L2 ≠ 0, ABC = 0.
- C. STC or L1 = 0, L2 ≠ 0, ABC = 0.
- D. STC or L1 = 0, L2 ≠ 0, ABC ≠ 0.
- E. STC or L1 = 0, L2 = 0.




Note: See Diagram 5-302 for general data path.

Diagram 5-304. Zero and Add (Sheet 1 of 4)



• SS Format



• Purpose: Place 2nd operand (in storage) into 1st operand location (in storage).

- Conditions at end of I-Fetch:
 1. Main storage request for doubleword containing low-order byte of 1st operand (destination) has been issued per D.
 2. D contains low-order byte address (contents of GPR addressed by B1, + D1 + L1) of 1st operand.
 3. IC contains high-order byte address (contents of GPR addressed by B2, + D2) of 2nd operand.




Diagram 5-304. Zero and Add (Sheet 2 of 4)

A B C D E

- A. STC and L1 ≠ 0, L2 = 0.
- B. STC and L1 ≠ 0, L2 ≠ 0, ABC = 0.
- C. STC or L1 = 0, L2 ≠ 0, ABC = 0.
- D. STC or L1 = 0, L2 ≠ 0, ABC ≠ 0.
- E. STC or L1 = 0, L2 = 0.









Diagram 5-304. Zero and Add (Sheet 3 of 4)

Sheet 3
B



D Diagram 5-304. Zero and Add (Sheet 4 of 4)

A

B

C

D


E

F


G

H

• SS Format:




• Purpose: Multiply 1st operand (in storage) by 2nd operand (in storage) and place result into 1st operand location.




A) Overall Flow Chart

Contains Multiplicand Address and Final Product Address






Contains Multiplier Address





Contains 2 Digits of Multiplicand

Contains Partial Product (Left-Adjusted)




Controls Number of Additions or Subtractions

Contains Multiplier (Left-Adjusted)



Invalid Digit Detection



SAB

SAA


Invalid Digit Detection

SAL

AS

Serial adder used for addition or subtraction of multiplier from partial product, one byte at a time.


Parallel adder used to manipulate data and to perform right-4 shifts. PAL is also used as an auxiliary register.



B) General Data Path

Diagram 5-14
SS I-Fetch.



• SS Format:



• Purpose: Multiply 1st operand (in storage) by 2nd operand (in storage) and place result into 1st operand location.

• Conditions at end of I-Fetch:


1. Main storage request for doubleword containing low-order byte of 1st operand (multiplier) has been issued per D.
2. D contains low-order byte address (contents of GPR addressed by B1, + D1 + L1) of 1st operand.
3. IC contains high-order byte address (contents of GPR addressed by B2, + D2) of 2nd operand (multiplier).



GIS (QT031 and QS041)

Objectives:


1. Place multiplier into AB.
2. Initiate sign handling.
3. Save low-order digit of multiplier in F.




SPECIFICATION TEST (QS041)

Objective:

Verify that L2 is less than 8 bytes and smaller than L1.



INCORRECT SPECIFICATION (QS041)
Objective:
Restore instruction address to IC and force interruption.



Sheet 3

Diagram 5-305. Decimal Multiply (Sheet 2 of 7)


Sheet 2

A

MULTIPLIER LEFT-ADJUST SEQUENCE (QS041)

Objective:

Fetch full multiplier from storage and transfer to ST. High-order multiplier digit must occupy leftmost byte (byte 0) in ST.



Sheet 4

B





Diagram 5-305. Decimal Multiply (Sheet 3 of 7)

A

B

C

D

E

F

G

H




Diagram 5-305. Decimal Multiply (Sheet 4 of 7)

Sheet 4

C

A

B

C

D

E

F

G

H




Diagram 5-305. Decimal Multiply (Sheet 5 of 7)

Sheet 5

A
B
C
D
E
F
G
H




Diagram 5-305. Decimal Multiply (Sheet 6 of 7)

Sheet 6
F

A

B

C


D

E

F

G

H



BASIC MULTIPLY ADD OR SUBTRACT SEQUENCE FOR RIGHT DIGIT, AND SHIFT RIGHT 4 SEQUENCE (QS071 AND QS081)

Objectives:

1. If multiplicand digit is 4 or less, multiplier is added to partial product number of times specified by multiplicand digit.
2. If multiplicand digit is 5 or greater, multiplier is subtracted from partial product number of times specified by 10 minus value of multiplicand digit.
3. If multiplicand digit is 0, no addition or subtraction cycles are required.
4. After exit from add or subtract loop, low-order partial product digit is saved in F(4-7) for subsequent store. Partial product in ST is shifted right 4 to drop low-order digit, and a branch is made to left-digit sequence.

S	High-Order	T	Low-Order
0		31 32	63

Diagram 5-305. Decimal Multiply (Sheet 7 of 7)

A


B

C

D

E


F




A) Overall Flow Chart

G


H



B) General Data Path




• SS Format:



• Purpose: Divide 1st operand (in storage) by 2nd operand (in storage) and place result into 1st operand location (quotient is leftmost in 1st operand location; remainder is rightmost).

• Conditions at end of I-Fetch:

1. Main storage request for doubleword containing low-order byte of 1st operand (dividend) has been issued per D.
2. D contains low-order byte address (contents of GPR addressed by B1, + D1 + L1) of 1st operand.
3. IC contains high-order byte address (contents of GPR addressed by B2, + D2) of 2nd operand (divisor).



Sheet 3

Diagram 5-306. Decimal Divide (Sheet 2 of 9)

Sheet 2

A

A

B

C

D

E

F

G

H




Diagram 5-306. Decimal Divide (Sheet 3 of 9)

Sheet 3
B

A

DIVIDEND FETCH AND LEFT-ADJUST SEQUENCE (QS041 AND QS051)

Objectives:

Divisor is shifted right 4 and held in PAL and LSWR. Sufficient number of dividend bytes is fetched to perform trial subtraction (at most, two dividend fetches are required). Dividend bytes are placed into ST, where high-order byte occupies leftmost position. Original D address is restored to D to reflect quotient address.

B

Gate high-order divisor from S to PAA and shift right 4 to PAL.

Hold PAL to save last high-order divisor digit.

Transfer shifted divisor from PAL to A.

A(4-31) contains high-order divisor digits excluding last digit.

Transfer last high-order divisor digit from PAL(64-67) to B(64-67).

B(64-67) serves as temporary storage during right 4 shift.

Gate low-order divisor from T to PAA and shift right 4 to PAL.

Gate B(64-67) to PAB(28-31) and shift right 4 to PAL.

Transfer shifted divisor from PAL to T.

Original low-order S digit has become high-order T digit.

Transfer shifted low-order divisor from T to LSWR.

Request dividend per D address.

Dividend in ST was displaced by divisor and must be refetched.

Set STC to 000 to select leftmost byte in ST.

Where high-order dividend byte will be placed.

Gate L1 from E(8-11) to PAB(60-63) and shift right 4 to PAL.

To place high-order L1 bit in PAL(64) for subsequent branch.

Decision: PAL(64) = 0

Set STAT D to record that dividend is less than 8 bytes.

Transfer high-order divisor from A to PAL, and hold.

During dividend left adjust sequence, high-order divisor is held in PAL.

Gate dividend from SDBO to AB and set ABC per D(21-23).

1

C

D

E

F

G

1

Gate dividend byte from AB (per ABC) to ST (per STC).

Decision: L1 = 0 or STC = 7

This branch senses E(8-15). Because L2 is zero, test is for L1 only.

Reduce L1 by 1 count and increase ABC and STC by 1 count.

Reduce L1 by 1 count and increase STC by 1 count.

Decision: ABC = 0

Increase ABC by 1 count.

Transfer high-order divisor from PAL to A.

To free parallel adder for D incrementing.

Increase D by 8 and request dividend per D address.

Gate D to B.

Restore D address for subsequent quotient store.

Gate B to parallel adder and subtract B.

Gate PAL to D.

Transfer high-order divisor from A to PAL, and hold.

Gate dividend from SDBO to AB.

Sheet 5
C

H Diagram 5-306. Decimal Divide (Sheet 4 of 9)

A
B
C
D
E
F





Diagram 5-306. Decimal Divide (Sheet 5 of 9)

G
H

Sheet 5

D





Carry from SAL(0)

Yes
Sheets 7, 8, 9

No

F



Sheet 7

Diagram 5-306. Decimal Divide (Sheet 6 of 9)




Diagram 5-306. Decimal Divide (Sheet 7 of 9)

Sheet 7
G

A

B

C

D

E

F

G

H





Diagram 5-306. Decimal Divide (Sheet 8 of 9)

Sheet 8

PROCESS QUOTIENT SIGN BYTE (QS051)

Objective: Establish sign for last byte of quotient and store byte per D address.



STORE REMAINDER ROUTINE (QS051 AND QS061)

Objective: Transfer remainder from AB to ST and store at low-order destination address; remainder sign must be same as that of dividend.





Diagram 5-306. Decimal Divide (Sheet 9 of 9)

Diagram 5-14.
SS I-Fetch.

QT031
Gate 1st operand from SDBO to ST.

Add L2 to IC and request 2nd operand. Transfer D to STC.

Subtract D from IC and shift right 4 to PAL.



- Op Code:
1. Pack (PACK) - F2.
 2. Unpack (UNPK) - F3.
 3. Move With Offset (MVO) - F1.

- Purpose:
1. Pack - Convert format of 2nd operand (in storage) from zoned to packed and place result into 1st operand location (in storage).
 2. Unpack - Convert format of 2nd operand (in storage) from packed to zoned and place result into 1st operand location (in storage).
 3. Move with Offset - Store 2nd operand (in storage) to left of and adjacent to low-order 4 bits of 1st operand (in storage).

- Conditions at end of I-Fetch:
1. Main storage request for doubleword containing low-order byte of 1st operand (destination) has been issued per D.
 2. D contains low-order byte address (contents of GPR addressed by B1, + D1 + L1) of 1st operand.
 3. IC contains high-order byte address (contents of GPR addressed by B2, + D2) of 2nd operand.

No (Not Word Overlap)

Yes (Word Overlap Possible)

PAL(40-64) = 0

Gate SDBO to AB and set ABC per IC(21-23).

Gate SDBO to AB and set ABC per IC(21-23).

Pack or Move With Offset

Unpack

Instruction

Subtract D from IC and gate result to PAL.

Generate hot carry to PAA(60).

Yes (Not Word Overlap)

No (Word Overlap)

PAL(40-63) = 0

Pack

Move With Offset

Instruction

Unpack

Diagram 5-308
Pack.

Diagram 5-310
Unpack.

Diagram 5-312
Move With Offset.

Pack

Move With Offset

Instruction

Unpack

Diagram 5-309
Pack.

Diagram 5-311
Unpack.

Diagram 5-313
Move With Offset.

Diagram 5-307. GIS for Pack, Unpack, and Move With Offset

A

B

C

D

E

F

G

H




Diagram 5-308. Pack, Not Word Overlap Sequence

A

B

C

D

E

F

G

H




Diagram 5-310. Unpack, Not Word Overlap Sequence

A

B

C

D

E

F

G

H




Diagram 5-311. Unpack, Word Overlap Sequence

A

B

C

D

E

F

G

H




Diagram 5-312. Move With Offset, Not Word Overlap Sequence

A

B

C


D

E

F

G

H



A

B

C

D

E

F






Diagram 5-401. GIS for Logical Instructions

G


H




A. Move, MVI (92)



B. Move, MVC (D2)




C. Move Numerics, MVN (D1)




D. Move Zones, MVZ (D3)


Diagram 5-402. Logical Move Instructions




A. Compare Logical, CLR (15)



C. Compare Logical, CLI (95)



B. Compare Logical, CL (55)



D. Compare Logical, CLC (D5)

Diagram 5-403. Logical Compare Instructions




Diagram 5-404. Logical AND Instructions







Diagram 5-405. Logical OR Instructions




A. Exclusive-OR, XR (17)



B. Exclusive-OR, X (57)



C. Exclusive-OR, XI (97)



D. Exclusive-OR, XC (D7)

Diagram 5-406. Logical Exclusive-OR Instructions






Diagram 5-407. Test Under Mask, TM (91)



A. Insert Character, IC (43)



B. Store Character, STC (42)

Diagram 5-408. Insert Character, IC (43); Store Character, STC (42)







Diagram 5-409. Load Address, LA (41)




- SS format.
- Purpose: Add 1st operand byte (argument; in storage) to 2nd operand address, use result as storage address, and place function byte from resulting storage address into corresponding 1st operand byte location.



A. Translate, TR (DC)




- SS format.
- Purpose: Add 1st operand byte (argument; in storage) to 2nd operand address, use result as storage address, and test function byte from resulting storage address. If zero, translate and test next argument byte; if nonzero, complete operation by inserting related argument address into GPR1 and function byte into GPR2.



B. Translate and Test, TRT (DD)

Diagram 5-410. Translate, TR (DC); Translate and Test, TRT (DD)

• SS format:



† DE for Edit
DF for Edit and Mark

• Purpose:

1. Edit: change format of source (2nd operand; in storage) from packed to zoned, edit source under control of pattern (1st operand; in storage), and place result into 1st operand location
2. Edit and Mark: same as Edit, but, in addition, place location of each 1st significant digit into GPR1.

• Conditions at end of GIS:

1. Pattern (destination operand) is in ST.
2. Pattern address is in D.
3. Source address (contents of GPR per B2, + D2) is in IC.
4. 1st 16 bits of instruction are in E.

A

B

C

D

E

F

G

H






Diagram 5-411. Edit, ED (DE); Edit and Mark, EDMK (DF)




A. Shift Left Single, SLL (89)

- RS format.
- Purpose: Shift 1st operand (in GPR, per R1) left number of bit positions specified by low-order 6 bits of 2nd operand address.




C. Shift Right Single, SRL (88)

- RS format.
- Purpose: Shift 1st operand (in GPR, per R1) right number of bit positions specified by low-order 6 bits of 2nd operand address.



B. Shift Left Double, SLDL (8D)

- RS format.
- Purpose: Shift 1st operand (in GPR, per R1 and R1 + 1) left number of bit positions specified by low-order 6 bits of 2nd operand address.



D. Shift Right Double, SRDL (8C)

- RS format.
- Purpose: Shift 1st operand (in GPR, per R1 and R1 + 1) right number of bit positions specified by low-order 6 bits of 2nd operand address.

Diagram 5-412. Logical Shift Instructions



• RR format: BCR

07	M1	R2
7	8	11 12 15
0		

• Purpose: Branch to location specified by GPR (addressed by R2) if state of CC is as specified by M1.

• RX format: BC

47	M1	X2	B2	D2
7	8	11 12	13 16	19 20
0				31


• Purpose: Branch to location specified by 2nd operand address if state of CC is as specified by M1.

A

B

C

D



†Condition Met:

$$\text{Branch Successful} = [(BC) \bullet (\Omega)] + [(BCR) \bullet (\Omega) \bullet (R2 \neq 0)]$$

$$\text{Branch Unsuccessful} = [(BC) \bullet (\text{not } \Omega)] + [(BCR) \bullet (\text{not } \Omega) \bullet (R2 \neq 0)]$$

$$\Omega = [(E08) \bullet (\text{not PSW } 34) \bullet (\text{not PSW } 35)] + [(E09) \bullet (\text{not PSW } 34) \bullet (PSW } 35)] + [(E10) \bullet (PSW } 34) \bullet (\text{not PSW } 35)] + [(E11) \bullet (PSW } 34) \bullet (PSW } 35)]$$

Diagram 5-501. Branch On Condition, BCR (07); BC (47) (Sheet 1 of 2)

E

F

G

H



- RR format: BCR

07	M1	R2
0	7 8	11 12 15
- Purpose: Branch to location specified by GPR (addressed by R2) if state of CC is as specified by M1.
- Conditions at start of execution:
 - Branch address is in D.
 - 3-cycle storage request for branch-to instruction has been issued per D, if branch is successful.
 - Instruction is in E.
- If branch is unsuccessful, 3-cycle storage request to refill Q will be issued per IC, if required.

- RX format: BC

47	M1	X2	B2	D2
0	7 8	11 12	15 16	19 20
31				
- Purpose: Branch to location specified by 2nd operand address if state of CC is as specified by M1.
- Conditions at start of execution.
 - Branch address is in D.
 - 3-cycle storage request for branch-to instruction has been issued per D if branch is successful.
 - 1st 16 bits of instruction are in E.
- If branch is unsuccessful, 3-cycle storage request to refill Q will be issued per IC if required.

A

B

C

D

E

F

G




Diagram 5-501. Branch On Condition, BCR (07); BC (47) (Sheet 2 of 2)

H

A

B

C


D

E


F

G

H



• RR format



• Purpose: Store PSW(32-63), link information, into GPR (addressed by R1) and branch to location specified by GPR (addressed by R2).

• Link information stored per R1:





Diagram 5-502. Branch and Link, BALR (05) (Sheet 1 of 2)

A

B

C


D

E


F

G

H



- RR format:



- Purpose: Store PSW(32-63), link information, into GPR (addressed by R1) and branch to location specified by GPR (addressed by R2).

- Conditions at start of execution:
 1. 2nd operand is in A, B, and D.
 2. 3-cycle storage request has been issued per D for branch-to instruction.
 3. Instruction is in E.





Diagram 5-502. Branch and Link BALR (05) (Sheet 2 of 2)

A

Diagram 5-9
RX I-Fetch.

B

Determine address of instruction (link address) following BAL instruction.

C

If set, indicates that the branch instruction is the subject instruction of an Execute instruction.

'Execute' trigger set

No

Yes

No

Yes

No

Yes

No

Yes

No

Yes

No

Yes

No

Yes

No

Yes

No

Yes

No

Yes

No

Yes

No

Yes

No

Yes

No

Yes

No

Yes

No

Yes

No

Yes


No

Yes

No


Yes

• RX format:



• Purpose: Store PSW(32-63), link information, into GPR (addressed by R1) and branch to location specified by 2nd operand address.

• Link information stored per R1:



D

If yes, Execute instruction is located in the 2nd and 3rd halfword.

If yes, branch instruction being executed was located in 3rd and 4th halfwords of Q.

Store link data into LS, calculate address of next sequential doubleword following the Execute instruction, refill Q, and transfer Q to R per D(21,22).

Store link data into LS, update IC (subtract 8), refill Q, and gate Q to R per D(21,22).

Determination of next sequential address requires subtraction of 16 from IC address.

Restore IC to its original value and store as link data. Gate SBDO to Q, and Q to R per D(21,22).

Subtract 8 from IC and store as link data. Gate SBDO to Q, and Q to R per D(21,22).

E

D(21,22)=11

No

Yes

Update IC and refill Q.

D(21,22)=11

No

Yes

Update IC and refill Q.

Branch end op.

Instruction format to be executed next is decoded off the SBDO, and instruction address is decoded from D.

Normal end op.

Diagram 5-503. Branch and Link, BAL (45) (Sheet 1 of 2)

F

G

H




Diagram 5-503. Branch and Link, BAL (45) (Sheet 2 of 2)

A

B

C











D

E

F



G

H



If yes, branch instruction is the subject instruction of an Execute instruction.



Next instruction is located in 1st halfword of doubleword requested during execution phase of branch instruction.





Data requested during I-Fetch is present at SDBO.

Doubleword contains the branch-to instruction.


If yes, the branch instruction is located in the last halfword of the doubleword requested during I-Fetch of the branch instruction.



Data requested by the storage request given during the execution phase of the branch instruction is present at the SDBO and is gated into Q.




• RR format: BCTR



• Purpose: Subtract 1 from 1st operand (in GPR, per R1) and, if result ≠ 0, branch to location specified by GPR (addressed by R2).

• RX format: BCT



• Purpose: Subtract 1 from 1st operand (in GPR, per R1) and, if result ≠ 0, branch to location specified by 2nd operand address.

Diagram 5-504. Branch On Count, BCTR (06); BCT (46) (Sheet 1 of 2)




Diagram 5-504. Branch On Count, BCTR (06); BCT (46) (Sheet 2 of 2)

• RS format:

86,87	R1	R3	B2	D2
0	7 8	11 12	15 16	19 20
				31

• Purpose:

1. BXH - Add increment (3rd operand; in GPR, per R3) to 1st operand (in GPR, per R1), algebraically compare result (index) with comparand (in odd-address GPR specified by R3 or R3 + 1), and, if index is greater than comparand, branch to location specified by 2nd operand address.
2. BXLE - Add increment (3rd operand; in GPR, per R3) to 1st operand (in GPR, per R1), algebraically compare result (index) with comparand (in odd-address GPR specified by R3 or R3 + 1), and, if index is equal to or less than comparand, branch to location specified by 2nd operand address.

A

Diagram 5-13
RS I-Fetch.

Obtain 3rd operand, comparand, from LS, and determine success of branch.

B

Determines location in doubleword of next instruction.

Yes
IC(21,22) = 11 or 00

No

Determines if next instruction to be executed is contained in last halfword of doubleword requested during I-Fetch of the branch instruction.

C

D(21,22) = 11

No

Yes

Determines if branch is successful.

D(21,22) = 11

No

Yes

[PAL=+ and E(7)=0] or [PAL=0 or - and E(7)=1]

No (Branch Unsuccessful)

Yes (Branch Successful)

[PAL=+ and E(7)=0] or [PAL=0 or - and E(7)=1]

No (Branch Unsuccessful)

Yes (Branch Successful)

[PAL=+ and E(7)=0] or [PAL=0 or - and E(7)=1]

No (Branch Unsuccessful)

Yes (Branch Successful)

[PAL=+ and E(7)=0] or [PAL=0 or - and E(7)=1]

No (Branch Unsuccessful)

Yes (Branch Successful)

D

Doubleword requested during I-Fetch is present at SDBO. Halfword transferred to R contains next instruction.

Transfer index to GPR per E(8-11), refill Q, and transfer Q to R per D(21,22).

Transfer index to GPR per E(8-11).

D(21,22) = 11

No

Yes

Update IC.

Branch end op.

Update IC, issue 3-cycle storage request per IC, update IC, and refill Q.

Allows selection of next doubleword in main storage. Data requested during execution phase of the branch instruction is present at SDBO.

IC(21,22) = 11 or 00

No

Yes

Because the branch instruction is unsuccessful and the contents of R have not been changed, R still contains the instruction that is located in the halfword following the last halfword of the branch instruction. Next instruction is decoded off R.

Normal end op.

During the end-op cycle the next instruction to be executed is decoded off R.

Issue 3-cycle storage request per IC.

IC contains address of doubleword that sequentially follows the doubleword containing the branch instruction.

'Execute' trigger set

Yes

No

F

IC(21,22) = 11

Yes

No

Data requested when it was found that the branch that was unsuccessful is present at SDBO.

Update IC and refill Q.

Update IC, refill Q, and transfer first halfword to R.

If yes, next instruction occupies the last halfword of the doubleword in which the branch instruction is located and is presently in R. If no, data to be executed is located in the 1st halfword of the doubleword requested during the execution of the branch when the branch instruction was found to be unsuccessful.


Diagram 5-505. Branch on Index High, BXH (86); Branch on Index Low or Equal, BXLE (87) (Sheet 1 of 3)

G

H

Diagram 5-13
RS I-Fetch.

RS format:



Purpose:

1. BXH - Add increment (3rd operand; in GPR, per R3) to 1st operand (in GPR, per R1), algebraically compare result (index) with comparand (in odd-address GPR specified by R3 or R3 + 1), and, if index is greater than comparand, branch to location specified by 2nd operand address.
2. BXLE - Add increment (3rd operand; in GPR, per R3) to 1st operand (in GPR, per R1), algebraically compare result (index) with comparand (in odd-address GPR specified by R3 or R3 + 1), and, if index is equal to or less than comparand, branch to location specified by 2nd operand address.

Conditions at start of execution:

1. 1st operand is in S and T.
2. Branch address is in D.
3. 3-cycle storage request has been issued per D for the branch-to instruction.
4. 1st 16 bits of instruction are in E.

A

B

C






D

E

F

G

H



Sheet 3

Diagram 5-505. Branch on Index High, BXH (86); Branch on Index Low or Equal, BXLE (87) (Sheet 2 of 3)






















Diagram 5-505. Branch on Index High, BXH (86); Branch on Index Low or Equal, BXLE (87) (Sheet 3 of 3)



- RX format:

44	R1	X2	B2	D2
0	7 8	11 12	15 16	19 20
31				
- Purpose: Execute subject instruction at location specified by 2nd operand address. Subject instruction may be modified by 1st operand (in GPR, per R1) if E(8-11) is not equal to zero.

Diagram 5-506. Execute, EX (44) (Sheet 1 of 2)



- Purpose: Execute subject instruction at location specified by 2nd operand address. Subject instruction may be modified by 1st operand (in GPR, per R1) if E(8-11) is not equal to zero.
- Conditions at start of execution:
 1. 1st operand is in S and T.
 2. Address of subject instruction is in D.
 3. 3-cycle storage request for subject instruction has been issued per D.
 4. 1st 16 bits of instruction are in E.

Diagram 5-506. Execute, EX (44) (Sheet 2 of 2)




Diagram 5-601. Load PSW, LPSW (82)

A

B

C


D

E


F

G

H



• RR Format:




- Replace CC and program mask (bits 34-39) of current PSW with bits 2-7 of 1st operand (in GPR, per R1).

- Conditions at start of execution:
 1. Instruction is in E.
 2. 1st operand is in A, B, and D.
 3. 2nd operand is not used.


- Bits 2-7 of 1st operand may have been loaded from PSW-register by a previous Branch and Link instruction.

- Program mask format (set mask bit permits interruption):
 - Bit 36 - Fixed-point overflow mask.
 - Bit 37 - Decimal overflow mask.
 - Bit 38 - Exponent underflow (floating-point) mask.
 - Bit 39 - Significance (floating-point) mask.

Diagram 5-602. Set Program Mask, SPM (04)




• SI Format



• Purpose: Replace system mask (bits 0-7 and 16-19) of current PSW with byte designated by storage operand address and bits 0-3 of the following byte.

- Conditions at start of execution:
 1. First 16 bits of instruction are in E.
 2. Storage operand address is in D.
 3. Storage request has been issued per D.

• System mask format:




- 0 - Multiplexer channel A mask bit
- 1 - Selector channel 1A mask bit
- 2 - Selector channel 2A mask bit
- 3 - Selector channel 3A mask bit
- 4 - Multiplexer channel B mask bit
- 5 - Selector channel 1B mask bit
- 6 - Selector channel 2B mask bit
- 7 - External mask bit
- 16 - Selector channel 3B mask bit
- 17 - Multiplexer channel C mask bit
- 18 - Selector channel 1C mask bit
- 19 - Selector channel 2C mask bit


Diagram 5-603. Set System Mask, SSM (80)

A

B



• RR Format:



• Cause supervisor call interruption; replace old-PSW(24-31) with I-field (bits 8-15) of instruction, providing interruption code.

• Conditions at start of execution:
1. Instruction is in E.
2. E(8-15) contains interruption code.

Diagram 5-604. Supervisor Call, SVC (0A)

C

D

E

F

G

H

I

J


K

L


M

N

O



• RR Format:



- Set storage key (bits 24-28 of 1st GPR, per R1) for 2048-byte storage block (addressed by bits 8-20 of 2nd operand, in GPR per R2) into storage protection logic in main storage.

- Conditions at start of execution:
 1. Instruction is in E.
 2. 1st operand is in A, B, and D.
 3. 2nd operand is in S and T.
 4. STC = 4 and ABC = 0.


• Format of key in 1st operand:




- Bits 8-20 of 2nd operand designate which block of 2048 bytes in main storage is to have its key set.

- 'Set key' trigger: ALD MC181;
STAT D: ALD KS051.

Diagram 5-605. Set Storage Key, SSK (08)



• RR Format:



- Insert storage protection key for 2048-byte storage block, addressed by bits 8-20 of 2nd operand (in GPR, per R2), into bits 24-28 of 1st operand (in GPR, per R1).

- Conditions at start of execution:
 1. Instruction is in E.
 2. 1st operand is in A, B, and D.
 3. 2nd operand is in S and T.
 4. STC= 4 and ABC = 0.

- Bits 0-23 of 1st operand are not changed; storage protection key from block of addressed storage is inserted into bits 24-28; bits 29-31 are set to 0's.

- Bits 8-20 of 2nd operand designate which block of 2048 bytes in main storage is to have its key inserted into 1st operand.

- 'Insert key' trigger: ALD MC 181; STAT D: ALD KS051.

Diagram 5-606. Insert Storage Key, ISK (09)

Diagram 5-13
S1 - I-Fetch

Objectives:
Determine CE or IOCE operation. Gate data to direct control bus (via G) on CE to CE data transfer.

QJ041 084
Set ABC to address of write direct data byte.

Gate SDBO to AB.

IOCE operation

(CE operation)
Turn on 'timing gate' trigger.

Data transfer

Gate databyte from AB to G per ABC.

Turnoff 'timing gate' trigger.

QT041
End Op

• S1 Format

84	I2	B1	D1
----	----	----	----

- Purpose: CE-to-CE operation gates data byte or simplex control line to CE selected per I2 field. CE-to-IOCE operation gates simplex control line to IOCE selected per I2 field and sets condition code to value received from selected IOCE.
- Conditions at start of execution:
 1. 1st 16 bits of instruction are in E.
 2. Storage operand address in D.
 3. Storage request has been issued per D.

Objectives:
Turn on 'timing gate' trigger to develop 'hold-in' for selected IOCE. Gate PSBAR to External register. Wait for response and condition code from selected IOCE.

Develop PSBAR for IOCE in External register as for I/O instruction.

Gate constant I to F.

QK021 BBC
Gate F (hex 01) to T (48-55).

Turn on 'timing gate' trigger.

Gate time-out constant from T to B.

Decrement B by 1.

Response received from IOCE

Set condition code to value received from IOCE.

Turn off 'timing gate' trigger.

End Op

By decoding E(8-15), the proper IOCE is selected and a simplex line is developed to inform the IOCE of the operation it is to perform. See table below for possible decodes of E(8-15).

See table below for CE select.

Simplex line developed from I2 operation field gated to selected CE via hardware.

Restart ROS Timer

Gate B to PAL to check for timeout.

PAL 32-63 = 0

Write Direct - 12 Field - E(8-15) Decode

Operation	Operation				Element Selected			
	8	9	10	11	12	13	14	15
CE-to-CE data transfer	0	0	0	0	CE 1	CE 2	CE 3	CE 4
CE external start	0	0	0	1	CE 1	CE 2	CE 3	CE 4
CE logout	0	0	1	0	CE 1	CE 2	CE 3	CE 4
IOCE logout	0	0	1	1	IOCE 1	IOCE 2	IOCE 3	0
CE external stop	0	1	0	0	CE 1	CE 2	CE 3	CE 4
IOCE processor start	0	1	0	1	IOCE 1	IOCE 2	IOCE 3	0
IOCE processor stop	0	1	1	0	IOCE 1	IOCE 2	IOCE 3	0
IOCE processor interrupt	0	1	1	1	IOCE 1	IOCE 2	IOCE 3	0

Note:
12 field decoding is done by hardware, and the select to the proper element is also hardware-developed.

Diagram 5-607. Write Direct, WRD (84)

• SI Format

85	I2	B1	D1
----	----	----	----

• Purpose: Gates a data byte from the control bus to the byte location (specified by the B1, D1 fields) in storage.

- Conditions at start of execution:
 1. 1st 16 bits of instruction are in E.
 2. Storage operand address is in D.
 3. Storage request has been issued per D.




Diagram 5-608. Read Direct, RDD (85)

A

B

C

D

E

F

G

H

Diagram 5-13.
SI I-Fetch

Objectives:
Determine if this is an operational kernel or a diagnostic kernel.

QQ171

D(21-23) = 0

083
Load FF (Hex) in F.

F - 1 → F
(FE hex in F).

State 0 or Test

B2A
F - 1 → F
(FD hex in F).
Gate - SDBO (0-31) to S and SDBO (0-63) to AB.

B29
Exclusive or Contents of F and Contents of S (byte 1)
FD XOR FD = 0

B13
S(0-31) to T.
Set scan mode.

SAL = 0

B1C
Reset scan mode. Set spec error.

Diagram 5-22
Program Interruption.

Reset 'scan counter control' trigger and latch.

MCW(8-19)
Reset 'scan mode'. Gate T(40-51) to ROSAR (0-11).

Branch to forced ROS address.

Operational MCW (FDX)

A
Sheet 2

B
Sheet 3



Diagram 5-22
Program Interruption.

B2B
Set scan mode. Gate SDBO (0-31) to T and SDBO (0-63) to AB.



Set scan counter control. Gate T and B to MCW, I2 to control triggers.

Hardware Blocks Reset of Scan Counter Control Trigger and Latch if MCW (6) = 1.


SI Format




Operational MCW Format



Diagnostic MCW Format



Expected result
Conditional terminate
2 force Sadder FS Check
3 reverse Mark Parity
4,5: Reverse storage address req parity
Start count on storage address compare
Reverse SAB Tag parity



Wrap DE
Reset Check Regs
Invert Ext Reg Parity
Set Diagnose SET
Force D.G. Request
Diagnose Reverse normal op.

T(32-39, 52) to MCW (0-7, 20).
T(53-57) to Add seq. T(58-61) to FLT Ctr. T(62-63) to MCW (32-51). E(8,9) to interleave control. E(10) to diagnose Flt tgr.

When the CE is in state 3, 2, or 1, the 12 field of the diagnose instruction and all MCW bits except 32-35, 50 and the address bits (8-19) are degated and have no effect.

Diagram 5-609. Diagnose (83) (Sheet 1 of 3)

Table 1

E Reg	STAT H	STAT D	STAT G	Register Logged Out
11-15	Off	Off	Off	FLT Point
16-23	Off	Off	Off	Gen Purpose
00-15	Off	Off	Off	CCR
01	On	Off	Off	DAR Mask
01	On	Off	On	Ext Req
01	On	On	Off	Check Req
01	On	On	On	ATR 1
00	On	Off	Off	ATR 2
00	On	Off	On	DAR

E3 = 0 and STAT H off mean logout complete.




Diagram 5-609. Diagnose (83) (Sheet 2 of 3)






Diagram 5-609. Diagnose (83) (Sheet 3 of 3)



• Purpose: Assembles data required for IOCE to execute the I/O instructions into a one-word format and gates it to the proper IOCE via the control bus.

• Instructions


Op Code	Mnemonic	Condition Code			
		Zero	One	Two	Three
9C	S10	Operation initiated	CSW stored	Channel busy	*
9D	T10	Available	CSW stored	Channel busy	*
9E	H10	Interrupt pending	CSW Stored	Burst operation terminated	*
9F	TCH	Available	Interrupt pending	Channel in burst mode	*
9B	SPCI	Not working	CSW stored	PCI flag set	Invalid I/O address format

* - Not operational or invalid I/O address format


- Conditions at start of execution:
1. 1st 16 bits of instruction are in E.
 2. Operand address (address of channels and I/O unit) is in D.

Diagram 5-701. I/O Instructions

- RR Format: L1



- Purpose: Loads identity of CE executing instruction into bits 28-31 of GPR specified by R1 field.



QQ101





Diagram 5-801. Load Identity, LI (0C)

D


E

F

G





H

A








QQ101


B



D



• RR Format



• Purpose: Places contents of ATR1 and ATR2 into two GPR's specified by R1 and R2 fields.

E


F

Diagram 5-802. Insert ATR, IATR (OE)

G

H

• RR Format



• Purpose: Provides a variable delay (256 usec x N) dependent on the value of N.

• Conditions at the beginning of execution: Instruction and N are in E.

A

B

C

D

E

F

G

H

Stop-1 and Stop-2 micro-orders stop CE clock for 5 cycles.





Diagram 5-803. Delay, DLY (0B)

• SI Format



• Purpose: Store contents of logical and physical PSBAR in bit positions 9 - 19 and 28 - 31, respectively, at the word location in main storage (specified by 1st operand address).

• Conditions at the beginning of execution:
 1. 1st 16 bits of instruction are in E.
 2. Operand address (address to store PSBA) is in D.





Diagram 5-804. Store PSBAR, SPSB (A0)


• SI Format



• Purpose: Load logical PSBAR from a storage location pointed to by the operand. Load physical PSBAR from an ATR slot (selected by bits 9-12 of the newly fetched logical PSBA).



- Conditions at beginning of execution:
1. 1st 16 bits of instruction are in E.
 2. Operand address (address of new PSBA) is in D.

A




QQ041


B






Yes




Specification error occurs if:
1. The operand address specifies other than a word boundary.






Yes




STC outgates and ingates the proper ST byte.




D




The new PSBA must be:
1. Within an SE which is currently specified in ATR.
2. Within a properly configured SE.




Yes



No



Bits 9-12 of logical PSBAR select an ATR position. The contents of that slot are set into physical PSBAR (9-12).



G





Diagram 5-805. Load PSBAR, LPSB (A1)

H

Objectives:
Make word overlap test.
Make address boundary test.


• SS Format




• Purpose: Moves up to 256 words from one storage location (B2, D2) to another storage location (B1, D1). The number of words to be moved is specified by the L-field.

• Conditions at the beginning of execution:
1. Source address is in IC and T.
2. Destination address is in D.
3. Updated IC is in LSWR.


A




B




C




D




E



F



G



H



Word Overlap Test:

Word Overlap exists if starting address of destination field is one or two words higher than starting address of source field. This condition propagates the first source word (or doubleword) through storage for the number of words specified in the L-field. Once the word or doubleword of source data has been fetched by the CPU, further fetches are not necessary, and repeated stores can be made per the destination address. Because both fields must start on a word or a doubleword boundary, four possible word overlap conditions can occur. These are:

Overlap conditions when:

1. Source is on a doubleword boundary. Destination is on a word boundary.
2. Source is on a word boundary. Destination is on a doubleword boundary.
3. Source is on a doubleword boundary. Destination is on a doubleword boundary.
4. Source is on a word boundary. Destination is on a word boundary.

Note: If the source and destination addresses differ by one word, that word is propagated throughout the destination field. If the difference is a doubleword, that doubleword is propagated.

Diagram 5-806. Move Word, MVW (D8) (Sheet 1 of 3)




Diagram 5-806. Move Word, MVW (D8) (Sheet 2 of 3)

A

B

C

D

E

F

G

H




Diagram 5-806. Move Word, MVW (D8) (Sheet 3 of 3)

A

Objectives:
Align key and address
in external register.
(Key in bits 0-3 and
address in bits 4-27.)

Gate key from
E(8-11) to B(60-63).

Gate D(0-23)
to T(36-59).

Gate B(60-63)
to T(32-35).

Gate T to
external register.

B

C

Objectives:
Gate IOCE select
bits to select register.
Issue select to IOCE.

Gate E (12-15)
to T (60-63).

Gate T to
select register.

D

E

Turn on STAT B and
'timing gate' trigger.

Objectives:
Wait for condition
code to return from IOCE.

Set timeout
constant in B.

Decrement B by 1.

Response
from IOCE

Set condition code
per value received
from IOCE.


G

H

Turn off 'timing
gate' trigger.

End Op.

• SI Format:



• Purpose: Transfers storage key and PSW address to selected IOCE. The IOCE fetches the new PSW and proceeds with the operation designated by the PSW.




Diagram 5-807. Start I/O Processor, SIOP (9A)

A

B



C

D


E

F

G




• RR Format




• Purpose: Loads the address translation register: (0-31) from the GPR specified by R1, and (32-39) from byte 0 of the GPR specified by R2. Byte 3 of the GPR specified by R2 is the selection mask, and the response bits are set into byte 2.

• Format of GPR specified by:

1. R1



2. R2



* = 9020 E only

Response Bits	Selection Mask	CE or IOCE Designated
16	24	CE 1
17	25	CE 2
18	26	CE 3
19	27	CE 4
20	28	not used
21	29	IOCE 1
22	30	IOCE 2
23	31	IOCE 3

• Conditions at the start of execution:

1. Instruction is in E.
2. ATR word 1 is in A and B
3. ATR word 2 is in S and T.




Diagram 5-808. Set Address Translator, SATR (0D), Execution in Issuing CE (Sheet 1 of 6)




Diagram 5-808. Set Address Translator, SATR (0D), Execution in Issuing CE (Sheet 2 of 6)

Sheet 2

B

Select Register Bit Position Assignments



Note:
Only the CE (bits 20-23) and IOCE (bits 29-31) positions are used on SATR.

Objectives:
Gate CE and IOCE select bits into proper select register bit positions.
Issue 1st SATR select to elements.

Set ABC to 7 and STC to 3.

ABC and STC are serial adder bus gates for A, B, S, and T registers.

Gate CE select bits to F(4-7).

Gate IOCE select bits to S(29-31).

Decrement STC to 2.

Gate CE select to S (20-23).

Gate S to select register (via T).

Put 1st select time constant (C0) in F.

Turn on 'timing gate' trigger.

Issues 1st SATR select to elements. A selected element that does not have the issuing CE's scon bit on will not respond.

Add 1 to F.

Delay 1 cycle.

This delay loop holds SATR select active for approximately 25.6 usec.

SAL = 0

Turn off 'timing gate' trigger.

Sheet 4

C




Diagram 5-808. Set Address Translator, SATR (0D), Execution in Issuing CE (Sheet 3 of 6)

A
B
C
D
E
F
G
H




Diagram 5-808. Set Address Translator, SATR (0D), Execution in Issuing CE (Sheet 4 of 6)

A

B

C

D

E

F




Diagram 5-808. Set Address Translator, SATR (0D), Execution in Issuing CE (Sheet 5 of 6)

Sheet 5

E

A

Objectives:
 Gate response bits from
 Select register.
 Arrange the response bits
 in the response byte format
 and store in GPR per R2.


Gate select register
 to T (via 9020 and
 local store out buses).

Gate IOCE bits from
 T(60-63) to F(4-7).

Combine IOCE bits and
 CE bits in T(48-55).

Store response bits
 in GPR specified
 in R2 field.

End Op.



B

C

D

E

Note:
 A CE receiving a SATR select signal from another CE must
 execute a microprogram to ingate the new ATR information.
 Refer to Diagram 9, MDM for explanation of the SATR
 instruction in the receiving CE.

Diagram 5-808. Set Address Translator, SATR (0D), Execution in Issuing CE (Sheet 6 of 6)

F

G

H

A

Objectives:
 Receive SATR select for the 1st time.
 Turn on 'time clock step' trigger and wait for select to drop.
 Send response and wait for 2nd SATR select.

Note:
 The CE receiving a SATR select signal responds to the issuing CE and executes a microprogram to ingate the new ATR information from the external bus. This diagram shows the functions performed by the receiving CE.

B

Set CE 1, 2, 3, or 4 input latch.

The CE input latch is turned on by SATR select.

Turn on 'time clock step' trigger.

This trigger forces ROS address 014, to enter receive ATR microprogram.

B

Turn on 'interrupt-gate' trigger.


This trigger gates the response line to the issuing CE.

Set delay constant in F.

C

Add 1 to F.

Timeout before select drops is an error.




Carry out of serial adder

Reset ATR select; CE input latch, and 'time clock step' trigger.

End Op.

D

Receive ATR select line active




E

Turn off 'interrupt gate' trigger.

Set delay constant in F.

Add 1 to F.

Timeout before select comes back is an error.



SAL = 2F (hex)


Reset ATR select; CE input latch, and 'time clock step' trigger.

End Op.

F

Receive ATR select line active

Receive SATR Timings - Related to Issuing 7201s SATR Select



G

Yes (2nd SATR select is active)

Sheet 2

Diagram 5-809. Set Address Translator, SATR (0D), Execution in Receiving CE (Sheet 1 of 3)

Sheet 2

A

Objectives:
 Receive 2nd SATR select.
 Gate ATR slots 1-8 to S.
 Wait for 3rd SATR select.

Gate external bus
 (ATR slots 1-8) to S.

Local store out
 bus parity
 error

Yes (Machine Check)

Execute machine
 check.

Set delay constant in F.

Add 1 to F.

Carry
 out of serial
 adder

Yes

Timeout before select
 drops is an error.

Reset ATR select; CE
 input latch, and 'time
 clock step' trigger.

End Op.

Receive
 ATR select line
 active

No

Set delay constant in F.

Add 1 to F.

SAL
 = 2F(hex)

Yes

Timeout before select
 comes back is an error.

Reset ATR select; CE
 input latch, and 'time
 clock step' trigger.

End Op.

Receive
 ATR select line
 active

No

(3rd SATR select is active.)

Sheet 3






Diagram 5-809. Set Address Translator, SATR (0D), Execution in Receiving CE (Sheet 2 of 3)

H

Sheet 2
B

A

Objectives:
 Receive 3rd SATR select.
 Gate ATR slots 9-10 to T.
 Gate S and T to ATR.

B

Gate external bus
 (ATR slots 9-10) to T.

Local store out
 bus parity error

Yes (Machine Check)

Execute machine
 check.

C

Gate S(0-31) to ATR
 (0-31) and T(32-39)
 to ATR(32-39).

Turn on 'interrupt
 gate' trigger.

Set delay constant in F.

D

Add 1 to F.

Carry out of serial
 adder

Yes

Timeout before select
 drops is an error.

Reset ATR select; CE
 input latch, 'interrupt
 gate', trigger, and 'time
 clock step' trigger.

End Op.

E

Receive ATR select line
 active

No

Turn off 'interrupt
 gate' trigger.

Set delay constant in F.

This delay already
 existed and was a
 convenient way of ending.

F

Add 1 to F.

SAL = 2F.

No

Reset ATR select; CE
 input latch, and 'time
 clock step' trigger.

End Op.

G







Diagram 5-809. Set Address Translator, SATR (0D), Execution in Receiving CE (Sheet 3 of 3)

H



RR Format





Purpose: To transfer configuration mask to CCR of element(s) specified by selection mask.

- Conditions at the end of I-Fetch:
 - A-reg has 1st word of configuration mask (contents of GPR specified by R1).
 - T-reg has selection mask (contents of GPR specified by R2).

- Configuration and selection mask formats:
 - 9020D System



- 9020E System



Legend:

- * Spare Bit
- Reserved Bit
- ‡ Inhibit Logout Stop Bit
- ‡ Inhibit DE Stop Bit




Diagram 5-810. Set Configuration, SCON (01) (Sheet 1 of 6)

Sheet 1

A

A

Objectives:
Check for specification and privileged operation errors.

Hardware checks that (1) own SCON bit is on in CCR and, (2) at least 1 valid SCON bit is on in configuration mask KR101.

B

Develop constant 3C to test Scon field of configuration mask.

AND constant 3C with Scon field in serial adder.

C

SAL = 0
(Scon field all 0s)
Yes

Spec check
Yes

Problem state
Yes

Specification error.
Force ROS address 010.

Privileged operation error.
Force address 00A.

Specification error occurs if:
1. CE is in state 1 or 2.
2. CE's scon bit is off.
3. No valid CE specified in configuration mask.
4. R1 field specifies an odd GPR.

E

Objectives:
Check if any IOCEs are selected.

Develop mask 07 to test IOCE select field.

AND mask 07 with IOCE mask field.

G

SAL = 0
No (One or more IOCE selected)

Yes
(No IOCE selected)

Sheet 4

Sheet 3

H





Diagram 5-810. Set Configuration, SCON (01) (Sheet 2 of 6)





Diagram 5-810. Set Configuration, SCON (01) (Sheet 3 of 6)

Sheet 3
C

Objectives:
 Set count of 19 (hex) in B for
 'select timeout' (5.0 μsec).
 Set count of 19 in D for
 'response timeout' (5.0 μsec).



Sheet 5
D

Diagram 5-810. Set Configuration, SCON (01) (Sheet 4 of 6)

A
B
C
D
E
F
G
H





Diagram 5-810. Set Configuration, SCON (01) (Sheet 5 of 6)

Sheet 5
E



The example below shows the basic logic active during the select and response timeouts. CE1 is executing the SCON instruction, and CE2 is receiving the 'scon select'. Similar select and response logic is used for all elements in the system.





Diagram 5-810. Set Configuration, SCON (01) (Sheet 6 of 6)

SI Format:



• Test high-order bit (bit 0) of storage operand byte (in storage), set CC according to state of tested bit, and set addressed byte back into storage as all 1's.

• Conditions at start of execution:
 1. 1st 16 bits of instruction are in E.
 2. Storage operand address is in D.
 3. Storage request per D is blocked during I-Fetch ('D sync' latch blocked) because data byte could change before executing this instruction.

• 'Test and set' trigger: ALD MC181.

A

Diagram 5-13.
SI I-Fetch.

QK021
093

Issue 'test and set' signal to main storage.

Set 'test and set' trigger.

Enables resetting of mark register after late BCU cleanup.

Transfer D(21-23) to STC directly and to ABC via parallel adder.

Set mark bit per STC.

Issue 3-cycle storage request per D, gating out 'test and set' signal and one mark bit.

Storage will fetch doubleword, load SDBO, and regenerate doubleword back into core array, setting all 1's into marked byte.

B

C

Perform ASC test.


Add -D + 7 to IC and shift right 4 bits.

Decision: PAL(40-63) = 0


Decision: IC(21,22) = 11 and PAL(40-62) = 0

Set 'PSC' trigger.

Notes:
 1. Because PAL(64-67) is ignored but may be equal to 0 through 7(decimal), $0 \leq IC - D + 7 \leq 7$; therefore, $IC + 7 \geq D \geq IC$.



2. Because PAL(64-67) is ignored but may be equal to 0 through 15(decimal), $0 \leq IC - D + 7 \leq 15$. Therefore, $IC + 7 \geq D \geq IC - 8$.



Causes PSC exceptional condition during next I-Fetch, refilling Q.

D

E

Test high-order bit.

Set STC to 4.

Selects testing location in ST.

Gate SDBO to AB.

Unmodified byte.

Issue early end-op 2 cycles early.

Transfer AB per ABC to ST per STC, via serial adder.

Decision: T(32) = 0

Set CC to 0 during NEOP.

Set CC to 1 during NEOP.


F

G


End-op 2 cycles early.

Diagram 5-811. Test and Set, TS (93)


H



A



Objectives:
Determine entry type.
(Initial entry or re-entry after an interrupt or after a page overflow.)




No

Yes

Entry is a return after an interrupt. Re-entry is back to the routine exited from.


B




Deletes descriptors from the ODT by incrementing the ODT address without incrementing the NDT address.

1

Note:
All six blocks shown below represent blocks of storage whose sizes are




C



Moves history descriptors from the ODT to the NDT.


2



No

Yes

(data is single symbol)




Moves descriptors from the ODT (current in ODT) to the NDT; in the process, changes them to history descriptors.

3


Set history count to zero. Single symbol data has no history data.

D



Moves current descriptors from the ODT to the NDT.


4



Calculates the number of symbols to be inserted by this insert order and builds a descriptor (batch No. and symbol count) and stores it in the NDT as part of the current descriptors.


5

E




Moves symbols from old refresh memory to new refresh memory, resetting all brightness bits.

6




Note:
Refresh memories contain data to be sent to the PVD. The data can be in one of two doubleword formats: ① the output format of repack symbols or ② the output format of convert weather lines.

* - Old descriptor table
** - New descriptor table



Moves symbols from old refresh memory to new refresh memory, leaving brightness bits as is.

7



Moves symbols from a sort bin to new refresh memory, reformatting them if necessary.

8



F



No

Yes


Invalid sequence - specification check.



Yes

No

Set condition code to 0.



H

Diagram 5-901. Repack Symbols, Simplified Flow Chart

Diagram 5-6
RR I - Fetch

Sheet 21
EIE (Re-entry from interrupt routine.)

Objectives:
Determine entry type whether initial entry or re-entry after an interrupt.
Prepare to enter the delete descriptors routine.

QQ401 DBF
Gate next WCT address (GPR 7) to A (via S).

Gate INTRPT ID (bits 4-7) and bin number (GPR 8) to S.

Save 360 IC by gating to LS:WR (via T).

Add the WCTA (A) and (2X bin no.) and gate result to IC.

Each bin displacement value is two bytes long. Adding two times the bin number increments the WCTA to the correct bin displacement value.

Gate INTRPT ID to F.

Gate DP bits (GPR 11) to T.

Make storage request for bin displacement address from WCT.

Gate F(4-7) (INTRPT ID) to PAL for test.

Rearrange INTRPT ID - bits 4-7 to F(0-3) and bits 0-3 to F(4-7).

Clear K register.

Used to accumulate symbol count throughout RPSB execution.

Gate next WCT (GPR 7) address to S.

PAL = 0

(INTRPT ID (4-7) not zero indicates a re-entry after an interrupt.)

Initial Entry

DP bit (T32) a one

(This is re-entry after a page overflow.)

Reset DP bits in GPR 11.

F88
Gate first WCT order address to T and D and GPR 7.

Adding 32 to the first WCTA increments it past the halfword bin displacements to the first order.

Gate SDBO (bin disp address) to AB.

Clear T register.

Gate old descriptor table (ODT) address to S.

F8D
Make memory request per IC for ODT doubleword.

Store bin displacement address (T) in GPR 9.


Gate SDBO (ODT doubleword) to L, M and Q.

Compute sort bin address and store it in GPR 6.

This address will be used in calculating the symbol count when a new descriptor is constructed in the insert descriptors routine.


A Sheet 4

RR Format




Purpose: Assembles a new updated display image (refresh memory) for 1/16 of a PVD's area. It accomplishes this by deleting, from the old display image, all information which is no longer to be displayed, by moving (and modifying, if necessary) the data remaining in old refresh memory (ORM) to new refresh memory (NRM), and by adding new data to be displayed by inserting data from a sort bin (created by CSS execution) into NRM.


RPSB moves two types of data, descriptors



and display words,



and is logically divided into two sections. The first builds a new descriptor table by using the applicable previous descriptors (from the ODT) and by generating new descriptors for the new input data (from CSS execution(s)) located in a sort bin. This section operates only in SEs. The second section builds a new display image for a sort bin (called new refresh memory, NRM), using the symbol counts accumulated while building the new descriptor table (NDT) which actually describes NRM. This section operates in both SEs and DEs as shown below.



F87
Reset DP bits in GPR 11.

CGE Sheet 3

CFE Sheet 2

Diagram 5-902. Repack Symbols, RPSB (OF) (Sheet 1 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 2 of 21)






Diagram 5-902. Repack Symbols, RPSB (OF) (Sheet 3 of 21)



* 3-letter designations identify actual line edge connectors on CAS page.

Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 4 of 21)

A

B

C

D

E

F

G

H






Diagram 5-902. Repack Symbols, RPSB (OF) (Sheet 5 of 21)



*3-letter designations identify actual line edge connection on CAS page.

Diagram 5-902. Repack Symbols, RPSB (OF) (Sheet 6 of 21)



* 3-letter designations identify actual line edge connection on CAS page.




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 8 of 21)




Diagram 5-902. Repack Symbols, RPSB (OF) (Sheet 9 of 21)





Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 10 of 21)



Work Control Table (WCT)

Bin 0 displcmnt	Bin 1 displcmnt
Bin 2 displcmnt	Bin 3 displcmnt
Bin 4 displcmnt	Bin 5 displcmnt
Bin 6 displcmnt	Bin 7 displcmnt
Bin 8 displcmnt	Bin 9 displcmnt
Bin 10 displcmnt	Bin 11 displcmnt
Bin 12 displcmnt	Bin 13 displcmnt
Bin 14 displcmnt	Bin 15 displcmnt
Delete Batch #	Delete Batch #
Modify Batch #	Modify Batch #
Modify Batch #	Insert Batch #
Bin 0 displcmnt	Bin 1 displcmnt
Bin 2 displcmnt	Bin 3 displcmnt
Bin 4 displcmnt	Bin 5 displcmnt
Bin 6 displcmnt	Bin 7 displcmnt
Bin 8 displcmnt	Bin 9 displcmnt
Bin 10 displcmnt	Bin 11 displcmnt
Bin 12 displcmnt	Bin 13 displcmnt
Bin 14 displcmnt	Bin 15 displcmnt
	EOCT
Delete Batch #	Delete Batch #
Delete Batch #	Delete Batch #
Modify Batch #	Modify Batch #

The proper bin displacement from here is used by the insert order to indicate the address of the first symbol in the sort bin that is to be inserted into new refresh memory (NRM).

The proper bin displacement from here is used by this insert order to indicate the stop address of this batch of symbols (in this case it's the end of the class type also). A displacement from here is also used by the next insert order in the WCT to indicate its first symbol (as the displacement above was used).

Note:
The symbol count for an insert order is calculated (to build a descriptor) by subtracting the start address from the stop address.

Saves the accumulated history count.


Converts the count from words to bytes.

This determines the insert order symbol count.

The next order in the WCT to be accessed will be taken from the 18th halfword position from the given insert order. Every insert order will lie on a halfword boundary and is immediately followed by its own table of 16 bin displacement values.

*3-letter designations identify actual line edge connection on CAS page.

Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 11 of 21)



*3-letter designations identify actual line edge connectors on CAS page.

Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 12 of 21)

A
B
C
D
E
F
G
H




Diagram 5-902. Repack Symbols, RPSB (OF) (Sheet 13 of 21)

A

B

C

D

E

F

G

H




Diagram 5-902. Repack Symbols, RPSB (OF) (Sheet 14 of 21)




Diagram 5-902. Repack Symbols, RPSB (OF) (Sheet 15 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 16 of 21)

A

B

C

D

E

F

G

H




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 17 of 21)

*3-letter designations identify actual line edge connectors on CAS page.




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 18 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 19 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 20 of 21)




Diagram 5-902. Repack Symbols, RPSB (0F) (Sheet 21 of 21)

A

B

C

D

E

F

G

H

Diagram 5-6
RR 1 - Fetch

Objectives:
Read double-word from input stream into AB. Set up to begin processing input.

• RR Format

02	R1	R2
0	7 8	11 12 13

• Purpose: Submits an input stream of either Radar or Beacon co-ordinates to one PVD's geographic and sterile area filters; converts the co-ordinates from system scale to PVD scale if all filters are passed; assembles an output word and stores it in the proper sort bin location.

Gate GPR 9 (input stream address) to D (via T).

R2 field must always equal 9.

Gate constant (C0) to F.

Make memory request per D for input doubleword.

Gate GPR 8 (sort bin base) to T.

Save input stream address (gate D to K).

Gate GPR 10 (input word count) to S.

Set condition code to 0.

If no output, CC equals 0.

Gate sort bin base address (T) to D (via PAL).

Exclusive or F (C0) with T (0-7) thru SAL.

SAL equal to zero

No
Right word indicator (RW) is off.

Turn on STAT A.

Gate GPR 12 to S and GPR 13 to T.

GPRs 12 and 13 to be used as working regs during execution, will restore at end.

Store GPR 12, 13 (ST) per D (sort bin base address).

Set E(12-15) to 0.

Gate input doubleword into AB.

E(8-11) (R1 field) equals 0

No (Beacon input)

Yes (Radar input)

Update D + 8 (sort bin base + 8).

This area used by CSS to save previous header information.

Gate constant (0C) to F.

Make memory request per D.

Restore old header.

Gate S (word count) to PAL.

PAL equals 0

Yes

No

Sheet 2

Sheet 5

Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 1 of 10)




Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 2 of 10)

A

B

C


D

E

F

G

H




New symbol to A(0-7)

S contains brightness control bit (R) from GPR 11.

New header now assembled in T.

Indicates the end of page.

Replaces old header information with new.



Sheets 4, 9, 10

K

Reset T and store in GPR 10 to reset count to 0.

QQ201 C09

Interrupt Pending

Input count = 0

G Sheet 2

H Sheet 7

B Sheet 5

Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 3 of 10)




Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 4 of 10)




Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 5 of 10)




Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 6 of 10)





Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 7 of 10)






Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 8 of 10)




Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 9 of 10)

A

B

C

D

E

F

G

H







Diagram 5-903. Convert and Sort Symbols, CSS (02) (Sheet 10 of 10)



(Input weather line has been rejected)

A

QQ291

Read an input doubleword into AB (from the storage address in GPR9).

Update the input address and store it back in GPR9.

Input word count (in GPR 10) = 0

Yes

No

Decrement word count.

End-Op

Input doubleword a Header

No

Yes

Save the header information (needed for output doubleword).

QQ261

Check XY co-ordinates in left input word (A) to see if that end of the weather line is within the PVD geographic boundaries.

Within boundaries

Yes

No

Turn on STAT G (word one needs truncation).

QQ261

Check XY co-ordinates in right input word (B) to see if that end of the weather line is within the PVD geographic boundaries.

Within boundaries

Yes

No

STAT G

Yes

No

QQ271 (Truncate right word)

Truncate the weather line until the co-ordinates in the right word are within the PVD geographic area (in the outer one-tenth of the area).

QQ261

Check the co-ordinates to see if that end of the weather line is within any (of 3) sterile areas.

In a sterile area

Yes

No

Processing left input word (not truncated)

Yes

No

STAT G

No

Yes

(Both ends of the weather line are within the PVD area)

(Truncate left word)

QQ231

Convert the two accepted sets of co-ordinates from system scale to PVD scale (multiply by a conversion constant).

QQ281

Compute the delta (Δ) co-ordinates. (Actual co-ordinates for one end of the line, and Δ co-ordinates, for the other end of the line, appear in the output doubleword.)

Assemble data (header info) for output doubleword in T and gate it to M (as format word 0).

Gate format word 0 (M) thru mixer into XY.

Assemble data (Δ co-ordinates for output doubleword in T and gate it to M (as format word 2).

Gate format word 2 (M) thru mixer into XY.

Assemble data (major co-ordinates) for output doubleword in T and gate it to M (as format word 1).

Gate format word 1 (M) thru mixer into XY.

Store XY (output doubleword) in refresh memory.

QQ291

Interrupt pending

No

Yes

QQ291

Save all data required to continue processing input stream after the interrupt has been handled.

Input word count = 0

Yes

No

(No more input to process)

End Op

Program interrupt

No

Yes

(External interrupt)

There has been a program error. End Op

Branch to the interrupt-handling routine.

B

C

D

E


F

G

H


Diagram 5-904. Convert Weather Lines, Simplified Flowchart

RR Format




• Purpose: Submits an input stream of weather line co-ordinates to a particular PVD's geographic and sterile area filters; shortens the line, if necessary, to make both ends fall within the PVD boundaries; converts the co-ordinates from system scale to PVD scale if all filters were passed; assembles the converted co-ordinates, the symbol, and the control bits into an output doubleword, and stores that doubleword in the PVD's refresh memory.


Input doubleword (header)



Input doubleword (data)



Output doubleword



Notes:

Multiple data blocks are accepted for input.
 (X1, Y1) is origin of weather line.
 (ΔX2, ΔY2) are X and Y increments from origin for weather line.
 X1, Y1, ΔX2, ΔY2 are 10-bit values.

Legend:

DA	Dash	ΔYS	Sign of ΔY2
DL	Dash Length	ΔXS	Sign of ΔX2
BL	Blink	C0	Character at Major position
BR	Brightness	C1	Character at Final position
S	Symbol Size		




Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 1 of 9)

A

Objective:
Save the header information for use later (to build an output doubleword).

QQ291
Gate header information (control bits) from A (byte 1) to T (byte 0).

Make a memory request for the next input doubleword.

Update the input word address.

B

Gate header information (symbol) from B (byte 0) to T (byte 1).

Store T in GPR 8 (saves the header information).

Objectives:
Gate next input doubleword into AB.
Test to see if the doubleword contains header information or weather line co-ordinates.

C

QQ291
Gate the new input doubleword into A and B.

Gate constant (80) to S.

Gate A (second co-ordinates) to K.

Gate the input word count to IC (via T).

D

AND S (byte 0) with a (byte 0).

If the input word is a header, SAL will contain 80 as a result of this AND.

SAL equal zero

(Input doubleword is a header)





Turn on STAT D.

STAT D indicates that word 1 of the input doubleword is being processed.

Gate the next input doubleword address to IC.

E

A Sheet 3



1

Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 2 of 9)

F

G

H




Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 3 of 9)




Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 4 of 9)




Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 5 of 9)




Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 6 of 9)

L Sheet 6

M Sheet 6

A

Objectives:
 Compute delta X and delta Y values for the output doubleword.
 Save the signs of delta X and Y for the output doubleword.
 Decide if the symbol is to be displayed at both ends of the weather line and set the C0 and C1 bits accordingly.

QQ281
 Gate T (secondary X co-ordinate) to B. Secondary Y co-ordinate is already in A.

B

Gate GPR 2 (major X co-ordinate) to T.

Subtract T (major X) from B (secondary X).

Carry into PAL 4

No (Delta X is negative)

Set F (bit 1) to one. Will become ΔXS bit in output doubleword. ($\Delta XS = 1$, indicates that delta X is negative value.)

Yes

Gate result of the above subtraction (delta X) to B.

Delta X saved in B until output format word 2 is assembled in T.

Gate GPR 3 (major Y co-ordinate) to T.

Subtract T (major Y co-ordinate) from A (secondary Y co-ordinate).

Carry into PAL 4

No (Delta Y is negative)

Set F (bit 0) to one. Will become ΔYS bit in output doubleword. ($\Delta YS = 1$, indicates that delta Y is negative value.)

Yes

Gate result of the above subtraction (delta Y) to A.

Delta Y saved in A until output format word 2 is assembled in T.

Gate GPR 8 (header info) to T.

Gate F to T (56-63).

Set the ΔXS and ΔYS bits into T for output formatting.

Gate GPR 4 (truncation flag) to S.

Gate S to PAL.

PAL = 0

Yes (No truncation - display symbol at both ends of line.)

Bit C0 (in output word) = 1, causes symbol to be displayed at major position of weather line.
 Bit C1 (in output word) = 1, causes symbol to be displayed at secondary position of weather line.

Set F (bits 0 and 1) to one. Will become C0 and C1 bits in output doubleword.


No

(Line was truncated)

Set F (bit 0) to one. Will become C0 bit in output doubleword.

Gate T (byte 5) to serial adder.

The symbol, from the header information, is needed now for the next decision. The header information remains in T and is the beginning of format word 0 which is assembled in T for input to the mixer.



H

SAL = 0

Yes (No symbol in header.)

No

N Sheet 8

O Sheet 8

Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 7 of 9)




Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 8 of 9)




Diagram 5-905. Convert Weather Lines, CVWL (03) (Sheet 9 of 9)







Diagram 5-906. Load Chain, LC (52)

Diagram 6-1. CE Control Panel (Sheet 1 of 2)







*Selected via INDICATE ON ROLLER 1 POSITION 6 switch.

E
Diagram 6-2. CE Roller Switch Indicators (Sheet 1 of 2)

2

3

4

5

6

7

8

9

DISPLAY NO. 4																																																													
1	PROGRAM STATUS WORD																PSW PROGRAM MASK															1																													
	SYSTEM MASK																MACH SUPV CHK CALL INTRPT INTRPT																																												
2	Q REGISTER																															2																													
3	B REGISTER																															3																													
4	A SIDE CTL SERIAL ADDER																B SIDE CTL SERIAL ADDER																PADDL CONTROL				EW EXTD		GATE ONES PA				AB, IC, F → PB				ST, DA → PA				E, Q → PB				RT DIG		EDIT		STEP ABC		4
5	STATUS TRIGGERS								INSTRUCTION FETCH CONTROLS								EXTERNAL INTERRUPTS																PIR		TIME GATE TGR		5																								
6	EXTERNAL REGISTER																															6																													

DISPLAY 4	
1	PSW
2	Q REG (32-63)
3	B REG (32-63)
4	ROSDR (69-99), EDIT
5	STATUS, INSN FETCH, EXTERNAL INTERRUPTS
6	EXTERNAL REG 0-31

DISPLAY NO. 5																																																																																																																																																																																																																																																									
1	PHYSICAL PSBAR								PSBAR COUNTER								LOGICAL PSBAR																SYSTEM MASK				PROGRAM INTRPT				1																																																																																																																																																																																																																
2	REV SABTP								REV SAFSP								REV MRKP								REV SARPA								LOG CNT				DSBL TMR				ADDR SEQUENCE								FLT COUNTER				FLT CHK				ROS TEST SEQ				PASS				FAIL				FLT STG ERR				MMSC				BFR 1				2																																																																																																																																																																								
3	R REGISTER																E REGISTER																3																																																																																																																																																																																																																								
4	S 0-31								T32-63								T32-63								T32-47								T48-63								K00-31								D8-31								DB-31								DB-31								FMT0								FMTN								FMTW								IC								A0-31								A4-7								A8-31								B32-63								B64-67								A6-31								B32-67								B64-67								EXCS-6								F4-7								HOT 1								E8-11								E12-15								F8-11								Q4-15								Q20-31								Q36-47								Q52-63								4
5	STATE								SCON								ILOS								SE/DE								CE								IOCE								5																																																																																																																																																																																																								
6	DIAGNOSE ACCESSIBLE REGISTER MASK																															6																																																																																																																																																																																																																									

DISPLAY 5	
1	PSBAR, SYS MASK, INTRPTS
2	MCW AND FLT CONTROL
3	R REG, E REG
4	GATE CONTROL TGRS
5	CCR
6	DAR MASK

DISPLAY NO. 6																																																																																																																																																																																	
1	PARALLEL ADDER LATCHES																															1																																																																																																																																																	
2	MARKS																LS ADDRESS REGISTER																LS WRITE				INHIB STORE				TX TGR				B REG								ABC								PADDL								STC								2																																																																																																				
3	SERIAL ADDER LATCHES																INSTRUCTION COUNTER																3																																																																																																																																																
4	IOCE 1								IOCE 2								IOCE 3								SE/DE ELC								PAM/RCU								ELC				TCU ELC				CE OWN								CE ELC								4																																																																																																																
5	STOR UNIT CHECK ID																SAB PTY																SDBI PTY								STG T O								STG ADDR								STG DATA								FETCH CHK								LOS SENT								IOCE CHK								LS BUS								CCR PTY								ATR PTY								PSBAR PTY								PSBAR NOT								PSA ALT								SPLIT LOGOUT								LOG ROS								LOG ADDR								CE LOG								RDD T O								5
6	LOGOUT OR WRAP SELECTED STG ID																DG SELECTED								DE WRAP								CVG SELECTED								MAINTENANCE CONTROL WORD																REV NORM								FORCE DG								P DIAG								INV EXT								RST CHKS								WRAP DE								6																																																																								

DISPLAY 6	
1	PADDL (32-63)
2	MARK, LAR, B REG, ABC, PADDL, STC
3	SADDL, IC
4	DAR
5	CHECK REG 2
6	MCW (32-51)

Diagram 6-2. CE Roller Switch Indicators (Sheet 2 of 2)




Diagram 6-3. Pushbutton Signal Generation (Sheet 1 of 2)

A

B

C

D

E

F

G

H




Diagram 6-3. Pushbutton Signal Generation (Sheet 2 of 2)

A

B

C

D

E




Diagram 6-4. Stop Loop Routine (Sheet 1 of 2)




Diagram 6-4. Stop Loop Routine (Sheet 2 of 2)




Diagram 6-5. Stop Loop Monitored Pushbutton Gating




Diagram 6-6. Stop, Manual, Address Compare Triggers, and Block Interrupt Latch (Sheet 1 of 2)




Diagram 6-6. Stop, Manual, Address Compare Triggers, and Block Interrupt Latch (Sheet 2 of 2)







Diagram 6-7. CE Machine Reset and Force Address




Summary of System Operations: IPL or PSW Restart



Legend: * True multiplex lines.

Diagram 6-8A. System Operation: IPL or PSW Restart



C

D

E

F

G




Diagram 6-8B. Subsystem Operation: IPL or PSW Restart

H

I/O CONTROL ELEMENT




Diagram 6-9. Common Routine: IPL or PSW Restart (Sheet 2 of 2)




Diagram 6-10. STORAGE SELECT Switch Gating




Diagram 6-11 DEFEAT INTERLEAVING Switch Gating




Diagram 6-12. RATE Switch Logic




Diagram 6-13. Instruction Step Routine




Diagram 6-14. Single-Cycle and Single-Cycle-Inhibit Routine




Diagram 6-15. Repeat Instruction Switch Logic




Diagram 6-16. Repeat Instruction Switch Routine




Diagram 6-17. ROS TRANSFER and REPEAT ROS ADDRESS Switch Gating

E

F

G

H

A


B

C

D

E

F



Note: Manual intervention (e.g., system reset or load) is required to get out of storage ripple loop.

† Following this block, an FLT-2, -3, or -4 microprogram is executed. These microprograms are inserted at this point to exercise circuits; they do not affect the storage ripple test.

Diagram 6-18. Storage Ripple Loop (Store and Display) Routine

G




Diagram 6-19. Wait State Gating

H




Diagram 6-20. Wait State Microprogram Routine




Diagram 6-21. Disable Interval Timer Logic




Diagram 6-22. CE Check Control and Inhibit CE Hardstop Switches, Logic and Error Controls





Diagram 6-23. Pulse Mode Controls

A
B
C
D
E
F
G
H



Notes: *In time mode, operation is from end of clock step time to end of next clock step.
 †Reduce FLT counter on each machine cycle.

Diagram 6-24. Pulse Mode Operation




Diagram 6-25. LOG OUT Pushbutton Logic




Diagram 6-26. SCAN MODE, ROS/PROC/FLT Switch Logic

A

B

C

D

E

F

G




Diagram 6-27. FLT BACKSPACE Pushbutton Logic and Flow





Diagram 6-28. 1052 Adapter Unit



- Objectives:
1. Match address-out byte with internally plugged address.
 2. Raise 'operational-in'.
 3. Raise 'address in' and gate address byte to 'bus in' lines when 'address out' falls.
 4. Set command latches and drop 'address in' when 'command out delay' rises.
 5. Raise 'status in' and gate status byte to 'bus in' lines when 'command out' falls.
 6. Drop 'operational in' and 'status in' when 'service out' rises.

Diagram 6-29. 1052 Adapter Initial Selection - Read, Write, Sense






Diagram 6-30. 1052 Adapter Data Transfer - Write


A




B




C




D




E




F



G



H



- Objectives:
1. Start read/write clock at SS 5 when a key is operated.
 2. Gate keyboard translator output to data register.
 3. Raise 'request in'.
 4. Raise 'operational in' and 'address in', gate address byte to 'bus in' lines.
 5. Raise 'service in' and gate data register output to 'bus in' lines when 'command out' falls.
 6. Start read/write clock at SS 3 time (to operate printer) when channel accepts data byte replying 'service out' to 'service in'.

Diagram 6-31. 1052 Adapter Data Transfer - Read




Diagram 6-32. 1052 Adapter Ending Sequence

A

B

C


D

E

F

G

H




Objectives:

1. Set equipment check latch if:
 - A. Printer tilt/rotate parity disagrees with keyboard parity bit during a Read command;
 - B. Keyboard output is not odd parity;
 - C. Printer fails to take a mechanical cycle when directed to print, up- or down-shift, tab, space, or backspace.
2. Set 'unit check' latch when 'status in' trigger is on for any of the following conditions:
 - A. 'Equipment check' latch is on
 - B. 'Ready' latch is not on
 - C. 'Command reject' latch is on
 - D. 'Bus out check' latch is on (even parity byte on 'bus out' lines).

Diagram 6-33. 1052 Adapter Sense and Status Bytes

Diagram 6-101. Scan Data and Control



2

3

4

5

6




Diagram 6-102. Scan Clock



D

E

F

G

H



Note: All clock and not-clock signals to FLT clock are from scan clock.
 † In the ALD, this signal is 'gate ST bus to scan ctr'.

Diagram 6-103. FLT Clock

F

G

H




Diagram 6-104. Scan Counter Latches and Decrementer

D


E

F

G


H

A



B

C



D

† ROS micro-order

E

		SAB																							
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
Logout	80	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Logout	F8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0
Logout	100	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Logout	138	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	0	0
		Not Address Sequence 0															Address Sequencer								
Buffer 1:	FLT's 100	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Buffer 1:	FLT's 180	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0
Buffer 2:	FLT's 200	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Buffer 2:	FLT's 280	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
		Buffer 1 Trigger															Address Sequencer								
																	O O F N F N F N								

Note: Scan-generated main storage addresses start with the highest value required and are decremented to the lowest value required.

Diagram 6-105. Scan Storage Address Generator

G

H

A

B

B

C

C

D

D

E

E

F

F

G

G

H

H

I





Diagram 6-106. FLT Counter Decrementing



Notes:
 * 'Block indicators switches' signal is delayed 'scan bypass' signal.
 ** Not all indicatable triggers can be scanned out.
 † Position 6 on rollers is not used on scan-out operations.
 †† There is no direct correlation between scan-out addresses and roller positions. Refer to ALD M3011 for scan-out address assignments.

Diagram 6-107. Scan-Out Bus Data Flow




Diagram 6-108. Logout Control Logic

D
E




Diagram 6-109. Scan-Out Path For One Bit




Diagram 6-110. Maintenance Mode Stop Clock Logic




Diagram 6-111. Scan Control Triggers




Diagram 6-112. Scan Control of ROS Microbranching






Diagram 6-113. CE Scan/IOCE Interface

A
B
C
D
E
F
G



Note: Left halves of logout words 22-18 are scanned out and stored under ROS control (17-14 left halves not used).

Note: LAD's 6521-6561 and Diagram 6-117 identify contents of each logout word.

Diagram 6-114. Logout Sequence (Sheet 1 of 2)




Diagram 6-114. Logout Sequence (Sheet 2 of 2)

Note: This is a summary flow chart. For detailed ROS test sequence operation refer to sheets 2 through 5.

A

B

C

D

E

F

G

H




Diagram 6-115. ROS Test Sequence (Sheet 1 of 5)




Diagram 6-115. ROS Test Sequence (Sheet 2 of 5)

Objective: Set up subsystem to run ROS Tests.




Diagram 6-115. ROS Test Sequence (Sheet 3 of 5)




Diagram 6-115. ROS Test Sequence (Sheet 4 of 5)

A

B

C

D

E

F

G

H




Diagram 6-115. ROS Test Sequence (Sheet 5 of 5)




Diagram 6-116. FLT Sequence (Sheet 1 of 5)

Objective: Set up subsystem to run FLT.

A

MANUAL OPERATIONS

- Configure a maintenance subsystem (CE to be tested, SE, IOCE and TCU) in state 0.
- Mount FLT Test tape.
- Set LOAD UNIT switches to select IOCE, channel, and tape unit.
- Set the MAIN STORAGE SELECT switch to the number of the configured SE.
- Set the TEST switch on (down).
- Set the SCAN MODE, ROS/PROC/FLT switch to FLT.

Diagram 6-27

BACKSPACE FLT pushbutton flow.

B

Depress SYSTEM RESET pushbutton.

Force the CE into the stop loop; 'manual' trigger on.

SCAN MODE in FLT, TEST on, CE in state 0 and Manual.

No

Yes

C

Set the 'FLT Test' trigger.

MANUAL OPERATIONS

- Set CE CHECK CONTROL switch to DSBL.
- Depress LOAD pushbutton.

D

Objective: Read record 1 (for first IPL) or restart IPL record (for 'GAP' and 'continue'); then read IOCE channel program into the SE.

KW401

Initiate subsystem reset (includes CE machine reset).

FE321
Reset SE, IOCE (and TCU); gate LOAD UNIT switches and MAIN STORAGE SELECT switch data to External Reg (on Control Bus).

KX129

Set FLT IPL latch.

Send 'IPL IOCE (X)' to the selected IOCE.

E

KW041

Set 'Pass Pulse' trigger.

Initiate IOCE operations.

KW411

Enable the IPL PSW branch.


F

QY041, B88

Branch from the stop loop.

Sheet 3

G



Objectives:

- A. First IPL
 1. Initiate IPL to read record 1 from FLT tape.
 2. Record 1 is IOCE channel program which reads record 2.
 3. Record 2 is IOCE channel program (loader loop) which loads buffers 1 and 2.
- B. Subsequent IPLs
 1. Read restart record.
 2. Restart record takes IOCE channel into the loader loop.

Diagram 6-116. FLT Sequence (Sheet 2 of 5)





Diagram 6-116. FLT Sequence (Sheet 4 of 5)

- Objectives:
1. Scan-out the half logword which includes the trigger being tested (specified by the MCW address sequencer).
 2. Fetch mask from storage.



- Notes:
1. To restart after a stop, depress FLT BACKSPACE twice, then the LOAD Pushbutton once. This will bring in the next test and run it (Diagram 6-27).
 2. To loop on failing test, operator must place SCAN MODE REPEAT Switch down before depressing START pushbutton.

Diagram 6-116. FLT Sequence (Sheet 5 of 5)

LOG WORD NO.	PSA LOC-ATION	PSA WORD NO.	BIT POSITIONS IN MAIN STORAGE																															COMMENTS				
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30		31			
A	0	128 (80)	F REG P 0-7	D REG P 8-15, 16-23, 24-31				Q REGISTER P 0-7, 8-15, 16-23, 24-31, 32-39, 40-47, 48-55, 56-63										DAR MASK P 0-7, 8-15, 16-23, 24-31								PARITY FOR F, D, Q AND DAR MASK												
		132	SELECT REG P 0-7, 8-15, 16-23, 24-31				ST REGISTER P 0-7, 8-15, 16-23, 24-31, 32-39, 40-47, 48-55, 56-63										CCR P 0-7, 8-15, 16-23, 24-31								PARITY FOR SR, K, ST AND CCR													
B	1	136 (88)	CE SEL SATR 1	G REG P 0-7				ATR P 8-15, 16-23, 24-31				IC REQ	RPT INSTR ADJ	INSTR STEP TGR	DISABLE INTER-LEAVE	STAT TGR A	I FETCH 1 TGR	IL NOT AVAIL	EXT INTRPT CE4 WDD 28	MCW RTP 0	ADDR SEQ 0	FLT CLOCK 0	MARK P 0-7	ST REG P 32-39	AB REG P 64-67	PADDL P 64-67												
		140	EXTERNAL TRIGGERS PERMIT IOCE 2, 3, 1, 2, 3				LOGOUT IOCE				AB REGISTER P 0-7, 8-15, 16-23, 24-31, 32-39, 40-47, 48-55, 56-63				R REG P 0-7, 8-15				E REG P 0-7, 8-15																			
C	2	144 (90)	CE SEL SATR 2, 3, 4		TIME CLOCK STEP		SELECT IOCE 1, 2, 3			IOCE MC REQ	INTRPT GATE TGR	EXTERNAL REG P 0-7, 8-15, 16-23, 24-31				G REG (WRITE DIRECT) 0, 1, 2, 3, 4, 5, 6, 7				ATR-2 32, 33, 34, 35, 36, 37, 38, 39				G REG, ATR-2														
		148	PAM/RCU 1/1, 2/2, 3/			1	2	3	6	7	1/	2/	3/	4/	5/	6/1	7/2	8/3	9/4	10/5	18	19	1	2	3	4	24	25	26	27	28	1	2	3	SELECT REG			
D	3	152 (98)	ADDRESS TRANSLATION REGISTER (ATR-1)																															ATR-1				
		156	STAT TRIGGERS B, C, D, E, F, G, H				BLOCK 1 FETCH	I FETCH 2 TGR	I FETCH 3 TGR	EXEC IN PROG TGR	PROG STORE COMP	I FETCH REQ TGR	BR INV ADDR TGR	I FETCH INV ADDR TGR	CE1 WDD 20	CE1 RDD 21	CE2 WDD 22	CE2 RDD 23	TIMER 24	PB 25	EXTERNAL INTERRUPT REGISTER CE3 WDD 26, CE3 RDD 27, CE4 RDD 29	PIR 30, 31	DAR 1, 2, 3	PIR 1, 2, 3	TIMING GT TGR													
E	4	160 (A0)	PROGRAM STATUS WORD SYSTEM MASK 0, 1, 2, 3, 4, 5, 6, 7											KEY 8, 9, 10, 11				A 12	M 13	W 14	P 15	IC IN LSWR	COND CODE 34, 35, 36	PROGRAM MASK 37, 38, 39			MC INTRPT	PROGRAM INTERRUPT CODE 8, 4, 2, 1				INTERRUPT PRIORITY 1, 2	PSW					
		164	D REQ	SCAN REQ	SET KEY	INSERT KEY	3 CYCLE REQ	PAGE 1 LTH	RPT INSTR INIT	PULSE MODE ADJ	PULSE MODE INIT	STOP TGR	BLOCK TGR	PASS PULSE TGR	BLOCK INTRPT	FORCE ADDR TGR	SINGLE CYCLE TGR	CHECK SUM	CLOCK INHIBIT	RPT TEST	FLT TEST	ROS TEST TGR	SCC TGR	SYNC TGR	DISABLE INTER-LEAVE REV STOR ADDR	FLT BKSP	CONSOLE LOG OUT	SOROS	DIAG TGR	FLT REL	TIC	GAP						
F	5	168 (AB)	STORAGE CHECK ADDRESS REGISTER 0, 1, 2, 3				360 MODE	TEST MODE	SE STPD IN 360 MODE	SAB CHK	SDBI CHK	SE/DE T/O	SE/DE ADDR CHK	SE/DE DATA CHK	FETCH CHK	LOS TO SE/DE	IOCE BUS CHK	LOCAL STORE BUS CHK	CCR PTY CHK	ATR PTY CHK	PSBAR PTY CHK	PSBAR NOT CONF	PSBAR ALT CHK	SPLIT LOG OUT	LOG ROS CHK	LOG ADDR CHK	CE LOG REQ	RDD T/O							CR2			
		172	LACMP 1	RSA FSP 2	RMP 3	MCW REGISTER RSARP 4, 5	LOC 6	DT 7, 20	SCAN ADDRESS SEQUENCER 1, 2, 3, 4				SCAN CYCLE COUNTER 0, 1, 2, 3			FLT CLOCK 1	ROS TEST SEQUENCER 0, 1, 2			FLT PASS	FLT FAIL		FLT STG ERR		MAINT MODE STOP CLOCK	SCAN BUFFER 1												
G	6	176 (B0)	EXTERNAL REGISTER																															EXTERNAL REG				
		180	MARKS 0, 1, 2, 3, 4, 5, 6, 7							TX TGR 64, 65, 66, 67								AB REG 0, 1, 2				ABC 64, 65, 66, 67				PADDL 0, 1, 2				INSERT LOCAL STORE SIGN	STC 0, 1, 2							
H	7	184 (BB)	AB REGISTER																															AB REG (0-31)				
		188	AB REGISTER																															AB REG (32-63)				

Diagram 6-117. CE Logword Formats (Sheet 1 of 3)

LOG WORD NO.	PSA LOC-ATION	PSA WORD NO.	BIT POSITIONS IN MAIN STORAGE																															COMMENTS																						
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30		31																					
8	192 (CO)	48	PHYSICAL PSBAR				PSBAR COUNTER					LOGICAL PSBAR										ALT PSBAR	PROGRAM STATUS WORD SYSTEM MASK				SE STPD	PSA LOCKOUT			PSBAR																									
	196	49	STATE		SCON				ILOS		SE/DE										CE				IOCE			CCR																												
10	200 (CB)	50	IOCE		SE/DE				DIAGNOSE ACCESSIBLE REGISTER MASK										PAM/RCU		TCU		CE OWN		SPARE		CE		SPARE		DAR MASK																									
	204	51	SERIAL ADDER LATCHES (SADDL)							INSTRUCTION COUNTER (IC)																															SADDL, IC															
11	208 (DO)	52	R REGISTER															E REGISTER															R REG, E REG																							
	212	53	F REGISTER (READ DIRECT)															D REGISTER															D REG, F REG																							
12	216 (DB)	54	Q REGISTER																															Q REG																						
	220	55	Q REGISTER																															Q REG																						
13	224 (EO)	56	IOCE1		IOCE2		IOCE3		SE/DE ELC										PAM/RCU ELC			TCU ELC			CE OWN		CE ELC		SPARE		DAR																									
	228	57	PARALLEL ADDER FULL SUM-CHECK															PARALLEL ADDER HALF-SUM CHECK															ROS PARITY CHECK			SADD HALF SUM CHK	SADD FULL SUM CHK	CR1																		
14	232 (EB)	58	LSWR				CHECK REG 1				EXT TGRS		N REG		PSW REG		NO RETRY		SVC INTRPT		PHYS PSBAR PTY		PSBAR CNTR		LOGICAL PSBAR PTY		SADDL		IC REG																											
	236	59	LOCAL STORAGE WORKING REGISTER (LSWR)																															LSWR																						
15	240 (FO)	60																																																						
	244	61	T32-63 TO PADDA				T32-47 TO PADDA		T48-63 TO PADDA		K0-31 TO PADDA		D8-31 TO PADDA				FMT0		FMTM		FMTW		IC8-31 TO PADDB		AB4-7 TO PADDB		AB8-31 TO PADDB		AB32-63 TO PADDB		AB64-67 TO PADDB		AB6-31 TO PADDB		AB32-67 TO PADDB		AB64-67 TO PADDB		EX 6 TO PADDB		HOT ONE TO PADDB		E8-11 TO PADDB		E12-15 TO PADDB		E8-11 TO PADDB		Q4-15 TO PADDB		Q20-31 TO PADDB		Q36-47 TO PADDB		Q52-63 TO PADDB	
16	248 (FB)	62																																																						
	252	63	READ ONLY STORAGE DATA REGISTER (ROSDR)																											RIGHT DIGIT TGR		S TGR		LEAVE TGR		STEP ABC TGR		ROSDR																		

Diagram 6-117. CE Logword Formats (Sheet 2 of 3)

LOG WORD NO.	PSA LOCATION	PSA WORD NO.	BIT POSITIONS IN MAIN STORAGE																															COMMENTS					
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30		31				
A	256 (100)	64																																					
	260	65	READ ONLY STORAGE DATA REGISTER (ROSDR)																												INHIBIT LS WRITE	PROSA A LAST	FLT MODE	ROSDR					
B	264 (108)	66																																					
	268	67	READ ONLY STORAGE DATA REGISTER (ROSDR)																															ROSDR					
B	272 (110)	68	L REG P 0-7 P 8-15 P 16-23 P 24-31				K REG P 0-7 P 8-15 P 16-23 P 24-31																																
	276	69	READ ONLY STORAGE ADDRESS REGISTER (ROSAR)											PREVIOUS ROS ADDRESS (A)											PREVIOUS ROS ADDRESS (B)									ROSAR, PROSA, PROSB					
C	280 (118)	70	M REG P 32-39 P 40-47 P 48-55 P 56-63				X REG P 0-7 P 8-15 P 16-23 P 24-31				Y REG P 32-39 P 40-47 P 48-55 P 56-63				N REGISTER													N REG											
	284	71	ROSAR 0 9		PROSA A6 B3		READ ONLY STORAGE DATA REGISTER (ROSDR)																LOCAL STORAGE ADDRESS REG				WR LOCAL STORE	ROSAR, LSAR											
C	288 (120)	72	K REGISTER																															K REG					
	292	73	DE/SE 32 33		SELECT 34 35		DG SELECT 36 37 38		MAINTENANCE CONTROL WORD (MCW) 39 40 41 42 43 44 45							RNOP 46	FDGR 47	DSE 1 48	RERP 49	RC 50	WRAP DE 51														MCW				
D	296 (128)	74	LM REGISTER																															LM REG					
	300	75	LM REGISTER																															LM REG					
D	304 (130)	76	XY REGISTER																															XY REG					
	308	77	XY REGISTER																															XY REG					
E	312 (138)	78	ST REGISTER																															ST REG					
	316	79	ST REGISTER																															ST REG					

Diagram 6-117. CE Logword Formats (Sheet 3 of 3)


WORD NO.	BIT POSITIONS IN MAIN STORAGE																															COMMENTS	
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30		31
A	SESDR (EVEN) (or IOCE SBO)																															SESDR (EVEN)	
	SESDR (EVEN)																															SESDR (EVEN)	
	MARKS (EVEN)							IOCE SAB (EVEN)														MARKS, SESAR (EVEN)											
B	MARKS (EVEN)							TAG (EVEN)				HI/LO	SESAR 1-14 (EVEN)										IOCE SAB										MARKS, SESAR (EVEN)
	0-7 8-15 16-23 24-31 32-39 40-47 48-53 54-63							1 2 3 4				5	6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23																				
	CCR(0-7)							REQUEST (EVEN)							RESPONSE (EVEN)							CCR (8-15)							CCR, REQUEST AND RESPONSE LATCHES (EVEN)				
1 2 3 4 1 2 3							1 2 3 4 1 2 3							1 2 3 4 1 2 3							STATE SCON												
CE							IOCE							IOCE							S0 S1 1 2 3 4 14 15												
C	SE ID				OPERATION				OPERATION (EVEN)				BLK SEL LATCH		SCON BACK UP LATCHES				MARK PARITY (EVEN)		ADDR PARITY			TYPE OF OP (EVEN)									
	1 2 3 4				ISK SSK				T & S STORE FETCH SUPP LOG CHK				EVEN ODD		1 2 3 4				1-5 6-12 13-19		0-7 8-15 16-23												
					OBS OTC THERMAL								CCR PARITY		SESDR PARITY (EVEN)																		
D	CHECK CONDITION (EVEN)							CHECK CONDITIONS (COMMON)							CCR PARITY							SESDR PARITY (EVEN)							CHECKS (EVEN AND COMMON), SESDR (EVEN)				
	MARK PARITY CHK ADDR PARITY CHK DATA PARITY CHK SP PARITY CHK KEY NORMAL OP CHK							TAG SAB (IOCE) SBO (IOCE)							0-7 8-15							0-7 8-15 16-23 24-31 32-39 40-47 48-55 56-63											
E	SESDR (ODD)																															SESDR (ODD)	
	SESDR (ODD)																															SESDR (ODD)	
	MARKS (ODD)							TAG (ODD)				HI/LO	IOCE SAB (ODD)										SESAR 1-14 (ODD)										MARKS, SESAR (ODD)
0-7 8-15 16-23 24-31 32-39 40-47 48-55 56-63							1 2 3 4				5	6 7 8 9 10 11 12 13 14 15 16 17 18 19																					
REQUEST (ODD)							RESPONSE (ODD)							REQUEST AND RESPONSE LATCHES (ODD)																			
F	SPIKR							SPOKR							OPERATION (ODD)							MARK PARITY (ODD)		ADDR PARITY			SPIKR, SPOKR, TYPE OF OP (ODD)						
	P 0-4							P 0-4							T & S STORE FETCH SUPP LOG CHK							0-7		1-5 6-12 13-19									
G	CHECK CONDITION (ODD)							SPAR							SESDR PARITY (ODD)							CHECKS (ODD), SPAR, SESDR (ODD)											
	MARK PARITY CHK ADDR PARITY CHK DATA PARITY CHK SP PARITY CHK KEY NORMAL OP CHK							P X Y 2 3 4 5 6 7							0-7 8-15 16-23 24-31 32-39 40-47 48-55 56-63																		

Diagram 6-118. SE Logword Formats


WORD NO.	BIT POSITIONS IN MAIN STORAGE																															COMMENTS								
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30		31							
0	DESDR (EVEN)																															DESDR (EVEN)								
1	DESDR (EVEN)																															DESDR (EVEN)								
2	MARKS (EVEN) 0-7 8-15 16-23 24-31 32-39 40-47 48-55 56-63							DESDR PARITY (EVEN) 0-7 8-15 16-23 24-31 32-39 40-47 48-55 56-63							DESAR 1-14 (EVEN) P 6-12 6 7 8 9 10 11 12 P 13-19 13 14 15 16 17 18 19																	MARKS DESDR, DESAR (EVEN)								
3	MARK PARITY	T & S	STORE	FETCH	DATA CHK	ADDR CHK	MARK PARITY CHK	CANCEL LATCH	SPIKR P 0-4 0 1 2 3 4							SPOKR P 0-4 0 1 2 3 4							OPERATION ISK SK	CHECK CONDITION (COMMON) SP ADDR CHK SP KEY MIS-MATCH OBS OTC							CHECKS (EVEN AND COMMON), SPIKE, SPOKE									
4	DESDR (ODD)																															DESDR (ODD)								
5	DESDR (ODD)																															DESDR (EVEN)								
6	MARKS (ODD) 0-7 8-15 16-23 24-31 32-39 40-47 48-55 56-63							DESDR PARITY (ODD) 0-7 8-15 16-23 24-31 32-39 40-47 48-55 56-63							DESAR 1-14 (ODD) P 6-12 6 7 8 9 10 11 12 P 13-19 13 14 15 16 17 18 19																	MARKS DESDR, DESAR (ODD)								
7	MARK PARITY	T & S	STORE	FETCH	DATA CHK	ADDR CHK	MARK PARITY CHK	CANCEL LATCH																																CHECKS (ODD)
8	CCR																															CCR								
9	RESPONSE																															RESPONSE LATCHES, DG ADDR REG ID								
10	DG REGISTER CHECK							CHECK CONDITIONS (COMMON) TAG PARITY CHK TAG CCR PARITY CHK MULTI ACCEPT LS PARITY CHECK NORMAL OP REFRESH PARITY CHECK							DG ADDRESS REGISTER P 1-7 1 2 3 4 5 6 7 P 8-14 8 9 10 11 12 13 14																	CHECKS DG ADDR REG								
11	TAG P 1-5 1 2 3 4 5							DE ID 1 2 3 4							HALFWORD COUNTER 8 4 2 1							DG DATA REGISTER P 0-7 0 1 2 3 4 5 6 7 P 8-15 8 9 10 11 12 13 14 15																	DG DATA REG	

Diagram 6-119. DE Logword Formats

Diagram 6-201. DE Wrap Bus Controls



* The output of this latch stops the CE clock to compensate for the difference in timing between the CE clock and the sample pulses received from the DE. One CE clock cycle is 200 ns while one sample pulse is 225 ns. Note that the CE clock is not allowed to run until the Data Latch turns on.



Note:
The chart at the left shows the timing for transferring one quadword of data to the CE via the DE Wrap Bus. The Diagnose instruction controls the total number transferred by setting the quadword count in the MCW.

- A-Register (see AB-Register)
- AB-Register:
- Data Flow 2-1
 - Usage:
 - Add, Subtract, and Compare Decimal 5-302 (Sheet 1)
 - Branching Instructions 3-4
 - Decimal Instructions 3-3
 - Divide, Decimal 5-306 (Sheet 1)
 - Divide, Fixed-Point 5-110 (Sheet 4)
 - Divide, Floating-Point 5-213
 - Fixed-Point Instructions 3-1
 - Floating-Point Instructions 3-2
 - I/O Instructions 3-6
 - Logical Instructions 3-3
 - Multiply, Decimal 5-305 (Sheet 1)
 - Multiply, Fixed-Point 5-109 (Sheet 3)
 - Multiply, Floating-Point 5-210
 - RR I-Fetch, One-Cycle 5-7
 - RX I-Fetch, One-Cycle 5-7
 - RX I-Fetch, Two-Cycle Indexed 5-11
 - Status Switching Instructions 3-5
- AB-Register Byte Counter (see ABC)
- ABC:
- Data Flow 2-1
 - Incrementer Latches 4-207
 - Positive Logic Diagram 4-207
 - Triggers 4-207
 - Usage:
 - Decimal Instructions 3-3
 - Divide, Decimal 5-306 (Sheet 1)
 - Divide, Floating-Point 5-213
 - Floating-Point Instructions 3-2
 - Logical Instructions 3-3
 - Multiply, Floating-Point 5-210
 - Status Switching Instructions 3-5
- Accept Trigger 4-604 (Sheet 1)
- Add, A (5A); Fix Pt, RX 5-108
- Add, AP (FA); Dec, SS:
- Complement Add Sequence 5-303
 - GIS 5-301
 - True Add Sequence 5-302
- Add, AR (1A); Fix Pt, RR 5-108
- Add Halfword, AH (4A); Fix Pt, RX 5-108
- Add Logical, AL (5E); Fix Pt, RX 5-108
- Add Logical, ALR (1E); Fix Pt, RR 5-108
- Add Normalized, AD (6A); FI Pt, RX (Long) 5-207
- Add Normalized, ADR (2A); FI Pt, RR (Long) 5-207
- Add Normalized, AE (7A); FI Pt, RX (Short) 5-206
- Add Normalized, AER (3A); FI Pt, RR (Short) 5-206
- Add Unnormalized, AU (7E); FI Pt, RX (Short) 5-206
- Add Unnormalized, AUR (3E); FI Pt, RR (Short) 5-206
- Add Unnormalized, AW (6E); FI Pt, RX (Long) 5-207
- Add Unnormalized, AWR (2E); FI Pt, RR (Long) 5-207
- Address Compare Trigger 6-6
- Address Decode Logic, SCI 4-602
- Address Gating Logic, SCI 4-602
- Address Gating, SCI 4-602
- Address Generator, Storage; Scan 6-105
- Addressing, ROS 4-105 (Sheet 1)
- Adjust Parity Flip-Latch 4-205
- And, N (54); Logic, RX 5-404
- And, NC (D4); Logic, SS 5-404
- And, NI (94); Logic, SI 5-404
- And, NR (14); Logic, RR 5-404
- AND Function, SAL(0) 4-406
- Any Storage Error Trigger 4-606
- Array Drivers, ROS 4-106
- ATR:
- Data Flow 2-1
 - Usage:
 - Insert ATR 5-802
 - Load PSBAR 5-805
 - Set ATR (In issuing CE) 5-808
 - Set ATR (In receiving CE) 5-809
- B-Field Transfer to LAL 4-301
- B-Register (see AB-Register)
- Bit Position Logic, Bit 47; Parallel Adder 4-410
- Block I-Fetch Trigger 5-16
- Block Trigger 4-1, 6-12, 6-102
- Branch and Link, BAL (45); Br, RX 5-503
- Branch and Link, BALR (05); Br, RR 5-502
- Branch Invalid Address Trigger 5-29 (Sheet 1)
- Branch on Condition, BC (47); Br, RX 5-501
- Branch on Condition, BCR (07); Br, RR 5-501
- Branch on Count, BCT (46); Br, RX 5-504
- Branch on Count, BCTR (06); Br, RR 5-504
- Branch on Index High, BXH (86); Br, RS 5-505
- Branch on Index Low or Equal, BXLE (87); Br, RS 5-505
- Branch Requests 5-4
- Branching Instructions:
- Branch and Link, BAL (45); RX 5-503
 - Branch and Link, BALR (05); RR 5-502
 - Branch on Condition, BC (47); RX 5-501
 - Branch on Condition, BCR (07); RR 5-501
 - Branch on Count, BCT (46); RX 5-504
 - Branch on Count, BCTR (06); RR 5-504
 - Branch on Index High, BXH (86); RS 5-505
- Branch on Index Low or Equal, BXLE (87); RS 5-505
- Data Flow 3-4
- Execute, EX (44); RX 5-506
- Buffer 1 Trigger and Latch 6-105
- Carry Lookahead Logic:
- Parallel Adder 4-411
 - SAL(0-3) 4-402
- CC Logic, Parallel Adder 4-416
- CCR:
- Data Flow 2-1
 - Usage:
 - CE Control 4-210
 - Pseudo-SCON (IPL or PSW Restart) 6-8A
 - SCON 5-810
- CE:
- CHECK Switch Logic 6-22
 - Control Panel 6-1
 - Data Flow 2-1
 - Force Address 6-7
 - IPL 6-8
 - MACHINE RESET & FORCE ADDRESS 6-7
 - PSW RESTART 6-8
 - Request:
 - Sensing Logic, SCI 4-601
 - Timing, Typical 4-611
 - Roller Sw Indicators 6-2
 - TEST Switch 4-3
- Characteristic Data Path:
- Floating-Point Divide 5-213
 - Floating-Point Multiply 5-210
- Check Registers:
- Inputs 6-22
 - Roller Display 6-2
- Check Reset 6-7
- Clock:
- Control Logic 4-3
 - Control Logic Functional Sequence, SCI 4-603
 - FLT 6-103
 - Scan 6-102
 - Signal Generator 4-3
- Compare C (59); Fix Pt, RX 5-108
- Compare, CD (69); FI Pt, RX (Long) 5-207
- Compare, CDR (29); FI Pt, RR (Long) 5-207
- Compare, CE (79); FI Pt, RX (Short) 5-206
- Compare, CER (39); FI Pt, RR (Short) 5-206
- Compare, CL (55); Logic, RX 5-403
- Compare, CLC (D5); Logic, SS 5-403
- Compare, CLI (95); Logic, SI 5-403
- Compare, CLR (15); Logic, RR 5-403
- Compare CP (F9); Dec, SS:
- Complement Add Sequence 5-303
 - GIS 5-301
 - True Add Sequence 5-302
- Compare, CR (19); Fix Pt, RR 5-108
- Compare, Halfword, CH (49); Fix Pt, RX 5-108
- Console Logout Latch 6-25
- Console Signal Trigger 5-24
- Convert to Binary, CVB (4F); Fix Pt, RX 5-111
- Convert to Decimal, CVD (4E); Fix Pt, RX 5-112
- CPU Clock Go Trigger 6-102, 4-603
- CPU 5 Trigger and Latch 4-603
- CPU 4 Trigger and Latch 4-603
- CPU Request Latch 6-108
- CPU Sequencers 4-603
- CPU Store in Progress Exceptional Condition 5-18
- CPU Store Trigger 5-18
- CPU 3 Trigger and Latch 4-603
- CPU 2 Trigger and Latch 4-603
- D-Register:
- Address Gating, BCU 4-602
 - Data Flow 2-1
 - Usage:
 - Add, Subtract, and Compare, Decimal 5-302 (Sheet 1)
 - B-Field Transfer to LAL 4-201
 - Branching Instructions 3-4
 - Decimal Instructions 3-3
 - Divide, Decimal 5-306 (Sheet 1)
 - Divide, Floating-Point 5-213
 - Fixed-Point Instructions 3-1
 - Floating-Point Instructions 3-2
 - Instruction Requests During End Op 5-2
 - I/O Instructions 3-6
 - Logical Instructions 3-3
 - Multiply, Decimal 5-305 (Sheet 1)
 - Multiply, Floating-Point 5-210
 - Operand Prefetching During End Op 5-1
 - RR I-Fetch, One-Cycle 5-7
 - RS I-Fetch, One-Cycle 5-10
 - RX I-Fetch, One-Cycle 5-10
 - RX I-Fetch, Two-Cycle Indexed 5-11
 - Selection of I-Fetch Sequence 5-5
 - SI I-Fetch, One-Cycle 5-10
 - Status Switching Instructions 3-5
- D Request Trigger 4-601
- D Sync Trigger and Latch 4-601

DAR:

Data Flow 2-1
Usage (Diagnose) 5-609

DAR MASK:

Data Flow 2-1
Usage (Diagnose) 5-609

Data Flow:

Branching Instructions 3-4
CE 2-1
Decimal Instructions 3-3
Direct Control Operation 5-607 (Sheet 2)
Divide, Fixed-Point 5-110 (Sheet 4)
Divide, Floating-Point 5-213
Fixed-Point Instructions 3-1
Floating-Point Instructions 3-2
I/O Instructions 3-6
Logical Instructions 3-3
Multiply, Fixed-Point 5-109 (Sheet 3)
Multiply, Floating-Point 5-210
ROS 4-105 (Sheet 2)
Scan 6-101
Status Switching Instructions 3-5

DE Wrap:

Bus Controls 6-201
Data Flow 2-1
Decimal Add 6 Logic, Serial Adder 4-403
Decimal Correction Logic, SAL(0-3) 4-404

Decimal Instructions:

Add, AP (FA); SS:
Complement Add Sequence 5-303
GIS 5-301
True Add Sequence 5-302
Compare, CP (F9); SS:
Complement Add Sequence 5-303
GIS 5-301
True Add Sequence 5-302
Data Flow 3-3
Divide, DP (FD); SS 5-306
Move With Offset, MVO (F1); SS:
GIS 5-307
Not Word Overlap Sequence 5-312
Word Overlap Sequence 5-313
Multiply, MP (FC); SS 5-305
Pack, PACK (F2); SS:
GIS 5-307
Not Word Overlap Sequence 5-308
Word Overlap Sequence 5-309
Subtract, SP (FB); SS:
Complement Add Sequence 5-303
GIS 5-301
True Add Sequence 5-302
Unpack, UNPK (F3); SS:
GIS 5-307
Not Word Overlap Sequence 5-310
Word Overlap Sequence 5-311
Zero and Add, ZAP (F8); SS 5-304
DEFEAT INTERLEAVING Switch Gating 6-11
Delayed Block I-Fetch Trigger 5-29 (Sheet 1)
Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1)
Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1)
Diagnose (83); Stat Sw, SI 5-609
Direct Control Operation:
Data Flow 5-607
Direct Control Interface 3-5
Read Direct, RDD (85); Stat Sw, SI 5-608
Write Direct, WRD (84); Stat Sw, SI 5-607
Disable Interleaving and Reverse Storage Address Trigger 6-11
Disable Interleaving Trigger 6-11
Disable Interval Timer Logic 6-21
Display Instructions:
Convert and Start Symbols, CSS (02); DSPY, RR 5-903
Convert Weather Lines, CVWL (03); DSPY, RR 5-905
Load Chain, LC (51); DSPY, RX 5-906
Repack Symbols, RPSB (0F); DSPY, RR 5-902
Divide, D (5D); Fix Pt, RX 5-110 (Sheet 2)
Divide, DD (6D); FI Pt, RX (Long) 5-215
Divide, DDR (2D); FI Pt, RR (Long) 5-215
Divide, DE (7D); FI Pt, RR (Long) 5-215
Divide, DER (3D); FI Pt, RR (Short) 5-214
Divide, DP (FD); Dec, SS 5-306
Divide, DR (1D); Fix Pt, RX 5-110 (Sheet 1)
Divide, Fixed-Point:
Algorithm 5-110 (Sheet 3)
Data Flow 5-110 (Sheet 4)
Initialization 5-110 (Sheets 1 and 2)
Termination 5-110 (Sheets 5 and 6)
Divide, Floating-Point; Data Flow 5-213
Dividend Bits, Transfer of Low-Order; Fixed-Point 5-110 (Sheet 4)
Divisor Multiple, Derivation of; Fixed-Point 5-110 (Sheet 4)
Drive Line Decode, ROS 4-105 (Sheet 1)

E-Register:

Data Flow 2-1
Incrementer, Bits 14 and 15 4-203
Parity Prediction After Incrementing 4-204
Usage:
Branch Requests 5-4
Branching Instructions 3-4
Decimal Instructions 3-3
Direct Control Operation 5-607
Divide, Floating-Point 5-213
Fixed-Point Instructions 3-1
Floating-Point Instructions 3-2

I/O Instructions 3-7
Logical Instructions 3-3
Multiply, Floating-Point 5-210
RR I-Fetch, One-Cycle 5-7
RR I-Fetch, Two-Cycle 5-8
RX I-Fetch, One-Cycle 5-10
RX I-Fetch, Two-Cycle 5-12
RX I-Fetch, Two-Cycle Indexed 5-11
RX I-Fetch, Two-Cycle Nonindexed 5-12
SI I-Fetch, One-Cycle 5-10
SI I-Fetch, Two-Cycle 5-12
Status Switching Instructions 3-5

E-Register Incrementer:

Bits 14 and 15, Positive Logic Diagram 4-203
Parity Prediction After Incrementing 4-204
Early End Op, Instruction Requests 5-3
Edit, ED (DE); Logic, SS 5-411
Edit and Mark, EDMK (DF); Logic, SS 5-411
EEOP Request Trigger 5-30
E(8-15) Parity Trigger 4-204

End Op:

Instruction Requests 5-2
Operand Prefetching 5-1
Error Controls 6-22
Error Trigger 4-606, 4-413, 4-414, 6-22, 6-108

Exceptional Conditions:

CPU Store In Progress 5-18
Invalid Instruction Address Test 5-29
Manual Control 5-27
Program Store Compare 5-28
Q-Register Refill 5-30
Timer 5-17

Excess-6 Logic, Parallel Adder 4-415
Exclusive-OR Function, SAL(0) 4-406
Exclusive-OR, X (57); Logic, RX 5-406
Exclusive-OR, XC (D7); Logic, SS 5-406
Exclusive-OR, XI (97); Logic, SI 5-406
Exclusive-OR, XR (17); Logic, RR 5-406
Execute, EX(44); Br, RX 5-506
External Interruptions 5-24

External Register:

Data Flow 2-1
Usage:
SATR 5-808, 809
SCON 5-810
SIOP 5-807
External Signal Flip-Latches 5-607
External Signal Trigger 5-24

F-Register:

Data Flow 2-1
Usage:
Add, Subtract, and Compare, Decimal 5-302 (Sheet 1)
Direct Control Operation 5-607 (Sheet 2)
Divide, Decimal 5-306 (Sheet 1)
Divide, Fixed-Point 5-110 (Sheet 4)
Divide, Floating-Point 5-213
Fixed-Point Instructions 3-1
Floating-Point Instructions 3-2
Multiply, Decimal 5-305 (Sheet 1)
Multiply, Fixed-Point 5-109 (Sheet 3)
Multiply, Floating-Point 5-210
Status Switching Instructions 3-5

Fail Trigger 6-111, 6-112

Fault Locating Test (see FLT)

Final Error Latch 4-413, 4-414

Fixed-Point Instructions:

Add, A (5A); RX 5-108
Add, AR (1A); RR 5-108
Add Halfword, AH (4A); RX 5-108
Add Logical, AL (5E); RX 5-108
Add Logical, ALR (1E); RR 5-108
Compare, C (59); RX 5-108
Compare, CR (19); RR 5-108
Compare Halfword, CH (49); RX 5-108
Convert to Binary, CVB (4F); RX 5-111
Convert to Decimal, CVD (4E); RX 5-112

Data Flow 3-1

Divide:

Algorithm 5-110 (Sheet 3)
Data Flow 5-110 (Sheet 4)
Initialization 5-110 (Sheets 1 and 2)
Termination 5-110 (Sheet 2)
Divide, D (5D); RX 5-110 (Sheet 2)
Divide, DR (1D); RR 5-110 (Sheet 1)
Load, L (58); RX 5-101
Load, LR (18); RR 5-101
Load and Test, LTR (12); RR 5-103
Load Complement, LCR (13); RR 5-104
Load Halfword, LH (48); RX 5-102
Load Multiple, LM (98); RS 5-107
Load Negative, LNR (11); RR 5-106
Load Positive, LPR (10); RR 5-105

Multiply:

Algorithm 5-109 (Sheet 2)
Data Flow 5-109 (Sheet 3)
Initialization 5-109 (Sheet 1)
Multiply, M (5C); RX 5-109
Multiply, MR (1C); RR 5-109
Multiply Halfword, MH (4C); RX 5-109
Shift Left Double, SLDA (8F); RS 5-117
Shift Left Single, SLA (8B); RS 5-116
Shift Right Double, SRDA (8E); RS 5-119

Shift Right Single, SRA (8A); RS 5-118
 Store Halfword, STH (40); RX 5-114
 Store Multiple, STM (90); RS 5-115
 Store, ST (50); RX 5-113
 Subtract Halfword, SH (4B); RX 5-108
 Subtract Logical, SL (5F); RX 5-108
 Subtract Logical, SLR (1F); RR 5-108
 Subtract, S (5B); RX 5-108
 Subtract, SR (1B); RR 5-108

Floating-Point Instructions:
 Add Normalized, AD (6A); RX (Long) 5-207
 Add Normalized, ADR (2A); RR (Long) 5-207
 Add Normalized, AE (7A); RX (Short) 5-206
 Add Normalized, AER (3A); RR (Short) 5-206
 Add Unnormalized, AU (7E); RX (Short) 5-206
 Add Unnormalized, AUR (3E); RR (Short) 5-206
 Add Unnormalized, AW (6E); RX (Long) 5-207
 Add Unnormalized, AWR (2E); RR (Long) 5-207
 CC Setting 5-201
 Compare, CD (69); RX (Long) 5-207
 Compare, CDR (29); RR (Long) 5-207
 Compare, CE (79); RX (Short) 5-206
 Compare, CER (39); RR (Short) 5-206
 Data Flow 2-1
 Divide, Data Flow 5-213
 Divide, DD (6D); RX (Long) 5-215
 Divide, DDR (2D); RR (Long) 5-215
 Divide, DE (7D); RX (Short) 5-214
 Divide, DER (3D); RR (Short) 5-214
 Halve, HDR (24); RR (Long) 5-209
 Halve, HER (34); RR (Short) 5-208
 Load and Test, LTDR (22); RR (Long) 5-205
 Load and Test, LTER (32); RR (Short) 5-204
 Load Complement, LCDR (23); RR (Long) 5-205
 Load Complement, LCER (33); RR (Short) 5-204
 Load, LD (68); RX (Long) 5-203
 Load, LDR (28); RR (Long) 5-202
 Load, LE (78); RX (Short) 5-203
 Load, LER (38); RR (Short) 5-202
 Load Negative, LNDR (21); RR (Long) 5-205
 Load Negative, LNER (31); RR (Short) 5-204
 Load Positive, LPDR (20); RR (Long) 5-205
 Load Positive, LPER (30); RR (Short) 5-204
 Multiply, Data Flow 5-210
 Multiply, MD (6C); RX (Long) 5-212
 Multiply, MDR (2C); RR (Long) 5-212
 Multiply, ME (7C); RX (Short) 5-211
 Multiply, MER (3C); RR (Short) 5-211
 Save Signs and Insert Sign Function 5-201
 Store, STD (60); RX (Long) 5-216
 Store, STE (70); RX (Short) 5-216
 Subtract Normalized, SD (6B); RX (Long) 5-207
 Subtract Normalized, SE (7B); RX (Short) 5-206
 Subtract Normalized, SER (3B); RR (Short) 5-206
 Subtract Unnormalized, SU (7F); RX (Short) 5-206
 Subtract Unnormalized, SUR (3F); RR (Short) 5-206
 Subtract Unnormalized, SW (6F); RX (Long) 5-207
 Subtract Unnormalized, SWR (2F); RR (Long) 5-207

FLT:
 Backspace Pb 6-27
 Clock 6-103
 Counter, Decrementing 6-106
 Sequence 6-116
 FLT Counter = 0 Latch 6-106
 FLT Test Trigger 6-26, 6-111
 Force Address Latch 4-1, 6-7
Fraction Data Path:
 Floating-Point Divide 5-213
 Floating-Point Multiply 5-210
FREQUENCY ALTERATION Switch, Clock Signal Generator 4-3
 Full-Sum Checking Logic, PA(48-55) 4-514
 Full Sum Error (48-55) Trigger 4-514
 Functional Units (see Specific Unit)

G-Register:
 Data Flow 2-1
 Usage:
 Direct Control Operation 5-607
 Status Switching Instructions 3-5
GAP Latch 6-113
 Gate A(8-15) to SBA Trigger 4-401
 Gate A(0-7) to SBA Trigger 4-401
 Gate B(56-63) to SBA Trigger 4-401
 Gate Control Triggers for 'B + T' Micro-order 4-409
 Gate F to SBA Trigger 4-401
 Gate I-Fetch Invalid Address Trigger 5-29 (Sheet 1)
 Gate IL Not Available Trigger 5-16
 General Initialization Sequence (see GIS)

GIS:
 Add, AP (FA); Dec, SS 5-301
 Compare, CP (F9); Dec, SS 5-301
 Logical Instructions 5-401
 Move With Offset, MVO (F1); Dec, SS 5-307
 Pack, PACK (F2); Dec, SS 5-307
 Subtract, SP (FB); Dec, SS 5-301
 Unpack, UNPK (F3); Dec, SS 5-307

Half-Sum Checking Logic, PA(48-55) 4-413
Half-Sum Error Trigger 4-413
Half-Sum Precheck Error (48-55) Trigger 4-413
 Halt I/O, HIO (9E); I/O, SI 5-703
 Halve, HDR (24); FI Pt, RR (Long) 5-209

Halve, HER (34); FI Pt, RR (Short) 5-208
 Hold In Flip-Latch 5-607 (Sheet 2)
 Hold MC IPL Latch 6-9

I-Fetch:
 Block I-Fetch Trigger 5-16
 Branch Requests 5-4
 Common Interruption Routine 5-26
 CPU Store in Progress Exceptional Condition 5-18
 External Interruptions 5-24
 Instruction Requests During Early End Op 5-3
 Instruction Requests During End Op 5-2
Interrupt Code Triggers:
 Nonbranch Setting of 5-20
 Program Interruption Code 5-22
 Spec Y-Branch Setting of 5-21
 Invalid Instruction Address Test Exceptional Condition 5-29
 I/O Interruption 5-25
 Machine Check Interruption 5-19
 Manual Control Exceptional Conditions 5-27
 Operand Prefetching During End Op 5-1
 Program Interruptions 5-22
 Program Store Compare Exceptional Condition 5-28
 Q-Register Refill Exceptional Condition 5-30
 RR, Flowchart 5-6
 RR, One-Cycle 5-7
 RR, Two-Cycle 5-8
 RS, Flowchart 5-13
 RS, One-Cycle 5-10
 RS, Two-Cycle 5-12
 RX, Flowchart 5-9
 RX, One-Cycle 5-10
 RX, Two-Cycle Indexed 5-11
 RX, Two-Cycle Nonindexed 5-12
 Sequence, Selection of 5-5
 Sequencers 5-15
 SI, Flowchart 5-13
 SI, One-Cycle 5-10
 SI, Two-Cycle 5-12
 SS, Flowchart 5-14
 Supervisor Call Interruption 5-23
 Timer Exceptional Condition 5-17
 I-Fetch Invalid Address Trigger 5-29 (Sheet 1)
 I-Fetch Request Trigger 5-29 (Sheet 1)

IC:
 Address Gating, BCU 4-602
 Data Flow 2-1
 Parity Adjustment 4-205
 Usage:
 Add, Subtract, and Compare, Decimal 5-302 (Sheet 1)
 B-Field Transfer to LAL 4-201
 Branching Instructions 3-4
 Decimal Instructions 3-3
 Divide, Decimal 5-306 (Sheet 1)
 Fixed-Point Instructions 3-1
 I-Fetch Sequencer Control 5-15
 Instruction Requests During Early End Op 5-3
 Instruction Requests During End Op 5-2
 Logical Instructions 3-3
 Multiply, Decimal 5-305 (Sheet 1)
 Operand Prefetching During End Op 5-1
 RR I-Fetch, One-Cycle 5-7
 RS I-Fetch, One-Cycle 5-10
 RX I-Fetch, One-Cycle 5-10
 RX I-Fetch, Two-Cycle Indexed 5-11
 Selection of I-Fetch Sequence 5-5
 SI I-Fetch, One-Cycle 5-10
 Status Switching Instructions 3-5
IC P(16-23) Flip-Latch 4-205
IC Request Trigger 4-601
IC Sync Latch 4-601, 5-15 (Sheet 1)
IC Sync Trigger 4-601
 Inhibit LS Write Trigger 5-21
 Initial Program Load (See IPL)
 Input/Output (see I/O)
 Insert Character, IC(43); Logic, RX 5-408
 Insert Key Trigger 4-601
 Insert Storage Key, ISK (09); Stat Sw, RR 5-606
Instruction:
Requests:
 During Early End Op 5-3
 During End Op 5-2
 Step Routine 6-13
Instruction Counter (see IC)
Instruction Fetching (see I-Fetch)
Instruction Length Not Available Trigger 5-20
Instruction Step Latch 6-12
Instructions (see Specific Instruction or Class)
Interrupt Code Triggers 5-20, 5-21, 5-22
Interruptions:
 Common Routine 5-26
 External 5-24
 Gating, Block 6-6
 Interrupt Code Triggers 5-20, 5-21, 5-22
 I/O 5-25
 Machine Check 5-19
 Program 5-22
 Supervisor Call 5-23
Interrupts Latch 6-6
Invalid Address Logic, SCI 4-604
Invalid Digit Logic, Serial Adder 4-405
Invalid Instruction Address Test Exceptional Condition 5-29
Invalid Instruction Address Trigger 5-29 (Sheet 1)

I/O:

Instructions:

Data Flow 3-6
 Halt I/O, HIO (9E); SI 5-703
 Start I/O, SIO (9C); SI 5-701
 Test Channel, TCH (9F); SI 5-704
 Test I/O, TIO (9D); SI 5-702
 Interruption 5-25
 System Data Flow 2-1

IPL:

Gating 6-9
 Operation 6-8
 IPL Status Latch 6-9

K-Register:

Data Flow 2-1
 Usage:
 Convert and Sort Symbols 5-903
 Convert Weather Lines 5-905
 Delay 5-803
 DE Wrap 6-201
 Mode Word 5-806
 Repack Symbols 5-902

Late BCU Cleanup Latch 4-208

LM-Register:

Data Flow 2-1
 Usage:
 Convert Weather Lines 5-905
 LM to XY Formatting 4-211
 Repack Symbols 5-902

Load Address, LA (41); Logic, RX 5-409
 Load and Test, LTDR (22); FI Pt, RR (Long) 5-205
 Load and Test, LTER (32); FI Pt, RR (Short) 5-204
 Load and Test, LTR (12); Fix Pt, RR 5-103
 Load Complement, LCDR (23); FI Pt, RR (Long) 5-205
 Load Complement, LCER (33); FI Pt, RR (Short) 5-204
 Load Complement, LCR (13); Fix Pt, RR 5-104
 Load Halfword, LH (48); Fix Pt, RX 5-102
 Load, L (58); Fix Pt, RX 5-101
 Load, LD (68); FI Pt, RX (Long) 5-203
 Load, LDR (28); FI Pt, RR (Long) 5-202
 Load, LE (78); FI Pt, RX (Short) 5-203
 Load, LER (38); FI Pt, RR (Short) 5-202
 Load, LR (18); Fix Pt, RR 5-101
 Load Multiple, LM (98); Fix Pt, RS 5-107
 Load Negative, LNDR (21); FI Pt, RR (Long) 5-205
 Load Negative, LNER (31); FI Pt, RR (Short) 5-204
 Load Negative, LNR (11); Fix Pt, RR 5-106
 Load Positive, LPDR (20); FI Pt, RR (Long) 5-205
 Load Positive, LPER (30); FI Pt, RR (Short) 5-204
 Load Positive, LPR (10); Fix Pt, RR 5-105
 Load PSW, LPSW (82); Stat Sw, SI 5-601

Local Storage:

Data Flow 2-1
 Read/Write Controls 4-301

Usage:

B-Field Transfer to LAL 4-201
 Branching Instructions 3-4
 Fixed-Point Instructions 3-1
 Floating-Point Instructions 3-2
 Operand Prefetching During End Op 5-1
 R(8-11) or R(12-15) Transfer to LAL 4-202
 RR I-Fetch, One-Cycle 5-7
 RS I-Fetch, One-Cycle 5-10
 RX I-Fetch, One-Cycle 5-10
 RX I-Fetch, Two-Cycle Indexed 5-11
 Scan 6-101
 SI I-Fetch, One-Cycle 5-10
 Status Switching Instructions 3-5

LOG OUT Pushbutton Logic 6-25

Logical Function, SAL(0) 4-406

Logical Instructions:

AND, N (54); RX 5-404
 AND, NC (D4); SS 5-404
 AND, NI (94); SI 5-404
 AND, NR (14); RR 5-404
 Compare, SL (55); RX 5-403
 Compare, CLC (D5); SS 5-403
 Compare, CLI (95); SI 5-403
 Compare, CLR (15); RR 5-403
 Data Flow 3-3
 Edit, ED (DE); SS 5-411
 Edit and Mark, EDMK (DF); SS 5-411
 Exclusive-OR, X (57); RX 5-406
 Exclusive-OR, XC (D7); SS 5-406
 Exclusive-OR, XI (97); SI 5-406
 Exclusive-OR, XR (17); RR 5-406
 GIS 5-401
 Insert Character, IC (43); RX 5-408
 Load Address, LA (41); RX 5-409
 Move, MVC (D2); SS 5-402
 Move, MVI (92); SI 5-402
 Move Numerics, MVN (D1); SS 5-402
 Move Zones, MVZ (D3); SS 5-402
 OR, O(56); RX 5-405
 OR, OC(D6); SS 5-405
 OR, OI (96); SI 5-405
 OR, OR (16); RR 5-405
 Shift Left Double, SLDL (8D); RS 5-412
 Shift Left Single, SLL (89); RS 5-412
 Shift Right Double, SRDL (8C); RS 5-412
 Shift Right Single, SRL (88); RS 5-412

Store Character, STC (42); RX 5-408
 Test Under Mask, TM (91); SI 5-407
 Translate and Test, TRT (DD); SS 5-410
 Translate, TR (DC); SS 5-410

Logout:

Control Logic 6-108
 Sequence 6-114
 Logout Trigger 6-108
 LS (see Local Storage)

Machine Check Interrupt Trigger 5-19
 Machine Check Interruption 5-19

Main Storage, Data Flow:

I/O Instructions 3-6
 System 2-1

Maintenance Control Word (see MCW)

Maintenance Features:

Diagnose (83); Stat Sw 5-609
 MCW 5-609 (Sheet 1)

Maintenance Mode Stop Clock (see MMSC)

Manual Control Exceptional Conditions 5-27
 Manual Trigger 6-6

Mark Triggers:

Data Flow 2-1
 Positive Logic Diagram 4-209
 Usage, Scan 6-101

MCW 5-609 (Sheet 1)

MCW-Register:

Data Flow 2-1
 Usage:
 Scan 6-101
 Status Switching Instructions 3-5

Mixer:

Data Flow 2-1
 Usage:
 Convert Weather Lines 5-905
 LM to XY Reformatting 4-211
 Repack Symbols 5-902
 XY Parity Prediction 4-212

MMSC Logic 6-110

MMSC Trigger 6-108, 6-110

Move, MVC (D2); Logic, SS 5-402

Move, MVI (92); Logic, SI 5-402

Move Numerics, MVN (D1); Logic, SS 5-402

Move With Offset, MVO (F1); Dec, SS:

GIS 5-307
 Not Word Overlap Sequence 5-312
 Word Overlap Sequence 5-313

Move Zones, MVZ (D3); Logic, SS 5-402

Multiple Computing Element Instructions:

Delay, DLY(0B); Mple, RR 5-803
 Insert ATR, IATR (0E); Mple, RR 5-802
 Load ID, LI(0C); Mple, RR 5-801
 Load PS Base Address (Preferential Storage), LPSB (A1); Mple, SI 5-805
 Move Word, MVW (D8); Mple, SS 5-806
 Set Address Translator, SATR (0D); Mple, RR Receiving 5-808
 Set Configuration SCON (01); Mple, RR 5-810
 Start I/O Processor, SIOP (9A); Mple, SI 5-807
 Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804
 Test & Set, TS (93) Mple, SI 5-811

Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3)

Multiply, Fixed-Point:

Algorithm 5-109 (Sheet 2)
 Data Flow 5-109 (Sheet 3)
 Initialization 5-109 (Sheet 1)
 Multiply Floating Point, Data Flow 5-210
 Multiply Halfword, MH (4C); Fix Pt, RX 5-109
 Multiply, M (5C); Fix Pt, RX 5-109
 Multiply, MD (6C); FI Pt, RX (Long) 5-212
 Multiply, MDR (2C); FI Pt, RR (Long) 5-212
 Multiply, ME (7C); FI Pt, RX (Short) 5-211
 Multiply, MER (3C); FI Pt, RR (Short) 5-211
 Multiply, MP (FC); Dec, SS 5-305
 Multiply, MR (1C); Fix Pt, RR 5-109

N-Register:

Data Flow 2-1
 Usage (Repack Symbols) 5-902

Operand Prefetching During End Op 5-1

OR Function, SAL(0) 4-406

OR, O (56); Logic, RX 5-405

OR, OC (D6); Logic, SS 5-405

OR, OI (96); Logic, SI 5-405

OR, OR (16); Logic, RR 5-405

Pack, PACK (F2); Dec, SS:

GIS 5-307
 Not Word Overlap Sequence 5-308
 Word Overlap Sequence 5-309

PAL(48-55) Parity Latch 4-412

Parallel Adder:

Address Gating, SCI 4-602
 Bit-Position Logic, Bit 47 4-510
 Carry Lookahead Logic 4-511
 Data Flow 2-1
 Excess-6 Logic 4-415
 Full-Sum Checking Logic, PA(48-55) 4-414
 Gate Control Triggers for 'B + T' Micro-order 4-409
 Half-Sum Checking Logic, PA(48-55) 4-413
 Parity Generation, PAL(48-55) 4-412
 Set CC Logic 4-416

- Usage:
- Branching Instructions 3-4
 - Decimal Instructions 3-3
 - Divide, Decimal 5-306 (Sheet 1)
 - Divide, Fixed-Point 5-110 (Sheet 4)
 - Divide, Floating-Point 5-213
 - Fixed-Point Instructions 3-1
 - Floating-Point Instructions 3-2
 - I-Fetch Sequencer Control 5-15
 - Logical Instructions 3-3
 - Multiply, Decimal 5-305 (Sheet 1)
 - Multiply, Fixed-Point 5-109 (Sheet 3)
 - Multiply, Floating-Point 5-210
 - RR I-Fetch, One-Cycle 5-7
 - RS I-Fetch, One-Cycle 5-10
 - RX I-Fetch, One-Cycle 5-10
 - RX I-Fetch, Two-Cycle Indexed 5-11
 - Scan 6-101
 - Scan-Out Path 6-107
 - SI I-Fetch, One-Cycle 5-10
 - Status Switching Instructions 3-5
- Parity:
- Generation, PAL(48-55) 4-412
 - IC, Adjustment for Stepping 4-205
 - Predict Logic, Serial Adder 4-407
 - Prediction, after Incrementing E-Register Incrementer 4-204
 - Partial Product Bit, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3)
 - Partial Product Byte, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3)
 - Pass Pulse Trigger 4-1, 6-12, 6-102
 - Pass Trigger 6-112, 6-113
- PIR:
- Data Flow 2-1
 - Usage (Diagnose) 5-609
- Power-on Reset 6-7
- Product/Quotient Bit Logic, Serial Adder 4-408
- Program Interrupt Flip-Latch 5-22
- Program Interruptions 5-22
- Program Status Word (see PSW)
- Program Store Compare Exceptional Condition 5-28
- PROSAR A, Data Flow 4-105 (Sheet 2)
- PROSAR B, Data Flow 4-105 (Sheet 2)
- Protected Branch Address Trigger 5-29 (Sheet 1)
- Protection Check to CPU Latch 5-20
- PSA Access Error 4-608
- PSBAR (Preferential Storage Base Add Reg):
- Counter 4-608
- Logical:
- Data Flow 2-1
 - Usage:
 - Address Decode & Gating Logic 4-602
 - Load PSBAR 5-805
 - Store PSBAR 5-804
- Physical:
- Data Flow 2-1
 - Usage:
 - Load PSBAR 5-805
 - Store PSBAR 5-804
- PSW Register:
- Data Flow 2-1
 - Usage:
 - Branching Instructions 3-4
 - Status Switching Instructions 3-5
- Pulse Mode:
- Controls 6-23
 - Operation 6-24
- Pulse Mode Adjust Trigger 6-23
- Pulse Mode Initialization Trigger 6-23
- Pulse Mode Setup Latch 6-23
- Pushbutton:
- Gating, Stop Loop 6-5
 - Signal Generation 6-3
- Q-Register:
- Data Flow 2-1
 - Usage:
 - B-Field Transfer to LAL 4-201
 - Branching Instructions 3-4
 - I-Fetch Sequencer Control 5-15
 - Instruction Requests During Early End Op 5-3
 - Instruction Requests During End Op 5-2
 - Operand Prefetching during End Op 5-1
 - RR I-Fetch, One-Cycle 5-7
 - RR I-Fetch, Two-Cycle 5-8
 - RS I-Fetch, One-Cycle 5-10
 - RS I-Fetch, Two-Cycle 5-12
 - RX I-Fetch, One-Cycle 5-10
 - RX I-Fetch, Two-Cycle Indexed 5-11
 - RX I-Fetch, Two-Cycle Nonindexed 5-12
 - Selection of I-Fetch Sequence 5-5
 - SI I-Fetch, One-Cycle 5-10
 - SI I-Fetch, Two-Cycle 5-12
 - Status Switching Instructions 3-5
- Q-Register Refill Exceptional Condition 5-30
- Quotient Bits, Derivation of; Fixed-Point Divide 5-110 (Sheet 4)
- R-Register:
- Data Flow 2-1
 - Usage:
 - B-Field Transfer to LAL 4-201
 - Branch Requests 5-4
 - Branching Instructions 3-4
 - I-Fetch Sequencer Control 5-15
 - Instruction Requests During Early End Op 5-3
- Instruction Requests During End Op 5-2
 - Operand Prefetching During End Op 5-1
 - R(8-11) or R(12-15) Transfer to LAL 4-202
 - RR I-Fetch, One-Cycle 5-7
 - RR I-Fetch, Two-Cycle 5-8
 - RS I-Fetch, One-Cycle 5-10
 - RS I-Fetch, Two-Cycle 5-12
 - RX I-Fetch, One-Cycle 5-10
 - RX I-Fetch, Two-Cycle Indexed 5-11
 - RX I-Fetch, Two-Cycle Nonindexed 5-12
 - Selection of I-Fetch Sequence 5-5
 - SI I-Fetch, One-Cycle 5-10
 - SI I-Fetch, Two-Cycle 5-12
 - Status Switching Instructions 3-7
- RATE Switch Logic 6-12
- Read Direct, RDD (85) 5-607
- Read-Only Storage (see ROS)
- Read-Only Storage Address Register (see ROSAR)
- Read-Only Storage Backup Register (see ROSBR)
- Read-Only Storage Data Register (see ROSDR)
- Read-Only Storage Previous Address Register A and B (see PROSAR A and PROSAR B)
- Read/Write Controls, Local Storage 4-301
- R(8-11) or R(12-15) Transfer to LAL 4-202
- REPEAT INSN Switch:
- Logic 6-15
 - Routine 6-16
- Repeat Instruction Adjust Trigger 6-15
- Repeat Instruction Initialization Latch 6-15
- Repeat ROS Address Flip-Latch 4-101
- REPEAT ROS ADDRESS Switch Gating 6-17
- Request Sensing Logic 4-601
- Reset:
- Machine 6-7
- RESTART FLT I/O Pushbutton Logic 6-27
- Ripple Storage, Loop Routine 6-18
- Roller Switches 6-2
- ROS:
- Addressing:
- Drive Line Decode 4-105 (Sheet 1)
 - Select Line Decode 4-105 (Sheet 1)
 - Sense Amplifiers 4-105 (Sheet 1)
 - Sense Latches 4-105 (Sheet 1)
 - Sense Line and Driver Distribution 4-105 (Sheet 1)
- Array Drivers 4-106
- Data Flow 4-105 (Sheet 2)
- ROSAR(0-5) Logic 4-101
- ROSAR(6-9) Logic 4-102
- ROSAR(10) Logic 4-103
- ROSAR(11) Logic 4-104
- Timing 4-105 (Sheet 1)
- ROS Microbranching, Scan Control 6-112
- ROS Test Initiate Trigger 6-26
- ROS Test Latch 6-26
- ROS Test Sequence 6-15
- ROS Test Trigger 6-112
- ROS Transfer and Repeat Address Trigger and Latch 6-17
- ROS TRANSFER Switch Gating 6-17
- ROSAR:
- Data Flow 4-105 (Sheet 2)
 - ROSAR(0-5) Logic 4-101
 - ROSAR(6-9) Logic 4-102
 - ROSAR(10) Logic 4-103
 - ROSAR(11) Logic 4-104
 - Selection of I-Fetch Sequence 5-5
 - Usage:
 - I-Fetch Sequencer Control 5-15
 - Scan 6-101
- ROSAR Latches, Data Flow 4-105 (Sheet 2)
- ROSB, Data Flow 4-105 (Sheet 2)
- ROSDR:
- Data Flow 4-105 (Sheet 2)
 - Logic 4-107
- ROSDR Latches, Data Flow 4-105 (Sheet 2)
- RR I-Fetch:
- Flowchart 5-6
 - One-Cycle 5-7
 - Two-Cycle 5-8
- RS I-Fetch:
- Flowchart 5-13
 - One-Cycle 5-10
 - Two-Cycle 5-12
- RX I-Fetch:
- Flowchart 5-9
 - One-Cycle 5-10
 - Two-Cycle Indexed 5-11
 - Two-Cycle Nonindexed 5-12
- S-Register (see ST-Register)
- SAB Parity Conversion Logic, SCI 6-10
- SADDL Parity (0-7) Latch 4-407
- Sample Pulse Trigger 5-17
- Scan Clock 6-102
- Scan Control Triggers 6-111
- Scan Counter Control Trigger and Latch 6-106
- Scan Counter Latches and Decrementer 6-104
- Scan/IOCE Interface 6-113
- Scan Logic:
- Control Triggers 6-111
 - Data Flow 6-101
 - FLT Clock 6-103
 - FLT Counter, Decrementing 6-106
 - Logout Control Logic 6-108

MMSC Logic 6-110
 ROS Microbranching, Control 6-112
 Scan Clock 6-102
 Scan Counter Latches and Decrementer 6-104
 Scan/IOCE Interface 6-113
 Scan-Out Bus, Data Flow 6-107
 Scan-Out Path 6-109
 Scan Storage Address Generator 6-105
 Scan MODE ROS/PROC/FLT Switch Logic 6-26
 Scan Mode Trigger and Latch 6-108
 Scan-Out Bus, Data Flow 6-107
 Scan-Out Path 6-109
 Scan-Out ROS (see SOROS)
 Scan Request Trigger 4-601, 6-105, 6-108
 Scan Storage Address Generator 6-105
 Scan Sync Trigger and Latch 4-601, 6-105, 6-108
 SCI:
 Address Decode Logic, Basic System 4-602
 Address Gating Logic 4-602
 CE Request Timing, Typical 4-601
 Clock Control Logic 4-603
 CPU Sequencers 4-603
 Data Flow 2-1
 Invalid Address Logic 4-604
 Request Sensing Logic 4-601
 SAB Parity Conversion Logic 4-610
 Single-Cycle Mode, Servicing of Requests 4-612
 Storage Error Logic 4-606
 Segmented Clock Inhibit Latch 4-2
 Segmented Clock Storage Selected Latch 4-2
 Select Line Decode, ROS 4-105 (Sheet 1)
 Select Register:
 Data Flow 2-1
 Usage:
 SATR 5-808, 809
 SCON 5-810
 Sense Amplifier, ROS 4-105 (Sheet 1)
 Sense Latches, ROS:
 Addressing 4-105 (Sheet 1)
 Data Flow 4-105 (Sheet 2)
 Sense Line and Driver Distribution, ROS 4-105 (Sheet 1)
 Serial Adder:
 AND Function, SLA(0) 4-406
 Carry Lookahead Logic, SAL(0-3) 4-402
 Data Flow 2-1
 Decimal Add 6 Logic 4-403
 Decimal Correction Logic, SAL(0-3) 4-403
 Exclusive-OR Function, SAL(0) 4-406
 Input Bus Logic 4-401
 Invalid Digit Logic 4-405
 Logical Function, SAL(0) 4-406
 OR Function, SAL(0) 4-406
 Parity Predict Logic 4-407
 Product/Quotient Bit Logic 4-408
 Usage:
 Add, Subtract, and Compare, Decimal 5-302 (Sheet 1)
 Decimal Instructions 2-1
 Direct Control Operation 5-607 (Sheet 2)
 Divide, Decimal 5-306 (Sheet 1)
 Divide, Fixed-Point 5-110 (Sheet 4)
 Fixed-Point Instructions 3-1
 Floating-Point Instructions 3-2
 Logical Instructions 3-3
 Multiply, Decimal 5-305 (Sheet 1)
 Multiply, Fixed-Point 5-109 (Sheet 3)
 Multiply, Floating-Point 5-210
 Status Switching Instructions 3-5
 Set Program Mask, SPM (04); Stat Sw, RR 5-602
 Set Storage Key, SSK (08); Stat Sw, RR 5-605
 Set System Mask, SSM (80); Stat Sw, SI 5-603
 Shift Left Double, SLDA (8F); Fix Pt, RS 5-117
 Shift Left Double, SLDL (8D); Logic, RS 5-412
 Shift Left Single, SLA (8B); Fix Pt, RS 5-116
 Shift Left Single, SLL(89); Logic, RS 5-412
 Shift Right Double, SRDA (8E); Fix Pt, RS 5-119
 Shift Right Double, SRDL (8C); Logic, RS 5-412
 Shift Right Single, SRA (8A); Fix Pt, RX 5-118
 Shift Right Single, SRL (88); Logic, RS 5-412
 SI I-Fetch:
 Flowchart 5-13
 One-Cycle 5-10
 Two-Cycle 5-12
 Sign Data Path:
 Floating-Point Divide 5-213
 Floating-Point Multiply 5-210
 Single-Cycle Inhibit Routine 6-14
 Single Cycle Latch 6-12
 Single-Cycle Mode, Servicing of Requests by SCI 4-612
 Single-Cycle Routine 6-14
 SOROS Trigger 6-25, 6-108
 SS I-Fetch, Flowchart 5-14
 ST Register:
 Bits 15 and 16 4-306
 Data Flow 2-1
 Usage:
 Add, Subtract, and Compare, Decimal 5-302 (Sheet 1)
 Branching Instructions 3-4
 Decimal Instructions 3-3
 Direct Control Operation 5-607 (Sheet 2)
 Divide, Decimal 5-306 (Sheet 1)
 Divide, Fixed-Point 5-110 (Sheet 4)
 Divide, Floating-Point 5-213
 Fixed-Point Instructions 3-1
 Floating-Point Instructions 3-2

I/O Instructions 3-7
 Logical Instructions 3-3
 Multiply, Decimal 5-305 (Sheet 1)
 Multiply, Fixed-Point 5-109 (Sheet 3)
 Multiply, Floating-Point 5-210
 RS I-Fetch, One-Cycle 5-10
 RX I-Fetch, One-Cycle 5-10
 RX I-Fetch, Two-Cycle Indexed 5-11
 Scan 6-101
 SI I-Fetch, One-Cycle 5-10
 Status Switching Instructions 3-5
 ST-Register Byte Counter (see STC)
 Start I/O, SIO (9C); I/O, SI 5-701
 STAT A, Set CC; Parallel Adder 4-416
 STAT B, Positive Logic Diagram 4-501
 STAT C, Save Signs and Insert Sign; Floating-Point 5-201
 STAT D, Save Signs and Insert Sign; Floating-Point 5-201
 STAT F, Save Signs and Insert Sign; Floating-Point 5-201
 Status Switching Instructions:
 Data Flow 3-5
 Diagnose (83); SI 5-609
 Insert Storage Key, ISK (09); RR 5-606
 Load PSW, LPSW (82); SI 5-601
 Read Direct, RDD (85); SI 5-607
 Set Program Mask, SPM (04); RR 5-602
 Set Storage Key, SSK (08); RR 5-605
 Set System Mask, SSM (80); SI 5-603
 Supervisor Call, SVC (0A); RR 5-604
 Test and Set, TS (93); SI 5-609
 Write Direct, WRD (84); SI 5-607
 STC:
 Bipolar Latches 4-208
 Data Flow 2-1
 Incrementer Latches 4-208
 Positive Logic Diagram 4-208
 Triggers 4-208
 Usage:
 Decimal Instructions 3-3
 Direct Control Operation 5-607 (Sheet 2)
 Divide, Decimal 5-306 (Sheet 1)
 Divide, Floating-Point 5-213
 Fixed-Point Instructions 3-1
 Floating-Point Instructions 3-2
 Logical Instructions 3-3
 Multiply, Floating-Point 5-210
 Status Switching Instructions 3-5
 Stop Clock Trigger 4-1
 Stop Loop:
 Pushbutton Gating 6-5
 Routine 6-4
 Stop Trigger 6-6
 Storage Error Logic, SCI 4-606
 Storage Ripple Loop Routine 6-18
 STORAGE SELECT Switch Gating 6-10
 Store Character, STC (42); Logic, RX 5-408
 Store Halfword, STH (40); Fix Pt, RX 5-114
 Store Latch 4-209
 Store Multiple, STM (90); Fix Pt, RS 5-115
 Store, ST (50); Fix Pt, RX 5-113
 Store, STD (60); FI Pt, RX (Long) 5-216
 Store, STE (70); FI Pt, RX (Short) 5-216
 Store to LCS Flip-Latch 5-18
 Store to Main Storage Flip-Latch 5-18
 Subtract Halfword, SH (4B); Fix Pt, RX 5-108
 Subtract Logical, SL (5F); Fix Pt, RX 5-108
 Subtract Logical, SLR (1F); Fix Pt, RR 5-108
 Subtract Normalized, SD (6B); FI Pt, RX (Long) 5-207
 Subtract Normalized, SDR (2B); FI Pt, RR (Long) 5-207
 Subtract Normalized, SE (7B); FI Pt, RX (Short) 5-206
 Subtract Normalized, SER (3B); FI Pt, RR (Short) 5-206
 Subtract, S (5B); Fix Pt, RX 5-108
 Subtract, SP (FB); Dec, SS:
 Complement Add Sequence 5-303
 GIS 5-301
 True Add Sequence 5-302
 Subtract, SR (1B); Fix Pt, RR 5-108
 Subtract Unnormalized, SU (7F); FI Pt, RX (Short) 5-206
 Subtract Unnormalized, SUR (3F); FI Pt, RR (Short) 5-206
 Subtract Unnormalized, SW (6F); FI Pt, RX (Long) 5-207
 Subtract Unnormalized, SWR (2F); FI Pt, RR (Long) 5-207
 Supervisor Call, SVC (0A); Stat Sw, RR 5-604
 Supervisor Call Interruption 5-23
 Supervisor Call Trigger 5-23
 Sync Latch 6-108, 6-111
 Sync Trigger 6-27, 6-108, 6-111

 T-Register (see ST-Register)
 1052 Adapter (9020E Only):
 Block Diagram 6-28
 Data Transfer-Read 6-31
 Data Transfer-Write 6-30
 Ending Sequence 6-32
 Initial Selection-Read, Write, Sense 6-29
 Sense and Status Bytes 6-33
 Test and Set, TS (93); Stat Sw, SI 5-811
 Test Under Mask, TM (91); Logic, SI 5-407
 TIC Latch 6-112, 6-113
 Time Clock at Limit Trigger 5-24
 Time Clock Step Trigger 5-17
 Timer Exceptional Condition 5-17
 Timing Gate Trigger 3-6, 5-607 (Sheet 2)
 Transfer In Channel (see TIC)
 Translate, TR (DC); Logic, SS 5-410

Unpack, UNPK (F3); Dec, SS:
GIS 5-307
Not Word Overlap Sequence 5-310
Word Overlap Sequence 5-311

Wait State Gating and Microprogram 6-20
Wait State Trigger 6-20

Word Overlap Sequence:
Move With Offset, MVO (F1); Dec, SS 5-313
Pack, PACK (F2); Dec, SS 5-309
Unpack, UNPK (F3); Dec, SS 5-311
Write Direct, WRD (84); Stat Sw, SI 5-607
Write Local Store Trigger 4-301

XY-Register:
Data Flow 2-1
Usage:
Convert Weather Lines 5-905
LM to XY Formatting 4-211
Repack Symbols 5-902
XY Parity Prediction 4-212

Zero and Add, ZAP (F8); Dec, SS 5-304