

FIELD ENGINEERING DIAGRAM MANUAL

FOR

2314 DIRECT ACCESS STORAGE FACILITY

MACHINE TYPE NUMBER, MODEL NUMBER (IF APPLICABLE) AND MACHINE NAME

CONSISTS OF THE FOLLOWING:

FORM NUMBER (BASE FEDM)* Y26-4001-2

FORM NUMBER (FES)** _____

NOTES

XI THE FEDM AND ITS FES'S INCLUDE A SYSTEM DATA FLOW DIAGRAM, UNIT DATA AND CONTROL DIAGRAM, I/O OPERATION DIAGRAMS, AND CONDENSED LOGIC FLOW CHARTS AS APPLICABLE TO THE UNIT(S) BEING SHIPPED.

XII WHEN A FEDM IS ORDERED FROM MECHANICSBURG, ALL APPLICABLE SUPPLEMENTS WILL BE AUTOMATICALLY SUPPLIED. SUPPLEMENTS CAN BE ORDERED SEPARATELY BY APPLICABLE FORM NUMBER.

* FIELD ENGINEERING DIAGRAM MANUAL
 ** FIELD ENGINEERING SUPPLEMENT

INTERNATIONAL BUSINESS MACHINES CORP.			DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME	FEDM ID DWG		OCT 67	420982			X PRINT TO ENG. SPEC. NO.	
			NOV 67	420982A				
DESIGN	NJ	MODEL						2250989
DETAIL								
CHECK		DRAW	EDDOCT67					
APPRO		CHECK						2250989

MISCELLANEOUS DATA

A. LOGIC VOLTAGE LEVELS:

	(UP)	(MAX)	(MIN)	(DOWN)	(MIN)	(MAX)	
1.	+	+6.28 TO	+2.0		+0.3 TO	0	STANDARD LOGIC
2.		+38.9 TO	+28.4		+1.3 TO	0	SOLENOID AND LAMP LOGIC
3.		+3.5 TO	+0.65		-0.5 TO	-3.5	FILE LINE DRIVER/RCVR LOGIC
4.		+30 TO	+23.2		-36		READ SELECT
5.		+6.0 TO	-0.5		-26.2 TO	28.0	WRITE SELECT
6.		+6.0 TO	+5.0		+2 TO	0.0	ERASE SELECT
7.		+3 TO	+1.7		-25.0 TO	-36.0	Y SELECT
8.		+5 TO	+1.7		+0.7 TO	-0.15	FCU LINE DRIVER/RCVR LOGIC

B. SPECIAL VOLTAGE LEVELS:

TRANSDUCER OSCILLATOR OUTPUT A2/6D07 = 10.42 TO 13.2 VAC P-P
(REFER TO LOGIC FU/FL056)

FILE BUSS LINE, TAG LINE USAGE

BUSS	CONTROL	SET HEAD	SET DIFFERENCE	SET CYLINDER
0	WRITE GATE NOTE 1	SET FWD. LTH.	RESET DIFF 128	SET CAR-128
1	READ GATE NOTE 1	RST UNSAFE NOTE 2	RESET DIFF 64	SET CAR-64
2	SEEK START	NOT USED	RESET DIFF 32	SET CAR-32
3	RESET HAR	SET HAR -16	RESET DIFF 16	SET CAR-16
4	ERASE GATE	SET HAR-8	RESET DIFF 8	SET CAR-8
5	HEAD SELECT	SET HAR-4	RESET DIFF 4	SET CAR-4
6	RETURN TO 000	SET HAR-2	RESET DIFF 2	SET CAR-2
7	ADVANCE HAR	SET HAR-1	RESET DIFF 1	SET CAR-1

NOTES:

1. READ AND WRITE GATES CANNOT ACTIVATE THE READ/WRITE CIRCUITS WITHOUT HEAD SELECT.
2. BUSS 1 AND SET HEAD WILL RESET FILE UNSAFE (SELECT LOCK) ONLY UNDER INDEX WHEN PERFORMING THE FILE SAFETY DIAGNOSTIC TESTS.

ADDITIVE CARD CODES (ACC)

ACC	DESCRIPTION
2 X 8 SW	2844 ATTACHMENT IN 2314
CHN ACC	AIRLINES BUFFER FEATURE
2 CH SW	TWO CHANNEL SWITCH FEATURE
N 2 CH SW	NO TWO CHANNEL SWITCH

MISCELLANEOUS DATA			
DATE	EC NUMBER	DATE	P/N
OCT 67	420982	OCT 67	2251099
NOV 67	420982A		TYPE
			IBM 0010

IBM

FIELD ENGINEERING

ADVANCE REFERENCE INFORMATION
MACHINE TYPE 2314

P/N 2267761

SHEET 0

THIS DOCUMENT CONTAINS ADVANCE REFERENCE INFORMATION.
BECOME FAMILIAR WITH CONTENTS. FILE IN FEMM FOR
FUTURE REFERENCE.

INDEX

<u>SECTION</u>	<u>SUBJECT</u>
0	HEAD CLEARANCE GUAGE P/N 2200110
1	RADIAL ADJUSTMENT CHECKING PROCEDURE
2	HEAD CLAMPING PROCEDURE WITH CLAMP STRIPS AND SPREADERS RELEASED ON E/C 422910.
3	BIT COUNT APPENDAGE DESCRIPTION RELEASED ON E/C 420949 AND E/C 420664.

ENG. DATE	13NOV67	29DEC67	19MAR68	07NOV68		
CHANGE NO.	422911	422930	422963	420949		

IBM

FIELD ENGINEERING
ADVANCE REFERENCE INFORMATION

P/N 2267761
SHEET 0-1

MACHINE TYPE 2314

SECTION 0

HEAD CLEARANCE GAUGE P/N 2200110

THE PURPOSE OF THE HEAD CLEARANCE GAUGE IS TO CHECK FOR HEAD-DISK INTERFERENCE WITH WORSE CASE DISK PACK. IN UNLOADED CONDITION.

THE GAUGE MUST BE USED WHENEVER A HEAD IS REPLACED.

THE GAUGE MUST BE KEPT IN THE KIT SUPPLIED WHEN NOT IN USE & SHOULD BE CHECKED FOR ANY TYPE OF CONTAMINATION BEFORE USING.

DESCRIPTION OF USE:

AFTER THE HEADS HAVE BEEN INSTALLED & ALLIGNED THE VERTICAL POSITION MUST BE CHECKED USING GAUGE 2200110. THE GAUGE SHOULD BE PLACED ON THE MACHINED PORTION OF THE BASEPLATE DIRECTLY IN FRONT OF THE CARRIAGE. WITH THE GAUGE FLUSH AGAINST THE BASE OF THE CARRIAGE & CENTERED BETWEEN THE HEADS, THE HEADS SHOULD BE MANUALLY EXTENDED UNTIL THEY ENTER THE SLOTS OF THE GAGE IN UNLOADED CONDITION. TRIP HEAD LOAD CAM LATCH BEFORE MANUALLY EXTENDING CARRIAGE. BE SURE THAT THE HEADS ARE COMPLETELY UNLOADED.

NOTE: ALLOW THE GAUGE TO REST ON THE BASEPLATE WITH ITS OWN WEIGHT. DO NOT HOLD IT IN PLACE MANUALLY. IF ANY OF THE HEADS INTERFERE WITH THE FINS ON THE GAUGE, THE HEADS MUST BE REMOVED & RETURNED TO PLANT FOR REWORK.

NOTE FOR WTC - MACHINES ONLY

MACHINE SERIAL NO. 73-10163 TO 73-10260 THE ABOVE MACHINES MAY NOT HAVE A CUTOUT IN THE BOTTOM OF THE SHROUD FOR CLEARANCE OF THE GAUGE. REMOVE THE SHROUD ON THESE MACHINES TO PLACE THE GAUGE AND REINSTALL IT AFTER HEAD CHECK.

ENG. DATE	13NOV67	29DEC67	19MAR68	07NOV68		
CHANGE NO.	422911	422930	422963	420949		

IBM

FIELD ENGINEERING
ADVANCE REFERENCE INFORMATION


P/N 2267761
SHEET 1-1

MACHINE TYPE 2314

SECTION 1

THE PURPOSE OF THIS INFORMATION IS TO NOTIFY THE FIELD OF A METHOD OF CHECKING RADIAL ADJUSTMENT OF THE INDEX TRANSDUCER TO DISK CLEARANCE.

TO CHECK FOR THE PROPER DISK-INDEX TRANSDUCER CLEARANCE, INSERT 6 IBM CARDS BETWEEN THE EDGE OF SURFACE 17-18 AND THE STEPPED FACE OF INDEX TRANSDUCER. ROTATE THE PACK TO VERIFY THAT NO BINDING OCCURS BETWEEN THE CARDS AND EDGE OF SURFACE 17 - 18. TO CHECK FOR MAXIMUM ALLOWABLE CLEARANCE, REPEAT THE ABOVE WITH 8 IBM CARDS. BINDING SHOULD OCCUR WHEN PACK IS ROTATED. IF BINDING OCCURS WHEN USING 6 CARDS OR NO BINDING OCCURS WHEN USING 8 CARDS, ADJUST PER THE FEMM TO MEET THE ABOVE REQUIREMENTS.



ENG. DATE	29DEC67	19MAR68	07NOV68			
CHANGE NO.	422930	422963	420949			

IBM

FIELD ENGINEERING
ADVANCE REFERENCE INFORMATION

P/N 2267761
SHEET 2-1

MACHINE TYPE 2314

SECTION 2

THE PURPOSE OF THIS INFORMATION IS TO NOTIFY THE FIELD OF THE PROPER HEAD CLAMPING PROCEDURE REQUIRED WITH THE LATEST LEVEL CLAMP STRIPS AND SPREADERS RELEASED ON EC 422910.

NOTE: HARDWARE AT EC 422910 LEVEL IS DISTINGUISHABLE IN THAT THERE IS ONE SINGLE CLAMPING STRIP-NOT INDIVIDUAL SMALL CLAMPS.

INITIALLY THE CLAMP SCREW SHOULD BE LOOSENED, THE ADJUSTABLE BACK STOP SCREWS BACKED OUT 1/8 TURN AND THE HEADS PUSHED BACK AGAINST THEM. (DO NOT USE DUCK BILL PLIERS, USE HEAD ALIGNMENT TOOL AS A HOOK). THE CLAMP SCREW IS TURNED IN UNTIL IT IS FINGER TIGHT AND THEN TIGHTENED AN ADDITIONAL 3/8 TURN (135°). CHECK TO ENSURE THAT HEADS ARE HELD BY CLAMP SCREWS I.E. NO BURRS ETC. THAT LEAVE THE HEAD ARM ASSEMBLY LOOSE. IF TWO HEADS ARE HELD BY ONE SCREW, BOTH HEADS WILL REQUIRE ALIGNMENT.

WHEN ADJUSTING SEVERAL HEADS, LOOSEN CLAMPING SCREWS ONE AT A TIME ONLY AND ADJUST HEADS TWO AT A TIME. HEADS 1 AND 18 ARE ADJUSTED INDIVIDUALLY.

ENG. DATE	29DEC67	19MAR68	07NOV68			
CHANGE NO.	422930	422963	420949			

IBM

FIELD ENGINEERING
ADVANCE REFERENCE INFORMATION

P/N 2267761
SHEET 3-1

MACHINE TYPE 2314

SECTION 3

THE PURPOSE OF THIS SECTION IS TO NOTIFY THE FIELD OF THE FUNCTIONAL CHARACTERISTICS OF THE IMPROVED ERROR DETECTION SYSTEM CALLED BIT COUNT APPENDAGE (BCA). E/C 420949 INSTALLS THE HARDWARE PORTION OF BCA. E/C 420664 INSTALLS THE MICROPROGRAM PORTION OF BCA. THE FUNCTION DESCRIBED BELOW IS NOT OPERATIONAL UNTIL BOTH E/C 420949 AND E/C 420664 ARE INSTALLED.

FUNCTIONAL DESCRIPTION

- A. BCA CONSISTS OF TWO ADDITIONAL CHECK BYTES APPENDED TO THE EXISTING BURST BYTES. BCA IS PROVIDED TO IMPROVE THE RELIABILITY OF THE ERROR DETECTION SYSTEM. ERRORS ARE DETECTED IN READ MODE BY CHECKING THE BURST BYTES (AS BEFORE) AND BY PROCESSING BCA. REFER TO SECTION 3, FIGURE 2 FOR AN ILLUSTRATION OF TRACK FORMAT.
- B. THE FIRST BYTE WITHIN BCA IS CALLED THE INDICATOR BYTE. IT IS PROVIDED SO THAT MACHINES WITH THE BCA FUNCTION INSTALLED WILL BE ABLE TO READ DISK PACKS THAT DO NOT HAVE BCA RECORDED (OLD FORMAT) AS WELL AS DISK PACKS THAT DO HAVE BCA RECORDED. THE INDICATOR BYTE PROVIDES A SECONDARY FUNCTION THAT WILL ASSIST THE C.E. IN TRACING WRITE PROBLEMS. THE ADDRESS OF THE PHYSICAL DRIVE THAT FORMATTED THE FIELD IN QUESTION IS PROVIDED WITHIN THE INDICATOR BYTE. BITS 0, 1, 2, 3 DEFINE THE CONTROL UNIT ADDRESS. BITS 4, 5, 6, 7 DEFINE THE PHYSICAL DRIVE ADDRESS (A-J) AS SPECIFIED IN SENSE BYTE 4 (REFER TO CLD VOL 1, PAGE QA030). IF BCA IS NOT PRESENT, THE BYTE FOLLOWING THE BURST BYTES IS A HEX "CC". IN NO CASE WILL THE INDICATOR BYTE BE HEX "CC".

NOTE: WHEN REQUIRED, THE INDICATOR BYTE CAN BE MADE AVAILABLE BY EXECUTING THE PROPER SEQUENCE WITH "FRIEND" DIAGNOSTIC AND BY:

1. "SCOPING" THE END OF THE FIELD, OR BY
2. STOPPING THE MICROPROGRAM AT WORD 37C ON QRO31 OR 3BA ON QRO41 AND DISPLAYING THE "BY" REG., OR BY
3. READING THE BURST BYTES AND BCA BYTES INTO CORE USING A SPACE COUNT COMMAND AND READ (KEY) DATA CCWS.

EITHER METHOD 2 OR 3 IS RECOMMENDED.

- C. THE SECOND BYTE WITHIN BCA IS CALLED THE BIT COUNT BYTE. THE BIT COUNT IS FORMED AND RECORDED WITH THE FOLLOWING SEQUENCE:
1. COUNT THE DATA BITS IN THE SYNC CHARACTER INCLUDING BIT 4 INTO THE "BC" REG.
 2. ADD TO THE "BC" REG THE DATA BITS IN THE FIELD.

ENG. DATE	07NOV68					
CHANGE NO.	420949					

IBM

FIELD ENGINEERING
ADVANCE REFERENCE INFORMATION

P/N 2267761
SHEET 3-2

MACHINE TYPE 2314

SECTION 3

C. (CONTINUED)

3. ADD TO THE "BC" REG THE DATA BITS IN THE FIRST BURST BYTE.
4. RECORD THE INDICATOR BYTE.
5. INVERT AND RECORD THE "BC" REG CONTENTS.

IN READ MODE, THE BIT COUNT IS ACCUMULATED AS ILLUSTRATED ABOVE. AFTER CHECKING THE BURST REGISTERS, THE MICROPROGRAM:

1. TESTS THE BYTE FOLLOWING THE BURST BYTES FOR HEX "CC". IF HEX "CC" THEN EXIT, OTHERWISE GO TO STEP 2.
 2. READ IN THE NEXT BYTE, INVERT AND COMPARE WITH THE "BC" REG,
 3. IF UNEQUAL POST "DATA CHECK".
- D. THE HARDWARE ACCUMULATES THE BIT COUNT IN A BINARY COUNTER ("BC" REG). THE MICROPROGRAM DISABLES THE COUNTER ADVANCE CONTROL AT THE PROPER POINT IN TIME.

ENG. DATE	07NOV68					
CHANGE NO.	420949					





FIGURE 1: BCA HARDWARE

HARDWARE DESCRIPTION (REFER TO FIGURES 1 AND 2)

- A. THE HARDWARE RESETS ITSELF DURING THE 'AM' AREA.
- B. THE ADVANCE LATCH SETS AT 'DATA GOOD' TIME, WHICH ALLOWS THE COUNTER TO ADVANCE WITH EACH DATA PULSE.
- C. IN WRITE MODE, THE MICROPROGRAM SETS THE DISABLE LATCH WITH THE STATEMENT $CX \rightarrow D$, WHICH OCCURS DURING THE FIRST BURST BYTE. THE ADVANCE LATCH RESETS WITH ΔBRO .
- D. IN READ MODE, THE MICROPROGRAM RECOGNIZES THE LAST DATA BYTE AND GENERATES THE STATEMENT $DR \wedge DR \quad D$, WHICH SETS THE DISABLE LATCH. THIS OCCURS AS THE FIRST BURST BYTE IS BEING READ. THE ADVANCE LATCH RESETS WITH BRO .

ENG. DATE	07NOV68					
CHANGE NO.	420949					



* DATA GOOD FALLS DURING THE FIRST BURST BYTE IN WRITE MODE

** SETS WITH DR Ω DR \rightarrow D IN READ MODE.
 SETS WITH CX \rightarrow D IN WRITE MODE.

FIGURE 2: TIMING CHART AND FORMAT OF BCA FOR BOTH READ AND WRITE

TESTING FACILITY

ROUTINE 'DO' OF IN-LINES TESTS THE BCA HARDWARE TO ENSURE THAT THE LOGIC COUNTS CORRECTLY IN BOTH READ AND WRITE MODES. REFER TO ERROR CODES HEX '45' AND '46' OF CLD VOL. 2, PAGE QY092 AT E/C 420664.

ENG. DATE	11 NOV 68					
CHANGE NO.	420949					

IBM

**Field Engineering
Maintenance Diagrams**

Restricted Distribution

This manual is intended for internal use only and may not be used by other than IBM personnel without IBM's written permission.

2314 Direct Access Storage Facility

2844 Auxiliary Storage Control

PREFACE

This manual consists of maintenance diagrams for the IBM 2314 Direct Access Storage Facility and the 2844 Auxiliary Storage Control.

The system diagrams at the engineering level of the equipment should be used in preference to the maintenance diagrams wherever there is a conflict between the two types of diagrams.

Third Edition

This edition (Form Y26-4001-2) is a reprint of Form Y26-4001-1 and incorporates supplement Y26-0590.

Specifications contained herein are subject to change from time to time. Any such change will be reported in subsequent revisions or Field Engineering Supplements.

Copies of this and other IBM publications can be obtained through IBM Branch Offices.

A form is provided at the back of this publication for your comments.

This manual was prepared by the IBM Systems Development Division, Product Publications, Dept. 455, Bldg. 014, San Jose, California 95114.


© International Business Machines Corporation, 1967

CONTENTS

CIRCUIT DIAGRAMS			
Instructions	v	
UNIT DATA AND CONTROL DIAGRAMS			
2314 Storage Control - Sheet 1	2110-1	
2314 Storage Control - Sheet 2	2110-2	
Storage Module	2120	
2314/2844 Subsystem	2130	
Two by Eight Switch (Gate C-2844)	2135	
Two Channel Switch	2140	
I/O OPERATION DIAGRAMS			
Read	4110	
Write	4120	
Channel Interface - Read/Write - Sheet 1	4130-1	
Channel Interface - Read/Write - Sheet 2	4130-2	
Two Channel Switch - Channel Entry	4131-1	
Two Channel Switch - Channel A Control	4131-2	
Two Channel Switch - Channel B Control	4131-3	
Two Channel Switch - Data Transfer Control	4131-4	
Two Channel Switch - SCU Control	4131-5	
Two Channel Switch - Channel A Exit	4131-6	
Two Channel Switch - Channel B Exit	4131-7	
Two Channel Switch - Switch Registers	4131-8	
SERDES - AM Search	4140	
SERDES - Read	4150	
SERDES - Write	4160	
SERDES - Burst Buffer and Controls	4170	
Seek - Sheet 1	4180-1	
Seek - Sheet 2	4180-2	
Seek - Sheet 3	4180-3	
Two by Eight Switch	4190-1	
Two by Eight Switch	4190-2	
Two by Eight Switch	4190-3	
Two by Eight Switch	4190-4	
Two by Eight Diagnostic Test	4191-1	
Two by Eight Diagnostic Test	4191-2	
REFERENCE DIAGRAMS			
Two by Eight Switch Lines	4195-1	
Two by Eight Switch Lines	4195-2	
Two by Eight Switch Lines	4195-3	
COMPONENT CIRCUIT DIAGRAMS			
Transducer Circuits	5030	
Read/Write Circuits	5084	
Safety Circuits	5090	
FLOW CHARTS			
SCU Power On Sequence	6010	
Module Power On Sequence	6020	
Head Loading Sequence	6030	
CONDENSED LOGIC FLOW CHARTS			
Instructions	6100	
Resets	6110	
Initial Selection	6120	
Seek - Sheet 1	6130-1	
Seek - Sheet 2	6130-2	
Seek - Sheet 3	6130-3	
Recalibrate	6132	
Set File Mask	6134	
Read Home Address	6140	
Read Record 0 - Sheet 1	6150-1	
Read Record 0 - Sheet 2	6150-2	
Read Count	6160	
Read Count-Key-Data - Sheet 1	6170-1	
Read Count-Key-Data - Sheet 2	6170-2	
Read Key Data-Read Data	6180	
Write Home Address - Sheet 1	6190-1	
Write Home Address - Sheet 2	6190-2	
Write Record 0 - Sheet 1	6210-1	
Write Record 0 - Sheet 2	6210-2	
Write Record 0 - Sheet 3	6210-3	
Write Count-Key-Data - Sheet 1	6220-1	
Write Count-Key-Data - Sheet 2	6220-2	
Write Data - Sheet 1	6230-1	
Write Data - Sheet 2	6230-2	
Write Data - Sheet 3	6230-3	
Write Key-Data	6240	
Search Home Address	6250	
Search ID Equal - Sheet 1	6260-1	
Search ID Equal - Sheet 2	6260-2	
Search Key Equal - Sheet 1	6270-1	
Search Key Equal - Sheet 2	6270-2	
Initial Program Load - Sheet 1	6280-1	
Initial Program Load - Sheet 2	6280-2	
Sense I/O - Test I/O	6290	
Space Count	6310	
Erase - Sheet 1	6320-1	
Erase - Sheet 2	6320-2	
Search/Scan Key and Data Equal - Sheet 1	6330-1	
Search/Scan Key and Data Equal - Sheet 2	6330-2	
Search/Scan Key and Data Equal - Sheet 3	6330-3	
Overflow Record	6340	
OPERATION DIAGRAMS			
Instructions	6400	
Condensed Microprogram Logic	6401	
Reset and Inline Entry Decisions	6405	
Initial Selection - Sheet 1	6410-1	
Initial Selection - Sheet 2	6410-2	
Initial Selection - Sheet 3	6410-3	
Command Decode - Sheet 1	6415-1	
Command Decode - Sheet 2	6415-2	
Command Decode - Sheet 3	6415-3	
Command Decode - Sheet 4	6415-4	
Command Decode - Sheet 5	6415-5	
Command Decode - Sheet 6	6415-6	
Initial Status Presentation - Sheet 1	6420-1	
Initial Status Presentation - Sheet 2	6420-2	
Initial Status Presentation - Sheet 3	6420-3	
Initial Status Presentation - Sheet 4	6420-4	
Reserve/Release, Sense I/O - Sheet 1	6425-1	
Reserve/Release, Sense I/O - Sheet 2	6425-2	
Seek Commands - Sheet 1	6430-1	
Seek Commands - Sheet 2	6430-2	
Seek Commands - Sheet 3	6430-3	
Set File Mask	6435	
Index Processing - Sheet 1	6440-1	
Index Processing - Sheet 2	6440-2	
Flag Byte Processing	6445	
Load Counts - Sheet 1	6450-1	
Load Counts - Sheet 2	6450-2	
Read/Clocking - Sheet 1	6455-1	
Read/Clocking - Sheet 2	6455-2	
Search/Scan - Sheet 1	6460-1	
Search/Scan - Sheet 2	6460-2	
Write - Sheet 1	6465-1	
Write - Sheet 2	6465-2	
Write - Sheet 3	6465-3	
Write - Sheet 4	6465-4	
Write - Sheet 5	6465-5	
Write - Sheet 6	6465-6	
Gap Spacing	6470	
Burst Byte Processing - Sheet 1	6475-1	
Burst Byte Processing - Sheet 2	6475-2	
End Procedure - Sheet 1	6480-1	
End Procedure - Sheet 2	6480-2	
End Procedure - Sheet 3	6480-3	
End Procedure - Sheet 4	6480-4	
Chained Reselection - Sheet 1	6485-1	
Chained Reselection - Sheet 2	6485-2	
Resident Diagnostic Introduction	6500	
Resident Diagnostic Test One	6505	
Resident Diagnostic Test Two	6506	
Resident Diagnostic Test Three	6507	
Resident Diagnostic Test Four	6508	

Resident Diagnostic Test Five	6509
Resident Diagnostic Test Six	6510
Resident Diagnostic Test Seven	6511
Resident VFO Adjustment Program	6512
In-Line Diagnostics - Entry and Exit Decisions ..	6520
In-Line Diagnostics - Routines '10' and '20'	6521
In-Line Diagnostics - Routines '30' and	
Write Return	6522
In-Line Diagnostics - Routines '40', '50' and '60'	6523
In-Line Diagnostics - Routines '70', '80' and '90'	6524
In-Line Diagnostics - Routines 'A0', 'B0', 'C0',	
'D0', 'E0' and 'F0'	6525
TIMING CHARTS	
SCU Power on Sequence	8010
Module Power On Sequence	8020
Head Loading Sequence	8030
Seek Cylinder - Part 1	8040

Seek Cylinder - Part 2	8041
Seek Track and Return to 000 - Part 1	8042
Seek Track and Return to 000 - Part 2	8043
Write Operation	8050
Read Operation	8060
SCU Write Operation - Part 1	8070
SCU Write Operation - Part 2	8071
SCU Read Operation - Part 1	8080
SCU Read Operation - Part 2	8081
SCU Read Operation - Part 3	8082
Transducer Scope Patterns	8090
Read Amplifier Scope Patterns	8091
Write Circuits Scope Patterns	8092
Electro-Mechanical Timing (Forward Accessing) ..	8100
Electro-Mechanical Timing (Reverse Accessing) ..	8110
INDEX	X-1



LEGEND

GENERAL INFORMATION

The Unit Data and Control Diagram (UDCD) 2110 shows the Storage Control Unit (SCU) part of the 2314. The UDCD 2120 shows one of the 9 storage modules along with connections to the SCU registers and data-flow paths. 2130 shows the data flow, of the 2314/2844.


The I/O operations diagrams 4110 through 4180 show both SCU and module circuits for read, write and seek operations as well as channel attachment circuits. 4131 shows the two channel switch interface circuits.

In positive logic representation, signal levels are disregarded. The negator (N block symbol) is used to invert logic, not level. Passive elements (such as drivers and pulse shapers) generally are not shown, since they contribute nothing to the logic.


ABBREVIATIONS

CH IF	Connector to/from Channel Interface Drive (Storage Module)
Drv	I/O Connector from Sequence Panel
EN	Connector from File Control Register
FC	Connector to File Status
FS	Connector from File Tag Register
FT	Not Shown
MS	Connector from Module Select
OA	Connector to Old Address
SCU	Storage Control Unit
2 x 8	Two by Eight Switch


LOGICAL ELEMENTS



TIMING ELEMENTS



SWITCHES




PASSIVE ELEMENTS




XX Abbreviations
 V = Voltage Amplifier
 LD = Line Driver
 LT = Line Terminator
 MD = Magnet Driver
 HD = Head Driver
 ID = Indicator Driver
 CD = Core Driver


STORAGE ELEMENTS




REGISTERS AND COUNTERS




MISCELLANEOUS





UNIT DATA CONTROL DIAGRAM Storage Module




2014/2844 REVISED (2/78) 2120

Form Y28-100-2
FSS Y28-100-2


2130 (8/68)

UNIT DATA CONTROL DIAGRAM 2314/2844 Sub-system




Form Y28-0001-2
PES Y28-0822

UDCD	
2314/2844 Sub-system	
DATE	
	TYPE 2314/2844
IBM	2130



UNIT DATA CONTROL DIAGRAM - Two by Eight Switch (Gate C-2844)

UNIT DATA CONTROL DIAGRAM - Two Channel Switch





DR Register or A Bus TROS Branch Circuits D Bus DW Register

Refer to 2110 For Connections To The SCU


UDCD	
Two Channel Switch	
DATE	
	TYPE 2314/2844
IBM	2140


2314/2844 PENDM (9/67) 2140





1H (P-7) Bit Bus Out-To A-Reg Assembly BA001 and To DR Register RD041.






I/O OPERATION DIAGRAM
Two Channel Sw. - Chnl Entry
DATE: 2/3/64
TYPE: 2314/2844
SHEET: 1
4131
IBM


Con	From	To
A	B7	6, A3
B	B7	6, A2
C	B7	2, C4
D	B7	5, A4
E	B7	2, C5
F	D7	2, D6, E3-5, A2
G	D6	5, B5
H	D6	2, E4-5, A5
I	D6	5, B5-6, A3
J	D6	2, B2-6, A4
K	D6	5, D6
L	D5	2, B2-5, B2
M	D5	2, A6
N	D5	2, D4-5, A2-6, A4
O	D5	2, C4
P	A5	2, D6
Q	A5	2, D6
R	A4	3, D6
S	A4	3, D6
T	D4	3, C4
U	D4	3, D4-5, A2-7, A4
V	D4	3, A6
W	D3	3, B6, B2-5, C2
X	D3	5, D6
Y	D3	3, B2-7, A5
Z	D3	5, B5-7, A4
AA	D3	3, E4-5, A5
AB	D3	5, B5
AC	D2	3, E3-5, A2
AD	B2	3, C5
AE	B2	5, A4
AF	B2	3, C4
AG	B2	7, A3
AH	B2	7, A3
AI	BV	5, C4
AJ	BV	5, C4
AK	BZ	6, E3
AL	CA	7, E3
AM	CA	7, E3
AN	CB	2, B6
AO	CC	3, B6
AP	CD	6, E4
AQ	CE	7, E4
AR	DF	A3
AS	DF	2, E3
AT	D1	3, E4

I/O OPERATION DIAGRAM Two Channel Switch - Channel Entry

I/O OPERATION DIAGRAM Two Channel Switch - Channel A Control




Con	From	To	Con	From	To
C	1, B7	C4	AU	C7	4, B2-5, C5
E	1, B7	C5	AV	C7	5, B2, C2
F	1, D7	D6, E3	AW	D7	5, E6
H	1, D6	E4	AX	E7	5, D5
I	1, D6	C6	BO	4, C3	D4
J	1, D6	B2	BP	4, C3	D4, E4
L	1, D5	B2	BR	4, E3	D4
M	1, D5	A6	BV	5, C4	C6
N	1, D5	D4	BW	5, D4	A6, B2, D6
O	1, D5	C4	BX	5, A6	C2
P	1, A5	D6	CB	C6	1, A7-5, A4
Q	1, A5	D6			6, A4, A5
AI	B4	6, B7	CD	6, E3	B2, A5, C2
AJ	C4	5, C5	CF	5, B6	C2
AK	D4	5, D6	CG	4, E3	A4
AM	E5	8, B2	CH	8, C5	D6
AN	D4	5, E6	CI	8, B5	D6
AO	D5	6, A3	CJ	8, B5	E6
AP	E5	8, B2	CK	8, B5	E6
AQ	B7	A4, B2-6, A3	CL	8, D5	E6
AR	B7	A4	DC	4, B4	E3
AS	B7	5, C2	DD	6, E5	E4
		5, B3	DF	1, B6	E3
			DG	E6	4, B2




Con	From	To	Con	From	To
R	1,A4	D6	BL	C7	5,B2
S	1,A4	D6	BM	D7	5,E6
T	1,D4	C4	BN	E7	5,D4
U	1,D4	D4	BO	4,C3	D4
V	1,D4	A6	BF	4,C3	D4,E4
W	1,D4	B6,B2	BR	4,E3	D4
Y	1,D3	B2	BV	5,C4	D5,C2,A6
Z	1,D3	C6	BW	5,C4	C6
AA	1,E3	D4	BX	5,A6	C2
AC	1,D2	E3	CC	6	1,A2-5,A4
AD	1,B2	C5			7,A4,A5
AF	1,B2	C4			A5,B2,C2
AY	B4	7,B7	CE	7,E4	C2
AZ	C4	5,D5	CF	5,B6	C2
BA	D4	5,D6	CK	8,B5	F6
BD	D4	5,E6	CL	8,D5	E6
BE	D5	7,A4	CM	7,E4	A4
BF	E5	8,E2	CN	8,A5	D6
BG	B7	4,B2-7,A3	CO	8,C5	D6
		A4	CP	8,D5	E6
		A4	CS	E5	8,E2
BH	B7	5,C2	DE	7,E5	D4
BI	B7	5,C2	DC	4,B4	E3
BK	C7	4,B2-5,C5	DI	1,B3	E4

I/O OPERATION DIAGRAM Two Channel Switch - Data Transfer Control




2014/2844 PENDM (6/69) 4131 - 4

Form Y26-1001-2
FEB Y26-0022



Con	From	To	Con	From	To
D	1, B7	A4	BI	3, B7	C2
F	1, D7	A2	BK	3, C7	C5
G	1, D7	B5	BL	3, C7	B2
H	1, D6	A5	BM	3, D7	E6
I	1, D6	B5	BN	3, E7	D4
K	1, D6	D6	BP	4, C3	D3
L	1, D6	B2	BQ	4, D3	A3
N	1, D5	A2	BT	4, B4	B3
U	1, D4	A2	BU	4, B7	A6
W	1, D3	C2	BV	C4	1, A5-2, C6-3, A6, C2, D5-4, A2, B2-6, A4-7, A4
X	1, D3	D6			
Z	1, D3	B5			
AA	1, D3	A5	BW	C4	1, A3-2, A4, B2, D5-3, C6-4, A2, B2-6, A3-7, A4
AB	1, D3	B5			
AC	1, D2	A2	BX	A6	2, C2-3, C2-4, A5, B4, E3
AE	1, B2	A4			
AJ	2, B4	D4			
AK	2, D3	D6			
AN	2, D3	E6			
AR	2, A7	C2			
AS	2, A7	B3			
AU	2, B7	C5			
AM	2, E5	B2, C2			
AW	2, D7	E6			
AX	2, E7	D5			
AZ	3, C4	D5			
BA	3, D4	D6			
BD	3, D4	E6			
BH	3, B7	C2			
			CQ	A7	4, B5
			CR	4, C7	4, B7
			DB	6, D2	A4
			DJ	C6	4, E5

I/O OPERATION DIAGRAM
Two Channel Sw. - SCU Ctl.
DATE _____ Sheet 5
TYPE 2314/2844
IBM 4131





I/O OPERATION DIAGRAM
Two Channel Sw. - Chnl B Exit

DATE	SHEET 7	TYPE	4131
			2314/2844

IBM


I/O OPERATION DIAGRAM Two Channel Switch - Channel B Exit






I/O OPERATION DIAGRAM		
SERDES - AM Search		
DATE		
	TYPE	2314/2844
IBM		4140

I/O OPERATION DIAGRAM SERDES - Read




2314/2644 FEMDM (6/88) 4100


Form Y98-4001-3 FEB 78-0828




I/O OPERATION DIAGRAM SERDES Burst Buffer and Controls



I/O OPERATION DIAGRAM		
SERDES Burst Buffer and Controls		
DATE		
	TYPE	2314/2844
IBM		4170



I/O OPERATION DIAGRAM Seek




2314/2844 FEMDM (8/88) 4180 - 8

I/O OPERATION DIAGRAM	
Seek	Sheet 2
DATE	TYPE 2314/2844
IBM	4180

Form Y28-4001-2
FES Y28-0822



I/O OPERATION DIAGRAM Seek




Legend	
2 R	Connection from sheet 2.
EN SP	Entry I/O connector from sequence panel.
EX SP	Exit I/O connector to sequence panel.
ENCE	Entry I/O connector from CE box.
FT 0	Connector to/from indicated (example FT 0) control unit register.

I/O OPERATION DIAGRAM		
Seek		
DATE		Sheet 3
		TYPE 2314/2844
IBM	4180	


2314/2844 PENDING (6/68) 4180 - 3

Form Y26-4001-2
FES Y26-0622

I/O OPERATION DIAGRAM DRAWN BY EIGHT SWITCH




Off Page Connector Index					
Con	Sheet From	Sheet To	Con	Sheet From	Sheet To
A	2, B3	1, D4	Y	3, C5	4, A6
B	4, C3	1, D3; 2, D2	Z	3, C5	Not Used
C	4, C2	1, E3; 2, D2	AA	3, C4	4, A6
D	2, A3	1, E3	AB	3, C3	Not Used
E	2, C3	1, E3	AC	3, C3	4, A6
F	1, A5	2, A5, B3, 4, A5	AD	3, C2	Not Used
G	1, C6	2, D4, C5; 4, A5	AE	3, E7	4, C7
H	1, A7	4, A6	AF	3, E6	Not Used
I	1, A7	3, A3-7, C3-7; 4, A3, C3, D4	AG	3, E6	4, C7
J	1, B7	3, A2-6, C2-6; 4, A2, C3, D4	AH	3, E6	Not Used
K	1, C7	Not Used	AI	3, E5	4, C6
L	Not Used		AJ	3, E4	Not Used
M	Not Used		AK	3, E4	4, C6
N	Not Used		AL	3, E3	Not Used
O	Not Used		AM	3, E3	4, C6
P	4, E7	2, B3	AN	3, E2	Not Used
Q	Not Used		AO	1, B6	4, C5
R	4, C4	2, C4	AP	1, A6	4, C4
S	2, B6	4, C5	N.S.	Not Shown	
T	2, D6	4, C4	CU 1	Control Unit 1	
U	2, A7	4, C7	CU 2	Control Unit 2	
V	Not Used		Drv A	Storage Module A	
W	3, C7	4, A7	Drv B	Storage Module B	
X	3, C6	4, A7	Drv C	Storage Module C	




I/O OPERATION DIAGRAM	
Two By Eight Switch	
DATE	Sheet 1
	TYPE 2314/2844
IBM	4190

I/O OPERATION DIAGRAM Two By Eight Switch



I/O OPERATION DIAGRAM			
Two By Eight Switch			
DATE		Sheet 2	
		TYPE	2314/2844
IBM		4190	






I/O OPERATION DIAGRAM		Sheet 3	4190
Two By Eight Switch		DATE	TYPE
		2314/2844	
		IBM	


I/O OPERATION DIAGRAM Two By Eight Switch





I/O OPERATION DIAGRAM	
Two By Eight Switch	Sheet 4
DATE	TYPE 2314/2844
IBM	
4190	

I/O OPERATION DIAGRAM Two By Eight Switch




This is repeated for each module. The placement of the jumper card is given on JT250. The module used for the test must be selected as the spare module.

This is repeated for each module. Module 7 = CAR 1, module 0 = CAR 128. Repeated also for CU 2. JT232. Note that diagnostic register bits control what line is gated to the CAR bit lines.

I/O OPERATION DIAGRAM		
2XB Diagnostic Test		
DATE		Sheet 1
DATE	TYPE	2314/2844
IBM		4191

I/O OPERATION DIAGRAM 2X8 - Diagnostic Test



2314/2844 PENDING (6/07) 4191 - 2

I/O OPERATION DIAGRAM	
2X8 - Diagnostic Test	
DATE	Sheet 2
	TYPE 2314/2844
IBM	4191

A	B	C	D	E	REFERENCE DIAGRAM Two By Eight Switch Lines Sheet 1 DATE 23/4/2044 TYPE 4195 IBM
7	Enter Lines From CU 1 - JA001 - JA051 - JD001		Exit Lines To CU 1 - JA101 - JA151 - JD001 - JT201		
6	CU 1 Mod Select 0 CU 1 Mod Select 1 CU 1 Mod Select 2 CU 1 Mod Select 3 CU 1 Mod Select 4 CU 1 Mod Select 5 CU 1 Mod Select 6 CU 1 Mod Select 7 CU 1 Mod Select Spare CU 1 Reserve Mod 0 CU 1 Reserve Mod 1 CU 1 Reserve Mod 2 CU 1 Reserve Mod 3 CU 1 Reserve Mod 4 CU 1 Reserve Mod 5 CU 1 Reserve Mod 6 CU 1 Reserve Mod 7 CU 1 SIP Mod 0 CU 1 SIP Mod 1 CU 1 SIP Mod 2 CU 1 SIP Mod 3 CU 1 SIP Mod 4 CU 1 SIP Mod 5 CU 1 SIP Mod 6 CU 1 SIP Mod 7 Control CU 1 Set Cyl CU 1 Set Hd + Sign CU 1 Set Diff CU 1	Aux Ctl CU 1 Mach Rst CU 1 Bus 0 CU 1 Bus 1 CU 1 Bus 2 CU 1 Bus 3 CU 1 Bus 4 CU 1 Bus 5 CU 1 Bus 6 CU 1 Bus 7 CU 1 CU 1 Drv A R+W Coax CU 1 Drv B R+W Coax CU 1 Drv C R+W Coax CU 1 Drv D R+W Coax CU 1 Drv E R+W Coax CU 1 Drv F R+W Coax CU 1 Drv G R+W Coax CU 1 Drv H R+W Coax CU 1 Drv J R+W Coax IE Reg 7 CU 1	Drv A Sel CU 1 Drv B Sel CU 1 Drv C Sel CU 1 Drv D Sel CU 1 Drv E Sel CU 1 Drv F Sel CU 1 Drv G Sel CU 1 Drv H Sel CU 1 Drv J Sel CU 1 Atn Mod 0 CU 1 Atn Mod 1 CU 1 Atn Mod 2 CU 1 Atn Mod 3 CU 1 Atn Mod 4 CU 1 Atn Mod 5 CU 1 Atn Mod 6 CU 1 Atn Mod 7 CU 1 Atn Mod 8 CU 1 CAR 1 CU 1 CAR 2 CU 1 CAR 4 CU 1 CAR 8 CU 1 CAR 16 CU 1 CAR 32 CU 1 CAR 64 CU 1 CAR 128 CU 1 Busy CU 1 On Line CU 1 Unsafe CU 1	W+C Sns CU 1 Pack Chg CU 1 End Cyl CU 1 Sk Incplt CU 1 Index CU 1 CU 1 Drv A Read Data CU 1 Drv B Read Data CU 1 Drv C Read Data CU 1 Drv D Read Data CU 1 Drv E Read Data CU 1 Drv F Read Data CU 1 Drv G Read Data CU 1 Drv H Read Data CU 1 Drv J Read Data +6-3 Multitag Sw Diagnostic Sync	
5	Enter Lines From CU 2 - JB001 - JB051 - JD001		Exit Lines To CU 2 - JB101 - JB151 - JD001 - JT231		
4	CU 2 Mod Select 0 CU 2 Mod Select 1 CU 2 Mod Select 2 CU 2 Mod Select 3 CU 2 Mod Select 4 CU 2 Mod Select 5 CU 2 Mod Select 6 CU 2 Mod Select 7 CU 2 Mod Select Spare CU 2 Reserve Mod 0 CU 2 Reserve Mod 1 CU 2 Reserve Mod 2 CU 2 Reserve Mod 3 CU 2 Reserve Mod 4 CU 2 Reserve Mod 5 CU 2 Reserve Mod 6 CU 2 Reserve Mod 7 CU 2 SIP Mod 0 CU 2 SIP Mod 1 CU 2 SIP Mod 2 CU 2 SIP Mod 3 CU 2 SIP Mod 4 CU 2 SIP Mod 5 CU 2 SIP Mod 6 CU 2 SIP Mod 7 Control CU 2 Set Cyl CU 2 Set Hd + Sign CU 2 Set Diff CU 2	Aux Ctl CU 2 Mach Rst CU 2 Bus 0 CU 2 Bus 1 CU 2 Bus 2 CU 2 Bus 3 CU 2 Bus 4 CU 2 Bus 5 CU 2 Bus 6 CU 2 Bus 7 CU 2 CU 2 Drv A Coax CU 2 Drv B Coax CU 2 Drv C Coax CU 2 Drv D Coax CU 2 Drv E Coax CU 2 Drv F Coax CU 2 Drv G Coax CU 2 Drv H Coax CU 2 Drv J Coax IE Reg 7 CU 2	Drv A Sel CU 2 Drv B Sel CU 2 Drv C Sel CU 2 Drv D Sel CU 2 Drv E Sel CU 2 Drv F Sel CU 2 Drv G Sel CU 2 Drv H Sel CU 2 Drv J Sel CU 2 Atn Mod 0 CU 2 Atn Mod 1 CU 2 Atn Mod 2 CU 2 Atn Mod 3 CU 2 Atn Mod 4 CU 2 Atn Mod 5 CU 2 Atn Mod 6 CU 2 Atn Mod 7 CU 2 Atn Mod 8 CU 2 CAR 1 CU 2 CAR 2 CU 2 CAR 4 CU 2 CAR 8 CU 2 CAR 16 CU 2 CAR 32 CU 2 CAR 64 CU 2 CAR 128 CU 2 Busy CU 2 On Line CU 2 Unsafe CU 2	W+C Sns CU 2 Pack Chg CU 2 End Cyl CU 2 Sk Incplt CU 2 Index CU 2 CU 2 Drv A Read Data CU 2 Drv B Read Data CU 2 Drv C Read Data CU 2 Drv D Read Data CU 2 Drv E Read Data CU 2 Drv F Read Data CU 2 Drv G Read Data CU 2 Drv H Read Data CU 2 Drv J Read Data +6-3 Multitag Sw Diagnostic Sync	
3					
2					

REFERENCE DIAGRAM Two By Eight Switch Lines


A	B	C	D	E
7				
6				
5				
4				
3				
2				

Enter Lines From the Modules - JC001 - JD001 - JG002				
A Is 0	G Is 1	CAR 4 Drv A	On Line Drv D	Pk Chg Drv G
A Is 1	G Is 2	CAR 8 Drv A	Unsafe Drv D	End Cyl Drv G
A Is 2	G Is 3	CAR 16 Drv A	WC Sns Drv D	Sk Inc Drv G
A Is 3	G Is 4	CAR 32 Drv A	Pk Chg Drv D	Index Drv G
A Is 4	G Is 5	CAR 64 Drv A	End Cyl Drv D	CAR 1 Drv H
A Is 5	G Is 6	CAR 128 Drv A	Sk Inc Drv D	CAR 2 Drv H
A Is 6	G Is 7	Busy Drv A	Index Drv D	CAR 4 Drv H
A Is 7	G Is Spare	On Line Drv A	CAR 1 Drv E	CAR 8 Drv H
A Is Spare	H Is 0	Unsafe Drv A	CAR 2 Drv E	CAR 16 Drv H
B Is 0	H Is 1	WC Sns Drv A	CAR 4 Drv E	CAR 32 Drv H
B Is 1	H Is 2	Pk Chg Drv A	CAR 8 Drv E	CAR 64 Drv H
B Is 2	H Is 3	End Cyl Drv A	CAR 16 Drv E	CAR 128 Drv H
B Is 3	H Is 4	Sk Inc Drv A	CAR 32 Drv E	Busy Drv H
B Is 4	H Is 5	Index Drv A	CAR 64 Drv E	On Line Drv H
B Is 5	H Is 6	CAR 1 Drv B	CAR 128 Drv E	Unsafe Drv H
B Is 6	H Is 7	CAR 2 Drv B	Busy Drv E	WC Sns Drv H
B Is 7	H Is Spare	CAR 4 Drv B	On Line Drv E	Pk Chg Drv H
B Is Spare	J Is 0	CAR 8 Drv B	Unsafe Drv E	End Cyl Drv H
C Is 0	J Is 1	CAR 16 Drv B	WC Sns Drv E	Sk Inc Drv H
C Is 1	J Is 2	CAR 32 Drv B	Pk Chg Drv E	Index Drv H
C Is 2	J Is 3	CAR 64 Drv B	End Cyl Drv E	CAR 1 Drv J
C Is 3	J Is 4	CAR 128 Drv B	Sk Inc Drv E	CAR 2 Drv J
C Is 4	J Is 5	Busy Drv B	Index Drv E	CAR 4 Drv J
C Is 5	J Is 6	On Line Drv B	CAR 1 Drv F	CAR 8 Drv J
C Is 6	J Is 7	Unsafe Drv B	CAR 2 Drv F	CAR 16 Drv J
C Is 7	J Is Spare	WC Sns Drv B	CAR 4 Drv F	CAR 32 Drv J
C Is Spare	Drv A Sel	Pk Chg Drv B	CAR 8 Drv F	CAR 64 Drv J
D Is 0	Drv B Sel	End Cyl Drv B	CAR 16 Drv F	CAR 128 Drv J
D Is 1	Drv C Sel	Sk Inc Drv B	CAR 32 Drv F	Busy Drv J
D Is 2	Drv D Sel	Index Drv B	CAR 64 Drv F	On Line Drv J
D Is 3	Drv E Sel	CAR 1 Drv C	CAR 128 Drv F	Unsafe Drv J
D Is 4	Drv F Sel	CAR 2 Drv C	Busy Drv F	WC Sns Drv J
D Is 5	Drv G Sel	CAR 4 Drv C	On Line Drv F	Pk Chg Drv J
D Is 6	Drv H Sel	CAR 8 Drv C	Unsafe Drv F	End Cyl Drv J
D Is 7	Drv J Sel	CAR 16 Drv C	WC Sns Drv F	Sk Inc Drv J
D Is Spare	Attn Drv A	CAR 32 Drv C	Pk Chg Drv F	Index Drv J
E Is 0	Attn Drv B	CAR 64 Drv C	End Cyl Drv F	+6-3 Multitag Sw
E Is 1	Attn Drv C	CAR 128 Drv C	Sk Inc Drv F	
E Is 2	Attn Drv D	Busy Drv C	Index Drv F	
E Is 3	Attn Drv E	On Line Drv C	CAR 1 Drv G	
E Is 4	Attn Drv F	Unsafe Drv C	CAR 2 Drv G	
E Is 5	Attn Drv G	WC Sns Drv C	CAR 4 Drv G	
E Is 6	Attn Drv H	Pk Chg Drv C	CAR 8 Drv G	
E Is 7	Attn Drv J	End Cyl Drv C	CAR 16 Drv G	
E Is Spare	Drv A R+W Coax	Sk Inc Drv C	CAR 32 Drv G	
F Is 0	Drv B R+W Coax	Index Drv C	CAR 64 Drv G	
F Is 1	Drv C R+W Coax	CAR 1 Drv D	CAR 128 Drv G	
F Is 2	Drv D R+W Coax	CAR 2 Drv D	Busy Drv G	
F Is 3	Drv E R+W Coax	CAR 4 Drv D	On Line Drv G	
F Is 4	Drv F R+W Coax	CAR 8 Drv D	Unsafe Drv G	
F Is 5	Drv G R+W Coax	CAR 16 Drv D	WC Sns Drv G	
F Is 6	Drv H R+W Coax	CAR 32 Drv D		
F Is 7	Drv J R+W Coax	CAR 64 Drv D		
F Is Spare	CAR 1 Drv A	CAR 128 Drv D		
G Is 0	CAR 2 Drv A	Busy Drv D		

REFERENCE DIAGRAM
Two By Eight Switch Lines

DATE	SHEET 2
TYPE	2314/2844
IBM	
4195	


REFERENCE DIAGRAM Two By Eight Switch Lines




Exit Lines To The Modules - JC091 - JD001 - JE001				
Mod Sel Drv A	Bus 5 Drv A	Control Drv D	Set Dif Drv F	Bus 2 Drv H
Mod Sel Drv B	Bus 6 Drv A	Set Cyl Drv D	Bus 0 Drv F	Bus 3 Drv H
Mod Sel Drv C	Bus 7 Drv A	Set H+S Drv D	Bus 1 Drv F	Bus 4 Drv H
Mod Sel Drv D	Control Drv B	Set Dif Drv D	Bus 2 Drv F	Bus 5 Drv H
Mod Sel Drv E	Set Cyl Drv B	Bus 0 Drv D	Bus 3 Drv F	Bus 6 Drv H
Mod Sel Drv F	Set H+S Drv B	Bus 1 Drv D	Bus 4 Drv F	Bus 7 Drv H
Mod Sel Drv G	Set Dif Drv B	Bus 2 Drv D	Bus 5 Drv F	Control Drv J
Mod Sel Drv H	Bus 0 Drv B	Bus 3 Drv D	Bus 6 Drv F	Set Cyl Drv J
Mod Sel Drv J	Bus 1 Drv B	Bus 4 Drv D	Bus 7 Drv F	Set H+S Drv J
Drv A Write Data	Bus 2 Drv B	Bus 5 Drv D	Control Drv G	Set Dif Drv J
Drv B Write Data	Bus 3 Drv B	Bus 6 Drv D	Set Cyl Drv G	Bus 0 Drv J
Drv C Write Data	Bus 4 Drv B	Bus 7 Drv D	Set H+S Drv G	Bus 1 Drv J
Drv D Write Data	Bus 5 Drv B	Control Drv E	Set Dif Drv G	Bus 2 Drv J
Drv E Write Data	Bus 6 Drv B	Set Cyl Drv E	Bus 0 Drv G	Bus 3 Drv J
Drv F Write Data	Bus 7 Drv B	Set H+S Drv E	Bus 1 Drv G	Bus 4 Drv J
Drv G Write Data	Control Drv C	Set Dif Drv E	Bus 2 Drv G	Bus 5 Drv J
Drv H Write Data	Set Cyl Drv C	Bus 0 Drv E	Bus 3 Drv G	Bus 6 Drv J
Drv J Write Data	Set H+S Drv C	Bus 1 Drv E	Bus 4 Drv G	Bus 7 Drv J
Control Drv A	Set Dif Drv C	Bus 2 Drv E	Bus 5 Drv G	
Set Cyl Drv A	Bus 0 Drv C	Bus 3 Drv E	Bus 6 Drv G	
Set H+S Drv A	Bus 1 Drv C	Bus 4 Drv E	Bus 7 Drv G	
Set Dif Drv A	Bus 2 Drv C	Bus 5 Drv E	Control Drv H	
Bus 0 Drv A	Bus 3 Drv C	Bus 6 Drv E	Set Cyl Drv H	
Bus 1 Drv A	Bus 4 Drv C	Bus 7 Drv E	Set H+S Drv H	
Bus 2 Drv A	Bus 5 Drv C	Control Drv F	Set Dif Drv H	
Bus 3 Drv A	Bus 6 Drv C	Set Cyl Drv F	Bus 0 Drv H	
Bus 4 Drv A	Bus 7 Drv C	Set H+S Drv F	Bus 1 Drv H	


REFERENCE DIAGRAM		Sheet 3
Two By Eight Switch Lines		
DATE	TYPE	2314/2844
IBM		4195

REFERENCE DIAGRAM Two By Eight Switch Lines




CIRCUIT DIAGRAM - Transducer Circuits






SAFETY CIRCUITS		DATE	TYPE	5090
				IBM

CIRCUIT DIAGRAM - Safety Circuits



SCU POWER ON SEQUENCE	
DATE	TYPE
IBM	6010

FLOW CHARTS - SCU Power on Sequence




MODULE POWER ON SEQUENCE	
DATE	TYPE
	6020
IBM	

- NOTES:
1. WHEN FILE SEQUENCING HAS REACHED THIS POINT WITH THE AC DISCONNECT SW OFF, +36V SEQUENCE PICK WILL NOT BE PROPAGATED TO NEXT FILE.
 2. LOSS OF AIR FLOW WILL DISABLE SENSE SPEED AT ANY TIME.

FLOW CHARTS - Module Power on Sequence

HEAD LOADING SEQUENCE

HEAD LOADING SEQUENCE	
DATE	TYPE
	6030
IBM	



FLOW CHARTS - Head Loading Sequence

	A	B	C	D	E
7					
6					
5					
4					
3					
2					

CONDENSED LOGIC FLOW CHART	
Instructions	
DATE	2314/2844
TYPE	6100
IBM	


CONDENSED LOGIC FLOW CHART INSTRUCTIONS

The 61XX, 62XX, and 63XX diagrams are flow charts of the file sub-system operations by command type.


References to the CLD pages are shown by the page number listed on the lower left side of each logic flow block.

References to the operation diagrams (64XX) pages are shown by the page number listed on the lower right side of each logic block.

Connections on a page are shown by a numbered circle with an arrow pointing to the same numbered circle.





Connections to or from another page are shown by a lettered arrowhead with notes giving the page coordinates of where they go to or come from.



"IS" in the first connector of most charts refers to the 6120 Initial Selection chart.

Notes are contained in flag boxes with dotted connection to the point referenced.






CONDENSED LOGIC FLOW CHART


DATE	TYPE	6110
		2314/2844
Repeats		IBM

CONDENSED LOGIC FLOW CHART Resets



CONDENSED LOGIC FLOW CHART	
INITIAL SELECTION	TYPE 2314/2844
DATE	6120
IBM	

CONDENSED LOGIC FLOW CHART Initial Selection




CONDENSED LOGIC FLOW CHART

SEEK	Sheet 1
DATE	2314/2844
TYPE	6130


IBM

Sheet 2, A7 Sheet 2, A5



CONDENSED LOGIC FLOW CHART			
Seek	Sheet 2	DATE	2314/2844
	TYPE		6130
			IBM



CONDENSED LOGIC FLOW CHART Seek



CONDENSED LOGIC FLOW CHART

SEEK	Sheet 3
DATE	TYPE 2314/2844
IBM	6130

CONDENSED LOGIC FLOW CHART - Seek





CONDENSED LOGIC FLOW CHART

Recalibrate	
DATE	TYPE
	2314/2844
IBM	
6132	

CONDENSED LOGIC FLOW CHART Recalibrate

Set File Mask

CONDENSED LOGIC FLOW CHART	
Set File Mask	
DATE	2314/2844
TYPE	6134
IBM	



7


6

5

4


3

2



CONDENSED LOGIC FLOW CHART		
READ HOME ADDRESS		
DATE	TYPE	6140
	23 14/2844	
IBM		

CONDENSED LOGIC FLOW CHART Read Home Address



CONDENSED LOGIC FLOW CHART


READ RECORD ZERO	Sheet 1
DATE	2314/2844
TYPE	6150

IBM


CONDENSED LOGIC FLOW CHART Read Record Zero

READ RECORD ZERO

CONDENSED LOGIC FLOW CHART		Sheet 2
READ RECORD ZERO		TYPE 2314/2844
DATE		6150
IBM		




CONDENSED LOGIC FLOW CHART - Read Record 0




CONDENSED LOGIC FLOW CHART	
Read Count	
DATE	2314/2844
TYPE	6160
IBM	

CONDENSED LOGIC FLOW CHART Read Count



CONDENSED LOGIC FLOW CHART	
Read Count - Key - Data	Sheet 1
DATE	TYPE 2314/2844
IBM 6170	

CONDENSED LOGIC FLOW CHART Read Count - Key - Data




CONDENSED LOGIC FLOW CHART
Read Count - Key - Data

DATE	Sheet 2
	2314/2844
	6170


IBM

CONDENSED LOGIC FLOW CHART Read Count - Key - Data



CONDENSED LOGIC FLOW CHART	
Read Key Data - Read Data	
DATE	TYPE 2314/2844
	6180

CONDENSED LOGIC FLOW CHART Read Key Data - Read Data




CONDENSED LOGIC FLOW CHART
Write Home Address

Write Home Address	Sheet 1
DATE	TYPE
	2314/2844
	6190


IBM

CONDENSED LOGIC FLOW CHART Write Home Address




CONDENSED LOGIC FLOW CHART	
Write Home Address	Sheet 2
DATE	TYPE 2314/2844
IBM	6190

CONDENSED LOGIC FLOW CHART Write Home Address



CONDENSED LOGIC FLOW CHART		Sheet 1	6210
Write Record 0	DATE	TYPE 2314/2844	
		IBM	


CONDENSED LOGIC FLOW CHART Write Record 0



CONDENSED LOGIC FLOW CHART
Write Record 0

DATE	Sheet 2
TYPE	2314/2844
IBM	
6210	


CONDENSED LOGIC FLOW CHART Write Record 0




CONDENSED LOGIC FLOW CHART	
Write Record 0	Sheet 3
DATE	TYPE 2314/2844
	6210
	IBM


CONDENSED LOGIC FLOW CHART Write Record 0 Sheet 1, E2

6190 - 3 (8/68)






CONDENSED LOGIC FLOW CHART Write Count - Key - Data




CONDENSED LOGIC FLOW CHART

Write Count - Key - Data	Sheet 2
DATE	TYPE 2314/2844
IBM	6220

CONDENSED LOGIC FLOW CHART Write Count - Key - Data




CONDENSED LOGIC FLOW CHART Write Data




CONDENSED LOGIC FLOW CHART	
DATE	Sheet 2
TYPE	2314/2844
IBM	6230

CONDENSED LOGIC FLOW CHART Write Data




CONDENSED LOGIC FLOW CHART	
Write Data	Sheet 3
DATE	TYPE 2314/2844
6230	
IBM	

CONDENSED LOGIC FLOW CHART Write Data




CONDENSED LOGIC FLOW CHART Write Key - Data




CONDENSED LOGIC FLOW CHART		Sheet 2	6320
Erase	DATE	TYPE 2314/2844	IBM


CONDENSED LOGIC FLOW CHART Erase



CONDENSED LOGIC FLOW CHART Search/Scan Key and Data Equal




CONDENSED LOGIC FLOW CHART Search Home Address



CONDENSED LOGIC FLOW CHART			
Search ID Equal	Sheet 1	6260	
DATE	TYPE	2314/2844	
IBM			

CONDENSED LOGIC FLOW CHART Search ID Equal




CONDENSED LOGIC FLOW CHART	
Search ID Equal	Sheet 2
DATE	TYPE 2314/2844
IBM	
6260	

CONDENSED LOGIC FLOW CHART Search ID Equal


Search Key Equal

CONDENSED LOGIC FLOW CHART	
Search Key Equal	Sheet 1
DATE	TYPE 2314/2844
6270	
IBM	




Sheet 2, B3.


Sheet 2, A7.



CONDENSED LOGIC FLOW CHART Search Key Equal




CONDENSED LOGIC FLOW CHART Initial Program Load



CONDENSED LOGIC FLOW CHART	
Initial Program Load	Sheet 2
DATE	TYPE 2314/2844
IBM	
6280	


CONDENSED LOGIC FLOW CHART Initial Program Load



CONDENSED LOGIC FLOW CHART
Sense I/O - Test I/O

DATE	TYPE	2314/2844
IBM		6290


CONDENSED LOGIC FLOW CHART Sense I/O - Test I/O



CONDENSED LOGIC FLOW CHART

Space Count	DATE	TYPE	2314/2844
			6310
			IBM


CONDENSED LOGIC FLOW CHART Space Count




CONDENSED LOGIC FLOW CHART

Eraser	Sheet 1	
DATE	TYPE	6320
	2314/2844	
IBM		


CONDENSED LOGIC FLOW CHART Erase



CONDENSED LOGIC FLOW CHART Erase



CONDENSED LOGIC FLOW CHART Search/Scan Key and Data Equal



CONDENSED LOGIC FLOW CHART


Search/Scan Key & Data Equal	Sheet 2	6330
DATE	TYPE	
	2314/2844	

IBM

CONDENSED LOGIC FLOW CHART Search/Scan Key and Data Equal

Search/Scan Key & Data Equal

Sheet 2, B2, B5



CONDENSED LOGIC FLOW CHART	
Search/Scan Key & Data Equal	Sheet 3
DATE	TYPE 2314/2844
IBM	
6330	

7


6

5

4

3

2



CONDENSED LOGIC FLOW CHART	
Overflow Record	
DATE	2314/2844
TYPE	6340
IBM	

CONDENSED LOGIC FLOW CHART Overflow Record

OPERATION DIAGRAM	
Instructions	
DATE	TYPE 2314/2844
IBM 6400	

OPERATION DIAGRAM INSTRUCTIONS


The 64XX diagrams are operation diagrams to aid the customer engineer in understanding the 2314 micro-program.

The operation diagrams flow chart the micro-program by routine in the micro-program and not by sub-system operation.


The operation diagrams show the relationship of the micro-program and the circuits of the 2314 in three ways:

1. Control of the channel tags by the micro-program is shown by giving the circuits as the FL's and PH's are turned on and turned off. Control is shown by an arrow from the logic block to circuit block.
2. Control of the micro-program by the channel attachment is shown by circuits controlling branch conditions in the logic flow. Control is shown by an arrow from the circuit block to the logic flow block.
3. Timing charts are shown when needed to give the relationships of the channel operation to the 2314 operation.

References to the CLD pages are shown by the page number listed on the lower left side of each logic flow block.




References to the ALD pages are shown by the page number under the circuit block.




References to the other circuit diagrams in the 2100 and 4100 series are shown by the number in the logic flow block or in brackets on the arrows.

The objectives of each routine are listed on the first sheet of each routine.


Connections on a page are shown by a numbered circle with an arrow pointing to the same numbered circle.



Connections to or from another page are shown by a lettered arrowhead with notes giving the page coordinates of where they go to or come from.



Connections to another routine are shown by a lettered arrowhead with the routine and reference in the preceding block.



Notes are contained in flag boxes with dotted connections to the point referenced.

7

6


5

4

3


2

OPERATION DIAGRAM Condensed Micro-Program Logic






Condensed Micro-Program Logic

OPERATION DIAGRAM	
Condensed Micro-Program Logic	
DATE	
	TYPE 2314/2844
IBM	6401








Objectives
1. Provide a starting point for the reset routine.




Objectives

1. Control the turn on of the poll enable and queued FL's, E8.
2. On non-in line operations wait for 'select out' from the channel, C7.
3. On inline operations allow 200 milli-seconds to give time for the channel to select the control unit, E8.
4. Set up the control unit busy circuit before entering the in line diagnostics, C5.




OPERATION DIAGRAM Reset and In Line Entry Decisions




OPERATION DIAGRAM Initial Selection

OPERATION DIAGRAM	
Initial Selection	Sheet 2
DATE	TYPE 2314/2844
IBM 6410	



OPERATION DIAGRAM Initial Selection




OPERATION DIAGRAM	
Initial Selection	Sheet 3
DATE	TYPE 2314/2844
	6410
	IBM

OPERATION DIAGRAM Initial Selection

Operation Code Bits	0	1	2	3	4	5	6	7
Device Release	1	0	0	1	0	1	0	0
Device Reserve	1	0	1	1	0	1	0	0
Write Data	0	0	0	0	0	1	0	1
Write Key Data	0	0	0	0	1	1	0	1
Write Home Address	0	0	0	1	1	0	0	1
Write R0	0	0	0	1	0	1	0	1
Control Erase	0	0	0	1	0	0	0	1
Search Equal ID	-	0	1	1	0	0	0	1
Search Equal Key	-	0	1	0	1	0	0	1
Search Equal HA	-	0	1	1	1	0	0	1
Search Equal Key, Data	-	0	1	0	1	1	0	1
Search High ID	-	1	0	1	0	0	0	1
Search High key	-	1	0	0	1	0	0	1
Search High Key, Data	-	1	0	0	1	1	0	1
Search High Equal ID	-	1	1	1	0	0	0	1
Search High Equal Key	-	1	1	0	1	0	0	1
Search High Equal Key, Data	-	1	1	0	1	1	0	1
Read Data	-	0	0	0	0	1	1	0
Read Key, Data	-	0	0	0	1	1	1	0
Read Count, Key, Data	-	0	0	1	1	1	1	0
Read Home Address	-	0	0	1	1	0	1	0
Read R0	-	0	0	1	0	1	1	0
Read Count	-	0	0	1	0	0	1	0
Read Initial Program Load	0	0	0	0	0	0	1	0
Control Seek, (BBCHH)	0	0	0	0	0	1	1	1
Control Recalibrate	0	0	0	1	0	0	1	1
Control Restore	0	0	0	1	0	1	1	1
Control Space Count	0	0	0	0	1	1	1	1
Control No OP	0	0	0	0	0	0	1	1
Control Cyl. Seek (CCHH)	0	0	0	0	1	0	1	1
Control Head Seek (HH)	0	0	0	1	1	0	1	1
Control Set File Mask	0	0	0	1	1	1	1	1
Test I/O	0	0	0	0	0	0	0	0
Sense I/O	0	-	-	-	0	1	0	0
Write Special - CKD	0	0	0	0	0	0	0	1


Command Decode




Objectives

1. Place operation code in the OP register. (C7)
2. Turn off the address in FL. (E6)
3. Check for bus out parity error or halt I/O command. (C6)
4. Test OP register bits to determine the type of operation. (B5, C3, E4)

OPERATION DIAGRAM	
Command Decode	Sheet 1
DATE	2314/2844
TYPE	6415
IBM	




OPERATION DIAGRAM Command Decode



OPERATION DIAGRAM		Sheet 3	DATE	TYPE	6415
Command Decode		2314/2844			
IBM					

OPERATION DIAGRAM Command Decode



- Objectives**
1. Check for overflow record or defective track conditions. (C6)
 2. Test OP register bits to determine type of write operation. (A5-E5)
 3. Test track orientation code to determine if the operation can be done. Set up codes to control the balance of the operation. (A4-E4)
 4. Test for errors and set status and sense codes. (A2-E2)

OPERATION DIAGRAM	
Command Decode	Sheet 4
DATE	TYPE 2314/2844
6415	
IBM	

OPERATION DIAGRAM Command Decode

Control Commands

Objectives

1. Test OP register bit to determine type of control operation. (B6-D6).
2. Test to see if command can be done. (A5-E5)
3. Set up a code in the OP register to control the balance of the operation. (A5-E5)
4. Set up codes for any status or sense errors. (A3, C4, D4)

OPERATION DIAGRAM	
Command Decode	Sheet 5
DATE	2314/2844
TYPED	6415
IBM	

Command Decode Sheet 1, B2, D3.

ST reg. bit 2 on?

Bus out parity error or halt I/O command. 4130


QD010

Store seek file mask bits in the BY register.

QD020

OP register bit 3 on?

QD020



Turn on OP register bits 3 and 7.

QD040

Write gate on?

Head selected?

Turn on OP register bits 4 and 7.

QD040

End of data field?

Over-run?

Set overrun. Byte 0, bit 5.

QD120

Turn off read gate. 2120.

QD100

Sheet 6, B5, C2.

File mask allow this seek?

File mask issued?

Store the command code in the BY register.

QD040

Write gate on?

Turn off read gate and head select if on.

QD040

Go to initial status presentation. 6420 Sheet 1, E 3.

QD040

Store the command code in BY register.

QD040

Store bits 4, 5, 6, and 7 of address in GL reg.

QD040

Turn on bits 3 and 7 of the OP register.

QD030

Set clear status.

QD100

Go to initial status presentation. 6420 Sheet 1, C7.

QD100

Set file protected. Byte 1, bit 5.

QD040

Store the command code in the BY register.

QD040

Set invalid sequence. Byte 1, bit 3. Set command reject. Byte 0, bit 0.


QD120

Will be used to get out of initial status presentation.

Go to end procedure. 6480 Sheet 1, B6.

QD100

7
6
5
4
3
2



OPERATION DIAGRAM	
Command Decode	Sheet 6
DATE	TYPE
	2314/2844
IBM	
6415	

OPERATION DIAGRAM Command Decode

Objectives


1. Wait for fall of command out. Sheet 1, B6.
2. Present the initial status byte to the channel. Sheet 1, C5, E4.
3. Keep track of time passed. Sheet 1, B6, B4, C3.
4. Check for rise and fall of index. Sheet 1, C6, A5, B5, C2. Sheet 2, C6. Sheet 3, C6, A4, B3.
5. Wait for service out response. Sheet 1, B4.
6. Check module safe condition and set error codes for ending status and sense information. Sheet 2, C7.
7. Check type of operation and prepare to exit to command type routines. Sheets 2 and 3.

Initial Status Presentation
Not Write Immediate


6415
Command Decode
Sheet 2, C2.
Sheet 3, C2.
Sheet 5, C3.

OPERATION DIAGRAM	
Initial Status Presentation	Sheet 1
DATE	TYPE 2314/2844
IBM	
6420	

7
6
5
4
3
2




OPERATION DIAGRAM Initial Status Presentation




OPERATION DIAGRAM - Initial	
Status Presentation	Sheet 2
DATE	2314/2844
TYPED	6420
IBM	

OPERATION DIAGRAM Initial Status Presentation



OPERATION DIAGRAM - Initial	
Status Presentation	Sheet 3
DATE	23 14/2844
IBM	
6420	

OPERATION DIAGRAM Initial Status Presentation



OPERATION DIAGRAM - Initial Status Presentation	
DATE	SHEET 4
TYPE	2314/2844
6420	
IBM	

OPERATION DIAGRAM Initial Status Presentation


Reserve/Release, Sense I/O

OPERATION DIAGRAM	
Reserve/Release, Sense I/O	Sheet 1
DATE	TYPE 2314/2844
6425	
IBM	

Objectives

1. Reserve command, set bit in SW register to reserve the selected module to the selected channel. Sheet 1, D6.
2. Release command, reset bit in SW register that reserved the selected module to a channel. Sheet 1, C6.
3. Decode stored sense information and load in registers for transfer to the channel. Sheet 1, C5-C2.
4. Transfer up to 6 bytes of sense data to the channel. Sheet 2, C7-C2.
5. Set channel end and device and for ending status. Sheet 2, C3.

FC5 bit controls setting of reserve FL's in the two by eight switch if the 2844 is installed.



Turn off BX reg. bits.

Load binary coded sense data from DH to OP reg.

This data was previously transferred from GP to DH reg.

Reset the GL reg. to set up to transfer 4 bytes of zeros.

Sense I/O may be given to test file status only.

Turn on KL reg. bit one to indicate sense data stored.

Decode OP reg. bits and set sense code in the BY reg.

Turn off all bits in the GL reg.

Set up the code in the DR reg. for byte 0.

Set up the code in the BX reg. for byte 1.

Set up the code in the GL reg. for byte 2.

Defective track on overflow record?

Turn off BY reg. bits for byte 4.

Turn on overflow incomplete indicator, BX bit 7.

Load file status into the OP reg. for byte 3.

Load search code into BY reg. for byte 4.

Load all but bit 0 of the orientation code in the OP register.

Read or write operation. Turn on BY reg. bits 5 and 7.

BY reg. contains byte 4 used to restart scan after seek to alternate track.

Scan operation turn on BY reg. bits 5 and 7.

Read operation?


Change BY reg. 5, 6 and 7 to 110.

Unequal compare?

Turn on BY reg. bit 3.


Sense Information summary

Status Byte Condition	Sense Bit Condition	Sense Bit Position
Unit Check	Command Reject- includes Invalid Command, Invalid Sequence & File Protected.	BYTE 0 Bit 0
	Intervention Required.	Bit 1
	Bus Out Parity.	Bit 2
	Equipment Check.	Bit 3
	Data Check.	Bit 4
	Overflow.	Bit 5
	Track Condition Check.	Bit 6
Data Check in Count Field-also causes Byte 0, Bit 4 (Data Check) to be turned on.	Track Overflow, Indicated on Write.	Bit 1
	End-of-Cylinder.	Bit 2
	Invalid Sequence-also causes Command Reject (Byte 0, Bit 0) to be turned on.	Bit 3
	No Record Found.	Bit 4
	File Protected-also causes Command Reject (Byte 0, Bit 0).	Bit 5
	Missing Address Marker-also causes Data Check (Byte 0, Bit 4).	Bit 6
	Overflow Incomplete.	Bit 7
Unsafe	Also turn on Equipment Check	BYTE 2, Bit 0
Not Used		Bit 1
Serializer/Deserializer Check		Bit 2
Not Used		Byte 0, Bit 3
ALU Check		Bit 4
Unselected Status		Bit 5




OPERATION DIAGRAM - Reserve/Release, Sense I/O

OPERATION DIAGRAM	
Reserve/Release, Sense I/O	
DATE	SHEET 2
TYPE	2314/2844
IBM	
6425	



OPERATION DIAGRAM Seek Commands




Bus Line Tag Line	Conversion In Storage Module	Function During			
		Control Cycle	Set Cylinder	Set Head	Set Difference
File Bus 0	A128	Write Gate	Cyl 128	Forward Latch	Not 128
" " 1	A64	Read Gate	Cyl 64		Not 64
" " 2	A32	Seek Start	Cyl 32		Not 32
" " 3	A16	Reset Head Reg	Cyl 16	Hd Add 16	Not 16
" " 4	A8	Erase Gate	Cyl 8	Hd Add 8	Not 8
" " 5	A4	Select Head	Cyl 4	Hd Add 4	Not 4
" " 6	A2	Return to 000	Cyl 2	Hd Add 2	Not 2
" " 7	A1	Head Advance	Cyl 1	Hd Add 1	Not 1


OPERATION DIAGRAM

Seek Commands	Sheet 2	
DATE		2314/2844
		TYPE
		6430


IBM



OPERATION DIAGRAM Seek Commands



OPERATION DIAGRAM Seek Commands




OPERATION DIAGRAM

Set File Mask	TYPE	2314/2844
DATE		
		6435

IBM


OPERATION DIAGRAM Set File Mask



OPERATION DIAGRAM	
Index Processing	Sheet 1
DATE	TYPE 2314/2844
IBM	
6440	


- Objective:**
- Orientate microprogram to the data on the track.
 - Check the rise and/or fall of Index as called for by the type of operation. Sheet 1, B5, C3.
 - Check for no record found condition, two index pulses with out finding data. Sheet 2, B7.
 - Advance head address in the module on multi-track operations. Sheet 2, D5.
 - On write home address operations start writing the gap. Sheet 2, B5.
 - Check for errors and set proper sense data. Sheet 2, B7-D7, E5, and D3.

OPERATION DIAGRAM Index Processing




OPERATION DIAGRAM		Sheet 2	6440
Index Processing	DATE	TYPE	2314/2844
			IBM

OPERATION DIAGRAM Index Processing



OPERATION DIAGRAM Flag Byte Processing




OPERATION DIAGRAM Load Counts


Load Counts

OPERATION DIAGRAM	
Load Counts	Sheet 2
DATE	2314/2844
TYPE	6450
IBM	


7
6
5
4
3
2



Wait for sync byte from the module. 4150.






Refer to 6425 Sheet 2 for sequence of interface circuits.




Note: Entering Conditions
 Read- The 'read latch' in the channel interface and the 'read gate' line to the module and SERDES were turned on before entering.
 Clocking- The channel interface is not activated. The 'read gate' line to the module and SERDES was turned on before entering.

OPERATION DIAGRAM	
Read/Clocking	Sheet 1
DATE	TYPE 2314/2844
	6455
	IBM

- Objectives**
1. Check for data read from the module. Sheet 1, B6. Sheet 2, B5 D7, E3.
 2. Control transfer of data to the channel. Sheet 1, A6, B6. Sheet 2, A4, C6, D6.
 3. Store key length and data length bytes in register. Sheet 1, C5 Sheet 2, B3, D6, E5.
 4. Reduce field length counter and check for end of field. Sheet 1, C4. Sheet 2, B4.
 5. Check for 'command out' response to 'service in' indicating end of data transfer to the channel. Sheet 2, B6, B5, D4.
 6. Check for data from the module coming faster than the channel can receive the data. Sheet 1, B6. Sheet 2, B4, D3.



OPERATION DIAGRAM Read/Clocking




OPERATION DIAGRAM Read/Clocking

Search/Scan


Objectives:

1. Control transfer of data from the channel. Sheet 1, A5-6, C6. Sheet 2, C6, A4, C5.
2. Check transfer of data from the module. Sheet 1, C7, A5. Sheet 2, A7, A3, B3, C5, C4, D2, D3, E3, E6.
3. Compare module data with the channel data and set indicators. Sheet 1, B5. Sheet 2, E5.
4. Do not compare byte if a mask byte (all ones) is transferred by the channel on a scan operation. Sheet 1, B6, B4. Sheet 2, E6.

OPERATION DIAGRAM	Sheet 1	6460
Search/Scan	DATE	
	TYPE	2314/2844
IBM		




OPERATION DIAGRAM Search/Scan



OPERATION DIAGRAM	
Search/Scan	Sheet 2
DATE	2314/2844
IBM	
6460	



OPERATION DIAGRAM Search/Scan




OPERATION DIAGRAM - Write

Write


OPERATION DIAGRAM	
Write	Sheet 2
DATE	2314/2844
TYPE	6465
IBM	




OPERATION DIAGRAM Write



OPERATION DIAGRAM			
Write	P/N	Sheet 3	
DATE	TYPE	2314/2844	
IBM			6465




OPERATION DIAGRAM Write



OPERATION DIAGRAM	
Write	Sheet 4
DATE	TYPE 2314/2844
IBM	6465

OPERATION DIAGRAM Write





OPERATION DIAGRAM	
Write	Sheet 5
DATE	TYPE 2314/2844
IBM 6465	


OPERATION DIAGRAM Write

Write

OPERATION DIAGRAM	
Write	Sheet 6
DATE	2314/2844
TYPE	6465
IBM	



OPERATION DIAGRAM - Write



Gap Spacing

Objective


1. Check the type of operation and set up for entering the next routine.

6475
Burst Byte Processing
Sheet 2, A2


OPERATION DIAGRAM	
Gap Spacing	
DATE	TYPE 2314/2844
	6470
IBM	

The need for inverting BY 0 bit is that truncation is indicated by OP 0 bit 1 in read mode operations, and OP 0 bit 0 in the write routine. The BY register is used to store this indication. In the command decode routine the BY 0 bit was used to indicate multi-track operations, but this changes in the initial status presentation routine. Because of this change of meaning, BY 0 must change status when going from clocking to write operations.


The sequence of search ID(R₁), chained to a write CKD(R₂), illustrates the handling of BY 0.



OPERATION DIAGRAM Gap Spacing




OPERATION DIAGRAM Burst Byte Processing



OPERATION DIAGRAM	
Burst Byte Processing	Sheet 2
DATE	TYPE 2314/2844
6475	
IBM	


OPERATION DIAGRAM - Burst Byte Processing



OPERATION DIAGRAM		
End Procedure	Sheet 1	
DATE	TYPE	2314/2844
		6480
		IBM


- Objectives**
1. Set up status byte to be sent to the channel. Sheet 3, C4, D2.
 2. Present the status byte to the channel. Sheet 1, C4.
 3. Keep track of time to control the turn on or off of 'read gate', 'write gate' or 'erase gate'. Sheet 1, C4. Sheet 2, B7, D6, A3, C3.
 4. Check for 'index signal' from the module. Sheet 1, D3, E3. Sheet 2, B6, C4, A2.
 5. Check for chaining operations and disconnect from the channel if not chaining. Sheet 2, E2. Sheet 3, B3. Sheet 4, C6.
 6. Reset 'attention lines' from the modules. Sheet 3, C5.
 7. Disconnect the module interface when connection is not to be maintained. Sheet 4, B4.
 8. Bring up the 'request in' line to tell the channel that the 2314 is ready. Sheet 4, C5, B2.

OPERATION DIAGRAM End Procedure






OPERATION DIAGRAM	
End Procedure	Sheet 2
DATE	TYPE
	2314/2844
	6480
IBM	

OPERATION DIAGRAM End Procedure




OPERATION DIAGRAM	
End Procedure	Sheet 3
DATE	2314/2844
TYPE	
6480	
IBM	

OPERATION DIAGRAM End Procedure



OPERATION DIAGRAM			
End Procedure	Sheet 4	DATE	TYPE
		2314/2844	6480
			IBM


OPERATION DIAGRAM End Procedure



- ### Objectives
1. Keep track of time to check for overrun, turn on or off of 'read' gate, 'write' gate and 'erase' gate. Sheet 1, A7, A6, B5, B4, B3. Sheet 2, B7, C4, D4, E4.
 2. Check for the 'index' signal from the module and update the orientation. Sheet 1, B5, B4, B2. Sheet 2, B6, B5, B4, B3.
 3. Control the turn on of the 'operational in' FL and 'address in' FL in the channel interface. Sheet 1, C3.
 4. Control the turn on of the 'status in' FL in the channel interface. Sheet 1, B3.

OPERATION DIAGRAM		Sheet 1	6485
Chained Reselection		DATE	TYPE 2314/2844
		DATE	TYPE 2314/2844
		DATE	TYPE 2314/2844

OPERATION DIAGRAM Chained Reselection



OPERATION DIAGRAM Chained Reselection



Resident Diagnostic Introduction

A

The purpose of the resident diagnostic tests is to detect and identify component failures in the 2314/2844 storage control units. The tests may be run from either control unit.

Each test can be run separately, but tests five through seven can be combined to run automatically as one test. To run the tests as one test, set the 'start address switches' to '601' and do not use the 'stop address switches'.

The test sequence checks a minimum of circuitry at first and builds to check the complete data flow of the storage control unit.

The tests should be run in sequence to avoid false indications as each succeeding test assumes that the other tests have run successfully.

B

A failing component is indicated by the 'machine stop light' coming on.

Check CLD pages QX001, QX003 and QX005 for error stop addresses and card substitution charts.

Included in the resident diagnostic TROS module, but not a diagnostic test is a VFO adjustment program on page QX010. This program is used to adjust the 'zeros detector', 'error detector' and the 'data window'. The program raises 'read gate' for 25 milliseconds, then drops 'read gate' for 25 milliseconds, then repeats the program.

C


D

E

F

G

H



Test One
CE Panel Indicator Test

A

Purpose: Verify that all indicator lights and the 'reset/lamp test switch' are functioning.

B

C


D

E

F

G

H



Test Two
ROSAR Test

Purpose: To verify that all positions of the TROS address register can be set to one and zero.

A

B

C


D

E

F

G

H



Test Three

Register Display Test

Purpose: To verify correct operation of the register display circuit by manually setting bit patterns into the OP register and displaying the results in the register display lights.

A

B

C


D

E

F

G

H




OPERATION DIAGRAM - Resident Diagnostic Test Three

Test Four
Storage Scan Test

Purpose: To verify the correctness of the SALS outputs. The output of each word in a module is checked by addressing the word and checking parity. The test starts with the word '000' of the module selected and advances to word '255' and then repeats starting at '000' again.

A
B
C
D
E
F
G
H



Test Five
ALU Test

Purpose: To verify the correct operation of the ALU. The operation of ST2, ST3, D=0, carry FL, true/complement, and the sum-not sum circuits is tested.

A

B

C


D

E

F

G

H




OPERATION DIAGRAM - Resident Diagnostic Test Five

Purpose: To verify that all positions of the general purpose and SW registers operate correctly.


A value of zero is set in the first register of the chain of registers. Each register is incremented plus one from the preceding register. Each register is checked against an equal value in the BY register, and the TROS cycling is stopped if an error is found. This sequence is repeated 255 times to check all possible values in each register.

Note: The multi-tag switch must be in the tagged mode position if the two channel switch feature is installed.

A
B
C
D
E
F
G
H



Test Six
Register Test



Test Seven
Branching Test

Purpose: To verify that TROS branching can be done on all positions of the OP register for zero and one. To verify that TROS branching can be done on all positions of the ST register for zero condition, and on all positions except ST1 and ST4 for the one condition. ST1 and ST4 cannot be turned on by the micro-program.

A

B

C


D

E

F

G

H



OPERATION DIAGRAM - Resident Diagnostic Test Seven

Resident VFO Adjustment Program

Purpose: Provide data input to the VFO circuits so that the zeros detector, error detector, and data window can be adjusted. 'Read gate' is turned on for 25 milliseconds then turned off for 25 milliseconds.

A

B

C


D

E

F

G

H



In-Line Diagnostics

Refer to QY010 - QY094 for the instructions on the purpose, set up, and error listings of the In-Line routines.

6405
In-Line Entry Decisions
Sheet 1, D3

A

B

C


D

E

F

G


H



OPERATION DIAGRAM - In-Line Diagnostics - Entry and Exit Decisions


6520, C2

In-Line Diagnostics




OPERATION DIAGRAM - In-Line Diagnostics - Routines '10' and '20'

In-Line Diagnostics




OPERATION DIAGRAM - In-Line Diagnostics - Routine '30' and Write Return

In-Line Diagnostics




OPERATION DIAGRAM - In-Line Diagnostics - Routines '40', '50', and '60'

In-Line Diagnostics




In-Line Diagnostics



OPERATION DIAGRAM - In-Line Diagnostics - Routines 'A0', 'B0', 'C0', 'D0', 'E0', and 'F0'






NOTES:

1. REMAINS UP WITH MACHINE PWR OFF
2. TERMINAL BLOCK IS IN UPPER FRONT CORNER OF POWER SUPPLY TUB ABOVE POWER SEQUENCE RELAYS

SCU POWER ON SEQUENCE			
DATE		TYPE	
IBM		8010	




NO	SIGNAL NAME	LOGIC PAGE	TEST POINT	LVL
	FCU POWER ON	-	-	-
	FILE POWER ON	YA001	-	-
	START/STOP SWITCH	ZU/ZL001	K3g	+36V
	RELAY 2 (5)	ZU/ZL001	RC4-1	+36V
	RELAY 8 (7)	ZU/ZL001	J3h	+36V
	FILE MOTOR (SPEED)	-	-	-
	PICK RELAY 12 (11)	ZU/ZL001	H1a	+36V
	HOLD RELAY 12 (11)	ZU/ZL001	-	-
	RESET FORWARD	ZU/ZL001	G3f	+3V
	BRUSH MOTOR	YA001	-	-
	BRUSH MOTOR SWITCH	ZU/ZL001	-	-
	SENSE SPEED	ZU/ZL001	G2/6J11	+
	R1 (HEAD LOAD SPEED) (R4)	ZU/ZL001	G2/6G09	-0
	EXTEND SOLENOID & HEAD LATCH MAGNET	ZU/ZL003	-	-
	DETENT IN (LINE)	FU/FL056	A2/6G02	+
	CARRIAGE MOTION (EXTEND)	-	-	-
	SEQUENCE START PULSE	ZU/ZL001	F2/6G09	-

MODULE POWER ON SEQUENCE			
DATE			
		TYPE	
IBM		8020	

2	3	4	5	6	7
---	---	---	---	---	---

NO	SIGNAL NAME	LOGIC PAGE	TEST POINT	LVL
	SEQUENCE START PULSE	ZU/ZL001	F2/6G09	-
	300 MS INHIBIT	FU/FL053	F2/6B09	-
	FORWARD SOL LATCH	FU/FL050	E4/H4J06	-
	ON LINE	FU/FL050	G2/6B12	+
	FIRST SEEK (LINE)	FU/FL053	F2/6B08	-
	INTER 27 SOL	FU/FL053	D4/J4D12	-
	SLOW 3 SOL	FU/FL053	E4/K4D12	-
	CYLINDER PULSE	FU/FL050	F4/L4G07	+
	DETENT LATCH	FU/FL050	F4/L4B10	-
	CARRIAGE MOTION			
	INITIAL SEEK LATCH	FU/FL026	E4/K4J11	-
	DETENT IN (LINE)	FU/FL053	A2/6G02	+
	FIRST SEEK COMPLETED	FU/FL053	F2/6G02	+
	GATED ATTENTION	FU/FL054	C4/H4B08	-
	GATED ON LINE	FU/FL054	E4/K4D11	+


HEAD LOADING SEQUENCE



NOTES:

- INITIAL SEEK LATCH IS RESET BY SEL SET CYLINDER ON THE FIRST SEEK OP FROM FCU.


HEAD LOADING SEQUENCE		
DATE		
	TYPE	
IBM		8030




NO	SIGNAL NAME	LOGIC PAGE	TEST POINT	LVL
	FILE BUSS 0 (A128)	FU/FL020	K2/6D04	+
	FILE BUSS 1 (A64)	FU/FL020	K2/6D07	+
	FILE BUSS 2 (A32)	FU/FL020	K2/6D02	+
	FILE BUSS 3 (A16)	FU/FL020	K2/6B04	+
	FILE BUSS 4 (A8)	FU/FL020	K2/6B12	+
	FILE BUSS 5 (A4)	FU/FL021	L2/6D04	+
	FILE BUSS 6 (A2)	FU/FL021	L2/6D07	+
	FILE BUSS 7 (A1)	FU/FL021	L2/6D02	+
	SET CYLINDER (TAG)	FU/FL021	L2/6B12	+
	SET HEAD (TAG)	FU/FL021	L2/6B05	+
	SET DIFFERENCE (TAG)	FU/FL021	L2/6B02	+
	CONTROL (TAG)	FU/FL021	L2/6B04	+
	CYLINDER ADDR REG.	FU/FL030		
	HEAD ADDR REG.	FU/FL060		
	DIFF. CNTR.	FU/FL040		
	FWD, DIR. LATCH	FU/FL050	D4/J4G08	-
	SEEK START	FU/FL020	G2/6J13	-

NOTES:
1. SEE NEXT PAGE.

SEEK CYLINDER - PART 1			
DATE			
		TYPE	
IBM		8040	




NO	SIGNAL NAME	LOGIC PAGE	TEST POINT	LVL
	DIFF. CNTR.	FU/FL040		
	FWD. DIR. LATCH	FU/FL050	D4/J4G08	-
	SEEK START	FU/FL020	G2/6J13	-
	FILE SEEK GATE	FU/FL050	F4/L4G08	-
	FWD. SOL. LATCH	FU/FL050	C4/H4J06	-
	INTER. 27 SOL.	FU/FL050	D4/J4D12	-
	SLOW 3 SOL.	FU/FL050	E4/K4D12	-
	STOP	FU/FL050	F4/L4G09	-
	GATED CYL. PULSE	FU/FL040	H2/6J12	-
	DETENT LATCH	FU/FL050	F4/L4B10	-
	DETENT IN (LINE)	FU/FL053	F2/6B10	+
	SEEK READY	FU/FL053	F2/6B04	-
	GATED ATTENTION	FU/FL054	C4/H4B08	-
	FILE BUSY	FU/FL053	E4/K4B10	-



- NOTES:
1. ALSO SEE PREVIOUS PAGE
 2. FCU USES "READ GATE" (FILE BUSS 1 & CONTROL) TO RESET GATED ATTENTION.


SEEK CYLINDER - PART 2	
DATE	TYPE
IBM	8041



NO	SIGNAL NAME	LOGIC PAGE	TEST POINT	LVL
	FILE BUSS 0 (A128)	FU/FL020	K2/6D04	+
	FILE BUSS 1 (A64)	FU/FL020	K2/6D07	+
	FILE BUSS 2 (A32)	FU/FL020	K2/6D02	+
	FILE BUSS 3 (A16)	FU/FL020	K2/6B04	+
	FILE BUSS 4 (A8)	FU/FL020	K2/6B12	+
	FILE BUSS 5 (A4)	FU/FL021	L2/6D04	+
	FILE BUSS 6 (A2)	FU/FL021	L2/6D07	+
	FILE BUSS 7 (A1)	FU/FL021	L2/6D02	+
	SET CYLINDER (TAG)	FU/FL021	L2/6B12	+
	SET HEAD (TAG)	FU/FL021	L2/6B05	+
	SET DIFFERENCE (TAG)	FU/FL021	L2/6B02	+
	CONTROL (TAG)	FU/FL021	L2/6B04	+
	CYLINDER ADDR REG	FU/FL030		
	HEAD ADDR REG	FU/FL060		
	DIFF. CNTR.	FU/FL040		
	SEEK START	FU/FL020	G2/6J13	-
	RETURN TO 000	FU/FL050	G2/6B09	-

NOTES:
 1. SEEK FROM TRK 6 TO TRK 7 MAY ALSO BE ACCOMPLISHED BY INCREMENTING THE HEAD ADDR. REG. WITH BUSS 7 AND CONTROL TAG (HEAD ADVANCE).

SEEK TRACK & RETURN TO 000	
Part 1	
DATE	
	TYPE
IBM	8042




NOTES:

1. FCU USES "READ GATE" (FILE BUSS 1 & CONTROL) TO RESET GATED ATTENTION.

SEEK TRACK & RETURN TO 000	
Part 2	
DATE	
	TYPE
IBM	8043


WRITE OPERATION

NO	SIGNAL NAME	LOGIC PAGE	TEST POINT	LVL
	MOD. SELECT	FU/FL021	L2/6B03	+
	NOT BUSY	FU/FL053	E4/K4B10	+
	INDEX	FU/FL056	A2/6B12	+
	HEAD SELECT	FU/FL021	L2/6D05	-
	HEAD ADVANCE	FU/FL060	E4/6J11 NOTE 5	-
	READ GATE	FU/FL066	A2B1D05	+
	TRACK FORMAT			
	READ DATA	FU/FL081	A2B1B02	+
	LOGICAL DECISIONS IN FCU			
	ERASE GATE	FU/FL066	M2/6B13	-
	WRITE GATE	FU/FL066	M2/6D05	-
	WRITE DATA	FU/FL081	A2B1B02	+
	LOGICAL DECISIONS IN FCU			




- NOTES:
1. HEAD SELECT MAY COME UP ANY TIME AFTER FILE READY.
 2. ABOVE OPERATION IS SEARCH ID RECORD 0, TRACK 0; WRITE RECORDS 1 & 2, TRACK 0.
 3. KEY IS OPTIONAL & VARIABLE.
 4. ALL TIMING DELAYS AND GATES ARE CONTROLLED BY FCU.
 5. THIS TEST POINT NOT SHOWN ON LOGIC PAGE.

WRITE OPERATION	
DATE	
	TYPE
IBM	8050




- NOTES:**
- HEAD SELECT MAY COME UP ANY TIME AFTER FILE READY.
 - ALL TIMING DELAYS AND GATES ARE CONTROLLED BY FCU.
 - ABOVE OPERATION IS READ RECORD 2, TRACK 6; READ RECORD 0 & 2 TRACK 7.
 - KEY IS OPTIONAL AND VARIABLE.
 - THIS TEST POINT NOT SHOWN ON LOGIC PAGE.

READ OPERATION (MULTI-TRACK)	
DATE	
	TYPE
IBM	8060




SCU WRITE OPERATION - PART 1			
DATE			
		TYPE	
IBM		8070	




SCU WRITE OPERATION - PART 2

DATE		TYPE	
IBM		8071	




SCU READ OPERATION - PART 1	
DATE	
	TYPE
IBM	8080



SCU READ OPERATION - PART 2			
DATE			
		TYPE	
IBM		8081	





SCU READ OPERATION - PART 3			
DATE			
		TYPE	
IBM		8082	





FIGURE 1

DETENT IN AFTER A FORWARD SEEK OF 202 CYLINDERS. UPPER TRACE IS XDUCER CHIP OUTPUT AT A1A2/6B13 2V PER DIVISION VERTICAL. LOWER TRACE IS DETENT DETECTOR OUTPUT AT A1A2/6G02 1V PER DIVISION VERTICAL. BOTH TRACES ARE 2 MS PER DIVISION HORIZONTAL AND SYNC IS AT SLOW AT 3.




FIGURE 2

DETENT IN AFTER A REVERSE SEEK OF 202 CYLINDERS. UPPER TRACE IS XDUCER CHIP OUTPUT AT A1A2/6B13 2V PER DIVISION VERTICAL. LOWER TRACE IS DETENT DETECTOR OUTPUT AT A1A2/6G02 1V PER DIVISION VERTICAL. BOTH TRACES ARE 2MS PER DIVISION HORIZONTAL AND SYNC IS AT SLOW AT 3.




FIGURE 3

CYLINDER DETECTION OF THE LAST 27 CYLINDERS OF A FORWARD SEEK OF 202 CYLINDERS. UPPER TRACE IS THE XDUCER CHIP OUTPUT AT A1A2/6G13 5V PER DIVISION VERTICAL. LOWER TRACE IS CYLINDER DETECTOR OUTPUT AT A1A2/6B02 2V PER DIVISION VERTICAL. BOTH TRACES ARE 5 MS PER DIVISION HORIZONTAL AND SYNC IS AT SLOW AT 27.




FIGURE 4

CYLINDER DETECTION OF THE LAST 27 CYLINDERS OF A REVERSE SEEK OF 202 CYLINDERS. UPPER TRACE IS THE XDUCER CHIP OUTPUT AT A1A2/6G13 5V PER DIVISION VERTICAL. LOWER TRACE IS CYLINDER DETECTOR OUTPUT AT A1A2/6B02 2V PER DIVISION VERTICAL. BOTH TRACES ARE 5 MS PER DIVISION HORIZONTAL AND SYNC IS AT SLOW AT 27.





FIGURE 5

INDEX DETECTION. UPPER TRACE IS XDUCER CHIP OUTPUT A1A2/6G08 2V PER DIVISION VERTICAL. LOWER TRACE IS INDEX DETECTOR OUTPUT A1A2/6B12 1V PER DIVISION VERTICAL. BOTH TRACES ARE 50 US PER DIVISION HORIZONTAL.

TRANSDUCER SCOPE PATTERNS	
DATE	TYPE
	8090
IBM	



READ AMPLIFIER SCOPE PATTERNS	
DATE	TYPE
	8091
IBM	

HIGH OUTPUT HEAD READING PATTERN 11100101 OVER CYLINDER 000
HORIZONTAL SWEEP = 5 US/DIV.
VERTICAL DISPLAY = 50 mV/DIV. } FIGURE 1 THROUGH FIGURE 5

HIGH OUTPUT HEAD READING PATTERN 11100101 OVER CYLINDER 202

LOW OUTPUT HEAD READING PATTERN 11100101 OVER CYLINDER 000

LOW OUTPUT HEAD READING PATTERN 11100101 OVER CYLINDER 202

AVERAGE HEAD READING PATTERN 11100101 OVER CYLINDER 202

AVERAGE HEAD READING PATTERN 11100101 OVER CYLINDER 202 VIEWED DIFFERENTIALLY AT TEST POINTS A2B1G07-A2B1J07, 0.2V PER DIVISION VERTICAL AND 5 US PER DIVISION HORIZONTAL. THIS WAVE FORM MAY HAVE SQUARED OFF TOPS (OVERDRIVEN) DEPENDING ON HEAD OUTPUT LEVEL AND CYLINDER LOCATION BEING READ.

NORMAL DOUBLE FREQUENCY OUTPUT DATA AS SEEN AT A2B1B02, 1.0V PER DIVISION VERTICAL AND 5 US PER DIVISION HORIZONTAL.

NOTE:
FIGURE 1 THRU 5 WERE TAKEN DIFFERENTIALLY AT THE PREAMPLIFIER OUTPUT A2D1G13-A2D1J13.

TIMING CHART - Read Amplifier Scope Patterns

7
6
5
4
3
2




FIGURE 1

WRITE TRIGGER AS VIEWED DIFFERENTIALLY AT TEST POINTS A2D1805-A2D1808, 1.0V PER DIVISION VERTICAL AND 5 US PER DIVISION HORIZONTAL.




FIGURE 2

WRITE PREDRIVER AS VIEWED DIFFERENTIALLY AT A2D1804-A2D1809, 1V PER DIVISION VERTICAL, AC COUPLING AND 5 US PER DIVISION HORIZONTAL.





FIGURE 3


AC WRITE SAFETY PULSES VIEWED AT A2B1D13 1V PER DIVISION VERTICAL, AC COUPLING, AND 5 US PER DIVISION HORIZONTAL.

WRITE CIRCUITS SCOPE PATTERNS	
DATE	TYPE
	8092
IBM	

TIMING CHART - Write Circuits Scope Patterns



ELECTRO-MECHANICAL TIMING (FORWARD ACCESSING)			
DATE		TYPE	
IBM		8100	



NO	SIGNAL NAME	LOGIC PAGE	TEST POINT	LVL
	SLOTTED CYL DISK (ASSUME STATIONARY)			
	CYLS (TO BE TRAVELLED) REV			
	CYLINDER PULSE			
	SLOW AT 3			
	ENERGIZE DETENT SOL & FWD SOL (DETENT DROPS IN)			
	DETENT IN			
	DETENT WHEEL (ASSUME STATIONARY)			
	DETENT (ASSUME MOVING)			

ELECTRO-MECHANICAL TIMING (REVERSE ACCESSING)	
DATE	
	TYPE
IBM	8110

INDEX

AM Search, SERDES, I/O O.D. 4140

Burst Buffer and Controls, SERDES, I/O O.D. 4170
Burst Byte Processing, O.D. 6475

Chained Reselection, O.D. 6485
Channel Interface, Read/Write, I/O O.D. 4130
Clocking/Read, O.D. 6455
Command Decode, O.D. 6415
Condensed Microprogram Logic O.D. 6401
Count-Key-Data, Read, C.L.F. 6170
Count-Key-Data, Write, C.L.F. 6220
Count, Read, C.L.F. 6160
Count, Space, C.L.F. 6310
Counts, Load, O.D. 6450

Data, Read, C.L.F. 6180
Data, Write, C.L.F. 6230
Decode, Command, O.D. 6415
Diagnostic Test, I/O O.D. 4191
Diagnostic Test Four, O.D. 6508
Diagnostic Test Five, O.D. 6509
Diagnostic Test Introduction, O.D. 6500
Diagnostic Test One, O.D. 6505
Diagnostic Test Seven, O.D. 6511
Diagnostic Test Six, O.D. 6510
Diagnostic Test Three, O.D. 6507
Diagnostic Test Two, O.D. 6506
Diagnostic Tests, In-Line, 6520-6525

Electro-Mechanical Timing (Forward Accessing), 8100
Electro-Mechanical Timing (Reverse Accessing), 8110
End Procedure, O.D. 6480
Entry Decisions, O.D. 6405
Erase, C.L.F. 6320

File Mask, Set, O.D. 6435
Flag Byte Processing, O.D. 6445

Gap Spacing, O.D. 6470

Head Loading Sequence, F.C. 6030
Head Loading Sequence, T.C. 8030
Home Address, Read, C.L.F. 6140
Home Address, Search, C.L.F. 6250
Home Address, Write, C.L.F. 6190

ID Equal, Search, C.L.F. 6260
In-Line Diagnostics, O.D. 6520-6525
In-Line Entry Decisions, O.D. 6405
Index Processing, O.D. 6440
Initial Program Load, C.L.F. 6280
Initial Selection, C.L.F. 6120
Initial Selection O.D. 6410
Initial Status Presentation, O.D. 6420
Instructions, C.L.F. 6100
Instructions, Circuit Diagram 2100
Instructions, O.D. 6400

Key and Data Equal, Search/Scan, C.L.F. 6330
Key Data, Read, C.L.F. 6180
Key Data, Write, C.L.F. 6240
Key Equal, Search, C.L.F. 6270

Load Counts, O.D. 6450


Microprogram Condensed, O.D. 6401
Module Power on Sequence, F.C. 6020
Module Power on Sequence, T.C. 8020

Overflow Record, C.L.F. 6340

Presentation, Initial Status, O.D. 6420
Procedure, End, O.D. 6480
Processing, Burst Byte, O.D. 6475
Processing, Flag Byte, O.D. 6445
Processing, Index, O.D. 6440
Program Load, C.L.F. 6280

Read Amplifier Scope Patterns, 8091
Read/Clocking, O.D. 6455
Read/Count, C.L.F. 6160
Read Count-Key-Data, C.L.F. 6170
Read Data, C.L.F. 6180
Read Home Address, C.L.F. 6140
Read Key Data-Read Data, C.L.F. 6180
Read Operation, T.C. 8060
Read Record Zero, C.L.F. 6150
Read, I/O O.D. 4110
Read, SERDES, I/O O.D. 4150
Read/Write, Channel Interface, I/O O.D. 4130
Read/Write Circuits, C.C.D. 5084
Recalibrate, C.L.F. 6132
Record Zero, Read, C.L.F. 6150
Record, Overflow, C.L.F. 6340
Record Zero, Write, C.L.F. 6210
Release/Reserve, O.D. 6425
Reselection, Chained, O.D. 6485
Reserve/Release, O.D. 6425
Reset and In-Line Entry Decisions, O.D. 6405
Resets, C.L.F. 6110
Resident Diagnostic Tests, O.D. 6500-6510

Safety Circuits, 5090
Scan/Search Key and Data Equal, C.L.F. 6330
Scan/Search O.D. 6460
SCU Power on Sequence, F.C. 6010
SCU Read Operation - Part 1, 2, 3, T.C. 8080-82
SCU Write Operation - Part 1, 2, T.C. 8070-71
Search AM, SERDES, I/O O.D. 4140
Search/Scan Key and Data Equal, C.L.F. 6330
Search/Scan, O.D. 6460
Search Home Address, C.L.F. 6250
Search ID Equal, C.L.F. 6260
Search Key Equal, C.L.F. 6270
Seek, C.L.F. 6130
Seek Commands, O.D. 6430
Seek Cylinder - Part 1, 2, T.C. 8040-41
Seek I/O O.D. 4180
Seek Track and Return to 000 - Part 1, 2, T.C. 8042-43
Selection, Initial, C.L.F. 6120
Selection, Initial, O.C. 6410
Sense I/O, C.L.F. 6290
Sense I/O, O.D. 6425
SERDES, Burst Buffer and Controls, I/O O.D. 4170
SERDES, Read, I/O O.D. 4150
SERDES, Search AM, I/O O.D. 4140
SERDES, Write, I/O O.D. 4160
Set File Mask, C.L.F. 6134
Set File Mask, O.D. 6435
Space Count, C.L.F. 6310
Spacing, Gap, O.D. 6470
Status Presentation, Initial, O.D. 6420
Storage Control, UDCL 2110
Storage Module, UDCD 2120
Test I/O, C.L.F. 6290
Transducer Circuits, 5030
Transducer Scope Patterns, 8090
2314/2844 Subsystem, UDCD 2130
Two by Eight Diagnostic Test, I/O O.D. 4191
Two by Eight Switch, I/O O.D. 4190
Two by Eight Switch, UDCD 2135
Two by Eight Switch Lines, R.D. 4195
Two Channel Switch, I/O O.D. 4131
Two Channel Switch, UDCD 2140
Write Circuits Scope Patterns, 8092
Write Count-Key-Data, C.L.F. 6220
Write Data, C.L.F. 6230
Write Home Address, C.L.F. 6190
Write, I/O O.D. 4120
Write Key-Data, C.L.F. 6240
Write, O.D. 6465
Write Operation, T.C. 8050
Write Record Zero, C.L.F. 6210
Write, SERDES, I/O O.D. 4160





cut here

Y26-4001-2



International Business Machines Corporation
Field Engineering Division
112 East Post Road, White Plains, N. Y. 10601