

SERVICE and ACCESSORIES

United States customers can obtain service and repair assistance from Intel by contacting the MCD Technical Support Center in Santa Clara, California at one of the following numbers:

Telephone:

From Alaska or Hawaii call —
(408) 987-7187

From locations within California call toll free —
(800) 672-3507

From all other U.S. locations call toll free —
(800) 538-8014

Customers outside of the United States should contact their sales source (Intel Sales Office or Authorized Intel Distributor) for directions on obtaining service or repair assistance.

- | | |
|-----------|--|
| PROMT-SPP | Connects Prompt to Intel Microcomputer Development System as Specialized PROM Programming. Permits direct downloading of programs for debugging. |
| PROMT-SER | Connects Prompt to teletypewriter or serial terminal. |
| PROMT-475 | Adaptor socket allows Prompt 48 to program 8755. |

Additional PROMPT 48 Programming Pads (98-401), User's Manuals (98-402) and Reference Cardlets (98-404) may be ordered from the Intel Literature Department.

I/O PORTS and BUS CONNECTOR

Signal Name	Pin No.	Buffer Characteristic	Signal Name	Pin No.	Buffer Characteristic
BUS 0	17	3-State Bidirectional	PORT 2	3	3-State Mapped Bidirectional 100Ω Series Resistor
1	21	3-State Bidirectional	3	1	3-State Mapped Bidirectional 100Ω Series Resistor
2	25	3-State Bidirectional	4	4	Chip (No Buffer)
3	29	3-State Bidirectional	5	6	Chip (No Buffer)
4	31	3-State Bidirectional	6	8	Chip (No Buffer)
5	27	3-State Bidirectional	7	10	Chip (No Buffer)
6	23	3-State Bidirectional	ALE	13	TTL Output (10 LS Loads)
7	19	3-State Bidirectional	T0	14	Chip Input/Output Clock 2.2K Pull-Up
PORT 10	18	Chip (No Buffer)	T1	12	Chip Input 2.2K Pull-Up
1	20	Chip (No Buffer)	INT/	49	TTL Schmitt Input, 2.2K Pull-Up, Monitor Gated
2	22	Chip (No Buffer)	PSEN/	15	TTL Output (10 LS Loads)
3	24	Chip (No Buffer)	RD/	9	TTL Output (10 LS Loads)
4	26	Chip (No Buffer)	WR/	11	TTL Output (10 LS Loads)
5	28	Chip (No Buffer)	POWR/	33	TTL Output (5 LS Loads)
6	30	Chip (No Buffer)	PROG/	2	Chip (No Buffer)
7	32	Chip (No Buffer)	RESET/	16	System Reset Overrides Chip Input/System Output 2.2K Pull-Up
PORT 20	7	3-State Mapped Bidirectional 100Ω Series Resistor	GND	45,46 47,48	
1	5	3-State Mapped Bidirectional 100Ω Series Resistor			


Use header puller to remove I/O PORTS and BUS CONNECTOR

SPP 48 and ASM 48

disk-based only: SPP48 (fname) {CR} Downloads ISIS hex file to Prompt
 READ R {space} (fname) {CR} Reads ISIS hex file into development system
 R {CR} Reads hex file from system reader into development system

disk or paper tape-based only:

COMPARE
 PROGRAM
 TRANSFER



DOWNLOAD
 UPLOAD



abbreviations: {CR} carriage return (fname) file name (hex file)
 {delim} delimiters — spaces or comma and spaces {SEP} starting EPROM address, hex
 {EMDS} ending MDS address, hex {SPROMPT} starting PROMPT address, hex
 {EPROMPT} ending PROMPT address, hex {SMDS} starting MDS address, hex

ASM48 OPERATORS

(,)
 *,/, MOD, SHL, SHR
 +, -
 EQ, LT, LE, GT, GE, NE
 NOT
 AND
 OR, XOR
 HIGH, LOW

ORG Origin
 END End program
 DB Define Byte
 DS Define Storage
 DW Define Word
 IF ELSE Conditional Assembly
 ENDIF End Conditional
 EQU Set Set Symbol Value

ASM48 DIRECTIVES

MACRO Define Macro
 ENDM End Macro
 LOCAL Define Local Symbol
 REPT Define Repeat Block
 IRP Indefinite Repeat
 IRPC Indefinite Repeat Character
 EXITM Alternate Macro Exit

HEX/ASCII

00	NUL	20	SP	40	@	60	
01	SOH	21	!	41	A	61	a
02	STX	22	"	42	B	62	b
03	ETX	23	#	43	C	63	c
04	EOT	24	\$	44	D	64	d
05	ENQ	25	%	45	E	65	e
06	ACK	26	&	46	F	66	f
07	BEL	27	'	47	G	67	g
08	BS	28	(48	H	68	h
09	HT	29)	49	I	69	i
0A	LF	2A	*	4A	J	6A	j
0B	VT	2B	+	4B	K	6B	k
0C	FF	2C	,	4C	L	6C	l
0D	CR	2D	-	4D	M	6D	m
0E	SO	2E	.	4E	N	6E	n
0F	SI	2F	/	4F	O	6F	o
10	DLE	30	0	50	P	70	p
11	DC1 (X-ON)	31	1	51	Q	71	q
12	DC2 (TAPE)	32	2	52	R	72	r
13	DC3 (X-OFF)	33	3	53	S	73	s
14	DC4	34	4	54	T	74	t
15	NAK	35	5	55	U	75	u
16	SYN	36	6	56	V	76	v
17	ETB	37	7	57	W	77	w
18	CAN	38	8	58	X	78	x
19	EM	39	9	59	Y	79	y
1A	SUB	3A	:	5A	Z	7A	z
1B	ESC	3B	;	5B	[7B	{
1C	FS	3C	<	5C	\	7C	
1D	GS	3D	=	5D]	7D	}
1E	RS	3E	>	5E	^	7E	~
1F	US	3F	?	5F	_	7F	DEL (RUB OUT)

MCS-48 INSTRUCTIONS

Hex	Mnemonic	Description	Symbolic	Flags		Cycles
				C	AC	
D0	XRL A, @R0	Exclusive Or Indirect to A	(A) ← (A) XOR ((R0))	-	-	1
D1	XRL A, @R1		(A) ← (A) XOR ((R1))	-	-	1
D3 <input type="checkbox"/>	XRL A, #data	Exclusive Or immediate to A	(A) ← (A) XOR data	-	-	2

MCS-48 INSTRUCTIONS

Hex	Mnemonic	Description	Symbolic	Flags		Cycles
				C	AC	
67	RRC A	Rotate A right, through carry	$(A_n) \leftarrow (A_{n+1}) \quad n = 0-6$ $(A_7) \leftarrow (C); (C) \leftarrow (A_0)$	X	-	1
E5	SEL MB0	Select Memory Bank 0 PC ₁₁ is set to 0 on next jump unconditional	(DBF) ← 0	-	-	1
F5	SEL MB1	Select Memory Bank 1 PC ₁₁ is set to 1 on next jump unconditional	(DBF) ← 1	-	-	1
C5	SEL RB0	Select Register Bank 0	(PSW ₄ =BS) ← 0	-	-	1
D5	SEL RB1	Select Register Bank 1	(PSW ₄ =BS) ← 1	-	-	1
65	STOP TCNT	Stop Timer/Counter		-	-	1
45	STRT CNT	Start Counter		-	-	1
55	STRT T	Start Timer		-	-	1
47	SWAP A	Swap Nibbles Within A	$(A_{7-4}) \leftrightarrow (A_{3-0})$	-	-	1
2_	XCH A, R0-7	Exchange A with R	$(A) \leftrightarrow (R)$	-	-	1
	28 XCH A, R0	2A XCH A, R2	2C XCH A, R4	2E XCH A, R6		
	29 XCH A, R1	2B XCH A, R3	2D XCH A, R5	2F XCH A, R7		
20	XCH A, @R0	Exchange A with R Indirect	$(A) \leftrightarrow ((R0))$	-	-	1
21	XCH A, @R1		$(A) \leftrightarrow ((R1))$	-	-	1
30	XCHD A, @R0	Exchange Digit (Nibble) with R Indirect	$(A_{3-0}) \leftrightarrow ((R0)_{3-0})$	-	-	1
31	XCHD A, @R1		$(A_{3-0}) \leftrightarrow ((R1)_{3-0})$	-	-	1
D_	XRL A, R0-7	Exclusive Or Register to A	$(A) \leftarrow (A) \text{ XOR } (R)$	-	-	1
	D8 XRL A, R0	DA XRL A, R2	DC XRL A, R4	DE XRL A, R6		
	D9 XRL A, R1	DB XRL A, R3	DD XRL A, R5	DF XRL A, R7		

MCS-48 INSTRUCTIONS

Hex	Menomic	Description	Symbolic	Flags C AC	Cycles
90	MOVX @R0, A	Move from external data memory to A	((R0)) ← (A)	— —	2
91	MOVX @R1, A		((R1)) ← (A)	— —	2
00	NOP	No Operation		— —	2
4_	ORL A, R0-7	Or register to A	(A) ← (A) OR (R)	— —	1
	48 ORL A, R0	4A ORL A, R2	4C ORL A, R4	4E ORL A, R6	
	49 ORL A, R1	4B ORL A, R3	4D ORL A, R5	4F ORL A, R7	
40	ORL A, @R0	Or register indirect to A	(A) ← (A) OR ((R0))	— —	1
41	ORL A, @R1		(A) ← (A) OR ((R1))	— —	1
43 <input type="checkbox"/>	ORL A, #data	Or immediate to A	(A) ← (A) OR data	— —	2
8_ <input type="checkbox"/>	ORL P12BUS, #data	Or immediate to P1, P2 or BUS	(P12BUS) ← (P12BUS) OR data	— —	2
	88 <input type="checkbox"/> ORL BUS, #data	89 <input type="checkbox"/> ORL, P1, #data	8A <input type="checkbox"/> ORL P2, #data		
8_	ORLD P4-7, A	Or A to expanDer port	(P4-7) ← (P4-7) OR (A ₃₋₀)	— —	2
	8C ORL P4, A	8D ORL P5, A	8E ORL P6, A	8F ORL P7, A	
—	OUTL BUSP12, A	Output A to BUS, P1 or P2	(BUSP12) ← (A)	— —	2
	02 OUTL BUS, A	39 OUTL P1, A	3A OUTL P2, A		
83	RET	Return without PSW restore	(SP) ← (SP) - 1; (PC) ← ((SP))	— —	2
93	RETR	Return and restore PSW	(SP) ← (SP) - 1; (PC) ← ((SP))	— —	2
E7	RL A	Rotate A left, without carry	(A _{n+1}) ← (A _n) n = 0-6 (A ₆) ← (A ₇)	— —	1
F7	RLC A	Rotate A left, through carry	(A _{n+1}) ← (A _n) n = 0-6 (A ₀) ← (C); (C) ← (A ₇)	X —	1
77	RR A	Rotate A right, wihtout carry	(A _n) ← (A _{n+1}) n = 0-6 (A ₇) ← (A ₀)	— —	1

MCS-48 INSTRUCTIONS

Hex	Mnemonic	Description	Symbolic	Flags		Cycles
				C	AC	
F0	MOV A, @R0	Move indirect to A	(A) ← ((R0))	—	—	1
F1	MOV A, @R1		(A) ← ((R1))	—	—	1
42	MOV A, T	Read Timer/Counter	(A) ← (T)	—	—	1
D7	MOV PSW, A	Move PSW to A	(A) ← (PSW)	X	X	1
A_	MOV R0-7, A	Move A to R	(R) ← (A)	—	—	1
	A8 MOV R0, A	AA MOV R2, A	AC MOV R4, A	AE MOV R6, A		
	A9 MOV R1, A	AB MOV R3, A	AD MOV R5, A	AF MOV R7, A		
B_ □□	MOV R0-7, #data	Move immediate to register	(R) ← #data	—	—	2
	B8 □□ MOV R1, #data	BA □□ MOV R2, #data	BC □□ MOV R4, #data	BE □□ MOV R6, #data		
	B9 □□ MOV R1, #data	BB □□ MOV R3, #data	BD □□ MOV R5, #data	BF □□ MOV R7, #data		
A0	MOV @R0, A	Move A to R indirect	((R0)) ← (A)	—	—	1
A1	MOV @R1, A		((R1)) ← (A)	—	—	1
B0 □□	MOV @R0, #data	Move immediate data to R indirect	((R0)) ← #data	—	—	2
B1 □□	MOV @R1, #data		((R1)) ← #data	—	—	2
62	MOV T, A	Load Timer/Counter	(T) ← (A)	—	—	1
0_	MOVD A, P4-7	Input expanDer Port to A	(A) ← (P4-7)	—	—	2
	0C MOVD A, P4	0D MOVD A, P5	0E MOVD A, P6	0F MOVD A, P7		
3_	MOVD P4-7, A	Output A to expanDer Port	(P4-7) ← (A)	—	—	2
	3C MOVD P4, A	3D MOVD P5, A	3E MOVD P6, A	3F MOVD P7, A		
A3	MOVP A, @A	Move to A from current page	(PC ₀₋₇) ← (A); (A) ← ((PC))	—	—	2
E3	MOVP3 A, @A	Move to A from program memory page 3.	(A) ← (3(A))	—	—	2
80	MOVX A, @R0	Move to A from external data memory	(A) ← ((R0))	—	—	2
81	MOVX A, @R1		(A) ← ((R1))	—	—	2

MCS-48 INSTRUCTIONS

Hex	Mnemonic	Description	Symbolic	Flags C AC	Cycles
_4 □□	JMP _addr	Jump unconditional	(PC ₁₀₋₀) ← addr; (PC ₁₁) ← (DBF)	- -	2
	04 □□ JMP0 addr	44 □□ JMP2 addr	84 □□ JMP4 addr	C4 □□ JMP6 addr	
	24 □□ JMP1 addr	64 □□ JMP3 addr	A4 □□ JMP5 addr	E4 □□ JMP7 addr	
B3	JMPP @A	Jump Indirect Within Page Program memory contents addressed by A become PC ₇₋₁₀ .	(PC ₇₋₀) ← ((A))	- -	2
E6 □□	JNC addr	Jump if Not Carry	IF (C) = 0 THEN (PC ₇₋₀) ← addr	- -	2
86 □□	JNI addr	Jump if Not Interrupt Input Interrupt input is asserted low, so jumps on interrupt signal.	IF (I) = 0 THEN (PC ₇₋₀) ← addr	- -	2
26 □□	JNT0 addr	Jump if Not Test 0	IF (T0) = 0 THEN (PC ₇₋₀) ← addr	- -	2
46 □□	JNT1 addr	Jump if Not Test 1	IF (T1) = 0 THEN (PC ₇₋₀) ← addr	- -	2
96 □□	JNZ addr	Jump if A Not Zero	IF (A) ≠ 0 THEN (PC ₇₋₀) ← addr	- -	2
16 □□	JTF addr	Jump if Timer Flag	IF (TF) = 1 THEN (PC ₇₋₀) ← addr	- -	2
36 □□	JT0 addr	Jump if Test 0	IF (T0) = 1 THEN (PC ₇₋₀) ← addr	- -	2
56 □□	JT1 addr	Jump if Test 1	IF (T1) = 1 THEN (PC ₇₋₀) ← addr	- -	2
C6 □□	JZ addr	Jump if A Zero	IF (A) = 0 THEN (PC ₇₋₀) ← addr	- -	2
23 □□	MOV A, #data	Move immediate to A	(A) ← data	- -	2
C7	MOV A, PSW	Move PSW to A	(A) ← (PSW)	- -	1
F_	MOV A, R0-7	Move Register to A	(A) ← (R)	- -	1
	F8 MOV A, R0	FA MOV A, R2	FC MOV A, R4	FE MOV A, R6	
	F9 MOV A, R1	FB MOV A, R3	FD MOV A, R5	FF MOV A, R7	

MCS-48 INSTRUCTIONS

Hex	Mnemonic	Description	Symbolic	Flags C AC	Cycles
E_ <input type="checkbox"/> <input type="checkbox"/>	DJNZ R0-7, addr	Decrement Register, Jump Not Zero	(R) ← (R) - 1; IF (R) ≠ 0 THEN (PC ₇₋₀) ← addr	- -	2
	E8 <input type="checkbox"/> <input type="checkbox"/> DJNZ R0, addr E9 <input type="checkbox"/> <input type="checkbox"/> DJNZ R1, addr	EA <input type="checkbox"/> <input type="checkbox"/> DJNZ R2, addr EB <input type="checkbox"/> <input type="checkbox"/> DJNZ R3, addr	EC <input type="checkbox"/> <input type="checkbox"/> DJNZ R4, addr ED <input type="checkbox"/> <input type="checkbox"/> DJNZ R5, addr	EE <input type="checkbox"/> <input type="checkbox"/> DJNZ R5, addr EF <input type="checkbox"/> <input type="checkbox"/> DJNZ R7, addr	
Note: DJNZ at XFF jumps to X+1 addr (next page) if taken.					
05	EN I	Enable external Interrupt		- -	1
25	EN TCNTI	Enable Timer/Counter Interrupt		- -	1
75	ENT0 CLK	Enable Clock Output to T0 pin.	Cleared by SYS RST	- -	1
0_	IN(S) A, BUSP12	Input Bus, P1 or P2 to A	(A) ← (BUSP12)	- -	2
	08 INS A, BUS	09 IN A, P1	0A IN A, P2		
17	INC A	Increment A	(A) ← (A) + 1	- -	1
1_	INC R0-7	Increment register	(R) ← (R) + 1	- -	1
	18 INC R0 19 INC R1	1A INC R2 1B INC R3	1C INC R4 1D INC R5	1E INC R6 1F INC R7	
10	INC @R0	Increment indirect	((R0)) ← ((R0)) + 1	- -	1
11	INC @R1	Increment indirect	((R1)) ← ((R1)) + 1	- -	1
_2 <input type="checkbox"/> <input type="checkbox"/>	JBb addr	Jump if accumulator Bit set	IF (A _b) = 1 THEN (PC ₇₋₀) ← addr	- -	2
	12 <input type="checkbox"/> <input type="checkbox"/> JB0 addr 32 <input type="checkbox"/> <input type="checkbox"/> JB1 addr	52 <input type="checkbox"/> <input type="checkbox"/> JB2 addr 72 <input type="checkbox"/> <input type="checkbox"/> JB3 addr	92 <input type="checkbox"/> <input type="checkbox"/> JB4 addr B2 <input type="checkbox"/> <input type="checkbox"/> JB5 addr	D2 <input type="checkbox"/> <input type="checkbox"/> JB6 addr F2 <input type="checkbox"/> <input type="checkbox"/> JB7 addr	
F6 <input type="checkbox"/> <input type="checkbox"/>	JC addr	Jump if Carry	IF (C) = 1 THEN (PC ₇₋₀) ← addr	- -	2
B6 <input type="checkbox"/> <input type="checkbox"/>	JF0 addr	Jump if Flag 0	IF (F0) = 1 THEN (PC ₇₋₀) ← addr	- -	2
76 <input type="checkbox"/> <input type="checkbox"/>	JF1 addr	Jump if Flag 1	IF (F1) = 1 THEN (PC ₇₋₀) ← addr	- -	2

MCS-48 INSTRUCTIONS

Hex	Mnemonic	Description	Symbolic	Flags		Cycles
				C	AC	
_4 □□	CALL Xaddr	Subroutine call	((SP) ← (PC), (PSW ₇₋₄); (SP) ← (SP) + 1; (PC ₁₀₋₀) ← addr; (PC ₁₁) ← (DBF)	-	-	2
	14 □□ CALL 0addr 34 □□ CALL 1addr	54 □□ CALL 2addr 74 □□ CALL 3addr	94 □□ CALL 4addr B4 □□ CALL 5addr	D4 □□ CALL 6addr F4 □□ CALL 7addr		
27	CLR A	Clear A	(A) ← 0	-	-	1
97	CLR C	Clear Carry	(C) ← 0	0	-	1
85	CLR F0	Clear F0	(F0) ← 0	-	-	1
A5	CLR F1	Clear F1	(F1) ← 0	-	-	1
37	CPL A	Complement A	(A) ← NOT (A)	-	-	1
A7	CPL C	Complement carry	(C) ← NOT (C)	X	-	1
95	CPL F0	Complement F0	(F0) ← NOT (F0)	-	-	1
B5	CPL F1	Complement F1	(F1) ← NOT (F1)	-	-	1
57	DA A	Decimal Adjust Accumulator forming 2 BCD digits after ADD.	IF (AC) OR (A ₃₋₀ > 9) THEN (A) ← (A) + 60 IF (C) OR (A ₇₋₄ > 9) THEN (A) ← (A) + 60	X	-	1
07	DEC A	Decrement A	(A) ← (A) - 1	-	-	1
C_	DEC R0-7	Decrement Register	(R) ← (R) - 1	-	-	1
	C8 DEC R0 C9 DEC R1	CA DEC R2 CB DEC R3	CC DEC R4 CD DEC R5	CE DEC R6 CF DEC R7		
15	DIS I	Disable external Interrupt		-	-	1
35	DIS TCNTI	Disable Timer/Counter Interrupt		-	-	1

MCS-48 INSTRUCTIONS

Hex	Mnemonic	Description	Symbolic	Flags C AC	Cycles
6_	ADD A, R0-7	Add register to A	$(A) \leftarrow (A) + (R)$	X X	1
	68 ADD A, R0 6A ADD A, R2		6C ADD A, R4 6E ADD A, R6		
	69 ADD A, R1 6B ADD A, R3		6D ADD A, R5 6F ADD A, R7		
60	ADD A, @R0	Add indirect to A	$(A) \leftarrow (A) + ((R0))$	X X	1
61	ADD A, @R1		$(A) \leftarrow (A) + ((R1))$	X X	1
03 □□	ADD A, #data	Add immediate to A	$(A) \leftarrow (A) + \text{data}$	X X	2
7_	ADDC A, R0-7	Add register with carry	$(A) \leftarrow (A) + (R) + (C)$	X X	1
	78 ADDC A, R0 7A ADDC A, R2		7C ADDC A, R4 7E ADDC A, R6		
	79 ADDC A, R1 7B ADDC A, R3		7D ADDC A, R5 7F ADDC A, 27		
70	ADDC A, @R0	Add indirect with carry	$(A) \leftarrow (A) + ((R0)) + (C)$	X X	1
71	ADDC A, @R1		$(A) \leftarrow (A) + ((R1)) + (C)$	X X	1
13 □□	ADDC A, #data	Add immediate to A	$(A) \leftarrow (A) + \text{data}$	X X	2
5_	ANL A, R0-7	And register to A	$(A) \leftarrow (A) \text{ AND } (R)$	- -	1
	58 ANL A, R0 5A ANL A, R2		5C ANL A, R4 5E ANL A, R6		
	59 ANL A, R1 5B ANL A, R3		5D ANL A, R5 5F ANL A, R7		
50	ANL A, @R0	And indirect to A	$(A) \leftarrow (A) \text{ AND } ((R0))$	- -	1
51	ANL A, @R1		$(A) \leftarrow (A) \text{ AND } ((R1))$	- -	1
53 □□	ANL A, #data	And immediate to A	$(A) \leftarrow (A) \text{ AND } \text{data}$	- -	2
9_ □□	ANL BUSP12, #data	And immediate to BUS, P1 or P2	$(\text{BUSP12}) \leftarrow (\text{BUSP12}) \text{ AND } \text{data}$	- -	2
	98 ANL BUS, # 99 ANL P1, #		9A ANL P2, #		
9_	ANLD P4-7, A	And A to expanDer P4-7	$(P4-7) \leftarrow (P4-7) \text{ AND } (A_{3-0})$	- -	2
	9C ANLD P4, A 9D ANLD P5, A		9E ANLD P6, A 9F ANLD P7, A		

BY HEX

84	<input type="checkbox"/>	JMP, 4addr	A5	CLR F1	C6	<input type="checkbox"/>	JZ, addr	E7	R L A	
85		CLR F0	A6	undefined	C7		MOV A,PSW	E8	<input type="checkbox"/>	DJNZ R0,addr
86	<input type="checkbox"/>	JNI, addr	A7	CPL C	C8		DEC R0	E9	<input type="checkbox"/>	DJNZ R1,addr
87		undefined	A8	MOV R0,A	C9		DEC R1	EA	<input type="checkbox"/>	DJNZ R2,addr
88	<input type="checkbox"/>	ORL BUS,#data	A9	MOV R1,A	CA		DEC R2	EB	<input type="checkbox"/>	DJNZ R3,addr
89	<input type="checkbox"/>	ORL P1,#data	AA	MOV R2,A	CB		DEC R3	EC	<input type="checkbox"/>	DJNZ R4,addr
8A	<input type="checkbox"/>	ORL P2,#data	AB	MOV R3,A	CC		DEC R4	ED	<input type="checkbox"/>	DJNZ R5,addr
8B		undefined	AC	MOV R4,A	CD		DEC R5	EE	<input type="checkbox"/>	DJNZ R6,addr
8C		ORLD P4,A	AD	MOV R5,A	CE		DEC R6	EF	<input type="checkbox"/>	DJNZ R7,addr
8D		ORLD P5,A	AE	MOV R6,A	CF		DEC R7	F0		MOV A,@R0
8E		ORLD P6,A	AF	MOV R7,A	D0		XRL A,@R0	F1		MOV A,@R1
8F		ORLD P7,A	B0	<input type="checkbox"/>	D1		XRL A,@R1	F2	<input type="checkbox"/>	JB7, addr
90		MOVX @R0,A	B1	<input type="checkbox"/>	D2	<input type="checkbox"/>	JB6, addr	F3		undefined
91		MOVX @R1,A	B2	<input type="checkbox"/>	DR	<input type="checkbox"/>	XRL A,#data	F4	<input type="checkbox"/>	CALL, 7addr
92	<input type="checkbox"/>	JB4, addr	B3		D4	<input type="checkbox"/>	CALL, 6addr	F5		SEL MB1
93		RETR	B4	<input type="checkbox"/>	D5		SEL RB1	F6	<input type="checkbox"/>	JC, addr
94	<input type="checkbox"/>	CALL, 4addr	B5		D6		undefined	F7		R L C A
95		CPL F0	B6	<input type="checkbox"/>	D7		MOV PSW,A	F8		MOV A,R0
96	<input type="checkbox"/>	JNZ, addr	B7		D8		XRL A,R0	F9		MOV A,R1
97		CLR C	B8	<input type="checkbox"/>	D9		XRL A,R1	FA		MOV A,R2
98	<input type="checkbox"/>	ANL BUS,#data	B9	<input type="checkbox"/>	DA		XRL A,R2	FB		MOV A,R3
99	<input type="checkbox"/>	ANL P0,#data	BA	<input type="checkbox"/>	DB		XRL A,R3	FC		MOV A,B4
9A	<input type="checkbox"/>	ANL P1,#data	BB	<input type="checkbox"/>	DC		XRL A,R4	FD		MOV A,R5
9B		undefined	BC	<input type="checkbox"/>	DD		XRL A,R5	FE		MOV A,R6
9C		ANLD P4,A	BD	<input type="checkbox"/>	DE		XRL A,R6	FF		MOV A,R7
9D		ANLD P5,A	BE	<input type="checkbox"/>	DF		XRL A,R7			
9E		ANLD P6,A	BF	<input type="checkbox"/>	E0		undefined			
9F		ANLD P7,A	C0		E1		undefined			
A0		MOV @R0,A	C1		E2		undefined			
A1		MOV @R1,A	C2		E3		MOV P3 A,@A			
A2		undefined	C3		E4	<input type="checkbox"/>	JMP, 7addr			
A3		MOV P A,@A	C4	<input type="checkbox"/>	E5		SEL MB0			
A4	<input type="checkbox"/>	JMP, 5addr	C5		E6		JNC			

For further information, please refer to MCS-48 Assembly Language Programming Manual, 98-255 and the MCS-48 Microcomputer User's Manual.

BY HEX

00	NOP	21	XCH A,@R1	42	MOV A, T	63	undefined
01	undefined	22	undefined	43	<input type="checkbox"/> ORL A,#data	64	<input type="checkbox"/> JMP, 3addr
02	OUTL BUS, A	23	<input type="checkbox"/> MOV A,#data	44	<input type="checkbox"/> JMP, 2addr	65	STOP TCNT
03	<input type="checkbox"/> ADD A,#data	24	<input type="checkbox"/> JMP, 1addr	45	STRT CNT	66	undefined
04	<input type="checkbox"/> JMP, 0addr	25	EN TCNT1	46	<input type="checkbox"/> JNT1, addr	67	RRC A
05	EN I	26	<input type="checkbox"/> JNT0, addr	47	SWAP A	68	ADD A,R0
06	undefined	27	CLR A	48	ORL A,R0	69	ADD A,R1
07	DEC A	28	XCH A,R0	49	ORL A,R1	6A	ADD A,R2
08	INS A, BUS	29	XCH A,R1	4A	ORL A,R2	6B	ADD A,R3
09	IN A,P1	2A	XCH A,R2	4B	ORL A,R3	6C	ADD A,R4
0A	IN A,P2	2B	XCH A,R3	4C	ORL A,R4	6D	ADD A,R5
0B	undefined	2C	XCH A,R4	4D	ORL A,R5	6E	ADD A,R6
0C	MOVD A,P4	2D	XCH A,R5	4E	ORL A,R6	6F	ADD A,R7
0D	MOVD A,P5	2E	XCH A,R6	4F	ORL A,R7	70	ADDC A,@R0
0E	MOVD A,P6	2F	XCH A,R7	50	ANL A,@R0	71	ADDC A,@R1
0F	MOVD A,P7	30	XCHD A,@R0	51	ANL A,@R1	72	<input type="checkbox"/> JB3, addr
10	INC @R0	31	XCHD A,@R1	52	<input type="checkbox"/> JB2, addr	73	undefined
11	INC @R1	32	<input type="checkbox"/> JB1, addr	53	<input type="checkbox"/> ANL A,#data	74	<input type="checkbox"/> CALL, 3addr
12	<input type="checkbox"/> JB0, addr	33	undefined	54	<input type="checkbox"/> CALL, 2addr	75	ENT0 CLK
13	<input type="checkbox"/> ADDC A,#data	34	<input type="checkbox"/> CALL, 1addr	55	STRT T	76	<input type="checkbox"/> JF1, addr
14	<input type="checkbox"/> CALL, 0addr	35	DIS TCNT1	56	<input type="checkbox"/> JT1, addr	77	RR A
15	DIS I	36	<input type="checkbox"/> JT0, addr	57	DA A	78	ADDC A,R0
16	<input type="checkbox"/> JTF, addr	37	CPL A	58	ANL A,R0	79	ADDC A,R1
17	INC A	38	undefined	59	ANL A,R1	7A	ADDC A,R2
18	INC R0	39	OUTL P1,A	5A	ANL A,R2	7B	ADDC A,R3
19	INC R1	3A	OUTL P2,A	5B	ANL A,R3	7C	ADDC A,R4
1A	INC R2	3B	undefined	5C	ANL A,R4	7D	ADDC A,R5
1B	INC R3	3C	MOVD P4,A	5D	ANL A,R5	7E	ADDC A,R6
1C	INC R4	3D	MOVD P5,A	5E	ANL A,R6	7F	ADDC A,R7
1D	INC R5	3E	MOVD P6,A	5F	ANL A,R7	80	MOVX A,@R0
1E	INC R6	3F	MOVD P7,A	60	ADD A,@R0	81	MOVX A,@R1
1F	INC R7	40	ORL A,@R0	61	ADD A,@R1	82	undefined
20	XCH A,@R0	41	ORL A,@R1	62	MOV T, A	83	RET

BY MNEMONIC

MOV A, #data	23	<input type="checkbox"/>	MOV @R1, A	A1		ORL BUS, #data	88	<input type="checkbox"/>	XCH A, R0	28
MOV A, PSW	C7		MOV @R0, #data	B0	<input type="checkbox"/>	P1, #data	89	<input type="checkbox"/>	R1	29
MOV A, R0	F8		@R1, #data		<input type="checkbox"/>	P2, #data	8A	<input type="checkbox"/>	R2	2A
R1	F9					ORLD P4, A	8C		R3	2B
R2	FA		MOV T, A	62		P5, A	8D		R4	2C
R3	FB		MOVD A, P4	0C		P6, A	8E		R5	2D
R4	FC		P5	0D		ORLD P7, A	8F		R6	2E
R5	FD		P6	0E					R7	2F
R6	FE		P7	0E		OUTL BUS, A	02			
R7	FF		MOVD P4, A	3C		P1, A	39		XCH A, @R0	20
MOV A, @R0	F0		P5, A	3D		P2, A	3A		XCH A, @R1	21
@R1	F1		P6, A	3E					XCHD A, @R0	30
MOV A, T	42		P7, A	3F		RET	83		@R1	31
• MOV PSW, A	D7					RETR	93			
MOV R0, A	A8		MOVP A, @A	A3					XRL A, R0	D8
R1, A	A9		MOV P3 A, @A	E3		• RLC A	F7		R1	D9
R2, A	AA		MOVX A, @R0	80		• RRC A	67		R2	DA
R3, A	AB		@R1	81					R3	DB
R4, A	AC		MOVX @R0, A	90					R4	DC
R5, A	AD		@R1, A	91					R5	DD
R6, A	AE					SEL MB0	E5		R6	DE
R7, A	AF		NOP	00		SEL MB1	F5		R7	DF
						SEL RB0	C5		XRL A, @R0	D0
MOV R0, #data	B8	<input type="checkbox"/>	ORL A, R0	48		SEL RB1	D5		@R1	D1
R1, #data	B9	<input type="checkbox"/>	R1	49						
R2, #data	BA	<input type="checkbox"/>	R2	4A		STOP TCNT	65			
R3, #data	BB	<input type="checkbox"/>	R3	4B		STRT TCNT	45			
R4, #data	BC	<input type="checkbox"/>	R4	4C		STRT T	55			
R5, #data	BD	<input type="checkbox"/>	R5	4D		SWAP A	47			
R6, #data	BE	<input type="checkbox"/>	R6	4E						
R7, #data	BF	<input type="checkbox"/>	R7	4F						
MOV @R0, A	A0									

• CARRY FLAG AFFECTED

BY MNEMONIC


MOV A, #data	23	<input type="checkbox"/>	MOV @R1, A	A1	ORL BUS, #data	88	<input type="checkbox"/>	XCH A, R0	28
MOV A, PSW	C7		MOV @R0, #data	B0	P1, #data	89	<input type="checkbox"/>	R1	29
MOV A, R0	F8		@R1, #data	<input type="checkbox"/>	P2, #data	8A	<input type="checkbox"/>	R2	2A
R1	F9				ORLD P4, A	8C		R3	2B
R2	FA		MOV T, A	62	P5, A	8D		R4	2C
R3	FB		MOV D A, P4	0C	P6, A	8E		R5	2D
R4	FC		P5	0D	ORLD P7, A	8F		R6	2E
R5	FD		P6	0E				R7	2F
R6	FE		P7	0E	OUTL BUS, A	02			
R7	FF		MOV D P4, A	3C	P1, A	39		XCH A, @R0	20
MOV A, @R0	F0		P5, A	3D	P2, A	3A		XCH A, @R1	21
@R1	F1		P6, A	3E					
MOV A, T	42		P7, A	3F	RET	83		XCHD A, @R0	30
• MOV PSW, A	D7		MOV P A, @A	A3	RETR	93		@R1	31
MOV R0, A	A8		MOV P3 A, @A	E3					
R1, A	A9		MOVX A, @R0	80	• RLC A	E7		XRL A, R0	D8
R2, A	AA		@R1	81	• RRC A	F7		R1	D9
R3, A	AB		MOVX @R0, A	90				R2	DA
R4, A	AC		@R1, A	91	SEL MB0	E5		R3	DB
R5, A	AD				SEL MB1	F5		R4	DC
R6, A	AE		NOP	00	SEL RB0	C5		R5	DD
R7, A	AF				SEL RB1	D5		R6	DE
			ORL A, R0	48				R7	DF
MOV R0, #data	B8	<input type="checkbox"/>	R1	49	STOP TCNT	65		XRL A, @R0	D0
R1, #data	B9	<input type="checkbox"/>	R2	4A	STRT CNT	45		@R1	D1
R2, #data	BA	<input type="checkbox"/>	R3	4B	STRT T	55			
R3, #data	BB	<input type="checkbox"/>	R4	4C	SWAP A	47			
R4, #data	BC	<input type="checkbox"/>	R5	4D					
R5, #data	BD	<input type="checkbox"/>	R6	4E					
R6, #data	BE	<input type="checkbox"/>	R7	4F					
R7, #data	BF	<input type="checkbox"/>							
MOV @R0, A	A0								

• CARRY FLAG AFFECTED


BY MNEMONIC

• ADD A, R0	68	ANL A, @R1	51	DEC R7	CF	JB0 addr	12	<input type="checkbox"/>
R1	69	ANL A, #data	53			JB1 addr	32	<input type="checkbox"/>
R2	6A	ANL BUS, #data	98	DIS I	15	JB2 addr	52	<input type="checkbox"/>
R3	6B	P1, #data	99	DIS TCNTI	35	JB3 addr	72	<input type="checkbox"/>
R4	6C	P2, #data	9A			JB4 addr	94	<input type="checkbox"/>
R5	6D			DJNZ R0,addr	E8	JB5 addr	B2	<input type="checkbox"/>
R6	6E	CALL 0addr	14	R1,addr	E9	JB6 addr	D2	<input type="checkbox"/>
R7	6F	1addr	34	R2,addr	EA	JB7 addr	F2	<input type="checkbox"/>
• ADD A, @R0	60	2addr	54	R3,addr	EB			
@R1	61	3addr	74	R4,addr	EC	JC addr	F6	<input type="checkbox"/>
• ADD A, #data	03	4addr	94	R5,addr	ED	JF0 addr	B6	<input type="checkbox"/>
		5addr	B4	R6,addr	EE	JF1 addr		<input type="checkbox"/>
• ADDC A, R0	78	6addr	D4	R7,addr	EF			
R1	79	7addr	F4			JMP 0addr	04	<input type="checkbox"/>
R2	7A			EN I	05	1addr	24	<input type="checkbox"/>
R3	7B	CLR A	27	EN TCNTI	25	2addr	44	<input type="checkbox"/>
R4	7C	• CLR C	97	ENT0 CLK	75	3addr	64	<input type="checkbox"/>
R5	7D	CLR F0	85			4addr	84	<input type="checkbox"/>
R6	7E	CLR F1	A5	INS A, BUS	08	5addr	A4	<input type="checkbox"/>
R7	7F	CPL A	37	IN A, P1	09	6addr	C4	<input type="checkbox"/>
• ADDC A, @R0	70	• CPL C	A7	IN A, P2	0A	7addr	E4	<input type="checkbox"/>
@R1	71	CPL F0	95					
• ADDC A, #data	13	CPL F1	B5	INC A	17	JMPP @A	B3	<input type="checkbox"/>
				INC R0	18	JNC addr	E6	<input type="checkbox"/>
ANL A, R0	58	• DA A	57	INC R1	19	JNI addr	86	<input type="checkbox"/>
R1	59	DEC A	07	INC R2	1A	JNT0 addr	26	<input type="checkbox"/>
R2	5A	DEC R0	C8	INC R3	1B	JNT1 addr	46	<input type="checkbox"/>
R3	5B	R1	C9	INC R4	1C	JNZ addr	96	<input type="checkbox"/>
R4	5C	R2	CA	INC R5	1D	JTF addr	16	<input type="checkbox"/>
R5	5D	R3	CB	INC R6	1E	JT0 addr	36	<input type="checkbox"/>
R6	5E	R4	CC	INC R7	1F	JT1 addr	56	<input type="checkbox"/>
R7	5F	R5	CD	INC @R0	10	JZ addr	C6	<input type="checkbox"/>
ANL A, @R0	50	R6	CE	INC @R1	11			


MICROMAP



MICROMAP




FUNCTIONS




FUNCTIONS

ACCESS




Address Code	Program Memory	System IO and System Calls	Expansion Memory and IO	OUTL Port 0
0	WRITABLE (RAM)	no	no	yes
1	WRITABLE (RAM)	no	yes	no
2	WRITABLE (RAM)	yes	no	no
3	READ ONLY (ON CHIP)	no	no	yes
4	READ ONLY (ON CHIP)	no	yes	no
5	READ ONLY (ON CHIP)	yes	no	no


BREAKPOINT



CLEAR




DUMP



ENTER




COMMANDS



MCS 48 Processors have 64 bytes register memory, numbered 0–3F₁₆. Prompt 48 allows access to other “register” locations via [EXAMINE/MODIFY] [REGISTER].

Number	Location	Format
40	ACCUMULATOR	
41	TIMER	
42	PSW	CY AC F0 RB F1 S ₂ S ₁ S ₀
43	PCL	
44	PCH	
45	BUS (PORT 0)	READ-ONLY
46	PORT 1	READ-ONLY
47	PORT 2	
48	MISC	Counter Run Timer Run Timer Flag Nested Fr Int Will En Int Mem Bank T1 T0

Prompt 48 provides 256 bytes data memory, numbered 0–FF₁₆.



Ensure you have selected the correct access code, P2 MAP and LSN P2 contents before running programs.

abbreviations: (DATA) data (SMA) starting memory address

CAUTIONS

MCS-48 Processors are fragile. Dropping, twisting or uneven pressure may break them. Leave them in the protective foam until ready to use. Never press down on the cap of the processor.

Never subject MOS devices to the discharge of static electricity. (Touch the chassis of Prompt 48 before inserting processors in the panel sockets.)

Ensure a processor is properly locked in the EXECUTION SOCKET before inserting a processor in the PROGRAMMING SOCKET. Remove PROGRAMMING SOCKET processor before removing EXECUTION SOCKET processor.

Use cable puller to remove 50-pin cable from I/O PORTS and BUS CONNECTOR.

Appendix A of the Prompt 48 User's Manual contains a familiarization exercise for new comers to Prompt 48.

Copyright © 1977, Intel Corporation. Intel, MCS, PROMPT, and MICROMAP are trademarks of Intel Corporation. All mnemonics copyright 1977/78.